Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Mar 12 15:44:29 2018
| Host         : pc-klas3-3.esat.kuleuven.be running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : report_timing_summary -max_paths 10 -file drone_wrapper_timing_summary_routed.rpt -rpx drone_wrapper_timing_summary_routed.rpx
| Design       : drone_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/state_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drone_i/axi_gpio_led/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.091        0.000                      0                48856        0.012        0.000                      0                48582        0.000        0.000                       0                 20238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
TMDS_clk_p              {0.000 4.167}        8.334           119.990         
  CLKFBIN               {0.000 4.167}        8.334           119.990         
  I                     {0.000 0.833}        1.667           599.952         
    dvi2rgb_0_PixelClk  {0.000 3.334}        8.334           119.990         
clk_fpga_0              {0.000 5.000}        10.000          100.000         
clk_fpga_1              {0.000 3.500}        7.000           142.857         
clk_fpga_2              {0.000 2.500}        5.000           200.000         
clk_fpga_3              {0.000 6.499}        12.999          76.929          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TMDS_clk_p                                                                                                                                                                2.167        0.000                       0                     1  
  CLKFBIN                                                                                                                                                                 7.085        0.000                       0                     2  
  I                                                                                                                                                                       0.000        0.000                       0                    15  
    dvi2rgb_0_PixelClk        1.672        0.000                      0                 5616        0.053        0.000                      0                 5616        2.084        0.000                       0                  2585  
clk_fpga_0                    0.713        0.000                      0                 8939        0.012        0.000                      0                 8939        3.750        0.000                       0                  4674  
clk_fpga_1                    0.091        0.000                      0                16196        0.021        0.000                      0                16196        2.250        0.000                       0                  6462  
clk_fpga_2                    1.156        0.000                      0                  345        0.122        0.000                      0                  345        0.264        0.000                       0                   163  
clk_fpga_3                    0.254        0.000                      0                16907        0.020        0.000                      0                16907        5.249        0.000                       0                  6336  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0          dvi2rgb_0_PixelClk        8.297        0.000                      0                   42                                                                        
clk_fpga_1          dvi2rgb_0_PixelClk        5.666        0.000                      0                   12                                                                        
dvi2rgb_0_PixelClk  clk_fpga_0                6.268        0.000                      0                   34                                                                        
clk_fpga_3          clk_fpga_0               11.276        0.000                      0                   50                                                                        
dvi2rgb_0_PixelClk  clk_fpga_1                6.731        0.000                      0                   12                                                                        
clk_fpga_3          clk_fpga_1               11.288        0.000                      0                   37                                                                        
clk_fpga_0          clk_fpga_3                8.091        0.000                      0                   50                                                                        
clk_fpga_1          clk_fpga_3                5.429        0.000                      0                   37                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_fpga_0          clk_fpga_0                6.804        0.000                      0                   46        0.336        0.000                      0                   46  
**async_default**   clk_fpga_1          clk_fpga_1                1.640        0.000                      0                  330        0.241        0.000                      0                  330  
**async_default**   clk_fpga_2          clk_fpga_2                3.006        0.000                      0                    3        0.460        0.000                      0                    3  
**async_default**   clk_fpga_3          clk_fpga_3                5.537        0.000                      0                  193        0.402        0.000                      0                  193  
**async_default**   dvi2rgb_0_PixelClk  dvi2rgb_0_PixelClk        5.260        0.000                      0                    7        0.497        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TMDS_clk_p
  To Clock:  TMDS_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TMDS_clk_p
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.334
Sources:            { TMDS_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.334       7.085      MMCME2_ADV_X0Y1  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.334       91.666     MMCME2_ADV_X0Y1  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y1  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y1  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y1  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y1  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.334
Sources:            { drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.334       7.085      MMCME2_ADV_X0Y1  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.334       7.085      MMCME2_ADV_X0Y1  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.334       91.666     MMCME2_ADV_X0Y1  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.334       205.026    MMCME2_ADV_X0Y1  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.667       0.000      ILOGIC_X0Y92     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.667       0.000      ILOGIC_X0Y92     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.667       0.000      ILOGIC_X0Y91     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.667       0.000      ILOGIC_X0Y91     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.667       0.000      ILOGIC_X0Y98     drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.667       0.000      ILOGIC_X0Y98     drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.667       0.000      ILOGIC_X0Y97     drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.667       0.000      ILOGIC_X0Y97     drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.667       0.000      ILOGIC_X0Y96     drone_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.667       0.000      ILOGIC_X0Y96     drone_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.667       211.693    MMCME2_ADV_X0Y1  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  dvi2rgb_0_PixelClk
  To Clock:  dvi2rgb_0_PixelClk

Setup :            0  Failing Endpoints,  Worst Slack        1.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][26]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (dvi2rgb_0_PixelClk rise@8.334ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 0.580ns (9.464%)  route 5.548ns (90.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 13.170 - 8.334 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.880     5.274    drone_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X29Y68         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.456     5.730 f  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=61, routed)          1.972     7.702    drone_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     7.826 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=824, routed)         3.577    11.403    drone_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X22Y54         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      8.334     8.334 r  
    H16                                               0.000     8.334 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     8.334    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     9.217 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.379    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.463 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.423    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    12.341 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.829    13.170    drone_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y54         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][26]/C
                         clock pessimism              0.387    13.557    
                         clock uncertainty           -0.053    13.504    
    SLICE_X22Y54         FDRE (Setup_fdre_C_R)       -0.429    13.075    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][26]
  -------------------------------------------------------------------
                         required time                         13.075    
                         arrival time                         -11.403    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][8]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (dvi2rgb_0_PixelClk rise@8.334ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 0.580ns (9.464%)  route 5.548ns (90.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 13.170 - 8.334 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.880     5.274    drone_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X29Y68         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.456     5.730 f  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=61, routed)          1.972     7.702    drone_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     7.826 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=824, routed)         3.577    11.403    drone_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X22Y54         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      8.334     8.334 r  
    H16                                               0.000     8.334 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     8.334    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     9.217 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.379    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.463 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.423    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    12.341 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.829    13.170    drone_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y54         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][8]/C
                         clock pessimism              0.387    13.557    
                         clock uncertainty           -0.053    13.504    
    SLICE_X22Y54         FDRE (Setup_fdre_C_R)       -0.429    13.075    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][8]
  -------------------------------------------------------------------
                         required time                         13.075    
                         arrival time                         -11.403    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][9]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (dvi2rgb_0_PixelClk rise@8.334ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 0.580ns (9.464%)  route 5.548ns (90.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 13.170 - 8.334 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.880     5.274    drone_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X29Y68         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.456     5.730 f  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=61, routed)          1.972     7.702    drone_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     7.826 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=824, routed)         3.577    11.403    drone_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X22Y54         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      8.334     8.334 r  
    H16                                               0.000     8.334 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     8.334    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     9.217 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.379    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.463 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.423    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    12.341 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.829    13.170    drone_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y54         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][9]/C
                         clock pessimism              0.387    13.557    
                         clock uncertainty           -0.053    13.504    
    SLICE_X22Y54         FDRE (Setup_fdre_C_R)       -0.429    13.075    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][9]
  -------------------------------------------------------------------
                         required time                         13.075    
                         arrival time                         -11.403    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][23]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (dvi2rgb_0_PixelClk rise@8.334ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 0.580ns (9.471%)  route 5.544ns (90.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 13.170 - 8.334 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.880     5.274    drone_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X29Y68         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.456     5.730 f  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=61, routed)          1.972     7.702    drone_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     7.826 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=824, routed)         3.573    11.398    drone_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X23Y54         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      8.334     8.334 r  
    H16                                               0.000     8.334 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     8.334    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     9.217 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.379    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.463 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.423    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    12.341 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.829    13.170    drone_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X23Y54         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][23]/C
                         clock pessimism              0.387    13.557    
                         clock uncertainty           -0.053    13.504    
    SLICE_X23Y54         FDRE (Setup_fdre_C_R)       -0.429    13.075    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][23]
  -------------------------------------------------------------------
                         required time                         13.075    
                         arrival time                         -11.398    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][26]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (dvi2rgb_0_PixelClk rise@8.334ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 0.580ns (9.471%)  route 5.544ns (90.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 13.170 - 8.334 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.880     5.274    drone_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X29Y68         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.456     5.730 f  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=61, routed)          1.972     7.702    drone_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     7.826 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=824, routed)         3.573    11.398    drone_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X23Y54         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      8.334     8.334 r  
    H16                                               0.000     8.334 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     8.334    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     9.217 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.379    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.463 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.423    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    12.341 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.829    13.170    drone_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X23Y54         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][26]/C
                         clock pessimism              0.387    13.557    
                         clock uncertainty           -0.053    13.504    
    SLICE_X23Y54         FDRE (Setup_fdre_C_R)       -0.429    13.075    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][26]
  -------------------------------------------------------------------
                         required time                         13.075    
                         arrival time                         -11.398    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][8]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (dvi2rgb_0_PixelClk rise@8.334ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 0.580ns (9.471%)  route 5.544ns (90.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 13.170 - 8.334 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.880     5.274    drone_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X29Y68         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.456     5.730 f  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=61, routed)          1.972     7.702    drone_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     7.826 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=824, routed)         3.573    11.398    drone_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X23Y54         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      8.334     8.334 r  
    H16                                               0.000     8.334 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     8.334    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     9.217 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.379    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.463 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.423    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    12.341 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.829    13.170    drone_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X23Y54         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][8]/C
                         clock pessimism              0.387    13.557    
                         clock uncertainty           -0.053    13.504    
    SLICE_X23Y54         FDRE (Setup_fdre_C_R)       -0.429    13.075    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][8]
  -------------------------------------------------------------------
                         required time                         13.075    
                         arrival time                         -11.398    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][9]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (dvi2rgb_0_PixelClk rise@8.334ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 0.580ns (9.471%)  route 5.544ns (90.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 13.170 - 8.334 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.880     5.274    drone_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X29Y68         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.456     5.730 f  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=61, routed)          1.972     7.702    drone_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     7.826 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=824, routed)         3.573    11.398    drone_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X23Y54         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      8.334     8.334 r  
    H16                                               0.000     8.334 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     8.334    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     9.217 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.379    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.463 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.423    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    12.341 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.829    13.170    drone_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X23Y54         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][9]/C
                         clock pessimism              0.387    13.557    
                         clock uncertainty           -0.053    13.504    
    SLICE_X23Y54         FDRE (Setup_fdre_C_R)       -0.429    13.075    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][9]
  -------------------------------------------------------------------
                         required time                         13.075    
                         arrival time                         -11.398    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][22]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (dvi2rgb_0_PixelClk rise@8.334ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 0.580ns (9.489%)  route 5.532ns (90.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 13.170 - 8.334 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.880     5.274    drone_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X29Y68         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.456     5.730 f  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=61, routed)          1.972     7.702    drone_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     7.826 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=824, routed)         3.561    11.387    drone_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X25Y53         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      8.334     8.334 r  
    H16                                               0.000     8.334 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     8.334    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     9.217 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.379    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.463 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.423    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    12.341 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.829    13.170    drone_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y53         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][22]/C
                         clock pessimism              0.387    13.557    
                         clock uncertainty           -0.053    13.504    
    SLICE_X25Y53         FDRE (Setup_fdre_C_R)       -0.429    13.075    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][22]
  -------------------------------------------------------------------
                         required time                         13.075    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][23]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (dvi2rgb_0_PixelClk rise@8.334ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 0.580ns (9.489%)  route 5.532ns (90.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 13.170 - 8.334 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.880     5.274    drone_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X29Y68         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.456     5.730 f  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=61, routed)          1.972     7.702    drone_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     7.826 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=824, routed)         3.561    11.387    drone_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X25Y53         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      8.334     8.334 r  
    H16                                               0.000     8.334 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     8.334    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     9.217 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.379    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.463 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.423    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    12.341 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.829    13.170    drone_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y53         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][23]/C
                         clock pessimism              0.387    13.557    
                         clock uncertainty           -0.053    13.504    
    SLICE_X25Y53         FDRE (Setup_fdre_C_R)       -0.429    13.075    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][23]
  -------------------------------------------------------------------
                         required time                         13.075    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][26]/R
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (dvi2rgb_0_PixelClk rise@8.334ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 0.580ns (9.489%)  route 5.532ns (90.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 13.170 - 8.334 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.880     5.274    drone_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X29Y68         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.456     5.730 f  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=61, routed)          1.972     7.702    drone_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     7.826 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=824, routed)         3.561    11.387    drone_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X25Y53         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      8.334     8.334 r  
    H16                                               0.000     8.334 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     8.334    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     9.217 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.379    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.463 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.423    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    12.341 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.829    13.170    drone_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y53         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][26]/C
                         clock pessimism              0.387    13.557    
                         clock uncertainty           -0.053    13.504    
    SLICE_X25Y53         FDRE (Setup_fdre_C_R)       -0.429    13.075    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][26]
  -------------------------------------------------------------------
                         required time                         13.075    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  1.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.436%)  route 0.268ns (65.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.282     1.853    drone_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/VID_IN_CLK
    SLICE_X35Y68         FDRE                                         r  drone_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  drone_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[22]/Q
                         net (fo=1, routed)           0.268     2.263    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[4]
    RAMB36_X2Y12         RAMB36E1                                     r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.362     2.224    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKA
    RAMB36_X2Y12         RAMB36E1                                     r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.310     1.914    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.210    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.765%)  route 0.230ns (64.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.282     1.853    drone_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/VID_IN_CLK
    SLICE_X35Y68         FDRE                                         r  drone_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.128     1.981 r  drone_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[4]/Q
                         net (fo=1, routed)           0.230     2.211    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINA[4]
    RAMB36_X2Y13         RAMB36E1                                     r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.358     2.220    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKA
    RAMB36_X2Y13         RAMB36E1                                     r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.310     1.910    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243     2.153    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.862%)  route 0.275ns (66.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.263     1.834    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk
    SLICE_X41Y95         FDRE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.275     2.251    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X38Y96         RAMD32                                       r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.300     2.162    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y96         RAMD32                                       r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.290     1.871    
    SLICE_X38Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.181    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.862%)  route 0.275ns (66.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.263     1.834    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk
    SLICE_X41Y95         FDRE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.275     2.251    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X38Y96         RAMD32                                       r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.300     2.162    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y96         RAMD32                                       r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.290     1.871    
    SLICE_X38Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.181    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.862%)  route 0.275ns (66.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.263     1.834    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk
    SLICE_X41Y95         FDRE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.275     2.251    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X38Y96         RAMD32                                       r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.300     2.162    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y96         RAMD32                                       r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.290     1.871    
    SLICE_X38Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.181    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.862%)  route 0.275ns (66.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.263     1.834    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk
    SLICE_X41Y95         FDRE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.275     2.251    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X38Y96         RAMD32                                       r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.300     2.162    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y96         RAMD32                                       r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.290     1.871    
    SLICE_X38Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.181    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.862%)  route 0.275ns (66.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.263     1.834    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk
    SLICE_X41Y95         FDRE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.275     2.251    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X38Y96         RAMD32                                       r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.300     2.162    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y96         RAMD32                                       r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.290     1.871    
    SLICE_X38Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.181    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.862%)  route 0.275ns (66.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.263     1.834    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk
    SLICE_X41Y95         FDRE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.275     2.251    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X38Y96         RAMD32                                       r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.300     2.162    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y96         RAMD32                                       r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.290     1.871    
    SLICE_X38Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.181    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.862%)  route 0.275ns (66.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.263     1.834    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk
    SLICE_X41Y95         FDRE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.275     2.251    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X38Y96         RAMS32                                       r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.300     2.162    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y96         RAMS32                                       r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.290     1.871    
    SLICE_X38Y96         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.181    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.862%)  route 0.275ns (66.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.263     1.834    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk
    SLICE_X41Y95         FDRE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.275     2.251    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X38Y96         RAMS32                                       r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.300     2.162    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y96         RAMS32                                       r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.290     1.871    
    SLICE_X38Y96         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.181    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dvi2rgb_0_PixelClk
Waveform(ns):       { 0.000 3.334 }
Period(ns):         8.334
Sources:            { drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.334       5.758      RAMB36_X2Y13  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.334       5.758      RAMB36_X2Y14  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.334       5.758      RAMB36_X2Y12  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.334       5.974      IDELAY_X0Y92  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.334       5.974      IDELAY_X0Y98  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.334       5.974      IDELAY_X0Y96  drone_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         8.334       6.667      ILOGIC_X0Y92  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         8.334       6.667      ILOGIC_X0Y91  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         8.334       6.667      ILOGIC_X0Y98  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         8.334       6.667      ILOGIC_X0Y97  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y90  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y90  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y90  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y90  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y90  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y90  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y90  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y90  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y96  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y96  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X42Y89  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X42Y89  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X42Y89  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X42Y89  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X42Y89  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X42Y89  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.334       2.084      SLICE_X42Y89  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.334       2.084      SLICE_X42Y89  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X42Y90  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X42Y90  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 1.550ns (17.448%)  route 7.334ns (82.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.765     3.073    drone_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  drone_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.499 r  drone_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=82, routed)          7.334    11.833    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/S_AXI_WSTRB[2]
    SLICE_X27Y89         LUT6 (Prop_lut6_I4_O)        0.124    11.957 r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg1[21]_i_1/O
                         net (fo=1, routed)           0.000    11.957    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg1[21]_i_1_n_0
    SLICE_X27Y89         FDRE                                         r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.487    12.679    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X27Y89         FDRE                                         r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C
                         clock pessimism              0.116    12.795    
                         clock uncertainty           -0.154    12.641    
    SLICE_X27Y89         FDRE (Setup_fdre_C_D)        0.029    12.670    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg1_reg[21]
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                         -11.957    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.868ns  (logic 1.550ns (17.479%)  route 7.318ns (82.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.765     3.073    drone_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  drone_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.499 r  drone_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=82, routed)          7.318    11.816    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/S_AXI_WSTRB[2]
    SLICE_X28Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.940 r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg2[20]_i_1/O
                         net (fo=1, routed)           0.000    11.940    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg2[20]_i_1_n_0
    SLICE_X28Y90         FDRE                                         r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.487    12.679    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X28Y90         FDRE                                         r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg2_reg[20]/C
                         clock pessimism              0.116    12.795    
                         clock uncertainty           -0.154    12.641    
    SLICE_X28Y90         FDRE (Setup_fdre_C_D)        0.079    12.720    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg2_reg[20]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                         -11.940    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 1.550ns (17.656%)  route 7.229ns (82.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.765     3.073    drone_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  drone_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.499 r  drone_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=82, routed)          7.229    11.728    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/S_AXI_WSTRB[2]
    SLICE_X35Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.852 r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg2[22]_i_1/O
                         net (fo=1, routed)           0.000    11.852    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg2[22]_i_1_n_0
    SLICE_X35Y90         FDRE                                         r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.488    12.680    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y90         FDRE                                         r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg2_reg[22]/C
                         clock pessimism              0.116    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X35Y90         FDRE (Setup_fdre_C_D)        0.031    12.673    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg2_reg[22]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.641ns  (logic 1.550ns (17.938%)  route 7.091ns (82.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.765     3.073    drone_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  drone_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.499 r  drone_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=82, routed)          7.091    11.589    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/S_AXI_WSTRB[2]
    SLICE_X35Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.713 r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg0[22]_i_1/O
                         net (fo=1, routed)           0.000    11.713    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg0[22]_i_1_n_0
    SLICE_X35Y90         FDRE                                         r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.488    12.680    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y90         FDRE                                         r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                         clock pessimism              0.116    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X35Y90         FDRE (Setup_fdre_C_D)        0.029    12.671    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg0_reg[22]
  -------------------------------------------------------------------
                         required time                         12.671    
                         arrival time                         -11.713    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.643ns  (logic 1.550ns (17.934%)  route 7.093ns (82.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.765     3.073    drone_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  drone_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.499 r  drone_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=82, routed)          7.093    11.591    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/S_AXI_WSTRB[2]
    SLICE_X35Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.715 r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg1[22]_i_1/O
                         net (fo=1, routed)           0.000    11.715    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg1[22]_i_1_n_0
    SLICE_X35Y90         FDRE                                         r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.488    12.680    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y90         FDRE                                         r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
                         clock pessimism              0.116    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X35Y90         FDRE (Setup_fdre_C_D)        0.031    12.673    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg1_reg[22]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                         -11.715    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 1.550ns (18.008%)  route 7.057ns (81.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.765     3.073    drone_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  drone_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.499 r  drone_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=82, routed)          7.057    11.556    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/S_AXI_WSTRB[2]
    SLICE_X35Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.680 r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg1[20]_i_1/O
                         net (fo=1, routed)           0.000    11.680    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg1[20]_i_1_n_0
    SLICE_X35Y92         FDRE                                         r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.489    12.681    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y92         FDRE                                         r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X35Y92         FDRE (Setup_fdre_C_D)        0.031    12.674    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg1_reg[20]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg3_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 1.550ns (18.164%)  route 6.983ns (81.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.765     3.073    drone_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  drone_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.499 r  drone_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=82, routed)          6.983    11.482    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/S_AXI_WSTRB[2]
    SLICE_X27Y89         LUT6 (Prop_lut6_I4_O)        0.124    11.606 r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg3[21]_i_1/O
                         net (fo=1, routed)           0.000    11.606    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg3[21]_i_1_n_0
    SLICE_X27Y89         FDRE                                         r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.487    12.679    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X27Y89         FDRE                                         r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg3_reg[21]/C
                         clock pessimism              0.116    12.795    
                         clock uncertainty           -0.154    12.641    
    SLICE_X27Y89         FDRE (Setup_fdre_C_D)        0.032    12.673    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg3_reg[21]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                         -11.606    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.378ns  (logic 1.550ns (18.502%)  route 6.828ns (81.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.765     3.073    drone_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  drone_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.499 r  drone_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=82, routed)          6.828    11.326    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/S_AXI_WSTRB[2]
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124    11.450 r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg3[22]_i_1/O
                         net (fo=1, routed)           0.000    11.450    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg3[22]_i_1_n_0
    SLICE_X35Y89         FDRE                                         r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.488    12.680    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y89         FDRE                                         r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg3_reg[22]/C
                         clock pessimism              0.116    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X35Y89         FDRE (Setup_fdre_C_D)        0.032    12.674    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg3_reg[22]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                         -11.450    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 1.550ns (18.690%)  route 6.743ns (81.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.765     3.073    drone_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  drone_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.499 r  drone_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=82, routed)          6.743    11.242    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/S_AXI_WSTRB[2]
    SLICE_X33Y91         LUT6 (Prop_lut6_I4_O)        0.124    11.366 r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg3[20]_i_1/O
                         net (fo=1, routed)           0.000    11.366    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg3[20]_i_1_n_0
    SLICE_X33Y91         FDRE                                         r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.489    12.681    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X33Y91         FDRE                                         r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg3_reg[20]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X33Y91         FDRE (Setup_fdre_C_D)        0.031    12.674    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/slv_reg3_reg[20]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 1.450ns (17.891%)  route 6.655ns (82.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.765     3.073    drone_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  drone_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.450     4.523 r  drone_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=29, routed)          6.655    11.178    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIA1
    SLICE_X20Y40         RAMD32                                       r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.497    12.689    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X20Y40         RAMD32                                       r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X20Y40         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    12.508    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                  1.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/Out_Count2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value_sig2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.415%)  route 0.208ns (59.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.549     0.890    drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/Clk_in
    SLICE_X22Y79         FDRE                                         r  drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/Out_Count2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/Out_Count2_reg[8]/Q
                         net (fo=1, routed)           0.208     1.238    drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/Out_Count2[8]
    SLICE_X21Y82         FDRE                                         r  drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value_sig2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.821     1.191    drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/Clk_in
    SLICE_X21Y82         FDRE                                         r  drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value_sig2_reg[8]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X21Y82         FDRE (Hold_fdre_C_D)         0.070     1.227    drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value_sig2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.540%)  route 0.205ns (49.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.582     0.923    drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/ACLK
    SLICE_X0Y50          FDRE                                         r  drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[30]/Q
                         net (fo=1, routed)           0.205     1.291    drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[30]
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.336 r  drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.336    drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[30]
    SLICE_X0Y49          FDRE                                         r  drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.852     1.222    drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/ACLK
    SLICE_X0Y49          FDRE                                         r  drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[30]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.120     1.313    drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/Out_Count3_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value_sig3_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.625%)  route 0.215ns (60.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.549     0.890    drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/Clk_in
    SLICE_X19Y76         FDRE                                         r  drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/Out_Count3_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y76         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/Out_Count3_reg[27]/Q
                         net (fo=1, routed)           0.215     1.245    drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/Out_Count3[27]
    SLICE_X23Y75         FDRE                                         r  drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value_sig3_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.811     1.181    drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/Clk_in
    SLICE_X23Y75         FDRE                                         r  drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value_sig3_reg[27]/C
                         clock pessimism             -0.034     1.147    
    SLICE_X23Y75         FDRE (Hold_fdre_C_D)         0.071     1.218    drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value_sig3_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.694%)  route 0.233ns (62.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.564     0.905    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RD_CLK
    SLICE_X19Y47         FDRE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.233     1.279    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/p_0_out[14]
    SLICE_X18Y51         FDRE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.831     1.201    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/RD_CLK
    SLICE_X18Y51         FDRE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X18Y51         FDRE (Hold_fdre_C_D)         0.070     1.242    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value_sig3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value3_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.518%)  route 0.235ns (62.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.545     0.886    drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/Clk_in
    SLICE_X23Y75         FDRE                                         r  drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value_sig3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y75         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value_sig3_reg[21]/Q
                         net (fo=1, routed)           0.235     1.261    drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value_sig3[21]
    SLICE_X19Y77         FDRE                                         r  drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.817     1.187    drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/Clk_in
    SLICE_X19Y77         FDRE                                         r  drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value3_reg[21]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X19Y77         FDRE (Hold_fdre_C_D)         0.071     1.224    drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value3_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.293%)  route 0.227ns (61.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.564     0.905    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RD_CLK
    SLICE_X17Y47         FDRE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/Q
                         net (fo=1, routed)           0.227     1.273    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/p_0_out[27]
    SLICE_X16Y51         FDRE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.831     1.201    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/RD_CLK
    SLICE_X16Y51         FDRE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y51         FDRE (Hold_fdre_C_D)         0.060     1.232    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/Out_Count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value_sig2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.866%)  route 0.241ns (63.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.551     0.892    drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/Clk_in
    SLICE_X22Y68         FDRE                                         r  drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/Out_Count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y68         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/Out_Count2_reg[0]/Q
                         net (fo=1, routed)           0.241     1.274    drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/Out_Count2[0]
    SLICE_X21Y60         FDRE                                         r  drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value_sig2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.827     1.197    drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/Clk_in
    SLICE_X21Y60         FDRE                                         r  drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value_sig2_reg[0]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X21Y60         FDRE (Hold_fdre_C_D)         0.070     1.233    drone_i/RC_0/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value_sig2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.246ns (56.818%)  route 0.187ns (43.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.582     0.923    drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/ACLK
    SLICE_X0Y50          FDRE                                         r  drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[60]/Q
                         net (fo=1, routed)           0.187     1.258    drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[60]
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.098     1.356 r  drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[60]_i_1/O
                         net (fo=1, routed)           0.000     1.356    drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[60]
    SLICE_X0Y49          FDRE                                         r  drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.852     1.222    drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/ACLK
    SLICE_X0Y49          FDRE                                         r  drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[60]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.121     1.314    drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value_sig1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.037%)  route 0.240ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.557     0.898    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/Clk_in
    SLICE_X23Y91         FDRE                                         r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value_sig1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value_sig1_reg[10]/Q
                         net (fo=1, routed)           0.240     1.278    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value_sig1[10]
    SLICE_X18Y90         FDRE                                         r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.829     1.199    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/Clk_in
    SLICE_X18Y90         FDRE                                         r  drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value1_reg[10]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X18Y90         FDRE (Hold_fdre_C_D)         0.070     1.235    drone_i/RC_1/U0/RC_v1_0_S00_AXI_inst/PWM_measure_0/RC_value1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.250ns (55.819%)  route 0.198ns (44.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.582     0.923    drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/ACLK
    SLICE_X0Y50          FDRE                                         r  drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[61]/Q
                         net (fo=1, routed)           0.198     1.268    drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[61]
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.102     1.370 r  drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[61]_i_2/O
                         net (fo=1, routed)           0.000     1.370    drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[61]
    SLICE_X0Y49          FDRE                                         r  drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.852     1.222    drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/ACLK
    SLICE_X0Y49          FDRE                                         r  drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.131     1.324    drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15   drone_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y72    drone_i/DVBOutputBuffer_0/U0/fifo_output_buffer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y71   drone_i/DVBOutputBuffer_0/U0/fifo_output_buffer_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y71   drone_i/DVBOutputBuffer_0/U0/fifo_output_buffer_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y72    drone_i/DVBOutputBuffer_0/U0/fifo_output_buffer_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y72    drone_i/DVBOutputBuffer_0/U0/fifo_output_buffer_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y72   drone_i/DVBOutputBuffer_0/U0/fifo_output_buffer_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y72   drone_i/DVBOutputBuffer_0/U0/fifo_output_buffer_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y72    drone_i/DVBOutputBuffer_0/U0/fifo_output_buffer_reg[16]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y42   drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y42   drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y42   drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y42   drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y42   drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y42   drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y42   drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y42   drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_12/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_12/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_12/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_12/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_12/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_12/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_12/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_12/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_12/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_12/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y40   drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y40   drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 2.921ns (43.132%)  route 3.851ns (56.868%))
  Logic Levels:           11  (CARRY4=6 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 9.760 - 7.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.740     3.048    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/primary_aclk
    SLICE_X38Y30         FDRE                                         r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518     3.566 r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/Q
                         net (fo=4, routed)           0.793     4.359    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[1]
    SLICE_X37Y33         LUT4 (Prop_lut4_I1_O)        0.124     4.483 r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_i_17/O
                         net (fo=1, routed)           0.000     4.483    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_i_17_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.015 r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.015    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_i_7_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.129 r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_i_1/CO[3]
                         net (fo=23, routed)          1.120     6.249    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X38Y32         LUT4 (Prop_lut4_I2_O)        0.124     6.373 r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[3]_i_6/O
                         net (fo=1, routed)           0.000     6.373    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[3]_i_6_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.886 r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.886    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[3]_i_2_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.003 r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.003    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[7]_i_2_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.120 r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.120    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]_i_2_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.339 f  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.629     7.968    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15]_i_4_n_7
    SLICE_X39Y31         LUT4 (Prop_lut4_I3_O)        0.295     8.263 f  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[12]_i_1/O
                         net (fo=3, routed)           1.010     9.272    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv[12]
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.396 r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_4/O
                         net (fo=1, routed)           0.300     9.696    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_4_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.820 r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     9.820    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_1_n_0
    SLICE_X40Y32         FDRE                                         r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.568     9.760    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/primary_aclk
    SLICE_X40Y32         FDRE                                         r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.230     9.991    
                         clock uncertainty           -0.111     9.880    
    SLICE_X40Y32         FDRE (Setup_fdre_C_D)        0.031     9.911    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 1.754ns (28.690%)  route 4.360ns (71.310%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 9.677 - 7.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.669     2.977    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/fifo_wr_clk
    SLICE_X29Y35         FDRE                                         r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n_reg/Q
                         net (fo=3, routed)           0.825     4.258    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n
    SLICE_X27Y35         LUT2 (Prop_lut2_I1_O)        0.152     4.410 r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/fifo_wr_tready_INST_0/O
                         net (fo=2, routed)           0.566     4.976    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/stat2wsc_status_ready
    SLICE_X27Y32         LUT3 (Prop_lut3_I1_O)        0.326     5.302 f  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/wsc2mstr_halt_pipe_INST_0/O
                         net (fo=1, routed)           0.636     5.938    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/wsc2mstr_halt_pipe
    SLICE_X30Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.062 r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_2/O
                         net (fo=1, routed)           0.488     6.551    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_2_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.675 r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_i_1/O
                         net (fo=26, routed)          0.648     7.323    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/fifo_rd_tready
    SLICE_X33Y27         LUT2 (Prop_lut2_I0_O)        0.124     7.447 r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO_i_2/O
                         net (fo=3, routed)           0.597     8.044    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Decr
    SLICE_X34Y27         LUT4 (Prop_lut4_I3_O)        0.117     8.161 r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Cnt_p1[1]_INST_0/O
                         net (fo=2, routed)           0.599     8.760    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1[1]
    SLICE_X31Y27         LUT3 (Prop_lut3_I2_O)        0.331     9.091 r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_i_1/O
                         net (fo=1, routed)           0.000     9.091    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/fifo_full_p1
    SLICE_X31Y27         FDRE                                         r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.485     9.677    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/Clk
    SLICE_X31Y27         FDRE                                         r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism              0.266     9.943    
                         clock uncertainty           -0.111     9.832    
    SLICE_X31Y27         FDRE (Setup_fdre_C_D)        0.029     9.861    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                          9.861    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.588ns (29.166%)  route 3.857ns (70.834%))
  Logic Levels:           5  (LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 9.690 - 7.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.715     3.023    drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/ACLK
    SLICE_X0Y16          FDRE                                         r  drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.518     3.541 r  drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i_reg[67]/Q
                         net (fo=3, routed)           0.650     4.191    drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_read.gen_rid_decoder.rid_decoder_inst/ADDR[0]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.150     4.341 r  drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_read.gen_rid_decoder.rid_decoder_inst/TARGET_HOT[1]_INST_0/O
                         net (fo=2, routed)           0.320     4.661    drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/M_RTARGET[1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.348     5.009 r  drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/S_RVALID_INST_0/O
                         net (fo=13, routed)          0.799     5.808    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/M_AXI_RVALID
    SLICE_X7Y15          LUT4 (Prop_lut4_I3_O)        0.124     5.932 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp_i_4/O
                         net (fo=2, routed)           0.727     6.659    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/WR_EN
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.117     6.776 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN_INST_0/O
                         net (fo=9, routed)           0.613     7.389    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_WR_EN
    SLICE_X13Y10         LUT4 (Prop_lut4_I3_O)        0.331     7.720 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2_i_1/O
                         net (fo=4, routed)           0.747     8.468    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WE
    SLICE_X16Y10         RAMD64E                                      r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.498     9.690    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WCLK
    SLICE_X16Y10         RAMD64E                                      r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.230     9.921    
                         clock uncertainty           -0.111     9.810    
    SLICE_X16Y10         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     9.277    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.588ns (29.166%)  route 3.857ns (70.834%))
  Logic Levels:           5  (LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 9.690 - 7.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.715     3.023    drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/ACLK
    SLICE_X0Y16          FDRE                                         r  drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.518     3.541 r  drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i_reg[67]/Q
                         net (fo=3, routed)           0.650     4.191    drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_read.gen_rid_decoder.rid_decoder_inst/ADDR[0]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.150     4.341 r  drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_read.gen_rid_decoder.rid_decoder_inst/TARGET_HOT[1]_INST_0/O
                         net (fo=2, routed)           0.320     4.661    drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/M_RTARGET[1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.348     5.009 r  drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/S_RVALID_INST_0/O
                         net (fo=13, routed)          0.799     5.808    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/M_AXI_RVALID
    SLICE_X7Y15          LUT4 (Prop_lut4_I3_O)        0.124     5.932 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp_i_4/O
                         net (fo=2, routed)           0.727     6.659    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/WR_EN
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.117     6.776 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN_INST_0/O
                         net (fo=9, routed)           0.613     7.389    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_WR_EN
    SLICE_X13Y10         LUT4 (Prop_lut4_I3_O)        0.331     7.720 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2_i_1/O
                         net (fo=4, routed)           0.747     8.468    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WE
    SLICE_X16Y10         RAMD64E                                      r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.498     9.690    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WCLK
    SLICE_X16Y10         RAMD64E                                      r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.230     9.921    
                         clock uncertainty           -0.111     9.810    
    SLICE_X16Y10         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     9.277    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.588ns (29.166%)  route 3.857ns (70.834%))
  Logic Levels:           5  (LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 9.690 - 7.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.715     3.023    drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/ACLK
    SLICE_X0Y16          FDRE                                         r  drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.518     3.541 r  drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i_reg[67]/Q
                         net (fo=3, routed)           0.650     4.191    drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_read.gen_rid_decoder.rid_decoder_inst/ADDR[0]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.150     4.341 r  drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_read.gen_rid_decoder.rid_decoder_inst/TARGET_HOT[1]_INST_0/O
                         net (fo=2, routed)           0.320     4.661    drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/M_RTARGET[1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.348     5.009 r  drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/S_RVALID_INST_0/O
                         net (fo=13, routed)          0.799     5.808    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/M_AXI_RVALID
    SLICE_X7Y15          LUT4 (Prop_lut4_I3_O)        0.124     5.932 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp_i_4/O
                         net (fo=2, routed)           0.727     6.659    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/WR_EN
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.117     6.776 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN_INST_0/O
                         net (fo=9, routed)           0.613     7.389    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_WR_EN
    SLICE_X13Y10         LUT4 (Prop_lut4_I3_O)        0.331     7.720 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2_i_1/O
                         net (fo=4, routed)           0.747     8.468    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WE
    SLICE_X16Y10         RAMD64E                                      r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.498     9.690    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WCLK
    SLICE_X16Y10         RAMD64E                                      r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMC/CLK
                         clock pessimism              0.230     9.921    
                         clock uncertainty           -0.111     9.810    
    SLICE_X16Y10         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     9.277    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.588ns (29.166%)  route 3.857ns (70.834%))
  Logic Levels:           5  (LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 9.690 - 7.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.715     3.023    drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/ACLK
    SLICE_X0Y16          FDRE                                         r  drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.518     3.541 r  drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i_reg[67]/Q
                         net (fo=3, routed)           0.650     4.191    drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_read.gen_rid_decoder.rid_decoder_inst/ADDR[0]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.150     4.341 r  drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_read.gen_rid_decoder.rid_decoder_inst/TARGET_HOT[1]_INST_0/O
                         net (fo=2, routed)           0.320     4.661    drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/M_RTARGET[1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.348     5.009 r  drone_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/S_RVALID_INST_0/O
                         net (fo=13, routed)          0.799     5.808    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/M_AXI_RVALID
    SLICE_X7Y15          LUT4 (Prop_lut4_I3_O)        0.124     5.932 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp_i_4/O
                         net (fo=2, routed)           0.727     6.659    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/WR_EN
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.117     6.776 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN_INST_0/O
                         net (fo=9, routed)           0.613     7.389    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_WR_EN
    SLICE_X13Y10         LUT4 (Prop_lut4_I3_O)        0.331     7.720 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2_i_1/O
                         net (fo=4, routed)           0.747     8.468    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WE
    SLICE_X16Y10         RAMD64E                                      r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.498     9.690    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WCLK
    SLICE_X16Y10         RAMD64E                                      r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMD/CLK
                         clock pessimism              0.230     9.921    
                         clock uncertainty           -0.111     9.810    
    SLICE_X16Y10         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     9.277    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 1.829ns (31.406%)  route 3.995ns (68.594%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 9.737 - 7.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.726     3.034    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X3Y10          FDCE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     3.490 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/Q
                         net (fo=6, routed)           1.174     4.664    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg_n_0_[4]
    SLICE_X6Y10          LUT4 (Prop_lut4_I0_O)        0.124     4.788 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice_i_11/O
                         net (fo=1, routed)           0.000     4.788    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice_i_11_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.168 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.168    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice_i_3_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.422 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice_i_2/CO[0]
                         net (fo=24, routed)          0.603     6.025    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/arvalid_en
    SLICE_X7Y10          LUT3 (Prop_lut3_I1_O)        0.367     6.392 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_i_2/O
                         net (fo=5, routed)           0.595     6.987    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_EN
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.124     7.111 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT_INST_0/O
                         net (fo=13, routed)          0.542     7.653    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/RAM_RD_EN
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.124     7.777 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_i_1/O
                         net (fo=59, routed)          1.081     8.858    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_RD_EN
    SLICE_X4Y15          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.545     9.737    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RD_CLK
    SLICE_X4Y15          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[54]/C
                         clock pessimism              0.267    10.005    
                         clock uncertainty           -0.111     9.894    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.169     9.725    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[54]
  -------------------------------------------------------------------
                         required time                          9.725    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 1.829ns (31.406%)  route 3.995ns (68.594%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 9.737 - 7.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.726     3.034    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X3Y10          FDCE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     3.490 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/Q
                         net (fo=6, routed)           1.174     4.664    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg_n_0_[4]
    SLICE_X6Y10          LUT4 (Prop_lut4_I0_O)        0.124     4.788 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice_i_11/O
                         net (fo=1, routed)           0.000     4.788    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice_i_11_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.168 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.168    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice_i_3_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.422 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice_i_2/CO[0]
                         net (fo=24, routed)          0.603     6.025    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/arvalid_en
    SLICE_X7Y10          LUT3 (Prop_lut3_I1_O)        0.367     6.392 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_i_2/O
                         net (fo=5, routed)           0.595     6.987    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_EN
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.124     7.111 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT_INST_0/O
                         net (fo=13, routed)          0.542     7.653    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/RAM_RD_EN
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.124     7.777 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_i_1/O
                         net (fo=59, routed)          1.081     8.858    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_RD_EN
    SLICE_X4Y15          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.545     9.737    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RD_CLK
    SLICE_X4Y15          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[55]/C
                         clock pessimism              0.267    10.005    
                         clock uncertainty           -0.111     9.894    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.169     9.725    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[55]
  -------------------------------------------------------------------
                         required time                          9.725    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 1.829ns (31.406%)  route 3.995ns (68.594%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 9.737 - 7.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.726     3.034    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X3Y10          FDCE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     3.490 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/Q
                         net (fo=6, routed)           1.174     4.664    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg_n_0_[4]
    SLICE_X6Y10          LUT4 (Prop_lut4_I0_O)        0.124     4.788 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice_i_11/O
                         net (fo=1, routed)           0.000     4.788    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice_i_11_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.168 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.168    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice_i_3_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.422 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice_i_2/CO[0]
                         net (fo=24, routed)          0.603     6.025    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/arvalid_en
    SLICE_X7Y10          LUT3 (Prop_lut3_I1_O)        0.367     6.392 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_i_2/O
                         net (fo=5, routed)           0.595     6.987    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_EN
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.124     7.111 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT_INST_0/O
                         net (fo=13, routed)          0.542     7.653    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/RAM_RD_EN
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.124     7.777 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_i_1/O
                         net (fo=59, routed)          1.081     8.858    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_RD_EN
    SLICE_X4Y15          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.545     9.737    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RD_CLK
    SLICE_X4Y15          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[56]/C
                         clock pessimism              0.267    10.005    
                         clock uncertainty           -0.111     9.894    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.169     9.725    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[56]
  -------------------------------------------------------------------
                         required time                          9.725    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 1.829ns (31.406%)  route 3.995ns (68.594%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 9.737 - 7.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.726     3.034    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X3Y10          FDCE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     3.490 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/Q
                         net (fo=6, routed)           1.174     4.664    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg_n_0_[4]
    SLICE_X6Y10          LUT4 (Prop_lut4_I0_O)        0.124     4.788 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice_i_11/O
                         net (fo=1, routed)           0.000     4.788    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice_i_11_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.168 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.168    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice_i_3_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.422 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice_i_2/CO[0]
                         net (fo=24, routed)          0.603     6.025    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/arvalid_en
    SLICE_X7Y10          LUT3 (Prop_lut3_I1_O)        0.367     6.392 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_i_2/O
                         net (fo=5, routed)           0.595     6.987    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_EN
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.124     7.111 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT_INST_0/O
                         net (fo=13, routed)          0.542     7.653    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/RAM_RD_EN
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.124     7.777 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_i_1/O
                         net (fo=59, routed)          1.081     8.858    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_RD_EN
    SLICE_X4Y15          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.545     9.737    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RD_CLK
    SLICE_X4Y15          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[57]/C
                         clock pessimism              0.267    10.005    
                         clock uncertainty           -0.111     9.894    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.169     9.725    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[57]
  -------------------------------------------------------------------
                         required time                          9.725    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  0.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.443%)  route 0.216ns (60.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.560     0.901    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/ACLK
    SLICE_X22Y6          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y6          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[39]/Q
                         net (fo=1, routed)           0.216     1.258    drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR[9]
    SLICE_X18Y4          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.831     1.201    drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/ACLK
    SLICE_X18Y4          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X18Y4          FDRE (Hold_fdre_C_D)         0.070     1.237    drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.398%)  route 0.217ns (60.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.560     0.901    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/RD_CLK
    SLICE_X25Y6          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y6          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/Q
                         net (fo=1, routed)           0.217     1.258    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/S_PAYLOAD_DATA[8]
    SLICE_X19Y5          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.831     1.201    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/ACLK
    SLICE_X19Y5          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[8]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X19Y5          FDRE (Hold_fdre_C_D)         0.070     1.237    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.720%)  route 0.169ns (53.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.560     0.901    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/RD_CLK
    SLICE_X24Y5          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.148     1.049 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[33]/Q
                         net (fo=1, routed)           0.169     1.217    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/S_PAYLOAD_DATA[33]
    SLICE_X21Y5          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.830     1.200    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/ACLK
    SLICE_X21Y5          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[33]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y5          FDRE (Hold_fdre_C_D)         0.018     1.184    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.749%)  route 0.186ns (59.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.560     0.901    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/RD_CLK
    SLICE_X22Y5          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y5          FDRE (Prop_fdre_C_Q)         0.128     1.029 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[63]/Q
                         net (fo=1, routed)           0.186     1.215    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/S_PAYLOAD_DATA[63]
    SLICE_X19Y5          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.831     1.201    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/ACLK
    SLICE_X19Y5          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[63]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X19Y5          FDRE (Hold_fdre_C_D)         0.013     1.180    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (42.997%)  route 0.217ns (57.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.560     0.901    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/RD_CLK
    SLICE_X24Y5          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.164     1.065 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/Q
                         net (fo=1, routed)           0.217     1.282    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/S_PAYLOAD_DATA[19]
    SLICE_X20Y3          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.830     1.200    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/ACLK
    SLICE_X20Y3          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[19]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y3          FDRE (Hold_fdre_C_D)         0.075     1.241    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_addr_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.432%)  route 0.208ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.559     0.900    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_ACLK
    SLICE_X21Y9          FDRE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y9          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_addr_reg[2]/Q
                         net (fo=1, routed)           0.208     1.248    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_addr_reg_n_0_[2]
    SLICE_X23Y12         FDRE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_addr_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.824     1.194    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_ACLK
    SLICE_X23Y12         FDRE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_addr_d1_reg[2]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X23Y12         FDRE (Hold_fdre_C_D)         0.047     1.207    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_addr_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ACACHE_Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.121%)  route 0.239ns (62.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.560     0.901    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/ACLK
    SLICE_X22Y6          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y6          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[13]/Q
                         net (fo=1, routed)           0.239     1.280    drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ACACHE[1]
    SLICE_X18Y4          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ACACHE_Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.831     1.201    drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/ACLK
    SLICE_X18Y4          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ACACHE_Q_reg[1]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X18Y4          FDRE (Hold_fdre_C_D)         0.072     1.239    drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ACACHE_Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.580     0.921    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/primary_aclk
    SLICE_X39Y27         FDRE                                         r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/Q
                         net (fo=2, routed)           0.067     1.129    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/DIA0
    SLICE_X38Y27         RAMD32                                       r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.846     1.216    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/WCLK
    SLICE_X38Y27         RAMD32                                       r  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.282     0.934    
    SLICE_X38Y27         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.081    drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w_pipe/skid_buffer_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.348%)  route 0.197ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.561     0.902    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/RD_CLK
    SLICE_X22Y1          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.128     1.030 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[48]/Q
                         net (fo=2, routed)           0.197     1.227    drone_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w_pipe/S_PAYLOAD_DATA[38]
    SLICE_X16Y1          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w_pipe/skid_buffer_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.832     1.202    drone_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w_pipe/ACLK
    SLICE_X16Y1          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w_pipe/skid_buffer_reg[38]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X16Y1          FDRE (Hold_fdre_C_D)         0.009     1.177    drone_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w_pipe/skid_buffer_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.826%)  route 0.220ns (63.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.560     0.901    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/RD_CLK
    SLICE_X22Y5          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y5          FDRE (Prop_fdre_C_Q)         0.128     1.029 r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.220     1.248    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/S_PAYLOAD_DATA[7]
    SLICE_X21Y6          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.830     1.200    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/ACLK
    SLICE_X21Y6          FDRE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[7]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y6          FDRE (Hold_fdre_C_D)         0.025     1.191    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X2Y4   drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB36_X2Y4   drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X0Y1   drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB36_X0Y1   drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB18_X1Y0   drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB18_X1Y0   drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X1Y1   drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB36_X1Y1   drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         7.000       4.424      RAMB36_X2Y6   drone_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         7.000       4.424      RAMB36_X2Y6   drone_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y1    drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y1    drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y27  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y27  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y27  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y27  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y27  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y27  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y27  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y27  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y1    drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y1    drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y1    drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y1    drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y28  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y28  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y28  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_9/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y28  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_9/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y28  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_9/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X38Y28  drone_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_9/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        1.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 1.058ns (29.937%)  route 2.476ns (70.063%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 7.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.738     3.046    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SampleClk
    SLICE_X37Y88         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     3.502 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.878     4.380    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.150     4.530 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_6/O
                         net (fo=1, routed)           0.652     5.182    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_6_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.328     5.510 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_3/O
                         net (fo=12, routed)          0.470     5.980    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X38Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.104 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1/O
                         net (fo=8, routed)           0.476     6.580    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1_n_0
    SLICE_X36Y88         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.562     7.754    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SampleClk
    SLICE_X36Y88         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.270     8.024    
                         clock uncertainty           -0.083     7.941    
    SLICE_X36Y88         FDRE (Setup_fdre_C_CE)      -0.205     7.736    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 1.058ns (29.937%)  route 2.476ns (70.063%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 7.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.738     3.046    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SampleClk
    SLICE_X37Y88         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     3.502 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.878     4.380    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.150     4.530 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_6/O
                         net (fo=1, routed)           0.652     5.182    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_6_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.328     5.510 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_3/O
                         net (fo=12, routed)          0.470     5.980    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X38Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.104 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1/O
                         net (fo=8, routed)           0.476     6.580    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1_n_0
    SLICE_X36Y88         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.562     7.754    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SampleClk
    SLICE_X36Y88         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.270     8.024    
                         clock uncertainty           -0.083     7.941    
    SLICE_X36Y88         FDRE (Setup_fdre_C_CE)      -0.205     7.736    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 1.058ns (29.937%)  route 2.476ns (70.063%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 7.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.738     3.046    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SampleClk
    SLICE_X37Y88         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     3.502 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.878     4.380    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.150     4.530 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_6/O
                         net (fo=1, routed)           0.652     5.182    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_6_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.328     5.510 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_3/O
                         net (fo=12, routed)          0.470     5.980    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X38Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.104 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1/O
                         net (fo=8, routed)           0.476     6.580    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1_n_0
    SLICE_X36Y88         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.562     7.754    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SampleClk
    SLICE_X36Y88         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism              0.270     8.024    
                         clock uncertainty           -0.083     7.941    
    SLICE_X36Y88         FDRE (Setup_fdre_C_CE)      -0.205     7.736    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 1.058ns (29.937%)  route 2.476ns (70.063%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 7.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.738     3.046    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SampleClk
    SLICE_X37Y88         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     3.502 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.878     4.380    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.150     4.530 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_6/O
                         net (fo=1, routed)           0.652     5.182    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_6_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.328     5.510 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_3/O
                         net (fo=12, routed)          0.470     5.980    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X38Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.104 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1/O
                         net (fo=8, routed)           0.476     6.580    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1_n_0
    SLICE_X36Y88         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.562     7.754    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SampleClk
    SLICE_X36Y88         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.270     8.024    
                         clock uncertainty           -0.083     7.941    
    SLICE_X36Y88         FDRE (Setup_fdre_C_CE)      -0.205     7.736    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 1.058ns (29.937%)  route 2.476ns (70.063%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 7.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.738     3.046    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SampleClk
    SLICE_X37Y88         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     3.502 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.878     4.380    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.150     4.530 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_6/O
                         net (fo=1, routed)           0.652     5.182    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_6_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.328     5.510 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_3/O
                         net (fo=12, routed)          0.470     5.980    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X38Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.104 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1/O
                         net (fo=8, routed)           0.476     6.580    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1_n_0
    SLICE_X36Y88         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.562     7.754    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SampleClk
    SLICE_X36Y88         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.270     8.024    
                         clock uncertainty           -0.083     7.941    
    SLICE_X36Y88         FDRE (Setup_fdre_C_CE)      -0.205     7.736    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 1.058ns (29.937%)  route 2.476ns (70.063%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 7.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.738     3.046    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SampleClk
    SLICE_X37Y88         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     3.502 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.878     4.380    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.150     4.530 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_6/O
                         net (fo=1, routed)           0.652     5.182    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_6_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.328     5.510 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_3/O
                         net (fo=12, routed)          0.470     5.980    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X38Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.104 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1/O
                         net (fo=8, routed)           0.476     6.580    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1_n_0
    SLICE_X36Y88         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.562     7.754    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SampleClk
    SLICE_X36Y88         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism              0.270     8.024    
                         clock uncertainty           -0.083     7.941    
    SLICE_X36Y88         FDRE (Setup_fdre_C_CE)      -0.205     7.736    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.766ns (21.624%)  route 2.776ns (78.376%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.663     2.971    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X34Y93         FDRE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.518     3.489 f  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           0.950     4.439    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]
    SLICE_X34Y91         LUT4 (Prop_lut4_I1_O)        0.124     4.563 r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_i_5/O
                         net (fo=2, routed)           1.142     5.705    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_i_5_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I2_O)        0.124     5.829 r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.684     6.513    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X34Y93         FDRE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.490     7.682    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X34Y93         FDRE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism              0.289     7.971    
                         clock uncertainty           -0.083     7.888    
    SLICE_X34Y93         FDRE (Setup_fdre_C_CE)      -0.169     7.719    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.766ns (21.624%)  route 2.776ns (78.376%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.663     2.971    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X34Y93         FDRE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.518     3.489 f  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           0.950     4.439    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]
    SLICE_X34Y91         LUT4 (Prop_lut4_I1_O)        0.124     4.563 r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_i_5/O
                         net (fo=2, routed)           1.142     5.705    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_i_5_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I2_O)        0.124     5.829 r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.684     6.513    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X34Y93         FDRE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.490     7.682    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X34Y93         FDRE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism              0.289     7.971    
                         clock uncertainty           -0.083     7.888    
    SLICE_X34Y93         FDRE (Setup_fdre_C_CE)      -0.169     7.719    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.766ns (21.624%)  route 2.776ns (78.376%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.663     2.971    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X34Y93         FDRE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.518     3.489 f  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           0.950     4.439    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]
    SLICE_X34Y91         LUT4 (Prop_lut4_I1_O)        0.124     4.563 r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_i_5/O
                         net (fo=2, routed)           1.142     5.705    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_i_5_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I2_O)        0.124     5.829 r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.684     6.513    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X34Y93         FDRE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.490     7.682    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X34Y93         FDRE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism              0.289     7.971    
                         clock uncertainty           -0.083     7.888    
    SLICE_X34Y93         FDRE (Setup_fdre_C_CE)      -0.169     7.719    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.766ns (21.624%)  route 2.776ns (78.376%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.663     2.971    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X34Y93         FDRE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.518     3.489 f  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           0.950     4.439    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]
    SLICE_X34Y91         LUT4 (Prop_lut4_I1_O)        0.124     4.563 r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_i_5/O
                         net (fo=2, routed)           1.142     5.705    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_i_5_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I2_O)        0.124     5.829 r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.684     6.513    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X34Y93         FDRE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.490     7.682    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X34Y93         FDRE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism              0.289     7.971    
                         clock uncertainty           -0.083     7.888    
    SLICE_X34Y93         FDRE (Setup_fdre_C_CE)      -0.169     7.719    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  1.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.589     0.930    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/OutClk
    SLICE_X43Y90         FDPE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.071 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.126    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y90         FDPE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.859     1.229    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/OutClk
    SLICE_X43Y90         FDPE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.299     0.930    
    SLICE_X43Y90         FDPE (Hold_fdpe_C_D)         0.075     1.005    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.581     0.922    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/OutClk
    SLICE_X43Y79         FDRE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.118    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X43Y79         FDRE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.849     1.219    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/OutClk
    SLICE_X43Y79         FDRE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.297     0.922    
    SLICE_X43Y79         FDRE (Hold_fdre_C_D)         0.075     0.997    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.586     0.927    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/OutClk
    SLICE_X41Y86         FDPE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.068 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.123    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X41Y86         FDPE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.855     1.225    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/OutClk
    SLICE_X41Y86         FDPE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.298     0.927    
    SLICE_X41Y86         FDPE (Hold_fdpe_C_D)         0.075     1.002    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.584     0.925    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/SampleClk
    SLICE_X39Y86         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.067     1.133    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sSdaFtr
    SLICE_X39Y86         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.853     1.223    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SampleClk
    SLICE_X39Y86         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism             -0.298     0.925    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.076     1.001    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.581     0.922    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y79         FDRE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/Q
                         net (fo=3, routed)           0.127     1.190    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/p_0_in
    SLICE_X43Y79         FDRE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.849     1.219    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y79         FDRE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                         clock pessimism             -0.297     0.922    
    SLICE_X43Y79         FDRE (Hold_fdre_C_D)         0.071     0.993    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.297%)  route 0.144ns (43.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.586     0.927    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/SampleClk
    SLICE_X40Y85         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[1]/Q
                         net (fo=5, routed)           0.144     1.212    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg__0[1]
    SLICE_X39Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.257 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000     1.257    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.853     1.223    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/SampleClk
    SLICE_X39Y86         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.263     0.960    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.092     1.052    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.052%)  route 0.165ns (53.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.586     0.927    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/SampleClk
    SLICE_X43Y85         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.165     1.233    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sSclFtr
    SLICE_X41Y87         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.856     1.226    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SampleClk
    SLICE_X41Y87         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.283     0.943    
    SLICE_X41Y87         FDRE (Hold_fdre_C_D)         0.070     1.013    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.353%)  route 0.183ns (49.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.559     0.900    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/SampleClk
    SLICE_X35Y88         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/Q
                         net (fo=6, routed)           0.183     1.224    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_n_0_[0]
    SLICE_X34Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.269 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_rep[2]_i_1/O
                         net (fo=2, routed)           0.000     1.269    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_rep[2]_i_1_n_0
    SLICE_X34Y87         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.827     1.197    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/SampleClk
    SLICE_X34Y87         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[2]/C
                         clock pessimism             -0.283     0.914    
    SLICE_X34Y87         FDRE (Hold_fdre_C_D)         0.121     1.035    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.226ns (69.451%)  route 0.099ns (30.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.586     0.927    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/SampleClk
    SLICE_X43Y85         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.128     1.055 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.099     1.154    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/sIn_q
    SLICE_X43Y85         LUT6 (Prop_lut6_I0_O)        0.098     1.252 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000     1.252    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.855     1.225    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/SampleClk
    SLICE_X43Y85         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism             -0.298     0.927    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.091     1.018    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.586     0.927    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/OutClk
    SLICE_X43Y85         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.176     1.244    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X43Y85         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.855     1.225    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/OutClk
    SLICE_X43Y85         FDRE                                         r  drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.298     0.927    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.075     1.002    drone_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X36Y91     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X36Y91     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X36Y91     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X38Y88     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X38Y90     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X38Y90     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X38Y91     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X38Y91     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y88     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y90     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y90     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y88     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y93     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y93     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y93     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y93     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y88     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y88     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y93     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y93     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y93     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y93     drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X33Y97     drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X33Y97     drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X33Y97     drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y97     drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y97     drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y97     drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_3 rise@12.999ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        12.421ns  (logic 6.751ns (54.352%)  route 5.670ns (45.648%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 15.677 - 12.999 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.652     2.960    drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/aclk
    SLICE_X10Y76         FDRE                                         r  drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.518     3.478 r  drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[9]/Q
                         net (fo=9, routed)           0.829     4.307    drone_i/ModemS2Zybo_0/U0/cicQ_n_8
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      3.656     7.963 f  drone_i/ModemS2Zybo_0/U0/cic_outQGain2/P[0]
                         net (fo=3, routed)           1.090     9.053    drone_i/ModemS2Zybo_0/U0/cic_outQGain2_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.177 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[24]_i_36/O
                         net (fo=1, routed)           0.000     9.177    drone_i/ModemS2Zybo_0/U0/fifo_buffer[24]_i_36_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.709 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.709    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_15_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.823    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_4_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.051 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_2/CO[2]
                         net (fo=29, routed)          0.775    10.826    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_2_n_1
    SLICE_X11Y75         LUT3 (Prop_lut3_I0_O)        0.339    11.165 f  drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_14/O
                         net (fo=4, routed)           0.834    12.000    drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_14_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I4_O)        0.326    12.326 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_3/O
                         net (fo=9, routed)           0.862    13.187    drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_3_n_0
    SLICE_X12Y75         LUT5 (Prop_lut5_I3_O)        0.124    13.311 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_19/O
                         net (fo=1, routed)           0.000    13.311    drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_19_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    13.769 f  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[31]_i_5/CO[1]
                         net (fo=8, routed)           0.551    14.320    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[31]_i_5_n_2
    SLICE_X13Y75         LUT6 (Prop_lut6_I5_O)        0.332    14.652 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[28]_i_1/O
                         net (fo=2, routed)           0.729    15.381    drone_i/ModemS2Zybo_0/U0/fifo_buffer[28]_i_1_n_0
    SLICE_X13Y79         FDSE                                         r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    14.100    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.191 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.486    15.677    drone_i/ModemS2Zybo_0/U0/clk
    SLICE_X13Y79         FDSE                                         r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[12]/C
                         clock pessimism              0.264    15.941    
                         clock uncertainty           -0.198    15.743    
    SLICE_X13Y79         FDSE (Setup_fdse_C_D)       -0.108    15.635    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                         -15.381    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_3 rise@12.999ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        12.035ns  (logic 6.844ns (56.867%)  route 5.191ns (43.133%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 15.677 - 12.999 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.652     2.960    drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/aclk
    SLICE_X10Y76         FDRE                                         r  drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.518     3.478 r  drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[9]/Q
                         net (fo=9, routed)           0.829     4.307    drone_i/ModemS2Zybo_0/U0/cicQ_n_8
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      3.656     7.963 f  drone_i/ModemS2Zybo_0/U0/cic_outQGain2/P[0]
                         net (fo=3, routed)           1.090     9.053    drone_i/ModemS2Zybo_0/U0/cic_outQGain2_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.177 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[24]_i_36/O
                         net (fo=1, routed)           0.000     9.177    drone_i/ModemS2Zybo_0/U0/fifo_buffer[24]_i_36_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.709 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.709    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_15_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.823    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_4_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.051 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_2/CO[2]
                         net (fo=29, routed)          0.775    10.826    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_2_n_1
    SLICE_X11Y75         LUT3 (Prop_lut3_I0_O)        0.339    11.165 f  drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_14/O
                         net (fo=4, routed)           0.834    12.000    drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_14_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I4_O)        0.326    12.326 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_3/O
                         net (fo=9, routed)           0.732    13.058    drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_3_n_0
    SLICE_X13Y76         LUT5 (Prop_lut5_I3_O)        0.124    13.182 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_9/O
                         net (fo=1, routed)           0.000    13.182    drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_9_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.752 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[31]_i_2/CO[2]
                         net (fo=4, routed)           0.590    14.342    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[31]_i_2_n_1
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.313    14.655 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[14]_i_1/O
                         net (fo=6, routed)           0.340    14.995    drone_i/ModemS2Zybo_0/U0/fifo_buffer[14]_i_1_n_0
    SLICE_X13Y79         FDSE                                         r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    14.100    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.191 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.486    15.677    drone_i/ModemS2Zybo_0/U0/clk
    SLICE_X13Y79         FDSE                                         r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[10]/C
                         clock pessimism              0.264    15.941    
                         clock uncertainty           -0.198    15.743    
    SLICE_X13Y79         FDSE (Setup_fdse_C_S)       -0.429    15.314    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -14.995    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_3 rise@12.999ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        12.035ns  (logic 6.844ns (56.867%)  route 5.191ns (43.133%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 15.677 - 12.999 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.652     2.960    drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/aclk
    SLICE_X10Y76         FDRE                                         r  drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.518     3.478 r  drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[9]/Q
                         net (fo=9, routed)           0.829     4.307    drone_i/ModemS2Zybo_0/U0/cicQ_n_8
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      3.656     7.963 f  drone_i/ModemS2Zybo_0/U0/cic_outQGain2/P[0]
                         net (fo=3, routed)           1.090     9.053    drone_i/ModemS2Zybo_0/U0/cic_outQGain2_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.177 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[24]_i_36/O
                         net (fo=1, routed)           0.000     9.177    drone_i/ModemS2Zybo_0/U0/fifo_buffer[24]_i_36_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.709 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.709    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_15_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.823    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_4_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.051 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_2/CO[2]
                         net (fo=29, routed)          0.775    10.826    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_2_n_1
    SLICE_X11Y75         LUT3 (Prop_lut3_I0_O)        0.339    11.165 f  drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_14/O
                         net (fo=4, routed)           0.834    12.000    drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_14_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I4_O)        0.326    12.326 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_3/O
                         net (fo=9, routed)           0.732    13.058    drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_3_n_0
    SLICE_X13Y76         LUT5 (Prop_lut5_I3_O)        0.124    13.182 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_9/O
                         net (fo=1, routed)           0.000    13.182    drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_9_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.752 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[31]_i_2/CO[2]
                         net (fo=4, routed)           0.590    14.342    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[31]_i_2_n_1
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.313    14.655 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[14]_i_1/O
                         net (fo=6, routed)           0.340    14.995    drone_i/ModemS2Zybo_0/U0/fifo_buffer[14]_i_1_n_0
    SLICE_X13Y79         FDSE                                         r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    14.100    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.191 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.486    15.677    drone_i/ModemS2Zybo_0/U0/clk
    SLICE_X13Y79         FDSE                                         r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[11]/C
                         clock pessimism              0.264    15.941    
                         clock uncertainty           -0.198    15.743    
    SLICE_X13Y79         FDSE (Setup_fdse_C_S)       -0.429    15.314    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -14.995    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_3 rise@12.999ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        12.035ns  (logic 6.844ns (56.867%)  route 5.191ns (43.133%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 15.677 - 12.999 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.652     2.960    drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/aclk
    SLICE_X10Y76         FDRE                                         r  drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.518     3.478 r  drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[9]/Q
                         net (fo=9, routed)           0.829     4.307    drone_i/ModemS2Zybo_0/U0/cicQ_n_8
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      3.656     7.963 f  drone_i/ModemS2Zybo_0/U0/cic_outQGain2/P[0]
                         net (fo=3, routed)           1.090     9.053    drone_i/ModemS2Zybo_0/U0/cic_outQGain2_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.177 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[24]_i_36/O
                         net (fo=1, routed)           0.000     9.177    drone_i/ModemS2Zybo_0/U0/fifo_buffer[24]_i_36_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.709 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.709    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_15_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.823    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_4_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.051 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_2/CO[2]
                         net (fo=29, routed)          0.775    10.826    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_2_n_1
    SLICE_X11Y75         LUT3 (Prop_lut3_I0_O)        0.339    11.165 f  drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_14/O
                         net (fo=4, routed)           0.834    12.000    drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_14_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I4_O)        0.326    12.326 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_3/O
                         net (fo=9, routed)           0.732    13.058    drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_3_n_0
    SLICE_X13Y76         LUT5 (Prop_lut5_I3_O)        0.124    13.182 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_9/O
                         net (fo=1, routed)           0.000    13.182    drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_9_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.752 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[31]_i_2/CO[2]
                         net (fo=4, routed)           0.590    14.342    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[31]_i_2_n_1
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.313    14.655 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[14]_i_1/O
                         net (fo=6, routed)           0.340    14.995    drone_i/ModemS2Zybo_0/U0/fifo_buffer[14]_i_1_n_0
    SLICE_X13Y79         FDSE                                         r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    14.100    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.191 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.486    15.677    drone_i/ModemS2Zybo_0/U0/clk
    SLICE_X13Y79         FDSE                                         r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[12]/C
                         clock pessimism              0.264    15.941    
                         clock uncertainty           -0.198    15.743    
    SLICE_X13Y79         FDSE (Setup_fdse_C_S)       -0.429    15.314    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -14.995    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_3 rise@12.999ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        12.035ns  (logic 6.844ns (56.867%)  route 5.191ns (43.133%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 15.677 - 12.999 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.652     2.960    drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/aclk
    SLICE_X10Y76         FDRE                                         r  drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.518     3.478 r  drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[9]/Q
                         net (fo=9, routed)           0.829     4.307    drone_i/ModemS2Zybo_0/U0/cicQ_n_8
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      3.656     7.963 f  drone_i/ModemS2Zybo_0/U0/cic_outQGain2/P[0]
                         net (fo=3, routed)           1.090     9.053    drone_i/ModemS2Zybo_0/U0/cic_outQGain2_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.177 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[24]_i_36/O
                         net (fo=1, routed)           0.000     9.177    drone_i/ModemS2Zybo_0/U0/fifo_buffer[24]_i_36_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.709 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.709    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_15_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.823    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_4_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.051 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_2/CO[2]
                         net (fo=29, routed)          0.775    10.826    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_2_n_1
    SLICE_X11Y75         LUT3 (Prop_lut3_I0_O)        0.339    11.165 f  drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_14/O
                         net (fo=4, routed)           0.834    12.000    drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_14_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I4_O)        0.326    12.326 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_3/O
                         net (fo=9, routed)           0.732    13.058    drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_3_n_0
    SLICE_X13Y76         LUT5 (Prop_lut5_I3_O)        0.124    13.182 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_9/O
                         net (fo=1, routed)           0.000    13.182    drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_9_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.752 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[31]_i_2/CO[2]
                         net (fo=4, routed)           0.590    14.342    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[31]_i_2_n_1
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.313    14.655 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[14]_i_1/O
                         net (fo=6, routed)           0.340    14.995    drone_i/ModemS2Zybo_0/U0/fifo_buffer[14]_i_1_n_0
    SLICE_X13Y79         FDSE                                         r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    14.100    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.191 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.486    15.677    drone_i/ModemS2Zybo_0/U0/clk
    SLICE_X13Y79         FDSE                                         r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[13]/C
                         clock pessimism              0.264    15.941    
                         clock uncertainty           -0.198    15.743    
    SLICE_X13Y79         FDSE (Setup_fdse_C_S)       -0.429    15.314    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -14.995    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_3 rise@12.999ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        12.035ns  (logic 6.844ns (56.867%)  route 5.191ns (43.133%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 15.677 - 12.999 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.652     2.960    drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/aclk
    SLICE_X10Y76         FDRE                                         r  drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.518     3.478 r  drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[9]/Q
                         net (fo=9, routed)           0.829     4.307    drone_i/ModemS2Zybo_0/U0/cicQ_n_8
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      3.656     7.963 f  drone_i/ModemS2Zybo_0/U0/cic_outQGain2/P[0]
                         net (fo=3, routed)           1.090     9.053    drone_i/ModemS2Zybo_0/U0/cic_outQGain2_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.177 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[24]_i_36/O
                         net (fo=1, routed)           0.000     9.177    drone_i/ModemS2Zybo_0/U0/fifo_buffer[24]_i_36_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.709 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.709    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_15_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.823    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_4_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.051 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_2/CO[2]
                         net (fo=29, routed)          0.775    10.826    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_2_n_1
    SLICE_X11Y75         LUT3 (Prop_lut3_I0_O)        0.339    11.165 f  drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_14/O
                         net (fo=4, routed)           0.834    12.000    drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_14_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I4_O)        0.326    12.326 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_3/O
                         net (fo=9, routed)           0.732    13.058    drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_3_n_0
    SLICE_X13Y76         LUT5 (Prop_lut5_I3_O)        0.124    13.182 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_9/O
                         net (fo=1, routed)           0.000    13.182    drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_9_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.752 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[31]_i_2/CO[2]
                         net (fo=4, routed)           0.590    14.342    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[31]_i_2_n_1
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.313    14.655 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[14]_i_1/O
                         net (fo=6, routed)           0.340    14.995    drone_i/ModemS2Zybo_0/U0/fifo_buffer[14]_i_1_n_0
    SLICE_X13Y79         FDSE                                         r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    14.100    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.191 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.486    15.677    drone_i/ModemS2Zybo_0/U0/clk
    SLICE_X13Y79         FDSE                                         r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[14]/C
                         clock pessimism              0.264    15.941    
                         clock uncertainty           -0.198    15.743    
    SLICE_X13Y79         FDSE (Setup_fdse_C_S)       -0.429    15.314    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -14.995    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_3 rise@12.999ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        12.035ns  (logic 6.844ns (56.867%)  route 5.191ns (43.133%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 15.677 - 12.999 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.652     2.960    drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/aclk
    SLICE_X10Y76         FDRE                                         r  drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.518     3.478 r  drone_i/ModemS2Zybo_0/U0/cicQ/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[9]/Q
                         net (fo=9, routed)           0.829     4.307    drone_i/ModemS2Zybo_0/U0/cicQ_n_8
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      3.656     7.963 f  drone_i/ModemS2Zybo_0/U0/cic_outQGain2/P[0]
                         net (fo=3, routed)           1.090     9.053    drone_i/ModemS2Zybo_0/U0/cic_outQGain2_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.177 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[24]_i_36/O
                         net (fo=1, routed)           0.000     9.177    drone_i/ModemS2Zybo_0/U0/fifo_buffer[24]_i_36_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.709 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.709    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_15_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.823    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_4_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.051 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_2/CO[2]
                         net (fo=29, routed)          0.775    10.826    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[24]_i_2_n_1
    SLICE_X11Y75         LUT3 (Prop_lut3_I0_O)        0.339    11.165 f  drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_14/O
                         net (fo=4, routed)           0.834    12.000    drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_14_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I4_O)        0.326    12.326 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_3/O
                         net (fo=9, routed)           0.732    13.058    drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_3_n_0
    SLICE_X13Y76         LUT5 (Prop_lut5_I3_O)        0.124    13.182 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_9/O
                         net (fo=1, routed)           0.000    13.182    drone_i/ModemS2Zybo_0/U0/fifo_buffer[31]_i_9_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.752 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[31]_i_2/CO[2]
                         net (fo=4, routed)           0.590    14.342    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[31]_i_2_n_1
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.313    14.655 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[14]_i_1/O
                         net (fo=6, routed)           0.340    14.995    drone_i/ModemS2Zybo_0/U0/fifo_buffer[14]_i_1_n_0
    SLICE_X13Y79         FDSE                                         r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    14.100    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.191 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.486    15.677    drone_i/ModemS2Zybo_0/U0/clk
    SLICE_X13Y79         FDSE                                         r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[9]/C
                         clock pessimism              0.264    15.941    
                         clock uncertainty           -0.198    15.743    
    SLICE_X13Y79         FDSE (Setup_fdse_C_S)       -0.429    15.314    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -14.995    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 drone_i/ModemS2Zybo_0/U0/cicI/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_3 rise@12.999ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        11.885ns  (logic 6.812ns (57.317%)  route 5.073ns (42.683%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 15.673 - 12.999 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.657     2.965    drone_i/ModemS2Zybo_0/U0/cicI/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/aclk
    SLICE_X10Y70         FDRE                                         r  drone_i/ModemS2Zybo_0/U0/cicI/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  drone_i/ModemS2Zybo_0/U0/cicI/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[7]/Q
                         net (fo=1, routed)           0.608     4.051    drone_i/ModemS2Zybo_0/U0/cicI_n_10
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[7]_P[2])
                                                      3.830     7.881 f  drone_i/ModemS2Zybo_0/U0/cic_outIGain2/P[2]
                         net (fo=3, routed)           0.786     8.667    drone_i/ModemS2Zybo_0/U0/cic_outIGain2_n_103
    SLICE_X8Y70          LUT1 (Prop_lut1_I0_O)        0.124     8.791 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[16]_i_40/O
                         net (fo=1, routed)           0.000     8.791    drone_i/ModemS2Zybo_0/U0/fifo_buffer[16]_i_40_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.324 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.324    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[16]_i_24_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.441 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.441    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[16]_i_10_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.764 f  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[16]_i_3/O[1]
                         net (fo=5, routed)           0.711    10.475    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[16]_i_3_n_6
    SLICE_X6Y73          LUT5 (Prop_lut5_I0_O)        0.306    10.781 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[18]_i_2/O
                         net (fo=6, routed)           1.079    11.860    drone_i/ModemS2Zybo_0/U0/fifo_buffer[18]_i_2_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I2_O)        0.124    11.984 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[23]_i_3/O
                         net (fo=9, routed)           0.511    12.495    drone_i/ModemS2Zybo_0/U0/fifo_buffer[23]_i_3_n_0
    SLICE_X4Y74          LUT5 (Prop_lut5_I0_O)        0.124    12.619 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[23]_i_7/O
                         net (fo=1, routed)           0.362    12.982    drone_i/ModemS2Zybo_0/U0/cic_outIGain[7]
    SLICE_X5Y76          CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    13.522 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[23]_i_2/CO[2]
                         net (fo=4, routed)           0.453    13.975    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[23]_i_2_n_1
    SLICE_X5Y77          LUT4 (Prop_lut4_I0_O)        0.313    14.288 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[22]_i_1/O
                         net (fo=6, routed)           0.562    14.850    drone_i/ModemS2Zybo_0/U0/fifo_buffer[22]_i_1_n_0
    SLICE_X6Y77          FDSE                                         r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    14.100    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.191 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.482    15.673    drone_i/ModemS2Zybo_0/U0/clk
    SLICE_X6Y77          FDSE                                         r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[17]/C
                         clock pessimism              0.230    15.903    
                         clock uncertainty           -0.198    15.705    
    SLICE_X6Y77          FDSE (Setup_fdse_C_S)       -0.524    15.181    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[17]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -14.850    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 drone_i/ModemS2Zybo_0/U0/cicI/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_3 rise@12.999ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        11.885ns  (logic 6.812ns (57.317%)  route 5.073ns (42.683%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 15.673 - 12.999 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.657     2.965    drone_i/ModemS2Zybo_0/U0/cicI/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/aclk
    SLICE_X10Y70         FDRE                                         r  drone_i/ModemS2Zybo_0/U0/cicI/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  drone_i/ModemS2Zybo_0/U0/cicI/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[7]/Q
                         net (fo=1, routed)           0.608     4.051    drone_i/ModemS2Zybo_0/U0/cicI_n_10
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[7]_P[2])
                                                      3.830     7.881 f  drone_i/ModemS2Zybo_0/U0/cic_outIGain2/P[2]
                         net (fo=3, routed)           0.786     8.667    drone_i/ModemS2Zybo_0/U0/cic_outIGain2_n_103
    SLICE_X8Y70          LUT1 (Prop_lut1_I0_O)        0.124     8.791 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[16]_i_40/O
                         net (fo=1, routed)           0.000     8.791    drone_i/ModemS2Zybo_0/U0/fifo_buffer[16]_i_40_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.324 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.324    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[16]_i_24_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.441 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.441    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[16]_i_10_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.764 f  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[16]_i_3/O[1]
                         net (fo=5, routed)           0.711    10.475    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[16]_i_3_n_6
    SLICE_X6Y73          LUT5 (Prop_lut5_I0_O)        0.306    10.781 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[18]_i_2/O
                         net (fo=6, routed)           1.079    11.860    drone_i/ModemS2Zybo_0/U0/fifo_buffer[18]_i_2_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I2_O)        0.124    11.984 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[23]_i_3/O
                         net (fo=9, routed)           0.511    12.495    drone_i/ModemS2Zybo_0/U0/fifo_buffer[23]_i_3_n_0
    SLICE_X4Y74          LUT5 (Prop_lut5_I0_O)        0.124    12.619 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[23]_i_7/O
                         net (fo=1, routed)           0.362    12.982    drone_i/ModemS2Zybo_0/U0/cic_outIGain[7]
    SLICE_X5Y76          CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    13.522 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[23]_i_2/CO[2]
                         net (fo=4, routed)           0.453    13.975    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[23]_i_2_n_1
    SLICE_X5Y77          LUT4 (Prop_lut4_I0_O)        0.313    14.288 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[22]_i_1/O
                         net (fo=6, routed)           0.562    14.850    drone_i/ModemS2Zybo_0/U0/fifo_buffer[22]_i_1_n_0
    SLICE_X6Y77          FDSE                                         r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    14.100    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.191 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.482    15.673    drone_i/ModemS2Zybo_0/U0/clk
    SLICE_X6Y77          FDSE                                         r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[18]/C
                         clock pessimism              0.230    15.903    
                         clock uncertainty           -0.198    15.705    
    SLICE_X6Y77          FDSE (Setup_fdse_C_S)       -0.524    15.181    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[18]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -14.850    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 drone_i/ModemS2Zybo_0/U0/cicI/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_3 rise@12.999ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        11.885ns  (logic 6.812ns (57.317%)  route 5.073ns (42.683%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 15.673 - 12.999 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.657     2.965    drone_i/ModemS2Zybo_0/U0/cicI/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/aclk
    SLICE_X10Y70         FDRE                                         r  drone_i/ModemS2Zybo_0/U0/cicI/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  drone_i/ModemS2Zybo_0/U0/cicI/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/fifo_2_reg[7]/Q
                         net (fo=1, routed)           0.608     4.051    drone_i/ModemS2Zybo_0/U0/cicI_n_10
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[7]_P[2])
                                                      3.830     7.881 f  drone_i/ModemS2Zybo_0/U0/cic_outIGain2/P[2]
                         net (fo=3, routed)           0.786     8.667    drone_i/ModemS2Zybo_0/U0/cic_outIGain2_n_103
    SLICE_X8Y70          LUT1 (Prop_lut1_I0_O)        0.124     8.791 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[16]_i_40/O
                         net (fo=1, routed)           0.000     8.791    drone_i/ModemS2Zybo_0/U0/fifo_buffer[16]_i_40_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.324 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.324    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[16]_i_24_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.441 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.441    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[16]_i_10_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.764 f  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[16]_i_3/O[1]
                         net (fo=5, routed)           0.711    10.475    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[16]_i_3_n_6
    SLICE_X6Y73          LUT5 (Prop_lut5_I0_O)        0.306    10.781 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[18]_i_2/O
                         net (fo=6, routed)           1.079    11.860    drone_i/ModemS2Zybo_0/U0/fifo_buffer[18]_i_2_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I2_O)        0.124    11.984 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[23]_i_3/O
                         net (fo=9, routed)           0.511    12.495    drone_i/ModemS2Zybo_0/U0/fifo_buffer[23]_i_3_n_0
    SLICE_X4Y74          LUT5 (Prop_lut5_I0_O)        0.124    12.619 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[23]_i_7/O
                         net (fo=1, routed)           0.362    12.982    drone_i/ModemS2Zybo_0/U0/cic_outIGain[7]
    SLICE_X5Y76          CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    13.522 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[23]_i_2/CO[2]
                         net (fo=4, routed)           0.453    13.975    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[23]_i_2_n_1
    SLICE_X5Y77          LUT4 (Prop_lut4_I0_O)        0.313    14.288 r  drone_i/ModemS2Zybo_0/U0/fifo_buffer[22]_i_1/O
                         net (fo=6, routed)           0.562    14.850    drone_i/ModemS2Zybo_0/U0/fifo_buffer[22]_i_1_n_0
    SLICE_X6Y77          FDSE                                         r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    14.100    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.191 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.482    15.673    drone_i/ModemS2Zybo_0/U0/clk
    SLICE_X6Y77          FDSE                                         r  drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[19]/C
                         clock pessimism              0.230    15.903    
                         clock uncertainty           -0.198    15.705    
    SLICE_X6Y77          FDSE (Setup_fdse_C_S)       -0.524    15.181    drone_i/ModemS2Zybo_0/U0/fifo_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -14.850    
  -------------------------------------------------------------------
                         slack                                  0.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/r_pipe/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_slverr_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.532%)  route 0.190ns (50.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.550     0.891    drone_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/r_pipe/ACLK
    SLICE_X21Y21         FDRE                                         r  drone_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/r_pipe/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  drone_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/r_pipe/m_payload_i_reg[32]/Q
                         net (fo=2, routed)           0.190     1.221    drone_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/mm2s_rresp[0]
    SLICE_X23Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.266 r  drone_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_slverr_reg_i_1/O
                         net (fo=1, routed)           0.000     1.266    drone_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_slverr_reg_i_1_n_0
    SLICE_X23Y19         FDRE                                         r  drone_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_slverr_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.818     1.188    drone_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/primary_aclk
    SLICE_X23Y19         FDRE                                         r  drone_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_slverr_reg_reg/C
                         clock pessimism             -0.034     1.154    
    SLICE_X23Y19         FDRE (Hold_fdre_C_D)         0.092     1.246    drone_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_slverr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/g_fsel_store.g_no_filt_offset.i_chan_fsel_dly/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_reg.d_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.438%)  route 0.217ns (60.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.555     0.896    drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/g_fsel_store.g_no_filt_offset.i_chan_fsel_dly/CLK
    SLICE_X17Y82         FDRE                                         r  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/g_fsel_store.g_no_filt_offset.i_chan_fsel_dly/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y82         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/g_fsel_store.g_no_filt_offset.i_chan_fsel_dly/gen_reg.d_reg_reg[0]/Q
                         net (fo=1, routed)           0.217     1.253    drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_cntrl_coef_addr/D_IN[5]
    SLICE_X22Y83         FDRE                                         r  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_reg.d_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.820     1.190    drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_cntrl_coef_addr/CLK
    SLICE_X22Y83         FDRE                                         r  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_reg.d_reg_reg[5]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X22Y83         FDRE (Hold_fdre_C_D)         0.071     1.227    drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_reg.d_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[9].g_addsup.i_delay/gen_dly.gen_regs.delay_bus_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl[1].cntrl_data_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.383%)  route 0.189ns (59.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.556     0.897    drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[9].g_addsup.i_delay/CLK
    SLICE_X18Y83         FDRE                                         r  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[9].g_addsup.i_delay/gen_dly.gen_regs.delay_bus_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y83         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[9].g_addsup.i_delay/gen_dly.gen_regs.delay_bus_reg[3][0]/Q
                         net (fo=1, routed)           0.189     1.214    drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/cntrl_data_src[9]
    SLICE_X22Y83         FDRE                                         r  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl[1].cntrl_data_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.820     1.190    drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X22Y83         FDRE                                         r  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl[1].cntrl_data_reg[1][9]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X22Y83         FDRE (Hold_fdre_C_D)         0.022     1.178    drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl[1].cntrl_data_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.555     0.896    drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X11Y79         FDRE                                         r  drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/axi_rdata_reg[16]/Q
                         net (fo=1, routed)           0.056     1.092    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/DIA0
    SLICE_X10Y79         RAMD32                                       r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.822     1.192    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X10Y79         RAMD32                                       r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.283     0.909    
    SLICE_X10Y79         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.056    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.559     0.900    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/ACLK
    SLICE_X29Y14         FDRE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i_reg[62]/Q
                         net (fo=1, routed)           0.056     1.096    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/DIA0
    SLICE_X28Y14         RAMD32                                       r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.826     1.196    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X28Y14         RAMD32                                       r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.283     0.913    
    SLICE_X28Y14         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.060    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.559     0.900    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/ACLK
    SLICE_X29Y13         FDRE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.056     1.096    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/DIA0
    SLICE_X28Y13         RAMD32                                       r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.826     1.196    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/WCLK
    SLICE_X28Y13         RAMD32                                       r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.283     0.913    
    SLICE_X28Y13         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.060    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.d_out_b_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.499%)  route 0.262ns (61.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.546     0.887    drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/CLK
    SLICE_X24Y76         FDRE                                         r  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.d_out_b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y76         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.d_out_b_reg[5]/Q
                         net (fo=1, routed)           0.262     1.313    drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/wr_data[5]
    SLICE_X16Y84         SRL16E                                       r  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.824     1.194    drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X16Y84         SRL16E                                       r  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][5]_srl16/CLK
                         clock pessimism             -0.034     1.160    
    SLICE_X16Y84         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.275    drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 drone_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/mm2s_rready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/r_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.226ns (52.897%)  route 0.201ns (47.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.552     0.893    drone_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/primary_aclk
    SLICE_X23Y19         FDRE                                         r  drone_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/mm2s_rready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  drone_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/mm2s_rready_reg/Q
                         net (fo=3, routed)           0.201     1.222    drone_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/r_pipe/M_READY
    SLICE_X20Y18         LUT5 (Prop_lut5_I3_O)        0.098     1.320 r  drone_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/r_pipe/s_ready_i_i_1/O
                         net (fo=1, routed)           0.000     1.320    drone_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/r_pipe/s_ready_i_i_1_n_0
    SLICE_X20Y18         FDRE                                         r  drone_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/r_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.821     1.191    drone_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/r_pipe/ACLK
    SLICE_X20Y18         FDRE                                         r  drone_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/r_pipe/s_ready_i_reg/C
                         clock pessimism             -0.034     1.157    
    SLICE_X20Y18         FDRE (Hold_fdre_C_D)         0.121     1.278    drone_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/r_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.d_out_b_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][9]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.810%)  route 0.259ns (61.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.548     0.889    drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/CLK
    SLICE_X24Y77         FDRE                                         r  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.d_out_b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y77         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.d_out_b_reg[9]/Q
                         net (fo=1, routed)           0.259     1.311    drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/wr_data[9]
    SLICE_X16Y83         SRL16E                                       r  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][9]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.823     1.193    drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X16Y83         SRL16E                                       r  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][9]_srl16/CLK
                         clock pessimism             -0.034     1.159    
    SLICE_X16Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.268    drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][9]_srl16
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.955%)  route 0.230ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.556     0.897    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/RD_CLK
    SLICE_X21Y36         FDRE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/Q
                         net (fo=4, routed)           0.230     1.268    drone_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/axi2ip_wrdata[26]
    SLICE_X23Y34         FDRE                                         r  drone_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.822     1.192    drone_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X23Y34         FDRE                                         r  drone_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[26]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X23Y34         FDRE (Hold_fdre_C_D)         0.066     1.224    drone_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 6.499 }
Period(ns):         12.999
Sources:            { drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.999      10.055     RAMB36_X1Y16  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst/ldpc_inst/parityRam_inst/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.999      10.055     RAMB36_X1Y16  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst/ldpc_inst/parityRam_inst/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.999      10.055     RAMB36_X1Y17  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst/ldpc_inst/parityRam_inst/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.999      10.055     RAMB36_X1Y17  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst/ldpc_inst/parityRam_inst/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.999      10.055     RAMB36_X0Y7   drone_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.999      10.055     RAMB36_X0Y7   drone_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         12.999      10.107     RAMB36_X1Y13  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst/intGenerate[0].intDynGenerate.int_inst/interleaver_ram_inst/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         12.999      10.107     RAMB36_X1Y14  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst/intGenerate[0].intDynGenerate.int_inst/interleaver_ram_inst/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         12.999      10.107     RAMB36_X2Y15  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst/intGenerate[1].intDynGenerate.int_inst/interleaver_ram_inst/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         12.999      10.107     RAMB36_X2Y16  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst/intGenerate[1].intDynGenerate.int_inst/interleaver_ram_inst/ram_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X20Y84  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_7_17_17/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X20Y84  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_7_17_17/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X20Y84  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_7_18_18/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X20Y84  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_7_18_18/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X20Y84  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_7_19_19/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X20Y84  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_7_19_19/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X20Y84  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_7_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X20Y84  drone_i/ModemS2Zybo_0/U0/rrcFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_7_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X12Y77  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X12Y77  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X30Y85  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst/bit2cell_inst/cell_bufferRegs_reg_0_1_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X30Y85  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst/bit2cell_inst/cell_bufferRegs_reg_0_1_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X30Y86  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst/bit2cell_inst/cell_bufferRegs_reg_0_1_2_2/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X30Y86  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst/bit2cell_inst/cell_bufferRegs_reg_0_1_2_2/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X32Y85  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst/bit2cell_inst/cell_bufferRegs_reg_0_1_4_4/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X32Y85  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst/bit2cell_inst/cell_bufferRegs_reg_0_1_4_4/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X24Y87  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst/ldpc_inst/input_bufferRegs_reg_0_1_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X24Y87  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst/ldpc_inst/input_bufferRegs_reg_0_1_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X24Y87  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst/ldpc_inst/input_bufferRegs_reg_0_1_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X24Y87  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst/ldpc_inst/input_bufferRegs_reg_0_1_10_10/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dvi2rgb_0_PixelClk

Setup :            0  Failing Endpoints,  Worst Slack        8.297ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.297ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.502ns  (logic 0.419ns (27.889%)  route 1.083ns (72.111%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y59                                      0.000     0.000 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/C
    SLICE_X19Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/Q
                         net (fo=1, routed)           1.083     1.502    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/in_data[35]
    SLICE_X32Y60         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y60         FDRE (Setup_fdre_C_D)       -0.201     9.799    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]
  -------------------------------------------------------------------
                         required time                          9.799    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  8.297    

Slack (MET) :             8.327ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.407ns  (logic 0.478ns (33.972%)  route 0.929ns (66.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51                                      0.000     0.000 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/Q
                         net (fo=1, routed)           0.929     1.407    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/in_data[36]
    SLICE_X23Y51         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y51         FDRE (Setup_fdre_C_D)       -0.266     9.734    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.407    
  -------------------------------------------------------------------
                         slack                                  8.327    

Slack (MET) :             8.453ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.294ns  (logic 0.478ns (36.928%)  route 0.816ns (63.072%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47                                      0.000     0.000 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[17]/C
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[17]/Q
                         net (fo=1, routed)           0.816     1.294    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/in_data[17]
    SLICE_X33Y56         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y56         FDRE (Setup_fdre_C_D)       -0.253     9.747    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][17]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                  8.453    

Slack (MET) :             8.460ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.270ns  (logic 0.419ns (32.988%)  route 0.851ns (67.012%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y59                                      0.000     0.000 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/C
    SLICE_X19Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/Q
                         net (fo=1, routed)           0.851     1.270    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/in_data[5]
    SLICE_X27Y59         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y59         FDRE (Setup_fdre_C_D)       -0.270     9.730    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  8.460    

Slack (MET) :             8.532ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.252ns  (logic 0.419ns (33.466%)  route 0.833ns (66.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48                                      0.000     0.000 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[4]/C
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[4]/Q
                         net (fo=1, routed)           0.833     1.252    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/in_data[4]
    SLICE_X28Y51         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y51         FDRE (Setup_fdre_C_D)       -0.216     9.784    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -1.252    
  -------------------------------------------------------------------
                         slack                                  8.532    

Slack (MET) :             8.561ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.175ns  (logic 0.478ns (40.697%)  route 0.697ns (59.303%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47                                      0.000     0.000 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/C
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/Q
                         net (fo=1, routed)           0.697     1.175    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/in_data[0]
    SLICE_X33Y60         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y60         FDRE (Setup_fdre_C_D)       -0.264     9.736    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                  8.561    

Slack (MET) :             8.571ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.207ns  (logic 0.478ns (39.616%)  route 0.729ns (60.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47                                      0.000     0.000 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/C
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/Q
                         net (fo=1, routed)           0.729     1.207    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/in_data[16]
    SLICE_X34Y52         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y52         FDRE (Setup_fdre_C_D)       -0.222     9.778    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                  8.571    

Slack (MET) :             8.586ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.150%)  route 0.773ns (64.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48                                      0.000     0.000 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/C
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/Q
                         net (fo=1, routed)           0.773     1.192    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/in_data[7]
    SLICE_X24Y50         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y50         FDRE (Setup_fdre_C_D)       -0.222     9.778    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                  8.586    

Slack (MET) :             8.588ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.145ns  (logic 0.419ns (36.597%)  route 0.726ns (63.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56                                      0.000     0.000 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
    SLICE_X19Y56         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/Q
                         net (fo=1, routed)           0.726     1.145    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/in_data[39]
    SLICE_X26Y57         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y57         FDRE (Setup_fdre_C_D)       -0.267     9.733    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                  8.588    

Slack (MET) :             8.613ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.117ns  (logic 0.478ns (42.803%)  route 0.639ns (57.197%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51                                      0.000     0.000 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/C
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/Q
                         net (fo=1, routed)           0.639     1.117    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/in_data[43]
    SLICE_X22Y51         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y51         FDRE (Setup_fdre_C_D)       -0.270     9.730    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                  8.613    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  dvi2rgb_0_PixelClk

Setup :            0  Failing Endpoints,  Worst Slack        5.666ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.239ns  (logic 0.456ns (36.793%)  route 0.783ns (63.207%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75                                      0.000     0.000 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X43Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.783     1.239    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[0]
    SLICE_X43Y72         FDCE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X43Y72         FDCE (Setup_fdce_C_D)       -0.095     6.905    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.905    
                         arrival time                          -1.239    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.233ns  (logic 0.456ns (36.972%)  route 0.777ns (63.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75                                      0.000     0.000 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
    SLICE_X43Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.777     1.233    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[9]
    SLICE_X43Y72         FDCE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X43Y72         FDCE (Setup_fdce_C_D)       -0.093     6.907    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.907    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.403%)  route 0.763ns (62.597%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75                                      0.000     0.000 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X39Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.763     1.219    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[1]
    SLICE_X40Y72         FDCE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X40Y72         FDCE (Setup_fdce_C_D)       -0.095     6.905    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.905    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.212ns  (logic 0.518ns (42.722%)  route 0.694ns (57.278%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78                                      0.000     0.000 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X42Y78         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.694     1.212    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[3]
    SLICE_X42Y72         FDCE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X42Y72         FDCE (Setup_fdce_C_D)       -0.047     6.953    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -1.212    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.211ns  (logic 0.518ns (42.757%)  route 0.693ns (57.243%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78                                      0.000     0.000 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X42Y78         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.693     1.211    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[4]
    SLICE_X42Y72         FDCE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X42Y72         FDCE (Setup_fdce_C_D)       -0.043     6.957    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.279%)  route 0.623ns (57.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75                                      0.000     0.000 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
    SLICE_X37Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.623     1.079    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[8]
    SLICE_X40Y72         FDCE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X40Y72         FDCE (Setup_fdce_C_D)       -0.093     6.907    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.907    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.877ns  (logic 0.419ns (47.780%)  route 0.458ns (52.220%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75                                      0.000     0.000 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
    SLICE_X43Y75         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.458     0.877    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[11]
    SLICE_X41Y75         FDCE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X41Y75         FDCE (Setup_fdce_C_D)       -0.270     6.730    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          6.730    
                         arrival time                          -0.877    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.669%)  route 0.588ns (56.331%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75                                      0.000     0.000 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X37Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.588     1.044    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]
    SLICE_X41Y75         FDCE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X41Y75         FDCE (Setup_fdce_C_D)       -0.093     6.907    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.907    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.969ns  (logic 0.456ns (47.065%)  route 0.513ns (52.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75                                      0.000     0.000 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
    SLICE_X43Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.513     0.969    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[10]
    SLICE_X43Y74         FDCE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X43Y74         FDCE (Setup_fdce_C_D)       -0.095     6.905    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          6.905    
                         arrival time                          -0.969    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.944ns  (logic 0.456ns (48.319%)  route 0.488ns (51.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75                                      0.000     0.000 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
    SLICE_X37Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.488     0.944    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[7]
    SLICE_X41Y75         FDCE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X41Y75         FDCE (Setup_fdce_C_D)       -0.092     6.908    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.908    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  5.964    





---------------------------------------------------------------------------------------------------
From Clock:  dvi2rgb_0_PixelClk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.268ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.268ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        2.038ns  (logic 0.456ns (22.377%)  route 1.582ns (77.623%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57                                      0.000     0.000 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/Q
                         net (fo=1, routed)           1.582     2.038    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[5]
    SLICE_X4Y56          FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X4Y56          FDRE (Setup_fdre_C_D)       -0.028     8.306    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.306    
                         arrival time                          -2.038    
  -------------------------------------------------------------------
                         slack                                  6.268    

Slack (MET) :             6.434ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.795ns  (logic 0.518ns (28.866%)  route 1.277ns (71.134%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56                                      0.000     0.000 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/C
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/Q
                         net (fo=1, routed)           1.277     1.795    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[2]
    SLICE_X22Y48         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X22Y48         FDRE (Setup_fdre_C_D)       -0.105     8.229    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.229    
                         arrival time                          -1.795    
  -------------------------------------------------------------------
                         slack                                  6.434    

Slack (MET) :             6.619ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.689ns  (logic 0.456ns (26.999%)  route 1.233ns (73.001%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57                                      0.000     0.000 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/Q
                         net (fo=1, routed)           1.233     1.689    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[19]
    SLICE_X16Y54         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X16Y54         FDRE (Setup_fdre_C_D)       -0.026     8.308    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                          8.308    
                         arrival time                          -1.689    
  -------------------------------------------------------------------
                         slack                                  6.619    

Slack (MET) :             6.651ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.580ns  (logic 0.456ns (28.868%)  route 1.124ns (71.132%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58                                      0.000     0.000 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/Q
                         net (fo=1, routed)           1.124     1.580    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[17]
    SLICE_X39Y49         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)       -0.103     8.231    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]
  -------------------------------------------------------------------
                         required time                          8.231    
                         arrival time                          -1.580    
  -------------------------------------------------------------------
                         slack                                  6.651    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.215%)  route 0.960ns (67.785%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52                                      0.000     0.000 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/C
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/Q
                         net (fo=1, routed)           0.960     1.416    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[1]
    SLICE_X35Y49         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X35Y49         FDRE (Setup_fdre_C_D)       -0.105     8.229    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.229    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.814ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.417ns  (logic 0.456ns (32.191%)  route 0.961ns (67.809%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52                                      0.000     0.000 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/C
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/Q
                         net (fo=1, routed)           0.961     1.417    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[16]
    SLICE_X35Y49         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X35Y49         FDRE (Setup_fdre_C_D)       -0.103     8.231    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]
  -------------------------------------------------------------------
                         required time                          8.231    
                         arrival time                          -1.417    
  -------------------------------------------------------------------
                         slack                                  6.814    

Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.412ns  (logic 0.456ns (32.291%)  route 0.956ns (67.709%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57                                      0.000     0.000 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/Q
                         net (fo=1, routed)           0.956     1.412    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[18]
    SLICE_X35Y47         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.095     8.239    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                  6.827    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.429ns  (logic 0.518ns (36.261%)  route 0.911ns (63.739%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56                                      0.000     0.000 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/Q
                         net (fo=1, routed)           0.911     1.429    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[7]
    SLICE_X20Y55         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X20Y55         FDRE (Setup_fdre_C_D)       -0.045     8.289    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -1.429    
  -------------------------------------------------------------------
                         slack                                  6.860    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.422ns  (logic 0.456ns (32.069%)  route 0.966ns (67.931%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52                                      0.000     0.000 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/Q
                         net (fo=1, routed)           0.966     1.422    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[0]
    SLICE_X20Y49         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X20Y49         FDRE (Setup_fdre_C_D)       -0.045     8.289    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -1.422    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.875ns  (required time - arrival time)
  Source:                 drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.364ns  (logic 0.456ns (33.436%)  route 0.908ns (66.564%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60                                      0.000     0.000 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           0.908     1.364    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X21Y65         FDRE                                         r  drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X21Y65         FDRE (Setup_fdre_C_D)       -0.095     8.239    drone_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                  6.875    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.276ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.276ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (MaxDelay Path 12.999ns)
  Data Path Delay:        1.443ns  (logic 0.419ns (29.047%)  route 1.024ns (70.953%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76                                       0.000     0.000 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.024     1.443    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[3]
    SLICE_X2Y74          FDCE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.999    12.999    
    SLICE_X2Y74          FDCE (Setup_fdce_C_D)       -0.280    12.719    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 11.276    

Slack (MET) :             11.302ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (MaxDelay Path 12.999ns)
  Data Path Delay:        1.417ns  (logic 0.419ns (29.572%)  route 0.998ns (70.428%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81                                      0.000     0.000 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X13Y81         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.998     1.417    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[3]
    SLICE_X13Y86         FDCE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.999    12.999    
    SLICE_X13Y86         FDCE (Setup_fdce_C_D)       -0.280    12.719    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                          -1.417    
  -------------------------------------------------------------------
                         slack                                 11.302    

Slack (MET) :             11.452ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (MaxDelay Path 12.999ns)
  Data Path Delay:        1.442ns  (logic 0.456ns (31.617%)  route 0.986ns (68.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55                                       0.000     0.000 r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.986     1.442    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[2]
    SLICE_X2Y53          FDCE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.999    12.999    
    SLICE_X2Y53          FDCE (Setup_fdce_C_D)       -0.105    12.894    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                 11.452    

Slack (MET) :             11.496ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (MaxDelay Path 12.999ns)
  Data Path Delay:        1.398ns  (logic 0.456ns (32.621%)  route 0.942ns (67.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78                                       0.000     0.000 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.942     1.398    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]
    SLICE_X2Y77          FDCE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.999    12.999    
    SLICE_X2Y77          FDCE (Setup_fdce_C_D)       -0.105    12.894    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                 11.496    

Slack (MET) :             11.581ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (MaxDelay Path 12.999ns)
  Data Path Delay:        1.150ns  (logic 0.419ns (36.443%)  route 0.731ns (63.557%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55                                       0.000     0.000 r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.731     1.150    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[3]
    SLICE_X2Y56          FDCE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.999    12.999    
    SLICE_X2Y56          FDCE (Setup_fdce_C_D)       -0.268    12.731    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                          -1.150    
  -------------------------------------------------------------------
                         slack                                 11.581    

Slack (MET) :             11.602ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (MaxDelay Path 12.999ns)
  Data Path Delay:        1.292ns  (logic 0.456ns (35.284%)  route 0.836ns (64.716%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71                                       0.000     0.000 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.836     1.292    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[3]
    SLICE_X2Y70          FDCE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.999    12.999    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)       -0.105    12.894    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                          -1.292    
  -------------------------------------------------------------------
                         slack                                 11.602    

Slack (MET) :             11.690ns  (required time - arrival time)
  Source:                 drone_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (MaxDelay Path 12.999ns)
  Data Path Delay:        1.216ns  (logic 0.456ns (37.510%)  route 0.760ns (62.490%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85                                       0.000     0.000 r  drone_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  drone_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.760     1.216    drone_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[9]
    SLICE_X7Y87          FDRE                                         r  drone_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.999    12.999    
    SLICE_X7Y87          FDRE (Setup_fdre_C_D)       -0.093    12.906    drone_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.906    
                         arrival time                          -1.216    
  -------------------------------------------------------------------
                         slack                                 11.690    

Slack (MET) :             11.696ns  (required time - arrival time)
  Source:                 drone_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (MaxDelay Path 12.999ns)
  Data Path Delay:        1.208ns  (logic 0.518ns (42.870%)  route 0.690ns (57.130%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81                                       0.000     0.000 r  drone_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  drone_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.690     1.208    drone_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[5]
    SLICE_X5Y85          FDRE                                         r  drone_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.999    12.999    
    SLICE_X5Y85          FDRE (Setup_fdre_C_D)       -0.095    12.904    drone_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.904    
                         arrival time                          -1.208    
  -------------------------------------------------------------------
                         slack                                 11.696    

Slack (MET) :             11.699ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (MaxDelay Path 12.999ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.691%)  route 0.611ns (59.309%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80                                       0.000     0.000 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.611     1.030    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[0]
    SLICE_X2Y80          FDCE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.999    12.999    
    SLICE_X2Y80          FDCE (Setup_fdce_C_D)       -0.270    12.729    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 11.699    

Slack (MET) :             11.721ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (MaxDelay Path 12.999ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.486%)  route 0.591ns (58.514%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44                                      0.000     0.000 r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X19Y44         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.591     1.010    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[3]
    SLICE_X18Y44         FDCE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.999    12.999    
    SLICE_X18Y44         FDCE (Setup_fdce_C_D)       -0.268    12.731    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 11.721    





---------------------------------------------------------------------------------------------------
From Clock:  dvi2rgb_0_PixelClk
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.731ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.510ns  (logic 0.518ns (34.308%)  route 0.992ns (65.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72                                      0.000     0.000 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.992     1.510    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[3]
    SLICE_X36Y77         FDCE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X36Y77         FDCE (Setup_fdce_C_D)       -0.093     8.241    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.510    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.826ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.413ns  (logic 0.456ns (32.261%)  route 0.957ns (67.739%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72                                      0.000     0.000 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.957     1.413    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[0]
    SLICE_X35Y83         FDCE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X35Y83         FDCE (Setup_fdce_C_D)       -0.095     8.239    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.413    
  -------------------------------------------------------------------
                         slack                                  6.826    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.383ns  (logic 0.518ns (37.462%)  route 0.865ns (62.537%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73                                      0.000     0.000 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
    SLICE_X38Y73         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.865     1.383    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[7]
    SLICE_X36Y77         FDCE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X36Y77         FDCE (Setup_fdce_C_D)       -0.092     8.242    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.242    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             7.027ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.260ns  (logic 0.456ns (36.184%)  route 0.804ns (63.816%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72                                      0.000     0.000 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.804     1.260    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[10]
    SLICE_X42Y78         FDCE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X42Y78         FDCE (Setup_fdce_C_D)       -0.047     8.287    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -1.260    
  -------------------------------------------------------------------
                         slack                                  7.027    

Slack (MET) :             7.052ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.189ns  (logic 0.518ns (43.581%)  route 0.671ns (56.419%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72                                      0.000     0.000 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.671     1.189    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[4]
    SLICE_X36Y77         FDCE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X36Y77         FDCE (Setup_fdce_C_D)       -0.093     8.241    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                  7.052    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.180ns  (logic 0.518ns (43.908%)  route 0.662ns (56.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72                                      0.000     0.000 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.662     1.180    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[2]
    SLICE_X36Y77         FDCE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X36Y77         FDCE (Setup_fdce_C_D)       -0.095     8.239    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.180    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.108ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.183ns  (logic 0.518ns (43.776%)  route 0.665ns (56.224%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73                                      0.000     0.000 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
    SLICE_X38Y73         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.665     1.183    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[6]
    SLICE_X38Y75         FDCE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X38Y75         FDCE (Setup_fdce_C_D)       -0.043     8.291    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.291    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                  7.108    

Slack (MET) :             7.151ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.140ns  (logic 0.456ns (39.983%)  route 0.684ns (60.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72                                      0.000     0.000 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.684     1.140    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[1]
    SLICE_X42Y78         FDCE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X42Y78         FDCE (Setup_fdce_C_D)       -0.043     8.291    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.291    
                         arrival time                          -1.140    
  -------------------------------------------------------------------
                         slack                                  7.151    

Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        0.958ns  (logic 0.478ns (49.887%)  route 0.480ns (50.113%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72                                      0.000     0.000 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.480     0.958    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[11]
    SLICE_X38Y75         FDCE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X38Y75         FDCE (Setup_fdce_C_D)       -0.218     8.116    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -0.958    
  -------------------------------------------------------------------
                         slack                                  7.158    

Slack (MET) :             7.244ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        0.995ns  (logic 0.518ns (52.046%)  route 0.477ns (47.954%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72                                      0.000     0.000 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.477     0.995    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[5]
    SLICE_X37Y75         FDCE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X37Y75         FDCE (Setup_fdce_C_D)       -0.095     8.239    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                  7.244    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       11.288ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.288ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (MaxDelay Path 12.999ns)
  Data Path Delay:        1.434ns  (logic 0.478ns (33.330%)  route 0.956ns (66.670%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1                                       0.000     0.000 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X42Y1          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.956     1.434    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[1]
    SLICE_X39Y2          FDCE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.999    12.999    
    SLICE_X39Y2          FDCE (Setup_fdce_C_D)       -0.277    12.722    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                          -1.434    
  -------------------------------------------------------------------
                         slack                                 11.288    

Slack (MET) :             11.424ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (MaxDelay Path 12.999ns)
  Data Path Delay:        1.472ns  (logic 0.456ns (30.980%)  route 1.016ns (69.020%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8                                       0.000     0.000 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X35Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.016     1.472    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[1]
    SLICE_X29Y6          FDCE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.999    12.999    
    SLICE_X29Y6          FDCE (Setup_fdce_C_D)       -0.103    12.896    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.896    
                         arrival time                          -1.472    
  -------------------------------------------------------------------
                         slack                                 11.424    

Slack (MET) :             11.498ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (MaxDelay Path 12.999ns)
  Data Path Delay:        1.221ns  (logic 0.419ns (34.328%)  route 0.802ns (65.672%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10                                      0.000     0.000 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X15Y10         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.802     1.221    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[1]
    SLICE_X14Y11         FDCE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.999    12.999    
    SLICE_X14Y11         FDCE (Setup_fdce_C_D)       -0.280    12.719    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                 11.498    

Slack (MET) :             11.545ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (MaxDelay Path 12.999ns)
  Data Path Delay:        1.225ns  (logic 0.419ns (34.216%)  route 0.806ns (65.784%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9                                       0.000     0.000 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X43Y9          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.806     1.225    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[1]
    SLICE_X42Y8          FDCE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.999    12.999    
    SLICE_X42Y8          FDCE (Setup_fdce_C_D)       -0.229    12.770    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                          -1.225    
  -------------------------------------------------------------------
                         slack                                 11.545    

Slack (MET) :             11.590ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (MaxDelay Path 12.999ns)
  Data Path Delay:        1.141ns  (logic 0.419ns (36.713%)  route 0.722ns (63.287%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14                                      0.000     0.000 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X14Y14         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.722     1.141    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[2]
    SLICE_X13Y15         FDCE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.999    12.999    
    SLICE_X13Y15         FDCE (Setup_fdce_C_D)       -0.268    12.731    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                 11.590    

Slack (MET) :             11.633ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (MaxDelay Path 12.999ns)
  Data Path Delay:        1.261ns  (logic 0.456ns (36.150%)  route 0.805ns (63.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9                                       0.000     0.000 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.805     1.261    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[3]
    SLICE_X11Y10         FDCE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.999    12.999    
    SLICE_X11Y10         FDCE (Setup_fdce_C_D)       -0.105    12.894    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                          -1.261    
  -------------------------------------------------------------------
                         slack                                 11.633    

Slack (MET) :             11.683ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (MaxDelay Path 12.999ns)
  Data Path Delay:        1.048ns  (logic 0.419ns (39.995%)  route 0.629ns (60.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9                                       0.000     0.000 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.629     1.048    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[4]
    SLICE_X14Y9          FDCE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.999    12.999    
    SLICE_X14Y9          FDCE (Setup_fdce_C_D)       -0.268    12.731    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 11.683    

Slack (MET) :             11.696ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (MaxDelay Path 12.999ns)
  Data Path Delay:        1.035ns  (logic 0.419ns (40.483%)  route 0.616ns (59.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8                                       0.000     0.000 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X35Y8          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.616     1.035    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[2]
    SLICE_X29Y6          FDCE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.999    12.999    
    SLICE_X29Y6          FDCE (Setup_fdce_C_D)       -0.268    12.731    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                 11.696    

Slack (MET) :             11.710ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (MaxDelay Path 12.999ns)
  Data Path Delay:        1.194ns  (logic 0.456ns (38.187%)  route 0.738ns (61.813%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10                                      0.000     0.000 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X15Y10         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.738     1.194    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[0]
    SLICE_X11Y11         FDCE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.999    12.999    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)       -0.095    12.904    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.904    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                 11.710    

Slack (MET) :             11.722ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (MaxDelay Path 12.999ns)
  Data Path Delay:        1.184ns  (logic 0.456ns (38.499%)  route 0.728ns (61.501%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14                                      0.000     0.000 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X14Y14         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.728     1.184    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[4]
    SLICE_X13Y15         FDCE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.999    12.999    
    SLICE_X13Y15         FDCE (Setup_fdce_C_D)       -0.093    12.906    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.906    
                         arrival time                          -1.184    
  -------------------------------------------------------------------
                         slack                                 11.722    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        8.091ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.091ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.804ns  (logic 0.456ns (25.271%)  route 1.348ns (74.729%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75                                       0.000     0.000 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.348     1.804    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[0]
    SLICE_X1Y76          FDCE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y76          FDCE (Setup_fdce_C_D)       -0.105     9.895    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.804    
  -------------------------------------------------------------------
                         slack                                  8.091    

Slack (MET) :             8.479ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.213%)  route 0.960ns (67.787%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80                                      0.000     0.000 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X14Y80         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.960     1.416    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]
    SLICE_X13Y81         FDCE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y81         FDCE (Setup_fdce_C_D)       -0.105     9.895    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  8.479    

Slack (MET) :             8.633ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.262ns  (logic 0.456ns (36.128%)  route 0.806ns (63.872%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70                                       0.000     0.000 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.806     1.262    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[0]
    SLICE_X1Y71          FDCE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y71          FDCE (Setup_fdce_C_D)       -0.105     9.895    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                  8.633    

Slack (MET) :             8.699ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.206ns  (logic 0.456ns (37.807%)  route 0.750ns (62.193%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43                                      0.000     0.000 r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X15Y43         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.750     1.206    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[0]
    SLICE_X14Y43         FDCE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y43         FDCE (Setup_fdce_C_D)       -0.095     9.905    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                  8.699    

Slack (MET) :             8.707ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.027ns  (logic 0.419ns (40.782%)  route 0.608ns (59.218%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56                                       0.000     0.000 r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X2Y56          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.608     1.027    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[3]
    SLICE_X1Y56          FDCE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y56          FDCE (Setup_fdce_C_D)       -0.266     9.734    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                  8.707    

Slack (MET) :             8.715ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.182ns  (logic 0.456ns (38.576%)  route 0.726ns (61.424%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79                                      0.000     0.000 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X15Y79         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.726     1.182    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[0]
    SLICE_X19Y80         FDCE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X19Y80         FDCE (Setup_fdce_C_D)       -0.103     9.897    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                  8.715    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 drone_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.234ns  (logic 0.456ns (36.953%)  route 0.778ns (63.047%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86                                       0.000     0.000 r  drone_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  drone_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.778     1.234    drone_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[4]
    SLICE_X4Y86          FDRE                                         r  drone_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y86          FDRE (Setup_fdre_C_D)       -0.047     9.953    drone_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.725ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.057ns  (logic 0.419ns (39.648%)  route 0.638ns (60.352%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75                                       0.000     0.000 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.638     1.057    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[3]
    SLICE_X0Y75          FDCE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y75          FDCE (Setup_fdce_C_D)       -0.218     9.782    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                  8.725    

Slack (MET) :             8.746ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.183ns  (logic 0.456ns (38.544%)  route 0.727ns (61.456%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48                                      0.000     0.000 r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X17Y48         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.727     1.183    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[2]
    SLICE_X11Y48         FDCE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X11Y48         FDCE (Setup_fdce_C_D)       -0.071     9.929    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.929    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                  8.746    

Slack (MET) :             8.766ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.965ns  (logic 0.478ns (49.526%)  route 0.487ns (50.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80                                       0.000     0.000 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.487     0.965    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[0]
    SLICE_X1Y80          FDCE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y80          FDCE (Setup_fdce_C_D)       -0.269     9.731    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.731    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                  8.766    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        5.429ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.466ns  (logic 0.518ns (35.334%)  route 0.948ns (64.666%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32                                       0.000     0.000 r  drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.948     1.466    drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[3]
    SLICE_X1Y32          FDCE                                         r  drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X1Y32          FDCE (Setup_fdce_C_D)       -0.105     6.895    drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.895    
                         arrival time                          -1.466    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.277ns  (logic 0.478ns (37.427%)  route 0.799ns (62.573%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y0                                       0.000     0.000 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X42Y0          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.799     1.277    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[4]
    SLICE_X40Y3          FDCE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X40Y3          FDCE (Setup_fdce_C_D)       -0.277     6.723    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.723    
                         arrival time                          -1.277    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.409ns  (logic 0.456ns (32.358%)  route 0.953ns (67.642%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13                                      0.000     0.000 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
    SLICE_X15Y13         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.953     1.409    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[8]
    SLICE_X18Y12         FDCE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X18Y12         FDCE (Setup_fdce_C_D)       -0.105     6.895    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.895    
                         arrival time                          -1.409    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.227ns  (logic 0.478ns (38.963%)  route 0.749ns (61.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8                                       0.000     0.000 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X42Y8          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.749     1.227    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[2]
    SLICE_X43Y9          FDCE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X43Y9          FDCE (Setup_fdce_C_D)       -0.267     6.733    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.733    
                         arrival time                          -1.227    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.335ns  (logic 0.518ns (38.789%)  route 0.817ns (61.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8                                       0.000     0.000 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X42Y8          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.817     1.335    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[1]
    SLICE_X39Y8          FDCE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X39Y8          FDCE (Setup_fdce_C_D)       -0.105     6.895    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.895    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.145ns  (logic 0.419ns (36.589%)  route 0.726ns (63.411%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10                                      0.000     0.000 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
    SLICE_X13Y10         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.726     1.145    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[7]
    SLICE_X17Y10         FDCE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X17Y10         FDCE (Setup_fdce_C_D)       -0.268     6.732    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.732    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.172ns  (logic 0.478ns (40.785%)  route 0.694ns (59.215%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24                                       0.000     0.000 r  drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.694     1.172    drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[1]
    SLICE_X4Y25          FDCE                                         r  drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X4Y25          FDCE (Setup_fdce_C_D)       -0.228     6.772    drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.772    
                         arrival time                          -1.172    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.258ns  (logic 0.456ns (36.244%)  route 0.802ns (63.756%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11                                      0.000     0.000 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.802     1.258    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[4]
    SLICE_X35Y11         FDCE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X35Y11         FDCE (Setup_fdce_C_D)       -0.105     6.895    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.895    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.257ns  (logic 0.518ns (41.194%)  route 0.739ns (58.806%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32                                       0.000     0.000 r  drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.739     1.257    drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[0]
    SLICE_X7Y32          FDCE                                         r  drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X7Y32          FDCE (Setup_fdce_C_D)       -0.067     6.933    drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.256ns  (logic 0.518ns (41.258%)  route 0.738ns (58.742%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24                                       0.000     0.000 r  drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.738     1.256    drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[3]
    SLICE_X6Y27          FDCE                                         r  drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X6Y27          FDCE (Setup_fdce_C_D)       -0.047     6.953    drone_i/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -1.256    
  -------------------------------------------------------------------
                         slack                                  5.697    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.642ns (24.921%)  route 1.934ns (75.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.703     3.011    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_CLK
    SLICE_X0Y82          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDPE (Prop_fdpe_C_Q)         0.518     3.529 f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.818     4.347    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_asreg
    SLICE_X1Y81          LUT2 (Prop_lut2_I0_O)        0.124     4.471 f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           1.116     5.587    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X9Y73          FDPE                                         f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.482    12.674    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_CLK
    SLICE_X9Y73          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X9Y73          FDPE (Recov_fdpe_C_PRE)     -0.359    12.391    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.642ns (24.921%)  route 1.934ns (75.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.703     3.011    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_CLK
    SLICE_X0Y82          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDPE (Prop_fdpe_C_Q)         0.518     3.529 f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.818     4.347    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_asreg
    SLICE_X1Y81          LUT2 (Prop_lut2_I0_O)        0.124     4.471 f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           1.116     5.587    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X9Y73          FDPE                                         f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.482    12.674    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_CLK
    SLICE_X9Y73          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X9Y73          FDPE (Recov_fdpe_C_PRE)     -0.359    12.391    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             7.136ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.642ns (27.555%)  route 1.688ns (72.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.670     2.978    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/RD_CLK
    SLICE_X6Y54          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDPE (Prop_fdpe_C_Q)         0.518     3.496 f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.965     4.461    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X8Y60          LUT2 (Prop_lut2_I0_O)        0.124     4.585 f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.723     5.308    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X4Y62          FDPE                                         f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.537    12.729    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/RD_CLK
    SLICE_X4Y62          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.230    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X4Y62          FDPE (Recov_fdpe_C_PRE)     -0.361    12.444    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                  7.136    

Slack (MET) :             7.136ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.642ns (27.555%)  route 1.688ns (72.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.670     2.978    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/RD_CLK
    SLICE_X6Y54          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDPE (Prop_fdpe_C_Q)         0.518     3.496 f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.965     4.461    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X8Y60          LUT2 (Prop_lut2_I0_O)        0.124     4.585 f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.723     5.308    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X4Y62          FDPE                                         f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.537    12.729    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/RD_CLK
    SLICE_X4Y62          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.230    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X4Y62          FDPE (Recov_fdpe_C_PRE)     -0.361    12.444    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                  7.136    

Slack (MET) :             7.136ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.642ns (27.555%)  route 1.688ns (72.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.670     2.978    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/RD_CLK
    SLICE_X6Y54          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDPE (Prop_fdpe_C_Q)         0.518     3.496 f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.965     4.461    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X8Y60          LUT2 (Prop_lut2_I0_O)        0.124     4.585 f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.723     5.308    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X4Y62          FDPE                                         f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.537    12.729    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/RD_CLK
    SLICE_X4Y62          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.230    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X4Y62          FDPE (Recov_fdpe_C_PRE)     -0.361    12.444    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                  7.136    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.580ns (25.981%)  route 1.652ns (74.019%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.706     3.014    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_CLK
    SLICE_X5Y81          FDRE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     3.470 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.641     4.111    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.124     4.235 f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.011     5.246    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X11Y75         FDPE                                         f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.480    12.672    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_CLK
    SLICE_X11Y75         FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.230    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X11Y75         FDPE (Recov_fdpe_C_PRE)     -0.359    12.389    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                          -5.246    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.580ns (25.981%)  route 1.652ns (74.019%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.706     3.014    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_CLK
    SLICE_X5Y81          FDRE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     3.470 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.641     4.111    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.124     4.235 f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.011     5.246    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X11Y75         FDPE                                         f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.480    12.672    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_CLK
    SLICE_X11Y75         FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.230    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X11Y75         FDPE (Recov_fdpe_C_PRE)     -0.359    12.389    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                          -5.246    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.580ns (25.981%)  route 1.652ns (74.019%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.706     3.014    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_CLK
    SLICE_X5Y81          FDRE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     3.470 r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.641     4.111    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.124     4.235 f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.011     5.246    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X11Y75         FDPE                                         f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.480    12.672    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_CLK
    SLICE_X11Y75         FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.230    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X11Y75         FDPE (Recov_fdpe_C_PRE)     -0.359    12.389    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                          -5.246    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.179ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.642ns (27.916%)  route 1.658ns (72.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.657     2.965    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/RD_CLK
    SLICE_X6Y70          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDPE (Prop_fdpe_C_Q)         0.518     3.483 f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.868     4.351    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X6Y70          LUT2 (Prop_lut2_I0_O)        0.124     4.475 f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.790     5.265    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X5Y65          FDPE                                         f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.535    12.727    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/RD_CLK
    SLICE_X5Y65          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.230    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X5Y65          FDPE (Recov_fdpe_C_PRE)     -0.359    12.444    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                          -5.265    
  -------------------------------------------------------------------
                         slack                                  7.179    

Slack (MET) :             7.179ns  (required time - arrival time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.642ns (27.916%)  route 1.658ns (72.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.657     2.965    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/RD_CLK
    SLICE_X6Y70          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDPE (Prop_fdpe_C_Q)         0.518     3.483 f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.868     4.351    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X6Y70          LUT2 (Prop_lut2_I0_O)        0.124     4.475 f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.790     5.265    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X5Y65          FDPE                                         f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        1.535    12.727    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/RD_CLK
    SLICE_X5Y65          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.230    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X5Y65          FDPE (Recov_fdpe_C_PRE)     -0.359    12.444    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                          -5.265    
  -------------------------------------------------------------------
                         slack                                  7.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.148ns (32.749%)  route 0.304ns (67.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.567     0.908    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_CLK
    SLICE_X12Y48         FDPE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDPE (Prop_fdpe_C_Q)         0.148     1.056 f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.304     1.359    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y50         FDPE                                         f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.831     1.201    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_CLK
    SLICE_X14Y50         FDPE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y50         FDPE (Remov_fdpe_C_PRE)     -0.148     1.024    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.127%)  route 0.122ns (48.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.575     0.916    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_CLK
    SLICE_X1Y82          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDPE (Prop_fdpe_C_Q)         0.128     1.044 f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.122     1.166    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y82          FDPE                                         f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.842     1.212    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_CLK
    SLICE_X0Y82          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.283     0.929    
    SLICE_X0Y82          FDPE (Remov_fdpe_C_PRE)     -0.124     0.805    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.674%)  route 0.366ns (66.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.562     0.903    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_CLK
    SLICE_X15Y50         FDPE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.186     1.229    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.274 f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.181     1.455    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X14Y44         FDPE                                         f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.831     1.201    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_CLK
    SLICE_X14Y44         FDPE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y44         FDPE (Remov_fdpe_C_PRE)     -0.095     1.077    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.674%)  route 0.366ns (66.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.562     0.903    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_CLK
    SLICE_X15Y50         FDPE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.186     1.229    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.274 f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.181     1.455    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X14Y44         FDPE                                         f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.831     1.201    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_CLK
    SLICE_X14Y44         FDPE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y44         FDPE (Remov_fdpe_C_PRE)     -0.095     1.077    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.674%)  route 0.366ns (66.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.562     0.903    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_CLK
    SLICE_X15Y50         FDPE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.186     1.229    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.274 f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.181     1.455    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X14Y44         FDPE                                         f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.831     1.201    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_CLK
    SLICE_X14Y44         FDPE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y44         FDPE (Remov_fdpe_C_PRE)     -0.095     1.077    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (43.003%)  route 0.170ns (56.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.575     0.916    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_CLK
    SLICE_X1Y82          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDPE (Prop_fdpe_C_Q)         0.128     1.044 f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.170     1.213    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y82          FDPE                                         f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.844     1.214    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_CLK
    SLICE_X4Y82          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.263     0.951    
    SLICE_X4Y82          FDPE (Remov_fdpe_C_PRE)     -0.124     0.827    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.905%)  route 0.177ns (58.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.574     0.915    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/WR_CLK
    SLICE_X3Y70          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDPE (Prop_fdpe_C_Q)         0.128     1.043 f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.177     1.220    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/RST_FULL_FF
    SLICE_X4Y70          FDPE                                         f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.841     1.211    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/WR_CLK
    SLICE_X4Y70          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.282     0.929    
    SLICE_X4Y70          FDPE (Remov_fdpe_C_PRE)     -0.125     0.804    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.905%)  route 0.177ns (58.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.574     0.915    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/WR_CLK
    SLICE_X3Y70          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDPE (Prop_fdpe_C_Q)         0.128     1.043 f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.177     1.220    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/RST_FULL_FF
    SLICE_X4Y70          FDPE                                         f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.841     1.211    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/WR_CLK
    SLICE_X4Y70          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.282     0.929    
    SLICE_X4Y70          FDPE (Remov_fdpe_C_PRE)     -0.125     0.804    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.632%)  route 0.179ns (58.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.562     0.903    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/WR_CLK
    SLICE_X19Y40         FDPE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDPE (Prop_fdpe_C_Q)         0.128     1.031 f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.179     1.210    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/RST_FULL_FF
    SLICE_X17Y40         FDPE                                         f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.830     1.200    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/WR_CLK
    SLICE_X17Y40         FDPE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.281     0.919    
    SLICE_X17Y40         FDPE (Remov_fdpe_C_PRE)     -0.149     0.770    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.632%)  route 0.179ns (58.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.562     0.903    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/WR_CLK
    SLICE_X19Y40         FDPE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDPE (Prop_fdpe_C_Q)         0.128     1.031 f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.179     1.210    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/RST_FULL_FF
    SLICE_X17Y40         FDPE                                         f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4674, routed)        0.830     1.200    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/WR_CLK
    SLICE_X17Y40         FDPE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.281     0.919    
    SLICE_X17Y40         FDPE (Remov_fdpe_C_PRE)     -0.149     0.770    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.440    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.580ns (12.260%)  route 4.151ns (87.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 9.688 - 7.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.670     2.978    drone_i/rst_processing_system7_0_150M/U0/slowest_sync_clk
    SLICE_X7Y31          FDRE                                         r  drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=19, routed)          1.881     5.315    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aresetn
    SLICE_X7Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.439 f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice_i_1/O
                         net (fo=38, routed)          2.270     7.709    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RST
    SLICE_X23Y0          FDPE                                         f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.496     9.688    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_CLK
    SLICE_X23Y0          FDPE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d1_reg/C
                         clock pessimism              0.130     9.818    
                         clock uncertainty           -0.111     9.708    
    SLICE_X23Y0          FDPE (Recov_fdpe_C_PRE)     -0.359     9.349    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.580ns (12.260%)  route 4.151ns (87.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 9.688 - 7.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.670     2.978    drone_i/rst_processing_system7_0_150M/U0/slowest_sync_clk
    SLICE_X7Y31          FDRE                                         r  drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=19, routed)          1.881     5.315    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aresetn
    SLICE_X7Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.439 f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice_i_1/O
                         net (fo=38, routed)          2.270     7.709    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RST
    SLICE_X23Y0          FDPE                                         f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.496     9.688    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_CLK
    SLICE_X23Y0          FDPE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                         clock pessimism              0.130     9.818    
                         clock uncertainty           -0.111     9.708    
    SLICE_X23Y0          FDPE (Recov_fdpe_C_PRE)     -0.359     9.349    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.580ns (12.260%)  route 4.151ns (87.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 9.688 - 7.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.670     2.978    drone_i/rst_processing_system7_0_150M/U0/slowest_sync_clk
    SLICE_X7Y31          FDRE                                         r  drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=19, routed)          1.881     5.315    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aresetn
    SLICE_X7Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.439 f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice_i_1/O
                         net (fo=38, routed)          2.270     7.709    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RST
    SLICE_X23Y0          FDPE                                         f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.496     9.688    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_CLK
    SLICE_X23Y0          FDPE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d3_reg/C
                         clock pessimism              0.130     9.818    
                         clock uncertainty           -0.111     9.708    
    SLICE_X23Y0          FDPE (Recov_fdpe_C_PRE)     -0.359     9.349    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.580ns (12.260%)  route 4.151ns (87.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 9.688 - 7.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.670     2.978    drone_i/rst_processing_system7_0_150M/U0/slowest_sync_clk
    SLICE_X7Y31          FDRE                                         r  drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=19, routed)          1.881     5.315    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aresetn
    SLICE_X7Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.439 f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice_i_1/O
                         net (fo=38, routed)          2.270     7.709    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RST
    SLICE_X23Y0          FDPE                                         f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.496     9.688    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RD_CLK
    SLICE_X23Y0          FDPE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.130     9.818    
                         clock uncertainty           -0.111     9.708    
    SLICE_X23Y0          FDPE (Recov_fdpe_C_PRE)     -0.359     9.349    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.580ns (12.260%)  route 4.151ns (87.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 9.688 - 7.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.670     2.978    drone_i/rst_processing_system7_0_150M/U0/slowest_sync_clk
    SLICE_X7Y31          FDRE                                         r  drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=19, routed)          1.881     5.315    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aresetn
    SLICE_X7Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.439 f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice_i_1/O
                         net (fo=38, routed)          2.270     7.709    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RST
    SLICE_X23Y0          FDPE                                         f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.496     9.688    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RD_CLK
    SLICE_X23Y0          FDPE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.130     9.818    
                         clock uncertainty           -0.111     9.708    
    SLICE_X23Y0          FDPE (Recov_fdpe_C_PRE)     -0.359     9.349    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.580ns (12.260%)  route 4.151ns (87.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 9.688 - 7.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.670     2.978    drone_i/rst_processing_system7_0_150M/U0/slowest_sync_clk
    SLICE_X7Y31          FDRE                                         r  drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=19, routed)          1.881     5.315    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aresetn
    SLICE_X7Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.439 f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice_i_1/O
                         net (fo=38, routed)          2.270     7.709    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/RST
    SLICE_X23Y0          FDPE                                         f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.496     9.688    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/WR_CLK
    SLICE_X23Y0          FDPE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.130     9.818    
                         clock uncertainty           -0.111     9.708    
    SLICE_X23Y0          FDPE (Recov_fdpe_C_PRE)     -0.359     9.349    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.580ns (12.260%)  route 4.151ns (87.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 9.688 - 7.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.670     2.978    drone_i/rst_processing_system7_0_150M/U0/slowest_sync_clk
    SLICE_X7Y31          FDRE                                         r  drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=19, routed)          1.881     5.315    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aresetn
    SLICE_X7Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.439 f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice_i_1/O
                         net (fo=38, routed)          2.270     7.709    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/RST
    SLICE_X23Y0          FDPE                                         f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.496     9.688    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/WR_CLK
    SLICE_X23Y0          FDPE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.130     9.818    
                         clock uncertainty           -0.111     9.708    
    SLICE_X23Y0          FDPE (Recov_fdpe_C_PRE)     -0.359     9.349    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.580ns (12.758%)  route 3.966ns (87.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 9.687 - 7.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.670     2.978    drone_i/rst_processing_system7_0_150M/U0/slowest_sync_clk
    SLICE_X7Y31          FDRE                                         r  drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=19, routed)          1.881     5.315    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aresetn
    SLICE_X7Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.439 f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice_i_1/O
                         net (fo=38, routed)          2.085     7.524    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/RST
    SLICE_X22Y3          FDPE                                         f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.495     9.687    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/WR_CLK
    SLICE_X22Y3          FDPE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.130     9.817    
                         clock uncertainty           -0.111     9.707    
    SLICE_X22Y3          FDPE (Recov_fdpe_C_PRE)     -0.359     9.348    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.348    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.580ns (12.758%)  route 3.966ns (87.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 9.687 - 7.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.670     2.978    drone_i/rst_processing_system7_0_150M/U0/slowest_sync_clk
    SLICE_X7Y31          FDRE                                         r  drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=19, routed)          1.881     5.315    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aresetn
    SLICE_X7Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.439 f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice_i_1/O
                         net (fo=38, routed)          2.085     7.524    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/RST
    SLICE_X22Y3          FDPE                                         f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.495     9.687    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/WR_CLK
    SLICE_X22Y3          FDPE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.130     9.817    
                         clock uncertainty           -0.111     9.707    
    SLICE_X22Y3          FDPE (Recov_fdpe_C_PRE)     -0.359     9.348    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.348    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.580ns (12.758%)  route 3.966ns (87.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 9.687 - 7.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.670     2.978    drone_i/rst_processing_system7_0_150M/U0/slowest_sync_clk
    SLICE_X7Y31          FDRE                                         r  drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  drone_i/rst_processing_system7_0_150M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=19, routed)          1.881     5.315    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aresetn
    SLICE_X7Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.439 f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice_i_1/O
                         net (fo=38, routed)          2.085     7.524    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RST
    SLICE_X22Y3          FDPE                                         f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     8.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        1.495     9.687    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RD_CLK
    SLICE_X22Y3          FDPE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d1_reg/C
                         clock pessimism              0.130     9.817    
                         clock uncertainty           -0.111     9.707    
    SLICE_X22Y3          FDPE (Recov_fdpe_C_PRE)     -0.359     9.348    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          9.348    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                  1.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.997%)  route 0.228ns (64.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.556     0.897    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X21Y14         FDPE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y14         FDPE (Prop_fdpe_C_Q)         0.128     1.025 f  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.228     1.252    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y12         FDPE                                         f  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.824     1.194    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X22Y12         FDPE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.034     1.160    
    SLICE_X22Y12         FDPE (Remov_fdpe_C_PRE)     -0.149     1.011    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.165%)  route 0.258ns (66.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.564     0.905    drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X17Y0          FDPE                                         r  drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDPE (Prop_fdpe_C_Q)         0.128     1.033 f  drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.258     1.290    drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y0          FDPE                                         f  drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.829     1.199    drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X22Y0          FDPE                                         r  drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y0          FDPE (Remov_fdpe_C_PRE)     -0.148     1.017    drone_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.977%)  route 0.120ns (46.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.564     0.905    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_CLK
    SLICE_X7Y10          FDPE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.120     1.166    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X8Y10          FDCE                                         f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.832     1.202    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X8Y10          FDCE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.262     0.940    
    SLICE_X8Y10          FDCE (Remov_fdce_C_CLR)     -0.067     0.873    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.977%)  route 0.120ns (46.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.564     0.905    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_CLK
    SLICE_X7Y10          FDPE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.120     1.166    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X8Y10          FDCE                                         f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.832     1.202    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X8Y10          FDCE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.262     0.940    
    SLICE_X8Y10          FDCE (Remov_fdce_C_CLR)     -0.067     0.873    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.977%)  route 0.120ns (46.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.564     0.905    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_CLK
    SLICE_X7Y10          FDPE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.120     1.166    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X8Y10          FDPE                                         f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.832     1.202    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X8Y10          FDPE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.262     0.940    
    SLICE_X8Y10          FDPE (Remov_fdpe_C_PRE)     -0.071     0.869    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.977%)  route 0.120ns (46.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.564     0.905    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_CLK
    SLICE_X7Y10          FDPE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.120     1.166    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X8Y10          FDPE                                         f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.832     1.202    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X8Y10          FDPE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.262     0.940    
    SLICE_X8Y10          FDPE (Remov_fdpe_C_PRE)     -0.071     0.869    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.977%)  route 0.120ns (46.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.564     0.905    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_CLK
    SLICE_X7Y10          FDPE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.120     1.166    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/RD_RST
    SLICE_X8Y10          FDPE                                         f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.832     1.202    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/RD_CLK
    SLICE_X8Y10          FDPE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.262     0.940    
    SLICE_X8Y10          FDPE (Remov_fdpe_C_PRE)     -0.071     0.869    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.673%)  route 0.351ns (71.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.562     0.903    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_CLK
    SLICE_X15Y7          FDPE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.351     1.394    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X22Y7          FDCE                                         f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.827     1.197    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X22Y7          FDCE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.071    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.673%)  route 0.351ns (71.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.562     0.903    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_CLK
    SLICE_X15Y7          FDPE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.351     1.394    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X22Y7          FDCE                                         f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.827     1.197    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X22Y7          FDCE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.071    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.673%)  route 0.351ns (71.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.562     0.903    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_CLK
    SLICE_X15Y7          FDPE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.351     1.394    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X22Y7          FDCE                                         f  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6462, routed)        0.827     1.197    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X22Y7          FDCE                                         r  drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.071    drone_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.323    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        3.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.419ns (33.233%)  route 0.842ns (66.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 7.746 - 5.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.738     3.046    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/OutClk
    SLICE_X41Y86         FDPE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDPE (Prop_fdpe_C_Q)         0.419     3.465 f  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.842     4.307    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X37Y79         FDCE                                         f  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.554     7.746    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X37Y79         FDCE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.230     7.976    
                         clock uncertainty           -0.083     7.893    
    SLICE_X37Y79         FDCE (Recov_fdce_C_CLR)     -0.580     7.313    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          7.313    
                         arrival time                          -4.307    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.419ns (42.646%)  route 0.563ns (57.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.741     3.049    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/OutClk
    SLICE_X43Y90         FDPE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDPE (Prop_fdpe_C_Q)         0.419     3.468 f  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.563     4.031    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y98         FDPE                                         f  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.567     7.759    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y98         FDPE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.268     8.027    
                         clock uncertainty           -0.083     7.944    
    SLICE_X42Y98         FDPE (Recov_fdpe_C_PRE)     -0.536     7.408    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.408    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.419ns (42.646%)  route 0.563ns (57.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.741     3.049    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/OutClk
    SLICE_X43Y90         FDPE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDPE (Prop_fdpe_C_Q)         0.419     3.468 f  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.563     4.031    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y98         FDPE                                         f  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.567     7.759    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y98         FDPE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.268     8.027    
                         clock uncertainty           -0.083     7.944    
    SLICE_X42Y98         FDPE (Recov_fdpe_C_PRE)     -0.536     7.408    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.408    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  3.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.209%)  route 0.225ns (63.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.589     0.930    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/OutClk
    SLICE_X43Y90         FDPE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDPE (Prop_fdpe_C_Q)         0.128     1.058 f  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.225     1.283    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y98         FDPE                                         f  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.861     1.231    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y98         FDPE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.283     0.948    
    SLICE_X42Y98         FDPE (Remov_fdpe_C_PRE)     -0.125     0.823    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.209%)  route 0.225ns (63.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.589     0.930    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/OutClk
    SLICE_X43Y90         FDPE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDPE (Prop_fdpe_C_Q)         0.128     1.058 f  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.225     1.283    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y98         FDPE                                         f  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.861     1.231    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y98         FDPE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.283     0.948    
    SLICE_X42Y98         FDPE (Remov_fdpe_C_PRE)     -0.125     0.823    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            drone_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.128ns (28.083%)  route 0.328ns (71.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.586     0.927    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/OutClk
    SLICE_X41Y86         FDPE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDPE (Prop_fdpe_C_Q)         0.128     1.055 f  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.328     1.382    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X37Y79         FDCE                                         f  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.847     1.217    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X37Y79         FDCE                                         r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.263     0.954    
    SLICE_X37Y79         FDCE (Remov_fdce_C_CLR)     -0.146     0.808    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.575    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        5.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[11]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_3 rise@12.999ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 1.416ns (21.146%)  route 5.280ns (78.854%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 15.677 - 12.999 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.662     2.970    drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X13Y83         FDRE                                         r  drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q
                         net (fo=6, routed)           1.337     4.763    drone_i/ModemS2Zybo_0/U0/tx_inst/ctrl_modcod_id[2]
    SLICE_X18Y91         LUT5 (Prop_lut5_I1_O)        0.124     4.887 r  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst_i_5/O
                         net (fo=5, routed)           1.197     6.084    drone_i/ModemS2Zybo_0/U0/tx_inst/setting_userData[0]
    SLICE_X23Y91         LUT5 (Prop_lut5_I0_O)        0.152     6.236 f  drone_i/ModemS2Zybo_0/U0/tx_inst/g0_b2_1/O
                         net (fo=3, routed)           0.589     6.825    drone_i/ModemS2Zybo_0/U0/tx_inst/g0_b2_1_n_0
    SLICE_X22Y93         LUT4 (Prop_lut4_I1_O)        0.352     7.177 f  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst_i_1/O
                         net (fo=41, routed)          1.258     8.434    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/ctrl_LDPCCode[4]
    SLICE_X26Y99         LUT6 (Prop_lut6_I1_O)        0.332     8.766 f  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.900     9.666    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[11]_LDC_i_2_n_0
    SLICE_X23Y98         FDCE                                         f  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    14.100    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.191 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.486    15.677    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/clk
    SLICE_X23Y98         FDCE                                         r  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[11]_C/C
                         clock pessimism              0.130    15.807    
                         clock uncertainty           -0.198    15.609    
    SLICE_X23Y98         FDCE (Recov_fdce_C_CLR)     -0.405    15.204    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[11]_C
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[9]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_3 rise@12.999ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 1.416ns (21.120%)  route 5.289ns (78.880%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 15.681 - 12.999 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.662     2.970    drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X13Y83         FDRE                                         r  drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q
                         net (fo=6, routed)           1.337     4.763    drone_i/ModemS2Zybo_0/U0/tx_inst/ctrl_modcod_id[2]
    SLICE_X18Y91         LUT5 (Prop_lut5_I1_O)        0.124     4.887 r  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst_i_5/O
                         net (fo=5, routed)           1.197     6.084    drone_i/ModemS2Zybo_0/U0/tx_inst/setting_userData[0]
    SLICE_X23Y91         LUT5 (Prop_lut5_I0_O)        0.152     6.236 r  drone_i/ModemS2Zybo_0/U0/tx_inst/g0_b2_1/O
                         net (fo=3, routed)           0.589     6.825    drone_i/ModemS2Zybo_0/U0/tx_inst/g0_b2_1_n_0
    SLICE_X22Y93         LUT4 (Prop_lut4_I1_O)        0.352     7.177 r  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst_i_1/O
                         net (fo=41, routed)          1.544     8.721    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/ctrl_LDPCCode[4]
    SLICE_X27Y97         LUT6 (Prop_lut6_I3_O)        0.332     9.053 f  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.622     9.675    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[9]_LDC_i_1_n_0
    SLICE_X27Y97         FDPE                                         f  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    14.100    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.191 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.490    15.681    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/clk
    SLICE_X27Y97         FDPE                                         r  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[9]_P/C
                         clock pessimism              0.130    15.811    
                         clock uncertainty           -0.198    15.613    
    SLICE_X27Y97         FDPE (Recov_fdpe_C_PRE)     -0.359    15.254    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[9]_P
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[15]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_3 rise@12.999ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 1.182ns (17.821%)  route 5.451ns (82.179%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 15.681 - 12.999 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.662     2.970    drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X13Y83         FDRE                                         r  drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q
                         net (fo=6, routed)           1.337     4.763    drone_i/ModemS2Zybo_0/U0/tx_inst/ctrl_modcod_id[2]
    SLICE_X18Y91         LUT5 (Prop_lut5_I1_O)        0.124     4.887 r  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst_i_5/O
                         net (fo=5, routed)           1.197     6.084    drone_i/ModemS2Zybo_0/U0/tx_inst/setting_userData[0]
    SLICE_X23Y91         LUT5 (Prop_lut5_I0_O)        0.152     6.236 r  drone_i/ModemS2Zybo_0/U0/tx_inst/g0_b2_1/O
                         net (fo=3, routed)           0.589     6.825    drone_i/ModemS2Zybo_0/U0/tx_inst/g0_b2_1_n_0
    SLICE_X22Y93         LUT4 (Prop_lut4_I1_O)        0.326     7.151 r  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst_i_2/O
                         net (fo=41, routed)          1.929     9.079    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/ctrl_LDPCCode[3]
    SLICE_X27Y99         LUT6 (Prop_lut6_I0_O)        0.124     9.203 f  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.399     9.603    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[15]_LDC_i_1_n_0
    SLICE_X27Y99         FDPE                                         f  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    14.100    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.191 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.490    15.681    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/clk
    SLICE_X27Y99         FDPE                                         r  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[15]_P/C
                         clock pessimism              0.130    15.811    
                         clock uncertainty           -0.198    15.613    
    SLICE_X27Y99         FDPE (Recov_fdpe_C_PRE)     -0.359    15.254    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[15]_P
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[7]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_3 rise@12.999ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.464ns  (logic 1.182ns (18.286%)  route 5.282ns (81.714%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 15.680 - 12.999 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.662     2.970    drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X13Y83         FDRE                                         r  drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q
                         net (fo=6, routed)           1.337     4.763    drone_i/ModemS2Zybo_0/U0/tx_inst/ctrl_modcod_id[2]
    SLICE_X18Y91         LUT5 (Prop_lut5_I1_O)        0.124     4.887 r  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst_i_5/O
                         net (fo=5, routed)           1.197     6.084    drone_i/ModemS2Zybo_0/U0/tx_inst/setting_userData[0]
    SLICE_X23Y91         LUT5 (Prop_lut5_I0_O)        0.152     6.236 r  drone_i/ModemS2Zybo_0/U0/tx_inst/g0_b2_1/O
                         net (fo=3, routed)           0.589     6.825    drone_i/ModemS2Zybo_0/U0/tx_inst/g0_b2_1_n_0
    SLICE_X22Y93         LUT4 (Prop_lut4_I1_O)        0.326     7.151 r  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst_i_2/O
                         net (fo=41, routed)          1.760     8.911    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/ctrl_LDPCCode[3]
    SLICE_X27Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.035 f  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.399     9.434    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[7]_LDC_i_1_n_0
    SLICE_X27Y95         FDPE                                         f  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    14.100    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.191 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.489    15.680    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/clk
    SLICE_X27Y95         FDPE                                         r  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[7]_P/C
                         clock pessimism              0.130    15.810    
                         clock uncertainty           -0.198    15.612    
    SLICE_X27Y95         FDPE (Recov_fdpe_C_PRE)     -0.359    15.253    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[7]_P
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[10]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_3 rise@12.999ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 1.416ns (22.193%)  route 4.964ns (77.807%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 15.677 - 12.999 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.662     2.970    drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X13Y83         FDRE                                         r  drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q
                         net (fo=6, routed)           1.337     4.763    drone_i/ModemS2Zybo_0/U0/tx_inst/ctrl_modcod_id[2]
    SLICE_X18Y91         LUT5 (Prop_lut5_I1_O)        0.124     4.887 r  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst_i_5/O
                         net (fo=5, routed)           1.197     6.084    drone_i/ModemS2Zybo_0/U0/tx_inst/setting_userData[0]
    SLICE_X23Y91         LUT5 (Prop_lut5_I0_O)        0.152     6.236 r  drone_i/ModemS2Zybo_0/U0/tx_inst/g0_b2_1/O
                         net (fo=3, routed)           0.589     6.825    drone_i/ModemS2Zybo_0/U0/tx_inst/g0_b2_1_n_0
    SLICE_X22Y93         LUT4 (Prop_lut4_I1_O)        0.352     7.177 r  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst_i_1/O
                         net (fo=41, routed)          1.292     8.469    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/ctrl_LDPCCode[4]
    SLICE_X21Y97         LUT6 (Prop_lut6_I0_O)        0.332     8.801 f  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.550     9.350    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[10]_LDC_i_2_n_0
    SLICE_X22Y97         FDCE                                         f  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    14.100    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.191 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.486    15.677    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/clk
    SLICE_X22Y97         FDCE                                         r  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[10]_C/C
                         clock pessimism              0.130    15.807    
                         clock uncertainty           -0.198    15.609    
    SLICE_X22Y97         FDCE (Recov_fdce_C_CLR)     -0.405    15.204    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[10]_C
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[14]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_3 rise@12.999ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 1.416ns (22.268%)  route 4.943ns (77.732%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 15.677 - 12.999 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.662     2.970    drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X13Y83         FDRE                                         r  drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q
                         net (fo=6, routed)           1.337     4.763    drone_i/ModemS2Zybo_0/U0/tx_inst/ctrl_modcod_id[2]
    SLICE_X18Y91         LUT5 (Prop_lut5_I1_O)        0.124     4.887 r  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst_i_5/O
                         net (fo=5, routed)           1.197     6.084    drone_i/ModemS2Zybo_0/U0/tx_inst/setting_userData[0]
    SLICE_X23Y91         LUT5 (Prop_lut5_I0_O)        0.152     6.236 r  drone_i/ModemS2Zybo_0/U0/tx_inst/g0_b2_1/O
                         net (fo=3, routed)           0.589     6.825    drone_i/ModemS2Zybo_0/U0/tx_inst/g0_b2_1_n_0
    SLICE_X22Y93         LUT4 (Prop_lut4_I1_O)        0.352     7.177 r  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst_i_1/O
                         net (fo=41, routed)          1.331     8.507    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/ctrl_LDPCCode[4]
    SLICE_X20Y99         LUT6 (Prop_lut6_I2_O)        0.332     8.839 f  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[14]_LDC_i_1/O
                         net (fo=2, routed)           0.490     9.329    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[14]_LDC_i_1_n_0
    SLICE_X22Y99         FDPE                                         f  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[14]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    14.100    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.191 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.486    15.677    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/clk
    SLICE_X22Y99         FDPE                                         r  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[14]_P/C
                         clock pessimism              0.130    15.807    
                         clock uncertainty           -0.198    15.609    
    SLICE_X22Y99         FDPE (Recov_fdpe_C_PRE)     -0.359    15.250    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[14]_P
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[11]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_3 rise@12.999ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 1.182ns (18.648%)  route 5.157ns (81.352%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 15.677 - 12.999 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.662     2.970    drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X13Y83         FDRE                                         r  drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q
                         net (fo=6, routed)           1.337     4.763    drone_i/ModemS2Zybo_0/U0/tx_inst/ctrl_modcod_id[2]
    SLICE_X18Y91         LUT5 (Prop_lut5_I1_O)        0.124     4.887 r  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst_i_5/O
                         net (fo=5, routed)           1.197     6.084    drone_i/ModemS2Zybo_0/U0/tx_inst/setting_userData[0]
    SLICE_X23Y91         LUT5 (Prop_lut5_I0_O)        0.152     6.236 r  drone_i/ModemS2Zybo_0/U0/tx_inst/g0_b2_1/O
                         net (fo=3, routed)           0.589     6.825    drone_i/ModemS2Zybo_0/U0/tx_inst/g0_b2_1_n_0
    SLICE_X22Y93         LUT4 (Prop_lut4_I1_O)        0.326     7.151 r  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst_i_2/O
                         net (fo=41, routed)          1.703     8.853    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/ctrl_LDPCCode[3]
    SLICE_X25Y99         LUT6 (Prop_lut6_I2_O)        0.124     8.977 f  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           0.331     9.309    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[11]_LDC_i_1_n_0
    SLICE_X23Y99         FDPE                                         f  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    14.100    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.191 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.486    15.677    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/clk
    SLICE_X23Y99         FDPE                                         r  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[11]_P/C
                         clock pessimism              0.130    15.807    
                         clock uncertainty           -0.198    15.609    
    SLICE_X23Y99         FDPE (Recov_fdpe_C_PRE)     -0.359    15.250    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[11]_P
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[10]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_3 rise@12.999ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.399ns  (logic 1.416ns (22.128%)  route 4.983ns (77.872%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 15.681 - 12.999 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.662     2.970    drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X13Y83         FDRE                                         r  drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q
                         net (fo=6, routed)           1.337     4.763    drone_i/ModemS2Zybo_0/U0/tx_inst/ctrl_modcod_id[2]
    SLICE_X18Y91         LUT5 (Prop_lut5_I1_O)        0.124     4.887 r  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst_i_5/O
                         net (fo=5, routed)           1.197     6.084    drone_i/ModemS2Zybo_0/U0/tx_inst/setting_userData[0]
    SLICE_X23Y91         LUT5 (Prop_lut5_I0_O)        0.152     6.236 r  drone_i/ModemS2Zybo_0/U0/tx_inst/g0_b2_1/O
                         net (fo=3, routed)           0.589     6.825    drone_i/ModemS2Zybo_0/U0/tx_inst/g0_b2_1_n_0
    SLICE_X22Y93         LUT4 (Prop_lut4_I1_O)        0.352     7.177 r  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst_i_1/O
                         net (fo=41, routed)          1.231     8.408    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/ctrl_LDPCCode[4]
    SLICE_X21Y95         LUT6 (Prop_lut6_I1_O)        0.332     8.740 f  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.629     9.369    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[10]_LDC_i_1_n_0
    SLICE_X21Y97         FDPE                                         f  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    14.100    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.191 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.490    15.681    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/clk
    SLICE_X21Y97         FDPE                                         r  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[10]_P/C
                         clock pessimism              0.230    15.911    
                         clock uncertainty           -0.198    15.713    
    SLICE_X21Y97         FDPE (Recov_fdpe_C_PRE)     -0.359    15.354    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[10]_P
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_3 rise@12.999ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.253ns  (logic 1.416ns (22.646%)  route 4.837ns (77.354%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 15.681 - 12.999 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.662     2.970    drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X13Y83         FDRE                                         r  drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  drone_i/ModemS2Control_0/U0/ModemS2Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q
                         net (fo=6, routed)           1.337     4.763    drone_i/ModemS2Zybo_0/U0/tx_inst/ctrl_modcod_id[2]
    SLICE_X18Y91         LUT5 (Prop_lut5_I1_O)        0.124     4.887 r  drone_i/ModemS2Zybo_0/U0/tx_inst/fec_inst_i_5/O
                         net (fo=5, routed)           1.197     6.084    drone_i/ModemS2Zybo_0/U0/tx_inst/setting_userData[0]
    SLICE_X23Y91         LUT5 (Prop_lut5_I0_O)        0.152     6.236 r  drone_i/ModemS2Zybo_0/U0/tx_inst/g0_b2_1/O
                         net (fo=3, routed)           0.589     6.825    drone_i/ModemS2Zybo_0/U0/tx_inst/g0_b2_1_n_0
    SLICE_X22Y93         LUT4 (Prop_lut4_I1_O)        0.352     7.177 r  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst_i_1/O
                         net (fo=41, routed)          1.212     8.389    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/ctrl_LDPCCode[4]
    SLICE_X27Y98         LUT6 (Prop_lut6_I2_O)        0.332     8.721 f  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.502     9.223    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[9]_LDC_i_2_n_0
    SLICE_X27Y98         FDCE                                         f  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    14.100    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.191 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.490    15.681    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/clk
    SLICE_X27Y98         FDCE                                         r  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[9]_C/C
                         clock pessimism              0.130    15.811    
                         clock uncertainty           -0.198    15.613    
    SLICE_X27Y98         FDCE (Recov_fdce_C_CLR)     -0.405    15.208    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/Inserter_Block/count1_reg[9]_C
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 drone_i/ModemS2Zybo_0/U0/hardMux/mux_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/BBScrambler_Block/shiftReg_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_3 rise@12.999ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 1.052ns (17.227%)  route 5.055ns (82.773%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 15.680 - 12.999 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.665     2.973    drone_i/ModemS2Zybo_0/U0/hardMux/clk
    SLICE_X10Y85         FDRE                                         r  drone_i/ModemS2Zybo_0/U0/hardMux/mux_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  drone_i/ModemS2Zybo_0/U0/hardMux/mux_state_reg[1]/Q
                         net (fo=23, routed)          0.704     4.195    drone_i/ModemS2Zybo_0/U0/hardMux/mux_state_reg_n_0_[1]
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.149     4.344 f  drone_i/ModemS2Zybo_0/U0/hardMux/ctrl_resetOut_INST_0/O
                         net (fo=89, routed)          3.519     7.863    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/BBScrambler_Block/rst
    SLICE_X22Y92         LUT2 (Prop_lut2_I0_O)        0.385     8.248 f  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/BBScrambler_Block/shiftReg[1]_i_3/O
                         net (fo=15, routed)          0.832     9.080    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/BBScrambler_Block/shiftReg[1]_i_3_n_0
    SLICE_X17Y92         FDCE                                         f  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/BBScrambler_Block/shiftReg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    14.100    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.191 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        1.489    15.680    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/BBScrambler_Block/clk
    SLICE_X17Y92         FDCE                                         r  drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/BBScrambler_Block/shiftReg_reg[14]/C
                         clock pessimism              0.230    15.910    
                         clock uncertainty           -0.198    15.712    
    SLICE_X17Y92         FDCE (Recov_fdce_C_CLR)     -0.608    15.104    drone_i/ModemS2Zybo_0/U0/tx_inst/inputProcessing_inst/BBScrambler_Block/shiftReg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  6.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.210%)  route 0.183ns (58.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.583     0.924    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/WR_CLK
    SLICE_X3Y53          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDPE (Prop_fdpe_C_Q)         0.128     1.052 f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.183     1.234    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y53          FDPE                                         f  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.850     1.220    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/WR_CLK
    SLICE_X0Y53          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.263     0.957    
    SLICE_X0Y53          FDPE (Remov_fdpe_C_PRE)     -0.124     0.833    drone_i/processing_system7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.131%)  route 0.176ns (57.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.591     0.932    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_CLK
    SLICE_X43Y7          FDPE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDPE (Prop_fdpe_C_Q)         0.128     1.059 f  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.176     1.235    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X42Y5          FDPE                                         f  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.861     1.231    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_CLK
    SLICE_X42Y5          FDPE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.282     0.949    
    SLICE_X42Y5          FDPE (Remov_fdpe_C_PRE)     -0.124     0.825    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.671%)  route 0.179ns (58.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.579     0.920    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_CLK
    SLICE_X3Y86          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDPE (Prop_fdpe_C_Q)         0.128     1.048 f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.179     1.227    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X3Y87          FDPE                                         f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.848     1.218    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_CLK
    SLICE_X3Y87          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.282     0.936    
    SLICE_X3Y87          FDPE (Remov_fdpe_C_PRE)     -0.148     0.788    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.895%)  route 0.178ns (58.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.589     0.929    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/RD_CLK
    SLICE_X41Y12         FDPE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDPE (Prop_fdpe_C_Q)         0.128     1.058 f  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.178     1.235    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X40Y14         FDPE                                         f  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.856     1.226    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/RD_CLK
    SLICE_X40Y14         FDPE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.282     0.944    
    SLICE_X40Y14         FDPE (Remov_fdpe_C_PRE)     -0.148     0.796    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.556     0.897    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X23Y15         FDPE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y15         FDPE (Prop_fdpe_C_Q)         0.128     1.025 f  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.178     1.203    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X23Y14         FDPE                                         f  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.823     1.193    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X23Y14         FDPE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.281     0.912    
    SLICE_X23Y14         FDPE (Remov_fdpe_C_PRE)     -0.149     0.763    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.186ns (29.872%)  route 0.437ns (70.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.556     0.897    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X23Y14         FDPE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.038 f  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.247     1.285    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X22Y15         LUT2 (Prop_lut2_I0_O)        0.045     1.330 f  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.190     1.519    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X18Y15         FDPE                                         f  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.825     1.195    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X18Y15         FDPE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X18Y15         FDPE (Remov_fdpe_C_PRE)     -0.095     1.066    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.186ns (29.872%)  route 0.437ns (70.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.556     0.897    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X23Y14         FDPE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.038 f  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.247     1.285    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X22Y15         LUT2 (Prop_lut2_I0_O)        0.045     1.330 f  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.190     1.519    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X18Y15         FDPE                                         f  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.825     1.195    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X18Y15         FDPE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X18Y15         FDPE (Remov_fdpe_C_PRE)     -0.095     1.066    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.186ns (29.872%)  route 0.437ns (70.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.556     0.897    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X23Y14         FDPE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.038 f  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.247     1.285    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X22Y15         LUT2 (Prop_lut2_I0_O)        0.045     1.330 f  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.190     1.519    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X18Y15         FDPE                                         f  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.825     1.195    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X18Y15         FDPE                                         r  drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X18Y15         FDPE (Remov_fdpe_C_PRE)     -0.095     1.066    drone_i/axi_mem_intercon/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.558     0.899    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/WR_CLK
    SLICE_X8Y82          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDPE (Prop_fdpe_C_Q)         0.148     1.047 f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.183     1.229    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/RST_FULL_FF
    SLICE_X9Y82          FDPE                                         f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.825     1.195    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/WR_CLK
    SLICE_X9Y82          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.283     0.912    
    SLICE_X9Y82          FDPE (Remov_fdpe_C_PRE)     -0.148     0.764    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.558     0.899    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/WR_CLK
    SLICE_X8Y82          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDPE (Prop_fdpe_C_Q)         0.148     1.047 f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.183     1.229    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/RST_FULL_FF
    SLICE_X9Y82          FDPE                                         f  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  drone_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  drone_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=6335, routed)        0.825     1.195    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/WR_CLK
    SLICE_X9Y82          FDPE                                         r  drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.283     0.912    
    SLICE_X9Y82          FDPE (Remov_fdpe_C_PRE)     -0.148     0.764    drone_i/processing_system7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dvi2rgb_0_PixelClk
  To Clock:  dvi2rgb_0_PixelClk

Setup :            0  Failing Endpoints,  Worst Slack        5.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.497ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (dvi2rgb_0_PixelClk rise@8.334ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.419ns (16.998%)  route 2.046ns (83.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 13.104 - 8.334 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.819     5.213    drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/OutClk
    SLICE_X36Y87         FDPE                                         r  drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDPE (Prop_fdpe_C_Q)         0.419     5.632 f  drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          2.046     7.678    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/aRst
    SLICE_X38Y99         FDPE                                         f  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      8.334     8.334 r  
    H16                                               0.000     8.334 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     8.334    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     9.217 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.379    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.463 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.423    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    12.341 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.763    13.104    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PixelClk
    SLICE_X38Y99         FDPE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.423    13.527    
                         clock uncertainty           -0.053    13.474    
    SLICE_X38Y99         FDPE (Recov_fdpe_C_PRE)     -0.536    12.938    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         12.938    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (dvi2rgb_0_PixelClk rise@8.334ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.580ns (29.688%)  route 1.374ns (70.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 13.086 - 8.334 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.804     5.198    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X40Y76         FDPE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.654 f  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.831     6.486    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X40Y76         LUT2 (Prop_lut2_I0_O)        0.124     6.610 f  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.542     7.152    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X40Y75         FDPE                                         f  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      8.334     8.334 r  
    H16                                               0.000     8.334 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     8.334    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     9.217 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.379    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.463 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.423    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    12.341 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.745    13.086    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X40Y75         FDPE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.422    13.508    
                         clock uncertainty           -0.053    13.455    
    SLICE_X40Y75         FDPE (Recov_fdpe_C_PRE)     -0.359    13.096    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (dvi2rgb_0_PixelClk rise@8.334ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.580ns (29.688%)  route 1.374ns (70.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 13.086 - 8.334 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.804     5.198    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X40Y76         FDPE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.654 f  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.831     6.486    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X40Y76         LUT2 (Prop_lut2_I0_O)        0.124     6.610 f  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.542     7.152    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X40Y75         FDPE                                         f  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      8.334     8.334 r  
    H16                                               0.000     8.334 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     8.334    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     9.217 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.379    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.463 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.423    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    12.341 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.745    13.086    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X40Y75         FDPE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.422    13.508    
                         clock uncertainty           -0.053    13.455    
    SLICE_X40Y75         FDPE (Recov_fdpe_C_PRE)     -0.359    13.096    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             6.497ns  (required time - arrival time)
  Source:                 drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (dvi2rgb_0_PixelClk rise@8.334ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.419ns (34.124%)  route 0.809ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 13.102 - 8.334 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.819     5.213    drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/OutClk
    SLICE_X36Y87         FDPE                                         r  drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDPE (Prop_fdpe_C_Q)         0.419     5.632 f  drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.809     6.441    drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/aRst
    SLICE_X39Y91         FDPE                                         f  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      8.334     8.334 r  
    H16                                               0.000     8.334 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     8.334    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     9.217 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.379    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.463 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.423    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    12.341 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.761    13.102    drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PixelClk
    SLICE_X39Y91         FDPE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.423    13.525    
                         clock uncertainty           -0.053    13.472    
    SLICE_X39Y91         FDPE (Recov_fdpe_C_PRE)     -0.534    12.938    drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         12.938    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                  6.497    

Slack (MET) :             6.497ns  (required time - arrival time)
  Source:                 drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (dvi2rgb_0_PixelClk rise@8.334ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.419ns (34.124%)  route 0.809ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 13.102 - 8.334 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.819     5.213    drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/OutClk
    SLICE_X36Y87         FDPE                                         r  drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDPE (Prop_fdpe_C_Q)         0.419     5.632 f  drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.809     6.441    drone_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/aRst
    SLICE_X39Y91         FDPE                                         f  drone_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      8.334     8.334 r  
    H16                                               0.000     8.334 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     8.334    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     9.217 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.379    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.463 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.423    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    12.341 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.761    13.102    drone_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PixelClk
    SLICE_X39Y91         FDPE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.423    13.525    
                         clock uncertainty           -0.053    13.472    
    SLICE_X39Y91         FDPE (Recov_fdpe_C_PRE)     -0.534    12.938    drone_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         12.938    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                  6.497    

Slack (MET) :             6.567ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (dvi2rgb_0_PixelClk rise@8.334ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.419ns (37.363%)  route 0.702ns (62.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 13.092 - 8.334 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.809     5.203    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X43Y70         FDPE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.419     5.622 f  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.702     6.325    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/RST_FULL_FF
    SLICE_X37Y70         FDPE                                         f  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      8.334     8.334 r  
    H16                                               0.000     8.334 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     8.334    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     9.217 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.379    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.463 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.423    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    12.341 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.751    13.092    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/WR_CLK
    SLICE_X37Y70         FDPE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.387    13.479    
                         clock uncertainty           -0.053    13.426    
    SLICE_X37Y70         FDPE (Recov_fdpe_C_PRE)     -0.534    12.892    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  6.567    

Slack (MET) :             6.632ns  (required time - arrival time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (dvi2rgb_0_PixelClk rise@8.334ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.419ns (38.492%)  route 0.670ns (61.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 13.088 - 8.334 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.808     5.202    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X43Y78         FDPE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDPE (Prop_fdpe_C_Q)         0.419     5.621 f  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.670     6.291    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X40Y76         FDPE                                         f  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      8.334     8.334 r  
    H16                                               0.000     8.334 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     8.334    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     9.217 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.379    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.463 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.423    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    12.341 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.747    13.088    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X40Y76         FDPE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.422    13.510    
                         clock uncertainty           -0.053    13.457    
    SLICE_X40Y76         FDPE (Recov_fdpe_C_PRE)     -0.534    12.923    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  6.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.700%)  route 0.231ns (64.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.253     1.824    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X43Y78         FDPE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDPE (Prop_fdpe_C_Q)         0.128     1.952 f  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.231     2.183    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X40Y76         FDPE                                         f  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.285     2.147    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X40Y76         FDPE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.311     1.835    
    SLICE_X40Y76         FDPE (Remov_fdpe_C_PRE)     -0.149     1.686    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.128ns (29.502%)  route 0.306ns (70.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.262     1.833    drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/OutClk
    SLICE_X36Y87         FDPE                                         r  drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDPE (Prop_fdpe_C_Q)         0.128     1.961 f  drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.306     2.267    drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/aRst
    SLICE_X39Y91         FDPE                                         f  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.299     2.161    drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PixelClk
    SLICE_X39Y91         FDPE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.309     1.851    
    SLICE_X39Y91         FDPE (Remov_fdpe_C_PRE)     -0.149     1.702    drone_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.128ns (29.502%)  route 0.306ns (70.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.262     1.833    drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/OutClk
    SLICE_X36Y87         FDPE                                         r  drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDPE (Prop_fdpe_C_Q)         0.128     1.961 f  drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.306     2.267    drone_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/aRst
    SLICE_X39Y91         FDPE                                         f  drone_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.299     2.161    drone_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PixelClk
    SLICE_X39Y91         FDPE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.309     1.851    
    SLICE_X39Y91         FDPE (Remov_fdpe_C_PRE)     -0.149     1.702    drone_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.128ns (25.732%)  route 0.369ns (74.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.254     1.825    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X43Y70         FDPE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.128     1.953 f  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.369     2.323    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/RST_FULL_FF
    SLICE_X37Y70         FDPE                                         f  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.289     2.151    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/WR_CLK
    SLICE_X37Y70         FDPE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.290     1.860    
    SLICE_X37Y70         FDPE (Remov_fdpe_C_PRE)     -0.149     1.711    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.226ns (38.505%)  route 0.361ns (61.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.253     1.824    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X36Y76         FDRE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.128     1.952 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.125     2.077    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X40Y76         LUT2 (Prop_lut2_I1_O)        0.098     2.175 f  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.236     2.411    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X40Y75         FDPE                                         f  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.284     2.146    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X40Y75         FDPE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.290     1.855    
    SLICE_X40Y75         FDPE (Remov_fdpe_C_PRE)     -0.095     1.760    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.226ns (38.505%)  route 0.361ns (61.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.253     1.824    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X36Y76         FDRE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.128     1.952 r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.125     2.077    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X40Y76         LUT2 (Prop_lut2_I1_O)        0.098     2.175 f  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.236     2.411    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X40Y75         FDPE                                         f  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.284     2.146    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X40Y75         FDPE                                         r  drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.290     1.855    
    SLICE_X40Y75         FDPE (Remov_fdpe_C_PRE)     -0.095     1.760    drone_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             1.145ns  (arrival time - required time)
  Source:                 drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.128ns (12.308%)  route 0.912ns (87.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.262     1.833    drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/OutClk
    SLICE_X36Y87         FDPE                                         r  drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDPE (Prop_fdpe_C_Q)         0.128     1.961 f  drone_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.912     2.873    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/aRst
    SLICE_X38Y99         FDPE                                         f  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  TMDS_clk_p (IN)
                         net (fo=0)                   0.000     0.000    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2585, routed)        0.301     2.163    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PixelClk
    SLICE_X38Y99         FDPE                                         r  drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.309     1.853    
    SLICE_X38Y99         FDPE (Remov_fdpe_C_PRE)     -0.125     1.728    drone_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  1.145    





