

================================================================
== Vitis HLS Report for 'matrix_mul'
================================================================
* Date:           Wed Nov 20 15:30:18 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        matrix_mul_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  4.166 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_34_1_VITIS_LOOP_35_2  |        ?|        ?|  8210 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_44_5                 |  1069713|        ?|   1069713|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_61_10              |  1065600|  1065600|     16650|          -|          -|     64|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 5 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 15 
9 --> 10 
10 --> 11 
11 --> 12 8 
12 --> 13 
13 --> 14 
14 --> 11 
15 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.24>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [./src/matrix_mul.cpp:5]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_20, void @empty_21, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_23, void @empty_21, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_18, void @empty_21, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_22, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_17, void @empty_0, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_1, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_2, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_1, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_22, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_17, void @empty_3, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_1, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_2, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_1, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_22, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_17, void @empty_4, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_1, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_2, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty_22, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_17, void @empty_5, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty_2, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N, void @empty_22, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_17, void @empty_6, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N, void @empty_2, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %P"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %P, void @empty_22, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_17, void @empty_13, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %P, void @empty_2, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_22, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_17, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%P_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %P"   --->   Operation 39 'read' 'P_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N"   --->   Operation 40 'read' 'N_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%M_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %M"   --->   Operation 41 'read' 'M_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C"   --->   Operation 42 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B"   --->   Operation 43 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A"   --->   Operation 44 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%local_A = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 45 'alloca' 'local_A' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%local_A_1 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 46 'alloca' 'local_A_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%local_A_2 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 47 'alloca' 'local_A_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%local_A_3 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 48 'alloca' 'local_A_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%local_A_4 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 49 'alloca' 'local_A_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%local_A_5 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 50 'alloca' 'local_A_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%local_A_6 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 51 'alloca' 'local_A_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%local_A_7 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 52 'alloca' 'local_A_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%local_A_8 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 53 'alloca' 'local_A_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%local_A_9 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 54 'alloca' 'local_A_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%local_A_10 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 55 'alloca' 'local_A_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%local_A_11 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 56 'alloca' 'local_A_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%local_A_12 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 57 'alloca' 'local_A_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%local_A_13 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 58 'alloca' 'local_A_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%local_A_14 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 59 'alloca' 'local_A_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%local_A_15 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 60 'alloca' 'local_A_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%local_A_16 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 61 'alloca' 'local_A_16' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%local_A_17 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 62 'alloca' 'local_A_17' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%local_A_18 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 63 'alloca' 'local_A_18' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%local_A_19 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 64 'alloca' 'local_A_19' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%local_A_20 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 65 'alloca' 'local_A_20' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%local_A_21 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 66 'alloca' 'local_A_21' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%local_A_22 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 67 'alloca' 'local_A_22' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%local_A_23 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 68 'alloca' 'local_A_23' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%local_A_24 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 69 'alloca' 'local_A_24' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%local_A_25 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 70 'alloca' 'local_A_25' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%local_A_26 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 71 'alloca' 'local_A_26' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%local_A_27 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 72 'alloca' 'local_A_27' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%local_A_28 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 73 'alloca' 'local_A_28' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%local_A_29 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 74 'alloca' 'local_A_29' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%local_A_30 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 75 'alloca' 'local_A_30' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%local_A_31 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 76 'alloca' 'local_A_31' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%local_A_32 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 77 'alloca' 'local_A_32' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%local_A_33 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 78 'alloca' 'local_A_33' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%local_A_34 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 79 'alloca' 'local_A_34' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%local_A_35 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 80 'alloca' 'local_A_35' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%local_A_36 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 81 'alloca' 'local_A_36' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%local_A_37 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 82 'alloca' 'local_A_37' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%local_A_38 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 83 'alloca' 'local_A_38' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%local_A_39 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 84 'alloca' 'local_A_39' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%local_A_40 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 85 'alloca' 'local_A_40' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%local_A_41 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 86 'alloca' 'local_A_41' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%local_A_42 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 87 'alloca' 'local_A_42' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%local_A_43 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 88 'alloca' 'local_A_43' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%local_A_44 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 89 'alloca' 'local_A_44' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%local_A_45 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 90 'alloca' 'local_A_45' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%local_A_46 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 91 'alloca' 'local_A_46' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%local_A_47 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 92 'alloca' 'local_A_47' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%local_A_48 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 93 'alloca' 'local_A_48' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%local_A_49 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 94 'alloca' 'local_A_49' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%local_A_50 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 95 'alloca' 'local_A_50' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%local_A_51 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 96 'alloca' 'local_A_51' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%local_A_52 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 97 'alloca' 'local_A_52' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%local_A_53 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 98 'alloca' 'local_A_53' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%local_A_54 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 99 'alloca' 'local_A_54' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%local_A_55 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 100 'alloca' 'local_A_55' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%local_A_56 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 101 'alloca' 'local_A_56' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%local_A_57 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 102 'alloca' 'local_A_57' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%local_A_58 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 103 'alloca' 'local_A_58' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%local_A_59 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 104 'alloca' 'local_A_59' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%local_A_60 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 105 'alloca' 'local_A_60' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%local_A_61 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 106 'alloca' 'local_A_61' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%local_A_62 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 107 'alloca' 'local_A_62' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%local_A_63 = alloca i64 1" [./src/matrix_mul.cpp:26]   --->   Operation 108 'alloca' 'local_A_63' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%local_B = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 109 'alloca' 'local_B' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%local_B_1 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 110 'alloca' 'local_B_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%local_B_2 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 111 'alloca' 'local_B_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%local_B_3 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 112 'alloca' 'local_B_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%local_B_4 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 113 'alloca' 'local_B_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%local_B_5 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 114 'alloca' 'local_B_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%local_B_6 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 115 'alloca' 'local_B_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%local_B_7 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 116 'alloca' 'local_B_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%local_B_8 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 117 'alloca' 'local_B_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%local_B_9 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 118 'alloca' 'local_B_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%local_B_10 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 119 'alloca' 'local_B_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%local_B_11 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 120 'alloca' 'local_B_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%local_B_12 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 121 'alloca' 'local_B_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%local_B_13 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 122 'alloca' 'local_B_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%local_B_14 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 123 'alloca' 'local_B_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%local_B_15 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 124 'alloca' 'local_B_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%local_B_16 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 125 'alloca' 'local_B_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%local_B_17 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 126 'alloca' 'local_B_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%local_B_18 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 127 'alloca' 'local_B_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%local_B_19 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 128 'alloca' 'local_B_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%local_B_20 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 129 'alloca' 'local_B_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%local_B_21 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 130 'alloca' 'local_B_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%local_B_22 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 131 'alloca' 'local_B_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%local_B_23 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 132 'alloca' 'local_B_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%local_B_24 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 133 'alloca' 'local_B_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%local_B_25 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 134 'alloca' 'local_B_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%local_B_26 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 135 'alloca' 'local_B_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%local_B_27 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 136 'alloca' 'local_B_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%local_B_28 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 137 'alloca' 'local_B_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%local_B_29 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 138 'alloca' 'local_B_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%local_B_30 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 139 'alloca' 'local_B_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%local_B_31 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 140 'alloca' 'local_B_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%local_B_32 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 141 'alloca' 'local_B_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%local_B_33 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 142 'alloca' 'local_B_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%local_B_34 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 143 'alloca' 'local_B_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%local_B_35 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 144 'alloca' 'local_B_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%local_B_36 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 145 'alloca' 'local_B_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%local_B_37 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 146 'alloca' 'local_B_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%local_B_38 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 147 'alloca' 'local_B_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%local_B_39 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 148 'alloca' 'local_B_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%local_B_40 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 149 'alloca' 'local_B_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%local_B_41 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 150 'alloca' 'local_B_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%local_B_42 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 151 'alloca' 'local_B_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%local_B_43 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 152 'alloca' 'local_B_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%local_B_44 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 153 'alloca' 'local_B_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%local_B_45 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 154 'alloca' 'local_B_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%local_B_46 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 155 'alloca' 'local_B_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%local_B_47 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 156 'alloca' 'local_B_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%local_B_48 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 157 'alloca' 'local_B_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%local_B_49 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 158 'alloca' 'local_B_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%local_B_50 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 159 'alloca' 'local_B_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%local_B_51 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 160 'alloca' 'local_B_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%local_B_52 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 161 'alloca' 'local_B_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%local_B_53 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 162 'alloca' 'local_B_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%local_B_54 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 163 'alloca' 'local_B_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%local_B_55 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 164 'alloca' 'local_B_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%local_B_56 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 165 'alloca' 'local_B_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%local_B_57 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 166 'alloca' 'local_B_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%local_B_58 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 167 'alloca' 'local_B_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%local_B_59 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 168 'alloca' 'local_B_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%local_B_60 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 169 'alloca' 'local_B_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%local_B_61 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 170 'alloca' 'local_B_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%local_B_62 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 171 'alloca' 'local_B_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%local_B_63 = alloca i64 1" [./src/matrix_mul.cpp:27]   --->   Operation 172 'alloca' 'local_B_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%local_C = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 173 'alloca' 'local_C' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%local_C_1 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 174 'alloca' 'local_C_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%local_C_2 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 175 'alloca' 'local_C_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%local_C_3 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 176 'alloca' 'local_C_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%local_C_4 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 177 'alloca' 'local_C_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%local_C_5 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 178 'alloca' 'local_C_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%local_C_6 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 179 'alloca' 'local_C_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%local_C_7 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 180 'alloca' 'local_C_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%local_C_8 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 181 'alloca' 'local_C_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%local_C_9 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 182 'alloca' 'local_C_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%local_C_10 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 183 'alloca' 'local_C_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%local_C_11 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 184 'alloca' 'local_C_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%local_C_12 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 185 'alloca' 'local_C_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%local_C_13 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 186 'alloca' 'local_C_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%local_C_14 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 187 'alloca' 'local_C_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%local_C_15 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 188 'alloca' 'local_C_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%local_C_16 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 189 'alloca' 'local_C_16' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%local_C_17 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 190 'alloca' 'local_C_17' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%local_C_18 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 191 'alloca' 'local_C_18' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%local_C_19 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 192 'alloca' 'local_C_19' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%local_C_20 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 193 'alloca' 'local_C_20' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%local_C_21 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 194 'alloca' 'local_C_21' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%local_C_22 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 195 'alloca' 'local_C_22' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%local_C_23 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 196 'alloca' 'local_C_23' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%local_C_24 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 197 'alloca' 'local_C_24' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%local_C_25 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 198 'alloca' 'local_C_25' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%local_C_26 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 199 'alloca' 'local_C_26' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%local_C_27 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 200 'alloca' 'local_C_27' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%local_C_28 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 201 'alloca' 'local_C_28' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%local_C_29 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 202 'alloca' 'local_C_29' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%local_C_30 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 203 'alloca' 'local_C_30' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%local_C_31 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 204 'alloca' 'local_C_31' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%local_C_32 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 205 'alloca' 'local_C_32' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%local_C_33 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 206 'alloca' 'local_C_33' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%local_C_34 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 207 'alloca' 'local_C_34' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%local_C_35 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 208 'alloca' 'local_C_35' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%local_C_36 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 209 'alloca' 'local_C_36' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%local_C_37 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 210 'alloca' 'local_C_37' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%local_C_38 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 211 'alloca' 'local_C_38' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%local_C_39 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 212 'alloca' 'local_C_39' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%local_C_40 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 213 'alloca' 'local_C_40' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%local_C_41 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 214 'alloca' 'local_C_41' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%local_C_42 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 215 'alloca' 'local_C_42' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%local_C_43 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 216 'alloca' 'local_C_43' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%local_C_44 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 217 'alloca' 'local_C_44' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%local_C_45 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 218 'alloca' 'local_C_45' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%local_C_46 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 219 'alloca' 'local_C_46' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%local_C_47 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 220 'alloca' 'local_C_47' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%local_C_48 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 221 'alloca' 'local_C_48' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%local_C_49 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 222 'alloca' 'local_C_49' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%local_C_50 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 223 'alloca' 'local_C_50' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%local_C_51 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 224 'alloca' 'local_C_51' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%local_C_52 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 225 'alloca' 'local_C_52' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%local_C_53 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 226 'alloca' 'local_C_53' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%local_C_54 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 227 'alloca' 'local_C_54' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%local_C_55 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 228 'alloca' 'local_C_55' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%local_C_56 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 229 'alloca' 'local_C_56' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%local_C_57 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 230 'alloca' 'local_C_57' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%local_C_58 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 231 'alloca' 'local_C_58' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%local_C_59 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 232 'alloca' 'local_C_59' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%local_C_60 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 233 'alloca' 'local_C_60' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%local_C_61 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 234 'alloca' 'local_C_61' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%local_C_62 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 235 'alloca' 'local_C_62' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%local_C_63 = alloca i64 1" [./src/matrix_mul.cpp:28]   --->   Operation 236 'alloca' 'local_C_63' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 237 [1/1] (0.85ns)   --->   "%icmp_ln34 = icmp_sgt  i32 %M_read, i32 0" [./src/matrix_mul.cpp:34]   --->   Operation 237 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.end147, void %for.body.lr.ph" [./src/matrix_mul.cpp:34]   --->   Operation 238 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 239 'alloca' 'j' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 240 'alloca' 'indvar' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%indvar_flatten257 = alloca i32 1"   --->   Operation 241 'alloca' 'indvar_flatten257' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %M_read" [./src/matrix_mul.cpp:34]   --->   Operation 242 'trunc' 'trunc_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.87ns)   --->   "%add_ln34_2 = add i31 %trunc_ln34, i31 2147483647" [./src/matrix_mul.cpp:34]   --->   Operation 243 'add' 'add_ln34_2' <Predicate = (icmp_ln34)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = partselect i25 @_ssdm_op_PartSelect.i25.i31.i32.i32, i31 %add_ln34_2, i32 6, i32 30" [./src/matrix_mul.cpp:34]   --->   Operation 244 'partselect' 'trunc_ln34_2' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.38ns)   --->   "%store_ln34 = store i83 0, i83 %indvar_flatten257" [./src/matrix_mul.cpp:34]   --->   Operation 245 'store' 'store_ln34' <Predicate = (icmp_ln34)> <Delay = 0.38>
ST_1 : Operation 246 [1/1] (0.38ns)   --->   "%store_ln34 = store i26 0, i26 %indvar" [./src/matrix_mul.cpp:34]   --->   Operation 246 'store' 'store_ln34' <Predicate = (icmp_ln34)> <Delay = 0.38>
ST_1 : Operation 247 [1/1] (0.38ns)   --->   "%store_ln34 = store i64 0, i64 %j" [./src/matrix_mul.cpp:34]   --->   Operation 247 'store' 'store_ln34' <Predicate = (icmp_ln34)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln34_2 = sext i32 %P_read" [./src/matrix_mul.cpp:34]   --->   Operation 248 'sext' 'sext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i25 %trunc_ln34_2" [./src/matrix_mul.cpp:34]   --->   Operation 249 'zext' 'zext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.83ns)   --->   "%add_ln34_3 = add i26 %zext_ln34_1, i26 1" [./src/matrix_mul.cpp:34]   --->   Operation 250 'add' 'add_ln34_3' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.85ns)   --->   "%empty = icmp_sgt  i32 %P_read, i32 0"   --->   Operation 251 'icmp' 'empty' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.88ns)   --->   "%add_ln34_4 = add i33 %sext_ln34_2, i33 63" [./src/matrix_mul.cpp:34]   --->   Operation 252 'add' 'add_ln34_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i27 @_ssdm_op_PartSelect.i27.i33.i32.i32, i33 %add_ln34_4, i32 6, i32 32" [./src/matrix_mul.cpp:34]   --->   Operation 253 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln34_4 = sext i27 %tmp_1" [./src/matrix_mul.cpp:34]   --->   Operation 254 'sext' 'sext_ln34_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.33ns)   --->   "%select_ln34 = select i1 %empty, i58 %sext_ln34_4, i58 0" [./src/matrix_mul.cpp:34]   --->   Operation 255 'select' 'select_ln34' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.27>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%add_ln34_3_cast = zext i26 %add_ln34_3" [./src/matrix_mul.cpp:34]   --->   Operation 256 'zext' 'add_ln34_3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%select_ln34_cast = zext i58 %select_ln34" [./src/matrix_mul.cpp:34]   --->   Operation 257 'zext' 'select_ln34_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [2/2] (2.27ns)   --->   "%bound255 = mul i83 %add_ln34_3_cast, i83 %select_ln34_cast" [./src/matrix_mul.cpp:34]   --->   Operation 258 'mul' 'bound255' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.27>
ST_4 : Operation 259 [1/1] (0.85ns)   --->   "%cmp1919 = icmp_sgt  i32 %N_read, i32 0"   --->   Operation 259 'icmp' 'cmp1919' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i32 %N_read" [./src/matrix_mul.cpp:34]   --->   Operation 260 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln34_1 = sext i32 %P_read" [./src/matrix_mul.cpp:34]   --->   Operation 261 'sext' 'sext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.88ns)   --->   "%add_ln34 = add i33 %sext_ln34, i33 8589934591" [./src/matrix_mul.cpp:34]   --->   Operation 262 'add' 'add_ln34' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = partselect i27 @_ssdm_op_PartSelect.i27.i33.i32.i32, i33 %add_ln34, i32 6, i32 32" [./src/matrix_mul.cpp:34]   --->   Operation 263 'partselect' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln34_3 = sext i27 %trunc_ln34_1" [./src/matrix_mul.cpp:34]   --->   Operation 264 'sext' 'sext_ln34_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i58 %sext_ln34_3" [./src/matrix_mul.cpp:34]   --->   Operation 265 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (1.06ns)   --->   "%add_ln34_1 = add i59 %zext_ln34, i59 1" [./src/matrix_mul.cpp:34]   --->   Operation 266 'add' 'add_ln34_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i32 %P_read" [./src/matrix_mul.cpp:34]   --->   Operation 267 'zext' 'zext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/2] (2.27ns)   --->   "%bound255 = mul i83 %add_ln34_3_cast, i83 %select_ln34_cast" [./src/matrix_mul.cpp:34]   --->   Operation 268 'mul' 'bound255' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln34 = br void %VITIS_LOOP_37_3" [./src/matrix_mul.cpp:34]   --->   Operation 269 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.40>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%indvar_flatten257_load = load i83 %indvar_flatten257" [./src/matrix_mul.cpp:34]   --->   Operation 270 'load' 'indvar_flatten257_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (1.12ns)   --->   "%icmp_ln34_1 = icmp_eq  i83 %indvar_flatten257_load, i83 %bound255" [./src/matrix_mul.cpp:34]   --->   Operation 271 'icmp' 'icmp_ln34_1' <Predicate = (icmp_ln34)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 272 [1/1] (1.24ns)   --->   "%add_ln34_5 = add i83 %indvar_flatten257_load, i83 1" [./src/matrix_mul.cpp:34]   --->   Operation 272 'add' 'add_ln34_5' <Predicate = (icmp_ln34)> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34_1, void %for.inc145.loopexit, void %for.end147.loopexit" [./src/matrix_mul.cpp:34]   --->   Operation 273 'br' 'br_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%j_load = load i64 %j" [./src/matrix_mul.cpp:35]   --->   Operation 274 'load' 'j_load' <Predicate = (icmp_ln34 & !icmp_ln34_1)> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%indvar_load = load i26 %indvar" [./src/matrix_mul.cpp:34]   --->   Operation 275 'load' 'indvar_load' <Predicate = (icmp_ln34 & !icmp_ln34_1)> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (1.06ns)   --->   "%icmp_ln35 = icmp_slt  i64 %j_load, i64 %sext_ln34_1" [./src/matrix_mul.cpp:35]   --->   Operation 276 'icmp' 'icmp_ln35' <Predicate = (icmp_ln34 & !icmp_ln34_1)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 277 [1/1] (0.84ns)   --->   "%add_ln34_6 = add i26 %indvar_load, i26 1" [./src/matrix_mul.cpp:34]   --->   Operation 277 'add' 'add_ln34_6' <Predicate = (icmp_ln34 & !icmp_ln34_1)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 278 [1/1] (0.34ns)   --->   "%select_ln34_2 = select i1 %icmp_ln35, i26 %indvar_load, i26 %add_ln34_6" [./src/matrix_mul.cpp:34]   --->   Operation 278 'select' 'select_ln34_2' <Predicate = (icmp_ln34 & !icmp_ln34_1)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln34_3 = trunc i26 %select_ln34_2" [./src/matrix_mul.cpp:34]   --->   Operation 279 'trunc' 'trunc_ln34_3' <Predicate = (icmp_ln34 & !icmp_ln34_1)> <Delay = 0.00>
ST_5 : Operation 280 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4, i32 %local_C, i32 %local_C_1, i32 %local_C_2, i32 %local_C_3, i32 %local_C_4, i32 %local_C_5, i32 %local_C_6, i32 %local_C_7, i32 %local_C_8, i32 %local_C_9, i32 %local_C_10, i32 %local_C_11, i32 %local_C_12, i32 %local_C_13, i32 %local_C_14, i32 %local_C_15, i32 %local_C_16, i32 %local_C_17, i32 %local_C_18, i32 %local_C_19, i32 %local_C_20, i32 %local_C_21, i32 %local_C_22, i32 %local_C_23, i32 %local_C_24, i32 %local_C_25, i32 %local_C_26, i32 %local_C_27, i32 %local_C_28, i32 %local_C_29, i32 %local_C_30, i32 %local_C_31, i32 %local_C_32, i32 %local_C_33, i32 %local_C_34, i32 %local_C_35, i32 %local_C_36, i32 %local_C_37, i32 %local_C_38, i32 %local_C_39, i32 %local_C_40, i32 %local_C_41, i32 %local_C_42, i32 %local_C_43, i32 %local_C_44, i32 %local_C_45, i32 %local_C_46, i32 %local_C_47, i32 %local_C_48, i32 %local_C_49, i32 %local_C_50, i32 %local_C_51, i32 %local_C_52, i32 %local_C_53, i32 %local_C_54, i32 %local_C_55, i32 %local_C_56, i32 %local_C_57, i32 %local_C_58, i32 %local_C_59, i32 %local_C_60, i32 %local_C_61, i32 %local_C_62, i32 %local_C_63"   --->   Operation 280 'call' 'call_ln0' <Predicate = (icmp_ln34 & !icmp_ln34_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end147"   --->   Operation 281 'br' 'br_ln0' <Predicate = (icmp_ln34 & icmp_ln34_1)> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%ret_ln83 = ret" [./src/matrix_mul.cpp:83]   --->   Operation 282 'ret' 'ret_ln83' <Predicate = (icmp_ln34_1) | (!icmp_ln34)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i25 %trunc_ln34_3" [./src/matrix_mul.cpp:34]   --->   Operation 283 'zext' 'zext_ln34_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 284 [2/2] (2.29ns)   --->   "%mul_ln34 = mul i56 %zext_ln34_3, i56 %zext_ln34_2" [./src/matrix_mul.cpp:34]   --->   Operation 284 'mul' 'mul_ln34' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 285 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4, i32 %local_C, i32 %local_C_1, i32 %local_C_2, i32 %local_C_3, i32 %local_C_4, i32 %local_C_5, i32 %local_C_6, i32 %local_C_7, i32 %local_C_8, i32 %local_C_9, i32 %local_C_10, i32 %local_C_11, i32 %local_C_12, i32 %local_C_13, i32 %local_C_14, i32 %local_C_15, i32 %local_C_16, i32 %local_C_17, i32 %local_C_18, i32 %local_C_19, i32 %local_C_20, i32 %local_C_21, i32 %local_C_22, i32 %local_C_23, i32 %local_C_24, i32 %local_C_25, i32 %local_C_26, i32 %local_C_27, i32 %local_C_28, i32 %local_C_29, i32 %local_C_30, i32 %local_C_31, i32 %local_C_32, i32 %local_C_33, i32 %local_C_34, i32 %local_C_35, i32 %local_C_36, i32 %local_C_37, i32 %local_C_38, i32 %local_C_39, i32 %local_C_40, i32 %local_C_41, i32 %local_C_42, i32 %local_C_43, i32 %local_C_44, i32 %local_C_45, i32 %local_C_46, i32 %local_C_47, i32 %local_C_48, i32 %local_C_49, i32 %local_C_50, i32 %local_C_51, i32 %local_C_52, i32 %local_C_53, i32 %local_C_54, i32 %local_C_55, i32 %local_C_56, i32 %local_C_57, i32 %local_C_58, i32 %local_C_59, i32 %local_C_60, i32 %local_C_61, i32 %local_C_62, i32 %local_C_63"   --->   Operation 285 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_34_1_VITIS_LOOP_35_2_str"   --->   Operation 286 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 287 [1/1] (0.41ns)   --->   "%select_ln34_1 = select i1 %icmp_ln35, i64 %j_load, i64 0" [./src/matrix_mul.cpp:34]   --->   Operation 287 'select' 'select_ln34_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 288 [1/2] (2.29ns)   --->   "%mul_ln34 = mul i56 %zext_ln34_3, i56 %zext_ln34_2" [./src/matrix_mul.cpp:34]   --->   Operation 288 'mul' 'mul_ln34' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 289 [1/1] (0.00ns)   --->   "%shl_ln35_mid2 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i56.i6, i56 %mul_ln34, i6 0" [./src/matrix_mul.cpp:34]   --->   Operation 289 'bitconcatenate' 'shl_ln35_mid2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 290 [1/1] (0.00ns)   --->   "%shl_ln35_1_mid2 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i25.i6, i25 %trunc_ln34_3, i6 0" [./src/matrix_mul.cpp:34]   --->   Operation 290 'bitconcatenate' 'shl_ln35_1_mid2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i64 %select_ln34_1" [./src/matrix_mul.cpp:35]   --->   Operation 291 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [./src/matrix_mul.cpp:35]   --->   Operation 292 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %cmp1919, void %VITIS_LOOP_75_13, void %VITIS_LOOP_46_6.preheader" [./src/matrix_mul.cpp:44]   --->   Operation 293 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 294 [1/1] (0.38ns)   --->   "%br_ln44 = br void %VITIS_LOOP_46_6" [./src/matrix_mul.cpp:44]   --->   Operation 294 'br' 'br_ln44' <Predicate = (cmp1919)> <Delay = 0.38>

State 8 <SV = 7> <Delay = 2.29>
ST_8 : Operation 295 [1/1] (0.00ns)   --->   "%indvar456 = phi i26 %add_ln44_1, void %for.inc113, i26 0, void %VITIS_LOOP_46_6.preheader" [./src/matrix_mul.cpp:44]   --->   Operation 295 'phi' 'indvar456' <Predicate = (cmp1919)> <Delay = 0.00>
ST_8 : Operation 296 [1/1] (0.00ns)   --->   "%k = phi i32 %add_ln44, void %for.inc113, i32 0, void %VITIS_LOOP_46_6.preheader" [./src/matrix_mul.cpp:44]   --->   Operation 296 'phi' 'k' <Predicate = (cmp1919)> <Delay = 0.00>
ST_8 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i26 %indvar456" [./src/matrix_mul.cpp:44]   --->   Operation 297 'zext' 'zext_ln44' <Predicate = (cmp1919)> <Delay = 0.00>
ST_8 : Operation 298 [1/1] (1.03ns)   --->   "%icmp_ln44 = icmp_eq  i59 %zext_ln44, i59 %add_ln34_1" [./src/matrix_mul.cpp:44]   --->   Operation 298 'icmp' 'icmp_ln44' <Predicate = (cmp1919)> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 299 'speclooptripcount' 'empty_37' <Predicate = (cmp1919)> <Delay = 0.00>
ST_8 : Operation 300 [1/1] (0.84ns)   --->   "%add_ln44_1 = add i26 %indvar456, i26 1" [./src/matrix_mul.cpp:44]   --->   Operation 300 'add' 'add_ln44_1' <Predicate = (cmp1919)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %VITIS_LOOP_46_6.split, void %VITIS_LOOP_75_13.loopexit" [./src/matrix_mul.cpp:44]   --->   Operation 301 'br' 'br_ln44' <Predicate = (cmp1919)> <Delay = 0.00>
ST_8 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i26 %indvar456" [./src/matrix_mul.cpp:46]   --->   Operation 302 'trunc' 'trunc_ln46' <Predicate = (cmp1919 & !icmp_ln44)> <Delay = 0.00>
ST_8 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i25 %trunc_ln46" [./src/matrix_mul.cpp:46]   --->   Operation 303 'zext' 'zext_ln46' <Predicate = (cmp1919 & !icmp_ln44)> <Delay = 0.00>
ST_8 : Operation 304 [2/2] (2.29ns)   --->   "%mul_ln46 = mul i56 %zext_ln46, i56 %zext_ln34_2" [./src/matrix_mul.cpp:46]   --->   Operation 304 'mul' 'mul_ln46' <Predicate = (cmp1919 & !icmp_ln44)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_75_13"   --->   Operation 305 'br' 'br_ln0' <Predicate = (cmp1919 & icmp_ln44)> <Delay = 0.00>
ST_8 : Operation 306 [2/2] (0.00ns)   --->   "%call_ln34 = call void @matrix_mul_Pipeline_VITIS_LOOP_76_14, i32 %gmem2, i32 %local_C, i32 %local_C_1, i32 %local_C_2, i32 %local_C_3, i32 %local_C_4, i32 %local_C_5, i32 %local_C_6, i32 %local_C_7, i32 %local_C_8, i32 %local_C_9, i32 %local_C_10, i32 %local_C_11, i32 %local_C_12, i32 %local_C_13, i32 %local_C_14, i32 %local_C_15, i32 %local_C_16, i32 %local_C_17, i32 %local_C_18, i32 %local_C_19, i32 %local_C_20, i32 %local_C_21, i32 %local_C_22, i32 %local_C_23, i32 %local_C_24, i32 %local_C_25, i32 %local_C_26, i32 %local_C_27, i32 %local_C_28, i32 %local_C_29, i32 %local_C_30, i32 %local_C_31, i32 %local_C_32, i32 %local_C_33, i32 %local_C_34, i32 %local_C_35, i32 %local_C_36, i32 %local_C_37, i32 %local_C_38, i32 %local_C_39, i32 %local_C_40, i32 %local_C_41, i32 %local_C_42, i32 %local_C_43, i32 %local_C_44, i32 %local_C_45, i32 %local_C_46, i32 %local_C_47, i32 %local_C_48, i32 %local_C_49, i32 %local_C_50, i32 %local_C_51, i32 %local_C_52, i32 %local_C_53, i32 %local_C_54, i32 %local_C_55, i32 %local_C_56, i32 %local_C_57, i32 %local_C_58, i32 %local_C_59, i32 %local_C_60, i32 %local_C_61, i32 %local_C_62, i32 %local_C_63, i32 %P_read, i62 %shl_ln35_mid2, i62 %trunc_ln35, i64 %C_read" [./src/matrix_mul.cpp:34]   --->   Operation 306 'call' 'call_ln34' <Predicate = (icmp_ln44) | (!cmp1919)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 307 [1/1] (1.14ns)   --->   "%add_ln35 = add i64 %select_ln34_1, i64 64" [./src/matrix_mul.cpp:35]   --->   Operation 307 'add' 'add_ln35' <Predicate = (icmp_ln44) | (!cmp1919)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 308 [1/1] (0.38ns)   --->   "%store_ln35 = store i83 %add_ln34_5, i83 %indvar_flatten257" [./src/matrix_mul.cpp:35]   --->   Operation 308 'store' 'store_ln35' <Predicate = (icmp_ln44) | (!cmp1919)> <Delay = 0.38>
ST_8 : Operation 309 [1/1] (0.38ns)   --->   "%store_ln35 = store i26 %select_ln34_2, i26 %indvar" [./src/matrix_mul.cpp:35]   --->   Operation 309 'store' 'store_ln35' <Predicate = (icmp_ln44) | (!cmp1919)> <Delay = 0.38>
ST_8 : Operation 310 [1/1] (0.38ns)   --->   "%store_ln35 = store i64 %add_ln35, i64 %j" [./src/matrix_mul.cpp:35]   --->   Operation 310 'store' 'store_ln35' <Predicate = (icmp_ln44) | (!cmp1919)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 2.29>
ST_9 : Operation 311 [2/2] (0.87ns)   --->   "%call_ln34 = call void @matrix_mul_Pipeline_VITIS_LOOP_47_7, i32 %gmem0, i32 %local_A, i31 %shl_ln35_1_mid2, i32 %N_read, i32 %k, i64 %A_read, i32 %local_A_1, i32 %local_A_2, i32 %local_A_3, i32 %local_A_4, i32 %local_A_5, i32 %local_A_6, i32 %local_A_7, i32 %local_A_8, i32 %local_A_9, i32 %local_A_10, i32 %local_A_11, i32 %local_A_12, i32 %local_A_13, i32 %local_A_14, i32 %local_A_15, i32 %local_A_16, i32 %local_A_17, i32 %local_A_18, i32 %local_A_19, i32 %local_A_20, i32 %local_A_21, i32 %local_A_22, i32 %local_A_23, i32 %local_A_24, i32 %local_A_25, i32 %local_A_26, i32 %local_A_27, i32 %local_A_28, i32 %local_A_29, i32 %local_A_30, i32 %local_A_31, i32 %local_A_32, i32 %local_A_33, i32 %local_A_34, i32 %local_A_35, i32 %local_A_36, i32 %local_A_37, i32 %local_A_38, i32 %local_A_39, i32 %local_A_40, i32 %local_A_41, i32 %local_A_42, i32 %local_A_43, i32 %local_A_44, i32 %local_A_45, i32 %local_A_46, i32 %local_A_47, i32 %local_A_48, i32 %local_A_49, i32 %local_A_50, i32 %local_A_51, i32 %local_A_52, i32 %local_A_53, i32 %local_A_54, i32 %local_A_55, i32 %local_A_56, i32 %local_A_57, i32 %local_A_58, i32 %local_A_59, i32 %local_A_60, i32 %local_A_61, i32 %local_A_62, i32 %local_A_63" [./src/matrix_mul.cpp:34]   --->   Operation 311 'call' 'call_ln34' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 312 [1/2] (2.29ns)   --->   "%mul_ln46 = mul i56 %zext_ln46, i56 %zext_ln34_2" [./src/matrix_mul.cpp:46]   --->   Operation 312 'mul' 'mul_ln46' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i56.i6, i56 %mul_ln46, i6 0" [./src/matrix_mul.cpp:46]   --->   Operation 313 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 314 [2/2] (0.00ns)   --->   "%call_ln35 = call void @matrix_mul_Pipeline_VITIS_LOOP_54_9, i32 %gmem1, i32 %local_B, i32 %local_B_1, i32 %local_B_2, i32 %local_B_3, i32 %local_B_4, i32 %local_B_5, i32 %local_B_6, i32 %local_B_7, i32 %local_B_8, i32 %local_B_9, i32 %local_B_10, i32 %local_B_11, i32 %local_B_12, i32 %local_B_13, i32 %local_B_14, i32 %local_B_15, i32 %local_B_16, i32 %local_B_17, i32 %local_B_18, i32 %local_B_19, i32 %local_B_20, i32 %local_B_21, i32 %local_B_22, i32 %local_B_23, i32 %local_B_24, i32 %local_B_25, i32 %local_B_26, i32 %local_B_27, i32 %local_B_28, i32 %local_B_29, i32 %local_B_30, i32 %local_B_31, i32 %local_B_32, i32 %local_B_33, i32 %local_B_34, i32 %local_B_35, i32 %local_B_36, i32 %local_B_37, i32 %local_B_38, i32 %local_B_39, i32 %local_B_40, i32 %local_B_41, i32 %local_B_42, i32 %local_B_43, i32 %local_B_44, i32 %local_B_45, i32 %local_B_46, i32 %local_B_47, i32 %local_B_48, i32 %local_B_49, i32 %local_B_50, i32 %local_B_51, i32 %local_B_52, i32 %local_B_53, i32 %local_B_54, i32 %local_B_55, i32 %local_B_56, i32 %local_B_57, i32 %local_B_58, i32 %local_B_59, i32 %local_B_60, i32 %local_B_61, i32 %local_B_62, i32 %local_B_63, i32 %P_read, i62 %trunc_ln35, i62 %shl_ln, i64 %B_read" [./src/matrix_mul.cpp:35]   --->   Operation 314 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.38>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [./src/matrix_mul.cpp:44]   --->   Operation 315 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 316 [1/2] (0.00ns)   --->   "%call_ln34 = call void @matrix_mul_Pipeline_VITIS_LOOP_47_7, i32 %gmem0, i32 %local_A, i31 %shl_ln35_1_mid2, i32 %N_read, i32 %k, i64 %A_read, i32 %local_A_1, i32 %local_A_2, i32 %local_A_3, i32 %local_A_4, i32 %local_A_5, i32 %local_A_6, i32 %local_A_7, i32 %local_A_8, i32 %local_A_9, i32 %local_A_10, i32 %local_A_11, i32 %local_A_12, i32 %local_A_13, i32 %local_A_14, i32 %local_A_15, i32 %local_A_16, i32 %local_A_17, i32 %local_A_18, i32 %local_A_19, i32 %local_A_20, i32 %local_A_21, i32 %local_A_22, i32 %local_A_23, i32 %local_A_24, i32 %local_A_25, i32 %local_A_26, i32 %local_A_27, i32 %local_A_28, i32 %local_A_29, i32 %local_A_30, i32 %local_A_31, i32 %local_A_32, i32 %local_A_33, i32 %local_A_34, i32 %local_A_35, i32 %local_A_36, i32 %local_A_37, i32 %local_A_38, i32 %local_A_39, i32 %local_A_40, i32 %local_A_41, i32 %local_A_42, i32 %local_A_43, i32 %local_A_44, i32 %local_A_45, i32 %local_A_46, i32 %local_A_47, i32 %local_A_48, i32 %local_A_49, i32 %local_A_50, i32 %local_A_51, i32 %local_A_52, i32 %local_A_53, i32 %local_A_54, i32 %local_A_55, i32 %local_A_56, i32 %local_A_57, i32 %local_A_58, i32 %local_A_59, i32 %local_A_60, i32 %local_A_61, i32 %local_A_62, i32 %local_A_63" [./src/matrix_mul.cpp:34]   --->   Operation 316 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 317 [1/2] (0.00ns)   --->   "%call_ln35 = call void @matrix_mul_Pipeline_VITIS_LOOP_54_9, i32 %gmem1, i32 %local_B, i32 %local_B_1, i32 %local_B_2, i32 %local_B_3, i32 %local_B_4, i32 %local_B_5, i32 %local_B_6, i32 %local_B_7, i32 %local_B_8, i32 %local_B_9, i32 %local_B_10, i32 %local_B_11, i32 %local_B_12, i32 %local_B_13, i32 %local_B_14, i32 %local_B_15, i32 %local_B_16, i32 %local_B_17, i32 %local_B_18, i32 %local_B_19, i32 %local_B_20, i32 %local_B_21, i32 %local_B_22, i32 %local_B_23, i32 %local_B_24, i32 %local_B_25, i32 %local_B_26, i32 %local_B_27, i32 %local_B_28, i32 %local_B_29, i32 %local_B_30, i32 %local_B_31, i32 %local_B_32, i32 %local_B_33, i32 %local_B_34, i32 %local_B_35, i32 %local_B_36, i32 %local_B_37, i32 %local_B_38, i32 %local_B_39, i32 %local_B_40, i32 %local_B_41, i32 %local_B_42, i32 %local_B_43, i32 %local_B_44, i32 %local_B_45, i32 %local_B_46, i32 %local_B_47, i32 %local_B_48, i32 %local_B_49, i32 %local_B_50, i32 %local_B_51, i32 %local_B_52, i32 %local_B_53, i32 %local_B_54, i32 %local_B_55, i32 %local_B_56, i32 %local_B_57, i32 %local_B_58, i32 %local_B_59, i32 %local_B_60, i32 %local_B_61, i32 %local_B_62, i32 %local_B_63, i32 %P_read, i62 %trunc_ln35, i62 %shl_ln, i64 %B_read" [./src/matrix_mul.cpp:35]   --->   Operation 317 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 318 [1/1] (0.38ns)   --->   "%br_ln61 = br void %VITIS_LOOP_62_11" [./src/matrix_mul.cpp:61]   --->   Operation 318 'br' 'br_ln61' <Predicate = true> <Delay = 0.38>

State 11 <SV = 10> <Delay = 0.88>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%ii = phi i7 %add_ln61, void %VITIS_LOOP_62_11.split, i7 0, void %VITIS_LOOP_46_6.split" [./src/matrix_mul.cpp:61]   --->   Operation 319 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 320 [1/1] (0.59ns)   --->   "%icmp_ln61 = icmp_eq  i7 %ii, i7 64" [./src/matrix_mul.cpp:61]   --->   Operation 320 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 321 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 321 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 322 [1/1] (0.70ns)   --->   "%add_ln61 = add i7 %ii, i7 1" [./src/matrix_mul.cpp:61]   --->   Operation 322 'add' 'add_ln61' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %VITIS_LOOP_62_11.split, void %for.inc113" [./src/matrix_mul.cpp:61]   --->   Operation 323 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i7 %ii" [./src/matrix_mul.cpp:61]   --->   Operation 324 'zext' 'zext_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i7 %ii" [./src/matrix_mul.cpp:61]   --->   Operation 325 'trunc' 'trunc_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 326 [1/1] (0.00ns)   --->   "%local_C_addr = getelementptr i32 %local_C, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 326 'getelementptr' 'local_C_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 327 [1/1] (0.00ns)   --->   "%local_C_1_addr = getelementptr i32 %local_C_1, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 327 'getelementptr' 'local_C_1_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 328 [1/1] (0.00ns)   --->   "%local_C_2_addr = getelementptr i32 %local_C_2, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 328 'getelementptr' 'local_C_2_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 329 [1/1] (0.00ns)   --->   "%local_C_3_addr = getelementptr i32 %local_C_3, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 329 'getelementptr' 'local_C_3_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 330 [1/1] (0.00ns)   --->   "%local_C_4_addr = getelementptr i32 %local_C_4, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 330 'getelementptr' 'local_C_4_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 331 [1/1] (0.00ns)   --->   "%local_C_5_addr = getelementptr i32 %local_C_5, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 331 'getelementptr' 'local_C_5_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 332 [1/1] (0.00ns)   --->   "%local_C_6_addr = getelementptr i32 %local_C_6, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 332 'getelementptr' 'local_C_6_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 333 [1/1] (0.00ns)   --->   "%local_C_7_addr = getelementptr i32 %local_C_7, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 333 'getelementptr' 'local_C_7_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 334 [1/1] (0.00ns)   --->   "%local_C_8_addr = getelementptr i32 %local_C_8, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 334 'getelementptr' 'local_C_8_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 335 [1/1] (0.00ns)   --->   "%local_C_9_addr = getelementptr i32 %local_C_9, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 335 'getelementptr' 'local_C_9_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 336 [1/1] (0.00ns)   --->   "%local_C_10_addr = getelementptr i32 %local_C_10, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 336 'getelementptr' 'local_C_10_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 337 [1/1] (0.00ns)   --->   "%local_C_11_addr = getelementptr i32 %local_C_11, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 337 'getelementptr' 'local_C_11_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 338 [1/1] (0.00ns)   --->   "%local_C_12_addr = getelementptr i32 %local_C_12, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 338 'getelementptr' 'local_C_12_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 339 [1/1] (0.00ns)   --->   "%local_C_13_addr = getelementptr i32 %local_C_13, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 339 'getelementptr' 'local_C_13_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 340 [1/1] (0.00ns)   --->   "%local_C_14_addr = getelementptr i32 %local_C_14, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 340 'getelementptr' 'local_C_14_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 341 [1/1] (0.00ns)   --->   "%local_C_15_addr = getelementptr i32 %local_C_15, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 341 'getelementptr' 'local_C_15_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 342 [1/1] (0.00ns)   --->   "%local_C_16_addr = getelementptr i32 %local_C_16, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 342 'getelementptr' 'local_C_16_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 343 [1/1] (0.00ns)   --->   "%local_C_17_addr = getelementptr i32 %local_C_17, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 343 'getelementptr' 'local_C_17_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 344 [1/1] (0.00ns)   --->   "%local_C_18_addr = getelementptr i32 %local_C_18, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 344 'getelementptr' 'local_C_18_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 345 [1/1] (0.00ns)   --->   "%local_C_19_addr = getelementptr i32 %local_C_19, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 345 'getelementptr' 'local_C_19_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 346 [1/1] (0.00ns)   --->   "%local_C_20_addr = getelementptr i32 %local_C_20, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 346 'getelementptr' 'local_C_20_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 347 [1/1] (0.00ns)   --->   "%local_C_21_addr = getelementptr i32 %local_C_21, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 347 'getelementptr' 'local_C_21_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 348 [1/1] (0.00ns)   --->   "%local_C_22_addr = getelementptr i32 %local_C_22, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 348 'getelementptr' 'local_C_22_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 349 [1/1] (0.00ns)   --->   "%local_C_23_addr = getelementptr i32 %local_C_23, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 349 'getelementptr' 'local_C_23_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 350 [1/1] (0.00ns)   --->   "%local_C_24_addr = getelementptr i32 %local_C_24, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 350 'getelementptr' 'local_C_24_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 351 [1/1] (0.00ns)   --->   "%local_C_25_addr = getelementptr i32 %local_C_25, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 351 'getelementptr' 'local_C_25_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 352 [1/1] (0.00ns)   --->   "%local_C_26_addr = getelementptr i32 %local_C_26, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 352 'getelementptr' 'local_C_26_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 353 [1/1] (0.00ns)   --->   "%local_C_27_addr = getelementptr i32 %local_C_27, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 353 'getelementptr' 'local_C_27_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 354 [1/1] (0.00ns)   --->   "%local_C_28_addr = getelementptr i32 %local_C_28, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 354 'getelementptr' 'local_C_28_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 355 [1/1] (0.00ns)   --->   "%local_C_29_addr = getelementptr i32 %local_C_29, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 355 'getelementptr' 'local_C_29_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 356 [1/1] (0.00ns)   --->   "%local_C_30_addr = getelementptr i32 %local_C_30, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 356 'getelementptr' 'local_C_30_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 357 [1/1] (0.00ns)   --->   "%local_C_31_addr = getelementptr i32 %local_C_31, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 357 'getelementptr' 'local_C_31_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 358 [1/1] (0.00ns)   --->   "%local_C_32_addr = getelementptr i32 %local_C_32, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 358 'getelementptr' 'local_C_32_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 359 [1/1] (0.00ns)   --->   "%local_C_33_addr = getelementptr i32 %local_C_33, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 359 'getelementptr' 'local_C_33_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 360 [1/1] (0.00ns)   --->   "%local_C_34_addr = getelementptr i32 %local_C_34, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 360 'getelementptr' 'local_C_34_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 361 [1/1] (0.00ns)   --->   "%local_C_35_addr = getelementptr i32 %local_C_35, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 361 'getelementptr' 'local_C_35_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 362 [1/1] (0.00ns)   --->   "%local_C_36_addr = getelementptr i32 %local_C_36, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 362 'getelementptr' 'local_C_36_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 363 [1/1] (0.00ns)   --->   "%local_C_37_addr = getelementptr i32 %local_C_37, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 363 'getelementptr' 'local_C_37_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 364 [1/1] (0.00ns)   --->   "%local_C_38_addr = getelementptr i32 %local_C_38, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 364 'getelementptr' 'local_C_38_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 365 [1/1] (0.00ns)   --->   "%local_C_39_addr = getelementptr i32 %local_C_39, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 365 'getelementptr' 'local_C_39_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 366 [1/1] (0.00ns)   --->   "%local_C_40_addr = getelementptr i32 %local_C_40, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 366 'getelementptr' 'local_C_40_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 367 [1/1] (0.00ns)   --->   "%local_C_41_addr = getelementptr i32 %local_C_41, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 367 'getelementptr' 'local_C_41_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 368 [1/1] (0.00ns)   --->   "%local_C_42_addr = getelementptr i32 %local_C_42, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 368 'getelementptr' 'local_C_42_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 369 [1/1] (0.00ns)   --->   "%local_C_43_addr = getelementptr i32 %local_C_43, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 369 'getelementptr' 'local_C_43_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 370 [1/1] (0.00ns)   --->   "%local_C_44_addr = getelementptr i32 %local_C_44, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 370 'getelementptr' 'local_C_44_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 371 [1/1] (0.00ns)   --->   "%local_C_45_addr = getelementptr i32 %local_C_45, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 371 'getelementptr' 'local_C_45_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 372 [1/1] (0.00ns)   --->   "%local_C_46_addr = getelementptr i32 %local_C_46, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 372 'getelementptr' 'local_C_46_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 373 [1/1] (0.00ns)   --->   "%local_C_47_addr = getelementptr i32 %local_C_47, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 373 'getelementptr' 'local_C_47_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 374 [1/1] (0.00ns)   --->   "%local_C_48_addr = getelementptr i32 %local_C_48, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 374 'getelementptr' 'local_C_48_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 375 [1/1] (0.00ns)   --->   "%local_C_49_addr = getelementptr i32 %local_C_49, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 375 'getelementptr' 'local_C_49_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 376 [1/1] (0.00ns)   --->   "%local_C_50_addr = getelementptr i32 %local_C_50, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 376 'getelementptr' 'local_C_50_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 377 [1/1] (0.00ns)   --->   "%local_C_51_addr = getelementptr i32 %local_C_51, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 377 'getelementptr' 'local_C_51_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 378 [1/1] (0.00ns)   --->   "%local_C_52_addr = getelementptr i32 %local_C_52, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 378 'getelementptr' 'local_C_52_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 379 [1/1] (0.00ns)   --->   "%local_C_53_addr = getelementptr i32 %local_C_53, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 379 'getelementptr' 'local_C_53_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 380 [1/1] (0.00ns)   --->   "%local_C_54_addr = getelementptr i32 %local_C_54, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 380 'getelementptr' 'local_C_54_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 381 [1/1] (0.00ns)   --->   "%local_C_55_addr = getelementptr i32 %local_C_55, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 381 'getelementptr' 'local_C_55_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 382 [1/1] (0.00ns)   --->   "%local_C_56_addr = getelementptr i32 %local_C_56, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 382 'getelementptr' 'local_C_56_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 383 [1/1] (0.00ns)   --->   "%local_C_57_addr = getelementptr i32 %local_C_57, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 383 'getelementptr' 'local_C_57_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 384 [1/1] (0.00ns)   --->   "%local_C_58_addr = getelementptr i32 %local_C_58, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 384 'getelementptr' 'local_C_58_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 385 [1/1] (0.00ns)   --->   "%local_C_59_addr = getelementptr i32 %local_C_59, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 385 'getelementptr' 'local_C_59_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 386 [1/1] (0.00ns)   --->   "%local_C_60_addr = getelementptr i32 %local_C_60, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 386 'getelementptr' 'local_C_60_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 387 [1/1] (0.00ns)   --->   "%local_C_61_addr = getelementptr i32 %local_C_61, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 387 'getelementptr' 'local_C_61_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 388 [1/1] (0.00ns)   --->   "%local_C_62_addr = getelementptr i32 %local_C_62, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 388 'getelementptr' 'local_C_62_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 389 [1/1] (0.00ns)   --->   "%local_C_63_addr = getelementptr i32 %local_C_63, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 389 'getelementptr' 'local_C_63_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 390 [2/2] (0.69ns)   --->   "%local_C_load = load i6 %local_C_addr" [./src/matrix_mul.cpp:69]   --->   Operation 390 'load' 'local_C_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 391 [2/2] (0.69ns)   --->   "%local_C_1_load = load i6 %local_C_1_addr" [./src/matrix_mul.cpp:69]   --->   Operation 391 'load' 'local_C_1_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 392 [2/2] (0.69ns)   --->   "%local_C_2_load = load i6 %local_C_2_addr" [./src/matrix_mul.cpp:69]   --->   Operation 392 'load' 'local_C_2_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 393 [2/2] (0.69ns)   --->   "%local_C_3_load = load i6 %local_C_3_addr" [./src/matrix_mul.cpp:69]   --->   Operation 393 'load' 'local_C_3_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 394 [2/2] (0.69ns)   --->   "%local_C_4_load = load i6 %local_C_4_addr" [./src/matrix_mul.cpp:69]   --->   Operation 394 'load' 'local_C_4_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 395 [2/2] (0.69ns)   --->   "%local_C_5_load = load i6 %local_C_5_addr" [./src/matrix_mul.cpp:69]   --->   Operation 395 'load' 'local_C_5_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 396 [2/2] (0.69ns)   --->   "%local_C_6_load = load i6 %local_C_6_addr" [./src/matrix_mul.cpp:69]   --->   Operation 396 'load' 'local_C_6_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 397 [2/2] (0.69ns)   --->   "%local_C_7_load = load i6 %local_C_7_addr" [./src/matrix_mul.cpp:69]   --->   Operation 397 'load' 'local_C_7_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 398 [2/2] (0.69ns)   --->   "%local_C_8_load = load i6 %local_C_8_addr" [./src/matrix_mul.cpp:69]   --->   Operation 398 'load' 'local_C_8_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 399 [2/2] (0.69ns)   --->   "%local_C_9_load = load i6 %local_C_9_addr" [./src/matrix_mul.cpp:69]   --->   Operation 399 'load' 'local_C_9_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 400 [2/2] (0.69ns)   --->   "%local_C_10_load = load i6 %local_C_10_addr" [./src/matrix_mul.cpp:69]   --->   Operation 400 'load' 'local_C_10_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 401 [2/2] (0.69ns)   --->   "%local_C_11_load = load i6 %local_C_11_addr" [./src/matrix_mul.cpp:69]   --->   Operation 401 'load' 'local_C_11_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 402 [2/2] (0.69ns)   --->   "%local_C_12_load = load i6 %local_C_12_addr" [./src/matrix_mul.cpp:69]   --->   Operation 402 'load' 'local_C_12_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 403 [2/2] (0.69ns)   --->   "%local_C_13_load = load i6 %local_C_13_addr" [./src/matrix_mul.cpp:69]   --->   Operation 403 'load' 'local_C_13_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 404 [2/2] (0.69ns)   --->   "%local_C_14_load = load i6 %local_C_14_addr" [./src/matrix_mul.cpp:69]   --->   Operation 404 'load' 'local_C_14_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 405 [2/2] (0.69ns)   --->   "%local_C_15_load = load i6 %local_C_15_addr" [./src/matrix_mul.cpp:69]   --->   Operation 405 'load' 'local_C_15_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 406 [2/2] (0.69ns)   --->   "%local_C_16_load = load i6 %local_C_16_addr" [./src/matrix_mul.cpp:69]   --->   Operation 406 'load' 'local_C_16_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 407 [2/2] (0.69ns)   --->   "%local_C_17_load = load i6 %local_C_17_addr" [./src/matrix_mul.cpp:69]   --->   Operation 407 'load' 'local_C_17_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 408 [2/2] (0.69ns)   --->   "%local_C_18_load = load i6 %local_C_18_addr" [./src/matrix_mul.cpp:69]   --->   Operation 408 'load' 'local_C_18_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 409 [2/2] (0.69ns)   --->   "%local_C_19_load = load i6 %local_C_19_addr" [./src/matrix_mul.cpp:69]   --->   Operation 409 'load' 'local_C_19_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 410 [2/2] (0.69ns)   --->   "%local_C_20_load = load i6 %local_C_20_addr" [./src/matrix_mul.cpp:69]   --->   Operation 410 'load' 'local_C_20_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 411 [2/2] (0.69ns)   --->   "%local_C_21_load = load i6 %local_C_21_addr" [./src/matrix_mul.cpp:69]   --->   Operation 411 'load' 'local_C_21_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 412 [2/2] (0.69ns)   --->   "%local_C_22_load = load i6 %local_C_22_addr" [./src/matrix_mul.cpp:69]   --->   Operation 412 'load' 'local_C_22_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 413 [2/2] (0.69ns)   --->   "%local_C_23_load = load i6 %local_C_23_addr" [./src/matrix_mul.cpp:69]   --->   Operation 413 'load' 'local_C_23_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 414 [2/2] (0.69ns)   --->   "%local_C_24_load = load i6 %local_C_24_addr" [./src/matrix_mul.cpp:69]   --->   Operation 414 'load' 'local_C_24_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 415 [2/2] (0.69ns)   --->   "%local_C_25_load = load i6 %local_C_25_addr" [./src/matrix_mul.cpp:69]   --->   Operation 415 'load' 'local_C_25_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 416 [2/2] (0.69ns)   --->   "%local_C_26_load = load i6 %local_C_26_addr" [./src/matrix_mul.cpp:69]   --->   Operation 416 'load' 'local_C_26_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 417 [2/2] (0.69ns)   --->   "%local_C_27_load = load i6 %local_C_27_addr" [./src/matrix_mul.cpp:69]   --->   Operation 417 'load' 'local_C_27_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 418 [2/2] (0.69ns)   --->   "%local_C_28_load = load i6 %local_C_28_addr" [./src/matrix_mul.cpp:69]   --->   Operation 418 'load' 'local_C_28_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 419 [2/2] (0.69ns)   --->   "%local_C_29_load = load i6 %local_C_29_addr" [./src/matrix_mul.cpp:69]   --->   Operation 419 'load' 'local_C_29_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 420 [2/2] (0.69ns)   --->   "%local_C_30_load = load i6 %local_C_30_addr" [./src/matrix_mul.cpp:69]   --->   Operation 420 'load' 'local_C_30_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 421 [2/2] (0.69ns)   --->   "%local_C_31_load = load i6 %local_C_31_addr" [./src/matrix_mul.cpp:69]   --->   Operation 421 'load' 'local_C_31_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 422 [2/2] (0.69ns)   --->   "%local_C_32_load = load i6 %local_C_32_addr" [./src/matrix_mul.cpp:69]   --->   Operation 422 'load' 'local_C_32_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 423 [2/2] (0.69ns)   --->   "%local_C_33_load = load i6 %local_C_33_addr" [./src/matrix_mul.cpp:69]   --->   Operation 423 'load' 'local_C_33_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 424 [2/2] (0.69ns)   --->   "%local_C_34_load = load i6 %local_C_34_addr" [./src/matrix_mul.cpp:69]   --->   Operation 424 'load' 'local_C_34_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 425 [2/2] (0.69ns)   --->   "%local_C_35_load = load i6 %local_C_35_addr" [./src/matrix_mul.cpp:69]   --->   Operation 425 'load' 'local_C_35_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 426 [2/2] (0.69ns)   --->   "%local_C_36_load = load i6 %local_C_36_addr" [./src/matrix_mul.cpp:69]   --->   Operation 426 'load' 'local_C_36_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 427 [2/2] (0.69ns)   --->   "%local_C_37_load = load i6 %local_C_37_addr" [./src/matrix_mul.cpp:69]   --->   Operation 427 'load' 'local_C_37_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 428 [2/2] (0.69ns)   --->   "%local_C_38_load = load i6 %local_C_38_addr" [./src/matrix_mul.cpp:69]   --->   Operation 428 'load' 'local_C_38_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 429 [2/2] (0.69ns)   --->   "%local_C_39_load = load i6 %local_C_39_addr" [./src/matrix_mul.cpp:69]   --->   Operation 429 'load' 'local_C_39_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 430 [2/2] (0.69ns)   --->   "%local_C_40_load = load i6 %local_C_40_addr" [./src/matrix_mul.cpp:69]   --->   Operation 430 'load' 'local_C_40_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 431 [2/2] (0.69ns)   --->   "%local_C_41_load = load i6 %local_C_41_addr" [./src/matrix_mul.cpp:69]   --->   Operation 431 'load' 'local_C_41_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 432 [2/2] (0.69ns)   --->   "%local_C_42_load = load i6 %local_C_42_addr" [./src/matrix_mul.cpp:69]   --->   Operation 432 'load' 'local_C_42_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 433 [2/2] (0.69ns)   --->   "%local_C_43_load = load i6 %local_C_43_addr" [./src/matrix_mul.cpp:69]   --->   Operation 433 'load' 'local_C_43_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 434 [2/2] (0.69ns)   --->   "%local_C_44_load = load i6 %local_C_44_addr" [./src/matrix_mul.cpp:69]   --->   Operation 434 'load' 'local_C_44_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 435 [2/2] (0.69ns)   --->   "%local_C_45_load = load i6 %local_C_45_addr" [./src/matrix_mul.cpp:69]   --->   Operation 435 'load' 'local_C_45_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 436 [2/2] (0.69ns)   --->   "%local_C_46_load = load i6 %local_C_46_addr" [./src/matrix_mul.cpp:69]   --->   Operation 436 'load' 'local_C_46_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 437 [2/2] (0.69ns)   --->   "%local_C_47_load = load i6 %local_C_47_addr" [./src/matrix_mul.cpp:69]   --->   Operation 437 'load' 'local_C_47_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 438 [2/2] (0.69ns)   --->   "%local_C_48_load = load i6 %local_C_48_addr" [./src/matrix_mul.cpp:69]   --->   Operation 438 'load' 'local_C_48_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 439 [2/2] (0.69ns)   --->   "%local_C_49_load = load i6 %local_C_49_addr" [./src/matrix_mul.cpp:69]   --->   Operation 439 'load' 'local_C_49_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 440 [2/2] (0.69ns)   --->   "%local_C_50_load = load i6 %local_C_50_addr" [./src/matrix_mul.cpp:69]   --->   Operation 440 'load' 'local_C_50_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 441 [2/2] (0.69ns)   --->   "%local_C_51_load = load i6 %local_C_51_addr" [./src/matrix_mul.cpp:69]   --->   Operation 441 'load' 'local_C_51_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 442 [2/2] (0.69ns)   --->   "%local_C_52_load = load i6 %local_C_52_addr" [./src/matrix_mul.cpp:69]   --->   Operation 442 'load' 'local_C_52_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 443 [2/2] (0.69ns)   --->   "%local_C_53_load = load i6 %local_C_53_addr" [./src/matrix_mul.cpp:69]   --->   Operation 443 'load' 'local_C_53_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 444 [2/2] (0.69ns)   --->   "%local_C_54_load = load i6 %local_C_54_addr" [./src/matrix_mul.cpp:69]   --->   Operation 444 'load' 'local_C_54_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 445 [2/2] (0.69ns)   --->   "%local_C_55_load = load i6 %local_C_55_addr" [./src/matrix_mul.cpp:69]   --->   Operation 445 'load' 'local_C_55_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 446 [2/2] (0.69ns)   --->   "%local_C_56_load = load i6 %local_C_56_addr" [./src/matrix_mul.cpp:69]   --->   Operation 446 'load' 'local_C_56_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 447 [2/2] (0.69ns)   --->   "%local_C_57_load = load i6 %local_C_57_addr" [./src/matrix_mul.cpp:69]   --->   Operation 447 'load' 'local_C_57_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 448 [2/2] (0.69ns)   --->   "%local_C_58_load = load i6 %local_C_58_addr" [./src/matrix_mul.cpp:69]   --->   Operation 448 'load' 'local_C_58_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 449 [2/2] (0.69ns)   --->   "%local_C_59_load = load i6 %local_C_59_addr" [./src/matrix_mul.cpp:69]   --->   Operation 449 'load' 'local_C_59_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 450 [2/2] (0.69ns)   --->   "%local_C_60_load = load i6 %local_C_60_addr" [./src/matrix_mul.cpp:69]   --->   Operation 450 'load' 'local_C_60_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 451 [2/2] (0.69ns)   --->   "%local_C_61_load = load i6 %local_C_61_addr" [./src/matrix_mul.cpp:69]   --->   Operation 451 'load' 'local_C_61_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 452 [2/2] (0.69ns)   --->   "%local_C_62_load = load i6 %local_C_62_addr" [./src/matrix_mul.cpp:69]   --->   Operation 452 'load' 'local_C_62_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 453 [2/2] (0.69ns)   --->   "%local_C_63_load = load i6 %local_C_63_addr" [./src/matrix_mul.cpp:69]   --->   Operation 453 'load' 'local_C_63_load' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 454 [1/1] (0.88ns)   --->   "%add_ln44 = add i32 %k, i32 64" [./src/matrix_mul.cpp:44]   --->   Operation 454 'add' 'add_ln44' <Predicate = (icmp_ln61)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 455 [1/1] (0.00ns)   --->   "%br_ln44 = br void %VITIS_LOOP_46_6" [./src/matrix_mul.cpp:44]   --->   Operation 455 'br' 'br_ln44' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.69>
ST_12 : Operation 456 [1/1] (0.00ns)   --->   "%local_A_addr = getelementptr i32 %local_A, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:67]   --->   Operation 456 'getelementptr' 'local_A_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 457 [2/2] (0.69ns)   --->   "%local_A_load = load i6 %local_A_addr" [./src/matrix_mul.cpp:67]   --->   Operation 457 'load' 'local_A_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 458 [1/1] (0.00ns)   --->   "%local_A_1_addr = getelementptr i32 %local_A_1, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 458 'getelementptr' 'local_A_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 459 [2/2] (0.69ns)   --->   "%local_A_1_load = load i6 %local_A_1_addr" [./src/matrix_mul.cpp:61]   --->   Operation 459 'load' 'local_A_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 460 [1/1] (0.00ns)   --->   "%local_A_2_addr = getelementptr i32 %local_A_2, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 460 'getelementptr' 'local_A_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 461 [2/2] (0.69ns)   --->   "%local_A_2_load = load i6 %local_A_2_addr" [./src/matrix_mul.cpp:61]   --->   Operation 461 'load' 'local_A_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 462 [1/1] (0.00ns)   --->   "%local_A_3_addr = getelementptr i32 %local_A_3, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 462 'getelementptr' 'local_A_3_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 463 [2/2] (0.69ns)   --->   "%local_A_3_load = load i6 %local_A_3_addr" [./src/matrix_mul.cpp:61]   --->   Operation 463 'load' 'local_A_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 464 [1/1] (0.00ns)   --->   "%local_A_4_addr = getelementptr i32 %local_A_4, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 464 'getelementptr' 'local_A_4_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 465 [2/2] (0.69ns)   --->   "%local_A_4_load = load i6 %local_A_4_addr" [./src/matrix_mul.cpp:61]   --->   Operation 465 'load' 'local_A_4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 466 [1/1] (0.00ns)   --->   "%local_A_5_addr = getelementptr i32 %local_A_5, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 466 'getelementptr' 'local_A_5_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 467 [2/2] (0.69ns)   --->   "%local_A_5_load = load i6 %local_A_5_addr" [./src/matrix_mul.cpp:61]   --->   Operation 467 'load' 'local_A_5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 468 [1/1] (0.00ns)   --->   "%local_A_6_addr = getelementptr i32 %local_A_6, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 468 'getelementptr' 'local_A_6_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 469 [2/2] (0.69ns)   --->   "%local_A_6_load = load i6 %local_A_6_addr" [./src/matrix_mul.cpp:61]   --->   Operation 469 'load' 'local_A_6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 470 [1/1] (0.00ns)   --->   "%local_A_7_addr = getelementptr i32 %local_A_7, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 470 'getelementptr' 'local_A_7_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 471 [2/2] (0.69ns)   --->   "%local_A_7_load = load i6 %local_A_7_addr" [./src/matrix_mul.cpp:61]   --->   Operation 471 'load' 'local_A_7_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 472 [1/1] (0.00ns)   --->   "%local_A_8_addr = getelementptr i32 %local_A_8, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 472 'getelementptr' 'local_A_8_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 473 [2/2] (0.69ns)   --->   "%local_A_8_load = load i6 %local_A_8_addr" [./src/matrix_mul.cpp:61]   --->   Operation 473 'load' 'local_A_8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 474 [1/1] (0.00ns)   --->   "%local_A_9_addr = getelementptr i32 %local_A_9, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 474 'getelementptr' 'local_A_9_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 475 [2/2] (0.69ns)   --->   "%local_A_9_load = load i6 %local_A_9_addr" [./src/matrix_mul.cpp:61]   --->   Operation 475 'load' 'local_A_9_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 476 [1/1] (0.00ns)   --->   "%local_A_10_addr = getelementptr i32 %local_A_10, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 476 'getelementptr' 'local_A_10_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 477 [2/2] (0.69ns)   --->   "%local_A_10_load = load i6 %local_A_10_addr" [./src/matrix_mul.cpp:61]   --->   Operation 477 'load' 'local_A_10_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 478 [1/1] (0.00ns)   --->   "%local_A_11_addr = getelementptr i32 %local_A_11, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 478 'getelementptr' 'local_A_11_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 479 [2/2] (0.69ns)   --->   "%local_A_11_load = load i6 %local_A_11_addr" [./src/matrix_mul.cpp:61]   --->   Operation 479 'load' 'local_A_11_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 480 [1/1] (0.00ns)   --->   "%local_A_12_addr = getelementptr i32 %local_A_12, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 480 'getelementptr' 'local_A_12_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 481 [2/2] (0.69ns)   --->   "%local_A_12_load = load i6 %local_A_12_addr" [./src/matrix_mul.cpp:61]   --->   Operation 481 'load' 'local_A_12_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 482 [1/1] (0.00ns)   --->   "%local_A_13_addr = getelementptr i32 %local_A_13, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 482 'getelementptr' 'local_A_13_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 483 [2/2] (0.69ns)   --->   "%local_A_13_load = load i6 %local_A_13_addr" [./src/matrix_mul.cpp:61]   --->   Operation 483 'load' 'local_A_13_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 484 [1/1] (0.00ns)   --->   "%local_A_14_addr = getelementptr i32 %local_A_14, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 484 'getelementptr' 'local_A_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 485 [2/2] (0.69ns)   --->   "%local_A_14_load = load i6 %local_A_14_addr" [./src/matrix_mul.cpp:61]   --->   Operation 485 'load' 'local_A_14_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 486 [1/1] (0.00ns)   --->   "%local_A_15_addr = getelementptr i32 %local_A_15, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 486 'getelementptr' 'local_A_15_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 487 [2/2] (0.69ns)   --->   "%local_A_15_load = load i6 %local_A_15_addr" [./src/matrix_mul.cpp:61]   --->   Operation 487 'load' 'local_A_15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 488 [1/1] (0.00ns)   --->   "%local_A_16_addr = getelementptr i32 %local_A_16, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 488 'getelementptr' 'local_A_16_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 489 [2/2] (0.69ns)   --->   "%local_A_16_load = load i6 %local_A_16_addr" [./src/matrix_mul.cpp:61]   --->   Operation 489 'load' 'local_A_16_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 490 [1/1] (0.00ns)   --->   "%local_A_17_addr = getelementptr i32 %local_A_17, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 490 'getelementptr' 'local_A_17_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 491 [2/2] (0.69ns)   --->   "%local_A_17_load = load i6 %local_A_17_addr" [./src/matrix_mul.cpp:61]   --->   Operation 491 'load' 'local_A_17_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 492 [1/1] (0.00ns)   --->   "%local_A_18_addr = getelementptr i32 %local_A_18, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 492 'getelementptr' 'local_A_18_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 493 [2/2] (0.69ns)   --->   "%local_A_18_load = load i6 %local_A_18_addr" [./src/matrix_mul.cpp:61]   --->   Operation 493 'load' 'local_A_18_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 494 [1/1] (0.00ns)   --->   "%local_A_19_addr = getelementptr i32 %local_A_19, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 494 'getelementptr' 'local_A_19_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 495 [2/2] (0.69ns)   --->   "%local_A_19_load = load i6 %local_A_19_addr" [./src/matrix_mul.cpp:61]   --->   Operation 495 'load' 'local_A_19_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 496 [1/1] (0.00ns)   --->   "%local_A_20_addr = getelementptr i32 %local_A_20, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 496 'getelementptr' 'local_A_20_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 497 [2/2] (0.69ns)   --->   "%local_A_20_load = load i6 %local_A_20_addr" [./src/matrix_mul.cpp:61]   --->   Operation 497 'load' 'local_A_20_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 498 [1/1] (0.00ns)   --->   "%local_A_21_addr = getelementptr i32 %local_A_21, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 498 'getelementptr' 'local_A_21_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 499 [2/2] (0.69ns)   --->   "%local_A_21_load = load i6 %local_A_21_addr" [./src/matrix_mul.cpp:61]   --->   Operation 499 'load' 'local_A_21_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 500 [1/1] (0.00ns)   --->   "%local_A_22_addr = getelementptr i32 %local_A_22, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 500 'getelementptr' 'local_A_22_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 501 [2/2] (0.69ns)   --->   "%local_A_22_load = load i6 %local_A_22_addr" [./src/matrix_mul.cpp:61]   --->   Operation 501 'load' 'local_A_22_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 502 [1/1] (0.00ns)   --->   "%local_A_23_addr = getelementptr i32 %local_A_23, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 502 'getelementptr' 'local_A_23_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 503 [2/2] (0.69ns)   --->   "%local_A_23_load = load i6 %local_A_23_addr" [./src/matrix_mul.cpp:61]   --->   Operation 503 'load' 'local_A_23_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 504 [1/1] (0.00ns)   --->   "%local_A_24_addr = getelementptr i32 %local_A_24, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 504 'getelementptr' 'local_A_24_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 505 [2/2] (0.69ns)   --->   "%local_A_24_load = load i6 %local_A_24_addr" [./src/matrix_mul.cpp:61]   --->   Operation 505 'load' 'local_A_24_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 506 [1/1] (0.00ns)   --->   "%local_A_25_addr = getelementptr i32 %local_A_25, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 506 'getelementptr' 'local_A_25_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 507 [2/2] (0.69ns)   --->   "%local_A_25_load = load i6 %local_A_25_addr" [./src/matrix_mul.cpp:61]   --->   Operation 507 'load' 'local_A_25_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 508 [1/1] (0.00ns)   --->   "%local_A_26_addr = getelementptr i32 %local_A_26, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 508 'getelementptr' 'local_A_26_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 509 [2/2] (0.69ns)   --->   "%local_A_26_load = load i6 %local_A_26_addr" [./src/matrix_mul.cpp:61]   --->   Operation 509 'load' 'local_A_26_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 510 [1/1] (0.00ns)   --->   "%local_A_27_addr = getelementptr i32 %local_A_27, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 510 'getelementptr' 'local_A_27_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 511 [2/2] (0.69ns)   --->   "%local_A_27_load = load i6 %local_A_27_addr" [./src/matrix_mul.cpp:61]   --->   Operation 511 'load' 'local_A_27_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 512 [1/1] (0.00ns)   --->   "%local_A_28_addr = getelementptr i32 %local_A_28, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 512 'getelementptr' 'local_A_28_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 513 [2/2] (0.69ns)   --->   "%local_A_28_load = load i6 %local_A_28_addr" [./src/matrix_mul.cpp:61]   --->   Operation 513 'load' 'local_A_28_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 514 [1/1] (0.00ns)   --->   "%local_A_29_addr = getelementptr i32 %local_A_29, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 514 'getelementptr' 'local_A_29_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 515 [2/2] (0.69ns)   --->   "%local_A_29_load = load i6 %local_A_29_addr" [./src/matrix_mul.cpp:61]   --->   Operation 515 'load' 'local_A_29_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 516 [1/1] (0.00ns)   --->   "%local_A_30_addr = getelementptr i32 %local_A_30, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 516 'getelementptr' 'local_A_30_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 517 [2/2] (0.69ns)   --->   "%local_A_30_load = load i6 %local_A_30_addr" [./src/matrix_mul.cpp:61]   --->   Operation 517 'load' 'local_A_30_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 518 [1/1] (0.00ns)   --->   "%local_A_31_addr = getelementptr i32 %local_A_31, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 518 'getelementptr' 'local_A_31_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 519 [2/2] (0.69ns)   --->   "%local_A_31_load = load i6 %local_A_31_addr" [./src/matrix_mul.cpp:61]   --->   Operation 519 'load' 'local_A_31_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 520 [1/1] (0.00ns)   --->   "%local_A_32_addr = getelementptr i32 %local_A_32, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 520 'getelementptr' 'local_A_32_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 521 [2/2] (0.69ns)   --->   "%local_A_32_load = load i6 %local_A_32_addr" [./src/matrix_mul.cpp:61]   --->   Operation 521 'load' 'local_A_32_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 522 [1/1] (0.00ns)   --->   "%local_A_33_addr = getelementptr i32 %local_A_33, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 522 'getelementptr' 'local_A_33_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 523 [2/2] (0.69ns)   --->   "%local_A_33_load = load i6 %local_A_33_addr" [./src/matrix_mul.cpp:61]   --->   Operation 523 'load' 'local_A_33_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 524 [1/1] (0.00ns)   --->   "%local_A_34_addr = getelementptr i32 %local_A_34, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 524 'getelementptr' 'local_A_34_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 525 [2/2] (0.69ns)   --->   "%local_A_34_load = load i6 %local_A_34_addr" [./src/matrix_mul.cpp:61]   --->   Operation 525 'load' 'local_A_34_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 526 [1/1] (0.00ns)   --->   "%local_A_35_addr = getelementptr i32 %local_A_35, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 526 'getelementptr' 'local_A_35_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 527 [2/2] (0.69ns)   --->   "%local_A_35_load = load i6 %local_A_35_addr" [./src/matrix_mul.cpp:61]   --->   Operation 527 'load' 'local_A_35_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 528 [1/1] (0.00ns)   --->   "%local_A_36_addr = getelementptr i32 %local_A_36, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 528 'getelementptr' 'local_A_36_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 529 [2/2] (0.69ns)   --->   "%local_A_36_load = load i6 %local_A_36_addr" [./src/matrix_mul.cpp:61]   --->   Operation 529 'load' 'local_A_36_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 530 [1/1] (0.00ns)   --->   "%local_A_37_addr = getelementptr i32 %local_A_37, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 530 'getelementptr' 'local_A_37_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 531 [2/2] (0.69ns)   --->   "%local_A_37_load = load i6 %local_A_37_addr" [./src/matrix_mul.cpp:61]   --->   Operation 531 'load' 'local_A_37_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 532 [1/1] (0.00ns)   --->   "%local_A_38_addr = getelementptr i32 %local_A_38, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 532 'getelementptr' 'local_A_38_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 533 [2/2] (0.69ns)   --->   "%local_A_38_load = load i6 %local_A_38_addr" [./src/matrix_mul.cpp:61]   --->   Operation 533 'load' 'local_A_38_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 534 [1/1] (0.00ns)   --->   "%local_A_39_addr = getelementptr i32 %local_A_39, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 534 'getelementptr' 'local_A_39_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 535 [2/2] (0.69ns)   --->   "%local_A_39_load = load i6 %local_A_39_addr" [./src/matrix_mul.cpp:61]   --->   Operation 535 'load' 'local_A_39_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 536 [1/1] (0.00ns)   --->   "%local_A_40_addr = getelementptr i32 %local_A_40, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 536 'getelementptr' 'local_A_40_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 537 [2/2] (0.69ns)   --->   "%local_A_40_load = load i6 %local_A_40_addr" [./src/matrix_mul.cpp:61]   --->   Operation 537 'load' 'local_A_40_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 538 [1/1] (0.00ns)   --->   "%local_A_41_addr = getelementptr i32 %local_A_41, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 538 'getelementptr' 'local_A_41_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 539 [2/2] (0.69ns)   --->   "%local_A_41_load = load i6 %local_A_41_addr" [./src/matrix_mul.cpp:61]   --->   Operation 539 'load' 'local_A_41_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 540 [1/1] (0.00ns)   --->   "%local_A_42_addr = getelementptr i32 %local_A_42, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 540 'getelementptr' 'local_A_42_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 541 [2/2] (0.69ns)   --->   "%local_A_42_load = load i6 %local_A_42_addr" [./src/matrix_mul.cpp:61]   --->   Operation 541 'load' 'local_A_42_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 542 [1/1] (0.00ns)   --->   "%local_A_43_addr = getelementptr i32 %local_A_43, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 542 'getelementptr' 'local_A_43_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 543 [2/2] (0.69ns)   --->   "%local_A_43_load = load i6 %local_A_43_addr" [./src/matrix_mul.cpp:61]   --->   Operation 543 'load' 'local_A_43_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 544 [1/1] (0.00ns)   --->   "%local_A_44_addr = getelementptr i32 %local_A_44, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 544 'getelementptr' 'local_A_44_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 545 [2/2] (0.69ns)   --->   "%local_A_44_load = load i6 %local_A_44_addr" [./src/matrix_mul.cpp:61]   --->   Operation 545 'load' 'local_A_44_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 546 [1/1] (0.00ns)   --->   "%local_A_45_addr = getelementptr i32 %local_A_45, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 546 'getelementptr' 'local_A_45_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 547 [2/2] (0.69ns)   --->   "%local_A_45_load = load i6 %local_A_45_addr" [./src/matrix_mul.cpp:61]   --->   Operation 547 'load' 'local_A_45_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 548 [1/1] (0.00ns)   --->   "%local_A_46_addr = getelementptr i32 %local_A_46, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 548 'getelementptr' 'local_A_46_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 549 [2/2] (0.69ns)   --->   "%local_A_46_load = load i6 %local_A_46_addr" [./src/matrix_mul.cpp:61]   --->   Operation 549 'load' 'local_A_46_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 550 [1/1] (0.00ns)   --->   "%local_A_47_addr = getelementptr i32 %local_A_47, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 550 'getelementptr' 'local_A_47_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 551 [2/2] (0.69ns)   --->   "%local_A_47_load = load i6 %local_A_47_addr" [./src/matrix_mul.cpp:61]   --->   Operation 551 'load' 'local_A_47_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 552 [1/1] (0.00ns)   --->   "%local_A_48_addr = getelementptr i32 %local_A_48, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 552 'getelementptr' 'local_A_48_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 553 [2/2] (0.69ns)   --->   "%local_A_48_load = load i6 %local_A_48_addr" [./src/matrix_mul.cpp:61]   --->   Operation 553 'load' 'local_A_48_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 554 [1/1] (0.00ns)   --->   "%local_A_49_addr = getelementptr i32 %local_A_49, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 554 'getelementptr' 'local_A_49_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 555 [2/2] (0.69ns)   --->   "%local_A_49_load = load i6 %local_A_49_addr" [./src/matrix_mul.cpp:61]   --->   Operation 555 'load' 'local_A_49_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 556 [1/1] (0.00ns)   --->   "%local_A_50_addr = getelementptr i32 %local_A_50, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 556 'getelementptr' 'local_A_50_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 557 [2/2] (0.69ns)   --->   "%local_A_50_load = load i6 %local_A_50_addr" [./src/matrix_mul.cpp:61]   --->   Operation 557 'load' 'local_A_50_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 558 [1/1] (0.00ns)   --->   "%local_A_51_addr = getelementptr i32 %local_A_51, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 558 'getelementptr' 'local_A_51_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 559 [2/2] (0.69ns)   --->   "%local_A_51_load = load i6 %local_A_51_addr" [./src/matrix_mul.cpp:61]   --->   Operation 559 'load' 'local_A_51_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 560 [1/1] (0.00ns)   --->   "%local_A_52_addr = getelementptr i32 %local_A_52, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 560 'getelementptr' 'local_A_52_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 561 [2/2] (0.69ns)   --->   "%local_A_52_load = load i6 %local_A_52_addr" [./src/matrix_mul.cpp:61]   --->   Operation 561 'load' 'local_A_52_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 562 [1/1] (0.00ns)   --->   "%local_A_53_addr = getelementptr i32 %local_A_53, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 562 'getelementptr' 'local_A_53_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 563 [2/2] (0.69ns)   --->   "%local_A_53_load = load i6 %local_A_53_addr" [./src/matrix_mul.cpp:61]   --->   Operation 563 'load' 'local_A_53_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 564 [1/1] (0.00ns)   --->   "%local_A_54_addr = getelementptr i32 %local_A_54, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 564 'getelementptr' 'local_A_54_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 565 [2/2] (0.69ns)   --->   "%local_A_54_load = load i6 %local_A_54_addr" [./src/matrix_mul.cpp:61]   --->   Operation 565 'load' 'local_A_54_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 566 [1/1] (0.00ns)   --->   "%local_A_55_addr = getelementptr i32 %local_A_55, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 566 'getelementptr' 'local_A_55_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 567 [2/2] (0.69ns)   --->   "%local_A_55_load = load i6 %local_A_55_addr" [./src/matrix_mul.cpp:61]   --->   Operation 567 'load' 'local_A_55_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 568 [1/1] (0.00ns)   --->   "%local_A_56_addr = getelementptr i32 %local_A_56, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 568 'getelementptr' 'local_A_56_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 569 [2/2] (0.69ns)   --->   "%local_A_56_load = load i6 %local_A_56_addr" [./src/matrix_mul.cpp:61]   --->   Operation 569 'load' 'local_A_56_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 570 [1/1] (0.00ns)   --->   "%local_A_57_addr = getelementptr i32 %local_A_57, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 570 'getelementptr' 'local_A_57_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 571 [2/2] (0.69ns)   --->   "%local_A_57_load = load i6 %local_A_57_addr" [./src/matrix_mul.cpp:61]   --->   Operation 571 'load' 'local_A_57_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 572 [1/1] (0.00ns)   --->   "%local_A_58_addr = getelementptr i32 %local_A_58, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 572 'getelementptr' 'local_A_58_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 573 [2/2] (0.69ns)   --->   "%local_A_58_load = load i6 %local_A_58_addr" [./src/matrix_mul.cpp:61]   --->   Operation 573 'load' 'local_A_58_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 574 [1/1] (0.00ns)   --->   "%local_A_59_addr = getelementptr i32 %local_A_59, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 574 'getelementptr' 'local_A_59_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 575 [2/2] (0.69ns)   --->   "%local_A_59_load = load i6 %local_A_59_addr" [./src/matrix_mul.cpp:61]   --->   Operation 575 'load' 'local_A_59_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 576 [1/1] (0.00ns)   --->   "%local_A_60_addr = getelementptr i32 %local_A_60, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 576 'getelementptr' 'local_A_60_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 577 [2/2] (0.69ns)   --->   "%local_A_60_load = load i6 %local_A_60_addr" [./src/matrix_mul.cpp:61]   --->   Operation 577 'load' 'local_A_60_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 578 [1/1] (0.00ns)   --->   "%local_A_61_addr = getelementptr i32 %local_A_61, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 578 'getelementptr' 'local_A_61_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 579 [2/2] (0.69ns)   --->   "%local_A_61_load = load i6 %local_A_61_addr" [./src/matrix_mul.cpp:61]   --->   Operation 579 'load' 'local_A_61_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 580 [1/1] (0.00ns)   --->   "%local_A_62_addr = getelementptr i32 %local_A_62, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 580 'getelementptr' 'local_A_62_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 581 [2/2] (0.69ns)   --->   "%local_A_62_load = load i6 %local_A_62_addr" [./src/matrix_mul.cpp:61]   --->   Operation 581 'load' 'local_A_62_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 582 [1/1] (0.00ns)   --->   "%local_A_63_addr = getelementptr i32 %local_A_63, i64 0, i64 %zext_ln61" [./src/matrix_mul.cpp:61]   --->   Operation 582 'getelementptr' 'local_A_63_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 583 [2/2] (0.69ns)   --->   "%local_A_63_load = load i6 %local_A_63_addr" [./src/matrix_mul.cpp:61]   --->   Operation 583 'load' 'local_A_63_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 584 [1/2] (0.69ns)   --->   "%local_C_load = load i6 %local_C_addr" [./src/matrix_mul.cpp:69]   --->   Operation 584 'load' 'local_C_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 585 [1/2] (0.69ns)   --->   "%local_C_1_load = load i6 %local_C_1_addr" [./src/matrix_mul.cpp:69]   --->   Operation 585 'load' 'local_C_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 586 [1/2] (0.69ns)   --->   "%local_C_2_load = load i6 %local_C_2_addr" [./src/matrix_mul.cpp:69]   --->   Operation 586 'load' 'local_C_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 587 [1/2] (0.69ns)   --->   "%local_C_3_load = load i6 %local_C_3_addr" [./src/matrix_mul.cpp:69]   --->   Operation 587 'load' 'local_C_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 588 [1/2] (0.69ns)   --->   "%local_C_4_load = load i6 %local_C_4_addr" [./src/matrix_mul.cpp:69]   --->   Operation 588 'load' 'local_C_4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 589 [1/2] (0.69ns)   --->   "%local_C_5_load = load i6 %local_C_5_addr" [./src/matrix_mul.cpp:69]   --->   Operation 589 'load' 'local_C_5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 590 [1/2] (0.69ns)   --->   "%local_C_6_load = load i6 %local_C_6_addr" [./src/matrix_mul.cpp:69]   --->   Operation 590 'load' 'local_C_6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 591 [1/2] (0.69ns)   --->   "%local_C_7_load = load i6 %local_C_7_addr" [./src/matrix_mul.cpp:69]   --->   Operation 591 'load' 'local_C_7_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 592 [1/2] (0.69ns)   --->   "%local_C_8_load = load i6 %local_C_8_addr" [./src/matrix_mul.cpp:69]   --->   Operation 592 'load' 'local_C_8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 593 [1/2] (0.69ns)   --->   "%local_C_9_load = load i6 %local_C_9_addr" [./src/matrix_mul.cpp:69]   --->   Operation 593 'load' 'local_C_9_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 594 [1/2] (0.69ns)   --->   "%local_C_10_load = load i6 %local_C_10_addr" [./src/matrix_mul.cpp:69]   --->   Operation 594 'load' 'local_C_10_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 595 [1/2] (0.69ns)   --->   "%local_C_11_load = load i6 %local_C_11_addr" [./src/matrix_mul.cpp:69]   --->   Operation 595 'load' 'local_C_11_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 596 [1/2] (0.69ns)   --->   "%local_C_12_load = load i6 %local_C_12_addr" [./src/matrix_mul.cpp:69]   --->   Operation 596 'load' 'local_C_12_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 597 [1/2] (0.69ns)   --->   "%local_C_13_load = load i6 %local_C_13_addr" [./src/matrix_mul.cpp:69]   --->   Operation 597 'load' 'local_C_13_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 598 [1/2] (0.69ns)   --->   "%local_C_14_load = load i6 %local_C_14_addr" [./src/matrix_mul.cpp:69]   --->   Operation 598 'load' 'local_C_14_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 599 [1/2] (0.69ns)   --->   "%local_C_15_load = load i6 %local_C_15_addr" [./src/matrix_mul.cpp:69]   --->   Operation 599 'load' 'local_C_15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 600 [1/2] (0.69ns)   --->   "%local_C_16_load = load i6 %local_C_16_addr" [./src/matrix_mul.cpp:69]   --->   Operation 600 'load' 'local_C_16_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 601 [1/2] (0.69ns)   --->   "%local_C_17_load = load i6 %local_C_17_addr" [./src/matrix_mul.cpp:69]   --->   Operation 601 'load' 'local_C_17_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 602 [1/2] (0.69ns)   --->   "%local_C_18_load = load i6 %local_C_18_addr" [./src/matrix_mul.cpp:69]   --->   Operation 602 'load' 'local_C_18_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 603 [1/2] (0.69ns)   --->   "%local_C_19_load = load i6 %local_C_19_addr" [./src/matrix_mul.cpp:69]   --->   Operation 603 'load' 'local_C_19_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 604 [1/2] (0.69ns)   --->   "%local_C_20_load = load i6 %local_C_20_addr" [./src/matrix_mul.cpp:69]   --->   Operation 604 'load' 'local_C_20_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 605 [1/2] (0.69ns)   --->   "%local_C_21_load = load i6 %local_C_21_addr" [./src/matrix_mul.cpp:69]   --->   Operation 605 'load' 'local_C_21_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 606 [1/2] (0.69ns)   --->   "%local_C_22_load = load i6 %local_C_22_addr" [./src/matrix_mul.cpp:69]   --->   Operation 606 'load' 'local_C_22_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 607 [1/2] (0.69ns)   --->   "%local_C_23_load = load i6 %local_C_23_addr" [./src/matrix_mul.cpp:69]   --->   Operation 607 'load' 'local_C_23_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 608 [1/2] (0.69ns)   --->   "%local_C_24_load = load i6 %local_C_24_addr" [./src/matrix_mul.cpp:69]   --->   Operation 608 'load' 'local_C_24_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 609 [1/2] (0.69ns)   --->   "%local_C_25_load = load i6 %local_C_25_addr" [./src/matrix_mul.cpp:69]   --->   Operation 609 'load' 'local_C_25_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 610 [1/2] (0.69ns)   --->   "%local_C_26_load = load i6 %local_C_26_addr" [./src/matrix_mul.cpp:69]   --->   Operation 610 'load' 'local_C_26_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 611 [1/2] (0.69ns)   --->   "%local_C_27_load = load i6 %local_C_27_addr" [./src/matrix_mul.cpp:69]   --->   Operation 611 'load' 'local_C_27_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 612 [1/2] (0.69ns)   --->   "%local_C_28_load = load i6 %local_C_28_addr" [./src/matrix_mul.cpp:69]   --->   Operation 612 'load' 'local_C_28_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 613 [1/2] (0.69ns)   --->   "%local_C_29_load = load i6 %local_C_29_addr" [./src/matrix_mul.cpp:69]   --->   Operation 613 'load' 'local_C_29_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 614 [1/2] (0.69ns)   --->   "%local_C_30_load = load i6 %local_C_30_addr" [./src/matrix_mul.cpp:69]   --->   Operation 614 'load' 'local_C_30_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 615 [1/2] (0.69ns)   --->   "%local_C_31_load = load i6 %local_C_31_addr" [./src/matrix_mul.cpp:69]   --->   Operation 615 'load' 'local_C_31_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 616 [1/2] (0.69ns)   --->   "%local_C_32_load = load i6 %local_C_32_addr" [./src/matrix_mul.cpp:69]   --->   Operation 616 'load' 'local_C_32_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 617 [1/2] (0.69ns)   --->   "%local_C_33_load = load i6 %local_C_33_addr" [./src/matrix_mul.cpp:69]   --->   Operation 617 'load' 'local_C_33_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 618 [1/2] (0.69ns)   --->   "%local_C_34_load = load i6 %local_C_34_addr" [./src/matrix_mul.cpp:69]   --->   Operation 618 'load' 'local_C_34_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 619 [1/2] (0.69ns)   --->   "%local_C_35_load = load i6 %local_C_35_addr" [./src/matrix_mul.cpp:69]   --->   Operation 619 'load' 'local_C_35_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 620 [1/2] (0.69ns)   --->   "%local_C_36_load = load i6 %local_C_36_addr" [./src/matrix_mul.cpp:69]   --->   Operation 620 'load' 'local_C_36_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 621 [1/2] (0.69ns)   --->   "%local_C_37_load = load i6 %local_C_37_addr" [./src/matrix_mul.cpp:69]   --->   Operation 621 'load' 'local_C_37_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 622 [1/2] (0.69ns)   --->   "%local_C_38_load = load i6 %local_C_38_addr" [./src/matrix_mul.cpp:69]   --->   Operation 622 'load' 'local_C_38_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 623 [1/2] (0.69ns)   --->   "%local_C_39_load = load i6 %local_C_39_addr" [./src/matrix_mul.cpp:69]   --->   Operation 623 'load' 'local_C_39_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 624 [1/2] (0.69ns)   --->   "%local_C_40_load = load i6 %local_C_40_addr" [./src/matrix_mul.cpp:69]   --->   Operation 624 'load' 'local_C_40_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 625 [1/2] (0.69ns)   --->   "%local_C_41_load = load i6 %local_C_41_addr" [./src/matrix_mul.cpp:69]   --->   Operation 625 'load' 'local_C_41_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 626 [1/2] (0.69ns)   --->   "%local_C_42_load = load i6 %local_C_42_addr" [./src/matrix_mul.cpp:69]   --->   Operation 626 'load' 'local_C_42_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 627 [1/2] (0.69ns)   --->   "%local_C_43_load = load i6 %local_C_43_addr" [./src/matrix_mul.cpp:69]   --->   Operation 627 'load' 'local_C_43_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 628 [1/2] (0.69ns)   --->   "%local_C_44_load = load i6 %local_C_44_addr" [./src/matrix_mul.cpp:69]   --->   Operation 628 'load' 'local_C_44_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 629 [1/2] (0.69ns)   --->   "%local_C_45_load = load i6 %local_C_45_addr" [./src/matrix_mul.cpp:69]   --->   Operation 629 'load' 'local_C_45_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 630 [1/2] (0.69ns)   --->   "%local_C_46_load = load i6 %local_C_46_addr" [./src/matrix_mul.cpp:69]   --->   Operation 630 'load' 'local_C_46_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 631 [1/2] (0.69ns)   --->   "%local_C_47_load = load i6 %local_C_47_addr" [./src/matrix_mul.cpp:69]   --->   Operation 631 'load' 'local_C_47_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 632 [1/2] (0.69ns)   --->   "%local_C_48_load = load i6 %local_C_48_addr" [./src/matrix_mul.cpp:69]   --->   Operation 632 'load' 'local_C_48_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 633 [1/2] (0.69ns)   --->   "%local_C_49_load = load i6 %local_C_49_addr" [./src/matrix_mul.cpp:69]   --->   Operation 633 'load' 'local_C_49_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 634 [1/2] (0.69ns)   --->   "%local_C_50_load = load i6 %local_C_50_addr" [./src/matrix_mul.cpp:69]   --->   Operation 634 'load' 'local_C_50_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 635 [1/2] (0.69ns)   --->   "%local_C_51_load = load i6 %local_C_51_addr" [./src/matrix_mul.cpp:69]   --->   Operation 635 'load' 'local_C_51_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 636 [1/2] (0.69ns)   --->   "%local_C_52_load = load i6 %local_C_52_addr" [./src/matrix_mul.cpp:69]   --->   Operation 636 'load' 'local_C_52_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 637 [1/2] (0.69ns)   --->   "%local_C_53_load = load i6 %local_C_53_addr" [./src/matrix_mul.cpp:69]   --->   Operation 637 'load' 'local_C_53_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 638 [1/2] (0.69ns)   --->   "%local_C_54_load = load i6 %local_C_54_addr" [./src/matrix_mul.cpp:69]   --->   Operation 638 'load' 'local_C_54_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 639 [1/2] (0.69ns)   --->   "%local_C_55_load = load i6 %local_C_55_addr" [./src/matrix_mul.cpp:69]   --->   Operation 639 'load' 'local_C_55_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 640 [1/2] (0.69ns)   --->   "%local_C_56_load = load i6 %local_C_56_addr" [./src/matrix_mul.cpp:69]   --->   Operation 640 'load' 'local_C_56_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 641 [1/2] (0.69ns)   --->   "%local_C_57_load = load i6 %local_C_57_addr" [./src/matrix_mul.cpp:69]   --->   Operation 641 'load' 'local_C_57_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 642 [1/2] (0.69ns)   --->   "%local_C_58_load = load i6 %local_C_58_addr" [./src/matrix_mul.cpp:69]   --->   Operation 642 'load' 'local_C_58_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 643 [1/2] (0.69ns)   --->   "%local_C_59_load = load i6 %local_C_59_addr" [./src/matrix_mul.cpp:69]   --->   Operation 643 'load' 'local_C_59_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 644 [1/2] (0.69ns)   --->   "%local_C_60_load = load i6 %local_C_60_addr" [./src/matrix_mul.cpp:69]   --->   Operation 644 'load' 'local_C_60_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 645 [1/2] (0.69ns)   --->   "%local_C_61_load = load i6 %local_C_61_addr" [./src/matrix_mul.cpp:69]   --->   Operation 645 'load' 'local_C_61_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 646 [1/2] (0.69ns)   --->   "%local_C_62_load = load i6 %local_C_62_addr" [./src/matrix_mul.cpp:69]   --->   Operation 646 'load' 'local_C_62_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 647 [1/2] (0.69ns)   --->   "%local_C_63_load = load i6 %local_C_63_addr" [./src/matrix_mul.cpp:69]   --->   Operation 647 'load' 'local_C_63_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 12> <Delay = 1.08>
ST_13 : Operation 648 [1/2] (0.69ns)   --->   "%local_A_load = load i6 %local_A_addr" [./src/matrix_mul.cpp:67]   --->   Operation 648 'load' 'local_A_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 649 [1/2] (0.69ns)   --->   "%local_A_1_load = load i6 %local_A_1_addr" [./src/matrix_mul.cpp:61]   --->   Operation 649 'load' 'local_A_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 650 [1/2] (0.69ns)   --->   "%local_A_2_load = load i6 %local_A_2_addr" [./src/matrix_mul.cpp:61]   --->   Operation 650 'load' 'local_A_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 651 [1/2] (0.69ns)   --->   "%local_A_3_load = load i6 %local_A_3_addr" [./src/matrix_mul.cpp:61]   --->   Operation 651 'load' 'local_A_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 652 [1/2] (0.69ns)   --->   "%local_A_4_load = load i6 %local_A_4_addr" [./src/matrix_mul.cpp:61]   --->   Operation 652 'load' 'local_A_4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 653 [1/2] (0.69ns)   --->   "%local_A_5_load = load i6 %local_A_5_addr" [./src/matrix_mul.cpp:61]   --->   Operation 653 'load' 'local_A_5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 654 [1/2] (0.69ns)   --->   "%local_A_6_load = load i6 %local_A_6_addr" [./src/matrix_mul.cpp:61]   --->   Operation 654 'load' 'local_A_6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 655 [1/2] (0.69ns)   --->   "%local_A_7_load = load i6 %local_A_7_addr" [./src/matrix_mul.cpp:61]   --->   Operation 655 'load' 'local_A_7_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 656 [1/2] (0.69ns)   --->   "%local_A_8_load = load i6 %local_A_8_addr" [./src/matrix_mul.cpp:61]   --->   Operation 656 'load' 'local_A_8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 657 [1/2] (0.69ns)   --->   "%local_A_9_load = load i6 %local_A_9_addr" [./src/matrix_mul.cpp:61]   --->   Operation 657 'load' 'local_A_9_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 658 [1/2] (0.69ns)   --->   "%local_A_10_load = load i6 %local_A_10_addr" [./src/matrix_mul.cpp:61]   --->   Operation 658 'load' 'local_A_10_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 659 [1/2] (0.69ns)   --->   "%local_A_11_load = load i6 %local_A_11_addr" [./src/matrix_mul.cpp:61]   --->   Operation 659 'load' 'local_A_11_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 660 [1/2] (0.69ns)   --->   "%local_A_12_load = load i6 %local_A_12_addr" [./src/matrix_mul.cpp:61]   --->   Operation 660 'load' 'local_A_12_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 661 [1/2] (0.69ns)   --->   "%local_A_13_load = load i6 %local_A_13_addr" [./src/matrix_mul.cpp:61]   --->   Operation 661 'load' 'local_A_13_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 662 [1/2] (0.69ns)   --->   "%local_A_14_load = load i6 %local_A_14_addr" [./src/matrix_mul.cpp:61]   --->   Operation 662 'load' 'local_A_14_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 663 [1/2] (0.69ns)   --->   "%local_A_15_load = load i6 %local_A_15_addr" [./src/matrix_mul.cpp:61]   --->   Operation 663 'load' 'local_A_15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 664 [1/2] (0.69ns)   --->   "%local_A_16_load = load i6 %local_A_16_addr" [./src/matrix_mul.cpp:61]   --->   Operation 664 'load' 'local_A_16_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 665 [1/2] (0.69ns)   --->   "%local_A_17_load = load i6 %local_A_17_addr" [./src/matrix_mul.cpp:61]   --->   Operation 665 'load' 'local_A_17_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 666 [1/2] (0.69ns)   --->   "%local_A_18_load = load i6 %local_A_18_addr" [./src/matrix_mul.cpp:61]   --->   Operation 666 'load' 'local_A_18_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 667 [1/2] (0.69ns)   --->   "%local_A_19_load = load i6 %local_A_19_addr" [./src/matrix_mul.cpp:61]   --->   Operation 667 'load' 'local_A_19_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 668 [1/2] (0.69ns)   --->   "%local_A_20_load = load i6 %local_A_20_addr" [./src/matrix_mul.cpp:61]   --->   Operation 668 'load' 'local_A_20_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 669 [1/2] (0.69ns)   --->   "%local_A_21_load = load i6 %local_A_21_addr" [./src/matrix_mul.cpp:61]   --->   Operation 669 'load' 'local_A_21_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 670 [1/2] (0.69ns)   --->   "%local_A_22_load = load i6 %local_A_22_addr" [./src/matrix_mul.cpp:61]   --->   Operation 670 'load' 'local_A_22_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 671 [1/2] (0.69ns)   --->   "%local_A_23_load = load i6 %local_A_23_addr" [./src/matrix_mul.cpp:61]   --->   Operation 671 'load' 'local_A_23_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 672 [1/2] (0.69ns)   --->   "%local_A_24_load = load i6 %local_A_24_addr" [./src/matrix_mul.cpp:61]   --->   Operation 672 'load' 'local_A_24_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 673 [1/2] (0.69ns)   --->   "%local_A_25_load = load i6 %local_A_25_addr" [./src/matrix_mul.cpp:61]   --->   Operation 673 'load' 'local_A_25_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 674 [1/2] (0.69ns)   --->   "%local_A_26_load = load i6 %local_A_26_addr" [./src/matrix_mul.cpp:61]   --->   Operation 674 'load' 'local_A_26_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 675 [1/2] (0.69ns)   --->   "%local_A_27_load = load i6 %local_A_27_addr" [./src/matrix_mul.cpp:61]   --->   Operation 675 'load' 'local_A_27_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 676 [1/2] (0.69ns)   --->   "%local_A_28_load = load i6 %local_A_28_addr" [./src/matrix_mul.cpp:61]   --->   Operation 676 'load' 'local_A_28_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 677 [1/2] (0.69ns)   --->   "%local_A_29_load = load i6 %local_A_29_addr" [./src/matrix_mul.cpp:61]   --->   Operation 677 'load' 'local_A_29_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 678 [1/2] (0.69ns)   --->   "%local_A_30_load = load i6 %local_A_30_addr" [./src/matrix_mul.cpp:61]   --->   Operation 678 'load' 'local_A_30_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 679 [1/2] (0.69ns)   --->   "%local_A_31_load = load i6 %local_A_31_addr" [./src/matrix_mul.cpp:61]   --->   Operation 679 'load' 'local_A_31_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 680 [1/2] (0.69ns)   --->   "%local_A_32_load = load i6 %local_A_32_addr" [./src/matrix_mul.cpp:61]   --->   Operation 680 'load' 'local_A_32_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 681 [1/2] (0.69ns)   --->   "%local_A_33_load = load i6 %local_A_33_addr" [./src/matrix_mul.cpp:61]   --->   Operation 681 'load' 'local_A_33_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 682 [1/2] (0.69ns)   --->   "%local_A_34_load = load i6 %local_A_34_addr" [./src/matrix_mul.cpp:61]   --->   Operation 682 'load' 'local_A_34_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 683 [1/2] (0.69ns)   --->   "%local_A_35_load = load i6 %local_A_35_addr" [./src/matrix_mul.cpp:61]   --->   Operation 683 'load' 'local_A_35_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 684 [1/2] (0.69ns)   --->   "%local_A_36_load = load i6 %local_A_36_addr" [./src/matrix_mul.cpp:61]   --->   Operation 684 'load' 'local_A_36_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 685 [1/2] (0.69ns)   --->   "%local_A_37_load = load i6 %local_A_37_addr" [./src/matrix_mul.cpp:61]   --->   Operation 685 'load' 'local_A_37_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 686 [1/2] (0.69ns)   --->   "%local_A_38_load = load i6 %local_A_38_addr" [./src/matrix_mul.cpp:61]   --->   Operation 686 'load' 'local_A_38_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 687 [1/2] (0.69ns)   --->   "%local_A_39_load = load i6 %local_A_39_addr" [./src/matrix_mul.cpp:61]   --->   Operation 687 'load' 'local_A_39_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 688 [1/2] (0.69ns)   --->   "%local_A_40_load = load i6 %local_A_40_addr" [./src/matrix_mul.cpp:61]   --->   Operation 688 'load' 'local_A_40_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 689 [1/2] (0.69ns)   --->   "%local_A_41_load = load i6 %local_A_41_addr" [./src/matrix_mul.cpp:61]   --->   Operation 689 'load' 'local_A_41_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 690 [1/2] (0.69ns)   --->   "%local_A_42_load = load i6 %local_A_42_addr" [./src/matrix_mul.cpp:61]   --->   Operation 690 'load' 'local_A_42_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 691 [1/2] (0.69ns)   --->   "%local_A_43_load = load i6 %local_A_43_addr" [./src/matrix_mul.cpp:61]   --->   Operation 691 'load' 'local_A_43_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 692 [1/2] (0.69ns)   --->   "%local_A_44_load = load i6 %local_A_44_addr" [./src/matrix_mul.cpp:61]   --->   Operation 692 'load' 'local_A_44_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 693 [1/2] (0.69ns)   --->   "%local_A_45_load = load i6 %local_A_45_addr" [./src/matrix_mul.cpp:61]   --->   Operation 693 'load' 'local_A_45_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 694 [1/2] (0.69ns)   --->   "%local_A_46_load = load i6 %local_A_46_addr" [./src/matrix_mul.cpp:61]   --->   Operation 694 'load' 'local_A_46_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 695 [1/2] (0.69ns)   --->   "%local_A_47_load = load i6 %local_A_47_addr" [./src/matrix_mul.cpp:61]   --->   Operation 695 'load' 'local_A_47_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 696 [1/2] (0.69ns)   --->   "%local_A_48_load = load i6 %local_A_48_addr" [./src/matrix_mul.cpp:61]   --->   Operation 696 'load' 'local_A_48_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 697 [1/2] (0.69ns)   --->   "%local_A_49_load = load i6 %local_A_49_addr" [./src/matrix_mul.cpp:61]   --->   Operation 697 'load' 'local_A_49_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 698 [1/2] (0.69ns)   --->   "%local_A_50_load = load i6 %local_A_50_addr" [./src/matrix_mul.cpp:61]   --->   Operation 698 'load' 'local_A_50_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 699 [1/2] (0.69ns)   --->   "%local_A_51_load = load i6 %local_A_51_addr" [./src/matrix_mul.cpp:61]   --->   Operation 699 'load' 'local_A_51_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 700 [1/2] (0.69ns)   --->   "%local_A_52_load = load i6 %local_A_52_addr" [./src/matrix_mul.cpp:61]   --->   Operation 700 'load' 'local_A_52_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 701 [1/2] (0.69ns)   --->   "%local_A_53_load = load i6 %local_A_53_addr" [./src/matrix_mul.cpp:61]   --->   Operation 701 'load' 'local_A_53_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 702 [1/2] (0.69ns)   --->   "%local_A_54_load = load i6 %local_A_54_addr" [./src/matrix_mul.cpp:61]   --->   Operation 702 'load' 'local_A_54_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 703 [1/2] (0.69ns)   --->   "%local_A_55_load = load i6 %local_A_55_addr" [./src/matrix_mul.cpp:61]   --->   Operation 703 'load' 'local_A_55_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 704 [1/2] (0.69ns)   --->   "%local_A_56_load = load i6 %local_A_56_addr" [./src/matrix_mul.cpp:61]   --->   Operation 704 'load' 'local_A_56_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 705 [1/2] (0.69ns)   --->   "%local_A_57_load = load i6 %local_A_57_addr" [./src/matrix_mul.cpp:61]   --->   Operation 705 'load' 'local_A_57_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 706 [1/2] (0.69ns)   --->   "%local_A_58_load = load i6 %local_A_58_addr" [./src/matrix_mul.cpp:61]   --->   Operation 706 'load' 'local_A_58_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 707 [1/2] (0.69ns)   --->   "%local_A_59_load = load i6 %local_A_59_addr" [./src/matrix_mul.cpp:61]   --->   Operation 707 'load' 'local_A_59_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 708 [1/2] (0.69ns)   --->   "%local_A_60_load = load i6 %local_A_60_addr" [./src/matrix_mul.cpp:61]   --->   Operation 708 'load' 'local_A_60_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 709 [1/2] (0.69ns)   --->   "%local_A_61_load = load i6 %local_A_61_addr" [./src/matrix_mul.cpp:61]   --->   Operation 709 'load' 'local_A_61_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 710 [1/2] (0.69ns)   --->   "%local_A_62_load = load i6 %local_A_62_addr" [./src/matrix_mul.cpp:61]   --->   Operation 710 'load' 'local_A_62_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 711 [1/2] (0.69ns)   --->   "%local_A_63_load = load i6 %local_A_63_addr" [./src/matrix_mul.cpp:61]   --->   Operation 711 'load' 'local_A_63_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 712 [2/2] (0.38ns)   --->   "%call_ln69 = call void @matrix_mul_Pipeline_VITIS_LOOP_62_11, i32 %local_C_63_load, i32 %local_C_62_load, i32 %local_C_61_load, i32 %local_C_60_load, i32 %local_C_59_load, i32 %local_C_58_load, i32 %local_C_57_load, i32 %local_C_56_load, i32 %local_C_55_load, i32 %local_C_54_load, i32 %local_C_53_load, i32 %local_C_52_load, i32 %local_C_51_load, i32 %local_C_50_load, i32 %local_C_49_load, i32 %local_C_48_load, i32 %local_C_47_load, i32 %local_C_46_load, i32 %local_C_45_load, i32 %local_C_44_load, i32 %local_C_43_load, i32 %local_C_42_load, i32 %local_C_41_load, i32 %local_C_40_load, i32 %local_C_39_load, i32 %local_C_38_load, i32 %local_C_37_load, i32 %local_C_36_load, i32 %local_C_35_load, i32 %local_C_34_load, i32 %local_C_33_load, i32 %local_C_32_load, i32 %local_C_31_load, i32 %local_C_30_load, i32 %local_C_29_load, i32 %local_C_28_load, i32 %local_C_27_load, i32 %local_C_26_load, i32 %local_C_25_load, i32 %local_C_24_load, i32 %local_C_23_load, i32 %local_C_22_load, i32 %local_C_21_load, i32 %local_C_20_load, i32 %local_C_19_load, i32 %local_C_18_load, i32 %local_C_17_load, i32 %local_C_16_load, i32 %local_C_15_load, i32 %local_C_14_load, i32 %local_C_13_load, i32 %local_C_12_load, i32 %local_C_11_load, i32 %local_C_10_load, i32 %local_C_9_load, i32 %local_C_8_load, i32 %local_C_7_load, i32 %local_C_6_load, i32 %local_C_5_load, i32 %local_C_4_load, i32 %local_C_3_load, i32 %local_C_2_load, i32 %local_C_1_load, i32 %local_C_load, i32 %local_C_63, i6 %trunc_ln61, i32 %local_C_62, i32 %local_C_61, i32 %local_C_60, i32 %local_C_59, i32 %local_C_58, i32 %local_C_57, i32 %local_C_56, i32 %local_C_55, i32 %local_C_54, i32 %local_C_53, i32 %local_C_52, i32 %local_C_51, i32 %local_C_50, i32 %local_C_49, i32 %local_C_48, i32 %local_C_47, i32 %local_C_46, i32 %local_C_45, i32 %local_C_44, i32 %local_C_43, i32 %local_C_42, i32 %local_C_41, i32 %local_C_40, i32 %local_C_39, i32 %local_C_38, i32 %local_C_37, i32 %local_C_36, i32 %local_C_35, i32 %local_C_34, i32 %local_C_33, i32 %local_C_32, i32 %local_C_31, i32 %local_C_30, i32 %local_C_29, i32 %local_C_28, i32 %local_C_27, i32 %local_C_26, i32 %local_C_25, i32 %local_C_24, i32 %local_C_23, i32 %local_C_22, i32 %local_C_21, i32 %local_C_20, i32 %local_C_19, i32 %local_C_18, i32 %local_C_17, i32 %local_C_16, i32 %local_C_15, i32 %local_C_14, i32 %local_C_13, i32 %local_C_12, i32 %local_C_11, i32 %local_C_10, i32 %local_C_9, i32 %local_C_8, i32 %local_C_7, i32 %local_C_6, i32 %local_C_5, i32 %local_C_4, i32 %local_C_3, i32 %local_C_2, i32 %local_C_1, i32 %local_C, i32 %local_B, i32 %local_A_load, i32 %local_B_1, i32 %local_A_1_load, i32 %local_B_2, i32 %local_A_2_load, i32 %local_B_3, i32 %local_A_3_load, i32 %local_B_4, i32 %local_A_4_load, i32 %local_B_5, i32 %local_A_5_load, i32 %local_B_6, i32 %local_A_6_load, i32 %local_B_7, i32 %local_A_7_load, i32 %local_B_8, i32 %local_A_8_load, i32 %local_B_9, i32 %local_A_9_load, i32 %local_B_10, i32 %local_A_10_load, i32 %local_B_11, i32 %local_A_11_load, i32 %local_B_12, i32 %local_A_12_load, i32 %local_B_13, i32 %local_A_13_load, i32 %local_B_14, i32 %local_A_14_load, i32 %local_B_15, i32 %local_A_15_load, i32 %local_B_16, i32 %local_A_16_load, i32 %local_B_17, i32 %local_A_17_load, i32 %local_B_18, i32 %local_A_18_load, i32 %local_B_19, i32 %local_A_19_load, i32 %local_B_20, i32 %local_A_20_load, i32 %local_B_21, i32 %local_A_21_load, i32 %local_B_22, i32 %local_A_22_load, i32 %local_B_23, i32 %local_A_23_load, i32 %local_B_24, i32 %local_A_24_load, i32 %local_B_25, i32 %local_A_25_load, i32 %local_B_26, i32 %local_A_26_load, i32 %local_B_27, i32 %local_A_27_load, i32 %local_B_28, i32 %local_A_28_load, i32 %local_B_29, i32 %local_A_29_load, i32 %local_B_30, i32 %local_A_30_load, i32 %local_B_31, i32 %local_A_31_load, i32 %local_B_32, i32 %local_A_32_load, i32 %local_B_33, i32 %local_A_33_load, i32 %local_B_34, i32 %local_A_34_load, i32 %local_B_35, i32 %local_A_35_load, i32 %local_B_36, i32 %local_A_36_load, i32 %local_B_37, i32 %local_A_37_load, i32 %local_B_38, i32 %local_A_38_load, i32 %local_B_39, i32 %local_A_39_load, i32 %local_B_40, i32 %local_A_40_load, i32 %local_B_41, i32 %local_A_41_load, i32 %local_B_42, i32 %local_A_42_load, i32 %local_B_43, i32 %local_A_43_load, i32 %local_B_44, i32 %local_A_44_load, i32 %local_B_45, i32 %local_A_45_load, i32 %local_B_46, i32 %local_A_46_load, i32 %local_B_47, i32 %local_A_47_load, i32 %local_B_48, i32 %local_A_48_load, i32 %local_B_49, i32 %local_A_49_load, i32 %local_B_50, i32 %local_A_50_load, i32 %local_B_51, i32 %local_A_51_load, i32 %local_B_52, i32 %local_A_52_load, i32 %local_B_53, i32 %local_A_53_load, i32 %local_B_54, i32 %local_A_54_load, i32 %local_B_55, i32 %local_A_55_load, i32 %local_B_56, i32 %local_A_56_load, i32 %local_B_57, i32 %local_A_57_load, i32 %local_B_58, i32 %local_A_58_load, i32 %local_B_59, i32 %local_A_59_load, i32 %local_B_60, i32 %local_A_60_load, i32 %local_B_61, i32 %local_A_61_load, i32 %local_B_62, i32 %local_A_62_load, i32 %local_B_63, i32 %local_A_63_load" [./src/matrix_mul.cpp:69]   --->   Operation 712 'call' 'call_ln69' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 713 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [./src/matrix_mul.cpp:61]   --->   Operation 713 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 714 [1/2] (0.00ns)   --->   "%call_ln69 = call void @matrix_mul_Pipeline_VITIS_LOOP_62_11, i32 %local_C_63_load, i32 %local_C_62_load, i32 %local_C_61_load, i32 %local_C_60_load, i32 %local_C_59_load, i32 %local_C_58_load, i32 %local_C_57_load, i32 %local_C_56_load, i32 %local_C_55_load, i32 %local_C_54_load, i32 %local_C_53_load, i32 %local_C_52_load, i32 %local_C_51_load, i32 %local_C_50_load, i32 %local_C_49_load, i32 %local_C_48_load, i32 %local_C_47_load, i32 %local_C_46_load, i32 %local_C_45_load, i32 %local_C_44_load, i32 %local_C_43_load, i32 %local_C_42_load, i32 %local_C_41_load, i32 %local_C_40_load, i32 %local_C_39_load, i32 %local_C_38_load, i32 %local_C_37_load, i32 %local_C_36_load, i32 %local_C_35_load, i32 %local_C_34_load, i32 %local_C_33_load, i32 %local_C_32_load, i32 %local_C_31_load, i32 %local_C_30_load, i32 %local_C_29_load, i32 %local_C_28_load, i32 %local_C_27_load, i32 %local_C_26_load, i32 %local_C_25_load, i32 %local_C_24_load, i32 %local_C_23_load, i32 %local_C_22_load, i32 %local_C_21_load, i32 %local_C_20_load, i32 %local_C_19_load, i32 %local_C_18_load, i32 %local_C_17_load, i32 %local_C_16_load, i32 %local_C_15_load, i32 %local_C_14_load, i32 %local_C_13_load, i32 %local_C_12_load, i32 %local_C_11_load, i32 %local_C_10_load, i32 %local_C_9_load, i32 %local_C_8_load, i32 %local_C_7_load, i32 %local_C_6_load, i32 %local_C_5_load, i32 %local_C_4_load, i32 %local_C_3_load, i32 %local_C_2_load, i32 %local_C_1_load, i32 %local_C_load, i32 %local_C_63, i6 %trunc_ln61, i32 %local_C_62, i32 %local_C_61, i32 %local_C_60, i32 %local_C_59, i32 %local_C_58, i32 %local_C_57, i32 %local_C_56, i32 %local_C_55, i32 %local_C_54, i32 %local_C_53, i32 %local_C_52, i32 %local_C_51, i32 %local_C_50, i32 %local_C_49, i32 %local_C_48, i32 %local_C_47, i32 %local_C_46, i32 %local_C_45, i32 %local_C_44, i32 %local_C_43, i32 %local_C_42, i32 %local_C_41, i32 %local_C_40, i32 %local_C_39, i32 %local_C_38, i32 %local_C_37, i32 %local_C_36, i32 %local_C_35, i32 %local_C_34, i32 %local_C_33, i32 %local_C_32, i32 %local_C_31, i32 %local_C_30, i32 %local_C_29, i32 %local_C_28, i32 %local_C_27, i32 %local_C_26, i32 %local_C_25, i32 %local_C_24, i32 %local_C_23, i32 %local_C_22, i32 %local_C_21, i32 %local_C_20, i32 %local_C_19, i32 %local_C_18, i32 %local_C_17, i32 %local_C_16, i32 %local_C_15, i32 %local_C_14, i32 %local_C_13, i32 %local_C_12, i32 %local_C_11, i32 %local_C_10, i32 %local_C_9, i32 %local_C_8, i32 %local_C_7, i32 %local_C_6, i32 %local_C_5, i32 %local_C_4, i32 %local_C_3, i32 %local_C_2, i32 %local_C_1, i32 %local_C, i32 %local_B, i32 %local_A_load, i32 %local_B_1, i32 %local_A_1_load, i32 %local_B_2, i32 %local_A_2_load, i32 %local_B_3, i32 %local_A_3_load, i32 %local_B_4, i32 %local_A_4_load, i32 %local_B_5, i32 %local_A_5_load, i32 %local_B_6, i32 %local_A_6_load, i32 %local_B_7, i32 %local_A_7_load, i32 %local_B_8, i32 %local_A_8_load, i32 %local_B_9, i32 %local_A_9_load, i32 %local_B_10, i32 %local_A_10_load, i32 %local_B_11, i32 %local_A_11_load, i32 %local_B_12, i32 %local_A_12_load, i32 %local_B_13, i32 %local_A_13_load, i32 %local_B_14, i32 %local_A_14_load, i32 %local_B_15, i32 %local_A_15_load, i32 %local_B_16, i32 %local_A_16_load, i32 %local_B_17, i32 %local_A_17_load, i32 %local_B_18, i32 %local_A_18_load, i32 %local_B_19, i32 %local_A_19_load, i32 %local_B_20, i32 %local_A_20_load, i32 %local_B_21, i32 %local_A_21_load, i32 %local_B_22, i32 %local_A_22_load, i32 %local_B_23, i32 %local_A_23_load, i32 %local_B_24, i32 %local_A_24_load, i32 %local_B_25, i32 %local_A_25_load, i32 %local_B_26, i32 %local_A_26_load, i32 %local_B_27, i32 %local_A_27_load, i32 %local_B_28, i32 %local_A_28_load, i32 %local_B_29, i32 %local_A_29_load, i32 %local_B_30, i32 %local_A_30_load, i32 %local_B_31, i32 %local_A_31_load, i32 %local_B_32, i32 %local_A_32_load, i32 %local_B_33, i32 %local_A_33_load, i32 %local_B_34, i32 %local_A_34_load, i32 %local_B_35, i32 %local_A_35_load, i32 %local_B_36, i32 %local_A_36_load, i32 %local_B_37, i32 %local_A_37_load, i32 %local_B_38, i32 %local_A_38_load, i32 %local_B_39, i32 %local_A_39_load, i32 %local_B_40, i32 %local_A_40_load, i32 %local_B_41, i32 %local_A_41_load, i32 %local_B_42, i32 %local_A_42_load, i32 %local_B_43, i32 %local_A_43_load, i32 %local_B_44, i32 %local_A_44_load, i32 %local_B_45, i32 %local_A_45_load, i32 %local_B_46, i32 %local_A_46_load, i32 %local_B_47, i32 %local_A_47_load, i32 %local_B_48, i32 %local_A_48_load, i32 %local_B_49, i32 %local_A_49_load, i32 %local_B_50, i32 %local_A_50_load, i32 %local_B_51, i32 %local_A_51_load, i32 %local_B_52, i32 %local_A_52_load, i32 %local_B_53, i32 %local_A_53_load, i32 %local_B_54, i32 %local_A_54_load, i32 %local_B_55, i32 %local_A_55_load, i32 %local_B_56, i32 %local_A_56_load, i32 %local_B_57, i32 %local_A_57_load, i32 %local_B_58, i32 %local_A_58_load, i32 %local_B_59, i32 %local_A_59_load, i32 %local_B_60, i32 %local_A_60_load, i32 %local_B_61, i32 %local_A_61_load, i32 %local_B_62, i32 %local_A_62_load, i32 %local_B_63, i32 %local_A_63_load" [./src/matrix_mul.cpp:69]   --->   Operation 714 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 715 [1/1] (0.00ns)   --->   "%br_ln61 = br void %VITIS_LOOP_62_11" [./src/matrix_mul.cpp:61]   --->   Operation 715 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>

State 15 <SV = 8> <Delay = 0.00>
ST_15 : Operation 716 [1/2] (0.00ns)   --->   "%call_ln34 = call void @matrix_mul_Pipeline_VITIS_LOOP_76_14, i32 %gmem2, i32 %local_C, i32 %local_C_1, i32 %local_C_2, i32 %local_C_3, i32 %local_C_4, i32 %local_C_5, i32 %local_C_6, i32 %local_C_7, i32 %local_C_8, i32 %local_C_9, i32 %local_C_10, i32 %local_C_11, i32 %local_C_12, i32 %local_C_13, i32 %local_C_14, i32 %local_C_15, i32 %local_C_16, i32 %local_C_17, i32 %local_C_18, i32 %local_C_19, i32 %local_C_20, i32 %local_C_21, i32 %local_C_22, i32 %local_C_23, i32 %local_C_24, i32 %local_C_25, i32 %local_C_26, i32 %local_C_27, i32 %local_C_28, i32 %local_C_29, i32 %local_C_30, i32 %local_C_31, i32 %local_C_32, i32 %local_C_33, i32 %local_C_34, i32 %local_C_35, i32 %local_C_36, i32 %local_C_37, i32 %local_C_38, i32 %local_C_39, i32 %local_C_40, i32 %local_C_41, i32 %local_C_42, i32 %local_C_43, i32 %local_C_44, i32 %local_C_45, i32 %local_C_46, i32 %local_C_47, i32 %local_C_48, i32 %local_C_49, i32 %local_C_50, i32 %local_C_51, i32 %local_C_52, i32 %local_C_53, i32 %local_C_54, i32 %local_C_55, i32 %local_C_56, i32 %local_C_57, i32 %local_C_58, i32 %local_C_59, i32 %local_C_60, i32 %local_C_61, i32 %local_C_62, i32 %local_C_63, i32 %P_read, i62 %shl_ln35_mid2, i62 %trunc_ln35, i64 %C_read" [./src/matrix_mul.cpp:34]   --->   Operation 716 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 717 [1/1] (0.00ns)   --->   "%br_ln35 = br void %VITIS_LOOP_37_3" [./src/matrix_mul.cpp:35]   --->   Operation 717 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 2.25ns
The critical path consists of the following:
	s_axi read operation ('M') on port 'M' [35]  (1 ns)
	'add' operation ('add_ln34_2', ./src/matrix_mul.cpp:34) [247]  (0.874 ns)
	blocking operation 0.372 ns on control path)

 <State 2>: 1.21ns
The critical path consists of the following:
	'add' operation ('add_ln34_4', ./src/matrix_mul.cpp:34) [253]  (0.88 ns)
	'select' operation ('select_ln34', ./src/matrix_mul.cpp:34) [256]  (0.334 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'mul' operation ('bound255', ./src/matrix_mul.cpp:34) [259]  (2.27 ns)

 <State 4>: 2.27ns
The critical path consists of the following:
	'mul' operation ('bound255', ./src/matrix_mul.cpp:34) [259]  (2.27 ns)

 <State 5>: 1.41ns
The critical path consists of the following:
	'load' operation ('j_load', ./src/matrix_mul.cpp:35) on local variable 'j' [270]  (0 ns)
	'icmp' operation ('icmp_ln35', ./src/matrix_mul.cpp:35) [273]  (1.06 ns)
	'select' operation ('select_ln34_2', ./src/matrix_mul.cpp:34) [276]  (0.343 ns)

 <State 6>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln34', ./src/matrix_mul.cpp:34) [279]  (2.29 ns)

 <State 7>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln34', ./src/matrix_mul.cpp:34) [279]  (2.29 ns)

 <State 8>: 2.29ns
The critical path consists of the following:
	'phi' operation ('indvar456', ./src/matrix_mul.cpp:44) with incoming values : ('add_ln44_1', ./src/matrix_mul.cpp:44) [289]  (0 ns)
	'mul' operation ('mul_ln46', ./src/matrix_mul.cpp:46) [301]  (2.29 ns)

 <State 9>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln46', ./src/matrix_mul.cpp:46) [301]  (2.29 ns)

 <State 10>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ii', ./src/matrix_mul.cpp:61) with incoming values : ('add_ln61', ./src/matrix_mul.cpp:61) [306]  (0.387 ns)

 <State 11>: 0.88ns
The critical path consists of the following:
	'add' operation ('add_ln44', ./src/matrix_mul.cpp:44) [574]  (0.88 ns)

 <State 12>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('local_A_addr', ./src/matrix_mul.cpp:67) [315]  (0 ns)
	'load' operation ('local_A_load', ./src/matrix_mul.cpp:67) on array 'local_A', ./src/matrix_mul.cpp:26 [316]  (0.699 ns)

 <State 13>: 1.09ns
The critical path consists of the following:
	'load' operation ('local_A_load', ./src/matrix_mul.cpp:67) on array 'local_A', ./src/matrix_mul.cpp:26 [316]  (0.699 ns)
	'call' operation ('call_ln69', ./src/matrix_mul.cpp:69) to 'matrix_mul_Pipeline_VITIS_LOOP_62_11' [571]  (0.387 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
