
zadanie5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060c4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e0  08006258  08006258  00007258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006638  08006638  000081e0  2**0
                  CONTENTS
  4 .ARM          00000008  08006638  08006638  00007638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006640  08006640  000081e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006640  08006640  00007640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006644  08006644  00007644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  08006648  00008000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000081e0  2**0
                  CONTENTS
 10 .bss          0000016c  200001e0  200001e0  000081e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000034c  2000034c  000081e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000081e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00005267  00000000  00000000  00008210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000017f2  00000000  00000000  0000d477  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000738  00000000  00000000  0000ec70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000052e  00000000  00000000  0000f3a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017627  00000000  00000000  0000f8d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007041  00000000  00000000  00026efd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000772de  00000000  00000000  0002df3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a521c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002ff0  00000000  00000000  000a5260  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  000a8250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800623c 	.word	0x0800623c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800623c 	.word	0x0800623c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b085      	sub	sp, #20
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8000c50:	4b08      	ldr	r3, [pc, #32]	@ (8000c74 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000c52:	695a      	ldr	r2, [r3, #20]
 8000c54:	4907      	ldr	r1, [pc, #28]	@ (8000c74 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	4313      	orrs	r3, r2
 8000c5a:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000c5c:	4b05      	ldr	r3, [pc, #20]	@ (8000c74 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000c5e:	695a      	ldr	r2, [r3, #20]
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	4013      	ands	r3, r2
 8000c64:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c66:	68fb      	ldr	r3, [r7, #12]
}
 8000c68:	bf00      	nop
 8000c6a:	3714      	adds	r7, #20
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr
 8000c74:	40021000 	.word	0x40021000

08000c78 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000c7c:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000c80:	f7ff ffe2 	bl	8000c48 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000c84:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8000c88:	f7ff ffde 	bl	8000c48 <LL_AHB1_GRP1_EnableClock>

}
 8000c8c:	bf00      	nop
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c94:	4b04      	ldr	r3, [pc, #16]	@ (8000ca8 <__NVIC_GetPriorityGrouping+0x18>)
 8000c96:	68db      	ldr	r3, [r3, #12]
 8000c98:	0a1b      	lsrs	r3, r3, #8
 8000c9a:	f003 0307 	and.w	r3, r3, #7
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr
 8000ca8:	e000ed00 	.word	0xe000ed00

08000cac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b083      	sub	sp, #12
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	db0b      	blt.n	8000cd6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cbe:	79fb      	ldrb	r3, [r7, #7]
 8000cc0:	f003 021f 	and.w	r2, r3, #31
 8000cc4:	4907      	ldr	r1, [pc, #28]	@ (8000ce4 <__NVIC_EnableIRQ+0x38>)
 8000cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cca:	095b      	lsrs	r3, r3, #5
 8000ccc:	2001      	movs	r0, #1
 8000cce:	fa00 f202 	lsl.w	r2, r0, r2
 8000cd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000cd6:	bf00      	nop
 8000cd8:	370c      	adds	r7, #12
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	e000e100 	.word	0xe000e100

08000ce8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b083      	sub	sp, #12
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	4603      	mov	r3, r0
 8000cf0:	6039      	str	r1, [r7, #0]
 8000cf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	db0a      	blt.n	8000d12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	b2da      	uxtb	r2, r3
 8000d00:	490c      	ldr	r1, [pc, #48]	@ (8000d34 <__NVIC_SetPriority+0x4c>)
 8000d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d06:	0112      	lsls	r2, r2, #4
 8000d08:	b2d2      	uxtb	r2, r2
 8000d0a:	440b      	add	r3, r1
 8000d0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d10:	e00a      	b.n	8000d28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	b2da      	uxtb	r2, r3
 8000d16:	4908      	ldr	r1, [pc, #32]	@ (8000d38 <__NVIC_SetPriority+0x50>)
 8000d18:	79fb      	ldrb	r3, [r7, #7]
 8000d1a:	f003 030f 	and.w	r3, r3, #15
 8000d1e:	3b04      	subs	r3, #4
 8000d20:	0112      	lsls	r2, r2, #4
 8000d22:	b2d2      	uxtb	r2, r2
 8000d24:	440b      	add	r3, r1
 8000d26:	761a      	strb	r2, [r3, #24]
}
 8000d28:	bf00      	nop
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr
 8000d34:	e000e100 	.word	0xe000e100
 8000d38:	e000ed00 	.word	0xe000ed00

08000d3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b089      	sub	sp, #36	@ 0x24
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	60f8      	str	r0, [r7, #12]
 8000d44:	60b9      	str	r1, [r7, #8]
 8000d46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	f003 0307 	and.w	r3, r3, #7
 8000d4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d50:	69fb      	ldr	r3, [r7, #28]
 8000d52:	f1c3 0307 	rsb	r3, r3, #7
 8000d56:	2b04      	cmp	r3, #4
 8000d58:	bf28      	it	cs
 8000d5a:	2304      	movcs	r3, #4
 8000d5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d5e:	69fb      	ldr	r3, [r7, #28]
 8000d60:	3304      	adds	r3, #4
 8000d62:	2b06      	cmp	r3, #6
 8000d64:	d902      	bls.n	8000d6c <NVIC_EncodePriority+0x30>
 8000d66:	69fb      	ldr	r3, [r7, #28]
 8000d68:	3b03      	subs	r3, #3
 8000d6a:	e000      	b.n	8000d6e <NVIC_EncodePriority+0x32>
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d70:	f04f 32ff 	mov.w	r2, #4294967295
 8000d74:	69bb      	ldr	r3, [r7, #24]
 8000d76:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7a:	43da      	mvns	r2, r3
 8000d7c:	68bb      	ldr	r3, [r7, #8]
 8000d7e:	401a      	ands	r2, r3
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d84:	f04f 31ff 	mov.w	r1, #4294967295
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d8e:	43d9      	mvns	r1, r3
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d94:	4313      	orrs	r3, r2
         );
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	3724      	adds	r7, #36	@ 0x24
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr

08000da2 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 8000da2:	b480      	push	{r7}
 8000da4:	b083      	sub	sp, #12
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	601a      	str	r2, [r3, #0]
}
 8000db6:	bf00      	nop
 8000db8:	370c      	adds	r7, #12
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr

08000dc2 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8000dc2:	b480      	push	{r7}
 8000dc4:	b083      	sub	sp, #12
 8000dc6:	af00      	add	r7, sp, #0
 8000dc8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	601a      	str	r2, [r3, #0]
}
 8000dd6:	bf00      	nop
 8000dd8:	370c      	adds	r7, #12
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr

08000de2 <LL_I2C_SetOwnAddress2>:
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)
{
 8000de2:	b480      	push	{r7}
 8000de4:	b085      	sub	sp, #20
 8000de6:	af00      	add	r7, sp, #0
 8000de8:	60f8      	str	r0, [r7, #12]
 8000dea:	60b9      	str	r1, [r7, #8]
 8000dec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	68db      	ldr	r3, [r3, #12]
 8000df2:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8000df6:	f023 0306 	bic.w	r3, r3, #6
 8000dfa:	68b9      	ldr	r1, [r7, #8]
 8000dfc:	687a      	ldr	r2, [r7, #4]
 8000dfe:	430a      	orrs	r2, r1
 8000e00:	431a      	orrs	r2, r3
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	60da      	str	r2, [r3, #12]
}
 8000e06:	bf00      	nop
 8000e08:	3714      	adds	r7, #20
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr

08000e12 <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 8000e12:	b480      	push	{r7}
 8000e14:	b083      	sub	sp, #12
 8000e16:	af00      	add	r7, sp, #0
 8000e18:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	68db      	ldr	r3, [r3, #12]
 8000e1e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	60da      	str	r2, [r3, #12]
}
 8000e26:	bf00      	nop
 8000e28:	370c      	adds	r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr

08000e32 <LL_I2C_IsActiveFlag_TXE>:
  * @rmtoll ISR          TXE           LL_I2C_IsActiveFlag_TXE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXE(const I2C_TypeDef *I2Cx)
{
 8000e32:	b480      	push	{r7}
 8000e34:	b083      	sub	sp, #12
 8000e36:	af00      	add	r7, sp, #0
 8000e38:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXE) == (I2C_ISR_TXE)) ? 1UL : 0UL);
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	699b      	ldr	r3, [r3, #24]
 8000e3e:	f003 0301 	and.w	r3, r3, #1
 8000e42:	2b01      	cmp	r3, #1
 8000e44:	d101      	bne.n	8000e4a <LL_I2C_IsActiveFlag_TXE+0x18>
 8000e46:	2301      	movs	r3, #1
 8000e48:	e000      	b.n	8000e4c <LL_I2C_IsActiveFlag_TXE+0x1a>
 8000e4a:	2300      	movs	r3, #0
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	370c      	adds	r7, #12
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr

08000e58 <LL_I2C_IsActiveFlag_RXNE>:
  * @rmtoll ISR          RXNE          LL_I2C_IsActiveFlag_RXNE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(const I2C_TypeDef *I2Cx)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL);
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	699b      	ldr	r3, [r3, #24]
 8000e64:	f003 0304 	and.w	r3, r3, #4
 8000e68:	2b04      	cmp	r3, #4
 8000e6a:	d101      	bne.n	8000e70 <LL_I2C_IsActiveFlag_RXNE+0x18>
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	e000      	b.n	8000e72 <LL_I2C_IsActiveFlag_RXNE+0x1a>
 8000e70:	2300      	movs	r3, #0
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	370c      	adds	r7, #12
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr

08000e7e <LL_I2C_IsActiveFlag_STOP>:
  * @rmtoll ISR          STOPF         LL_I2C_IsActiveFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(const I2C_TypeDef *I2Cx)
{
 8000e7e:	b480      	push	{r7}
 8000e80:	b083      	sub	sp, #12
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF)) ? 1UL : 0UL);
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	699b      	ldr	r3, [r3, #24]
 8000e8a:	f003 0320 	and.w	r3, r3, #32
 8000e8e:	2b20      	cmp	r3, #32
 8000e90:	d101      	bne.n	8000e96 <LL_I2C_IsActiveFlag_STOP+0x18>
 8000e92:	2301      	movs	r3, #1
 8000e94:	e000      	b.n	8000e98 <LL_I2C_IsActiveFlag_STOP+0x1a>
 8000e96:	2300      	movs	r3, #0
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr

08000ea4 <LL_I2C_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_I2C_IsActiveFlag_TC
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TC(const I2C_TypeDef *I2Cx)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TC) == (I2C_ISR_TC)) ? 1UL : 0UL);
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	699b      	ldr	r3, [r3, #24]
 8000eb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000eb4:	2b40      	cmp	r3, #64	@ 0x40
 8000eb6:	d101      	bne.n	8000ebc <LL_I2C_IsActiveFlag_TC+0x18>
 8000eb8:	2301      	movs	r3, #1
 8000eba:	e000      	b.n	8000ebe <LL_I2C_IsActiveFlag_TC+0x1a>
 8000ebc:	2300      	movs	r3, #0
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	370c      	adds	r7, #12
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr

08000eca <LL_I2C_IsActiveFlag_BUSY>:
  * @rmtoll ISR          BUSY          LL_I2C_IsActiveFlag_BUSY
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BUSY(const I2C_TypeDef *I2Cx)
{
 8000eca:	b480      	push	{r7}
 8000ecc:	b083      	sub	sp, #12
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_BUSY) == (I2C_ISR_BUSY)) ? 1UL : 0UL);
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	699b      	ldr	r3, [r3, #24]
 8000ed6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000eda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000ede:	d101      	bne.n	8000ee4 <LL_I2C_IsActiveFlag_BUSY+0x1a>
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	e000      	b.n	8000ee6 <LL_I2C_IsActiveFlag_BUSY+0x1c>
 8000ee4:	2300      	movs	r3, #0
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	370c      	adds	r7, #12
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr

08000ef2 <LL_I2C_ClearFlag_STOP>:
  * @rmtoll ICR          STOPCF        LL_I2C_ClearFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx)
{
 8000ef2:	b480      	push	{r7}
 8000ef4:	b083      	sub	sp, #12
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	69db      	ldr	r3, [r3, #28]
 8000efe:	f043 0220 	orr.w	r2, r3, #32
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	61da      	str	r2, [r3, #28]
}
 8000f06:	bf00      	nop
 8000f08:	370c      	adds	r7, #12
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <LL_I2C_EnableAutoEndMode>:
  * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
{
 8000f12:	b480      	push	{r7}
 8000f14:	b083      	sub	sp, #12
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	605a      	str	r2, [r3, #4]
}
 8000f26:	bf00      	nop
 8000f28:	370c      	adds	r7, #12
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr
	...

08000f34 <LL_I2C_HandleTransfer>:
  *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE
  * @retval None
  */
__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAddrSize,
                                           uint32_t TransferSize, uint32_t EndMode, uint32_t Request)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b087      	sub	sp, #28
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	60f8      	str	r0, [r7, #12]
 8000f3c:	60b9      	str	r1, [r7, #8]
 8000f3e:	607a      	str	r2, [r7, #4]
 8000f40:	603b      	str	r3, [r7, #0]
  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)SlaveAddr & I2C_CR2_SADD) | \
 8000f42:	68bb      	ldr	r3, [r7, #8]
 8000f44:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  uint32_t tmp = ((uint32_t)(((uint32_t)SlaveAddr & I2C_CR2_SADD) | \
 8000f4e:	431a      	orrs	r2, r3
                             (((uint32_t)TransferSize << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	041b      	lsls	r3, r3, #16
 8000f54:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
                             ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
 8000f58:	431a      	orrs	r2, r3
                             (((uint32_t)TransferSize << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8000f5a:	6a3b      	ldr	r3, [r7, #32]
 8000f5c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)SlaveAddr & I2C_CR2_SADD) | \
 8000f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f60:	4313      	orrs	r3, r2
 8000f62:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000f66:	617b      	str	r3, [r7, #20]
                             (uint32_t)EndMode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 |
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	685a      	ldr	r2, [r3, #4]
 8000f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f6e:	0d5b      	lsrs	r3, r3, #21
 8000f70:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8000f74:	4b06      	ldr	r3, [pc, #24]	@ (8000f90 <LL_I2C_HandleTransfer+0x5c>)
 8000f76:	430b      	orrs	r3, r1
 8000f78:	43db      	mvns	r3, r3
 8000f7a:	401a      	ands	r2, r3
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	431a      	orrs	r2, r3
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	605a      	str	r2, [r3, #4]
             (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
             I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD |
             I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R,
             tmp);
}
 8000f84:	bf00      	nop
 8000f86:	371c      	adds	r7, #28
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr
 8000f90:	03ff7bff 	.word	0x03ff7bff

08000f94 <LL_I2C_ReceiveData8>:
  * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(const I2C_TypeDef *I2Cx)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fa0:	b2db      	uxtb	r3, r3
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr

08000fae <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	b083      	sub	sp, #12
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	6078      	str	r0, [r7, #4]
 8000fb6:	460b      	mov	r3, r1
 8000fb8:	70fb      	strb	r3, [r7, #3]
  WRITE_REG(I2Cx->TXDR, Data);
 8000fba:	78fa      	ldrb	r2, [r7, #3]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000fc0:	bf00      	nop
 8000fc2:	370c      	adds	r7, #12
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fca:	4770      	bx	lr

08000fcc <LL_AHB1_GRP1_EnableClock>:
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b085      	sub	sp, #20
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8000fd4:	4b08      	ldr	r3, [pc, #32]	@ (8000ff8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000fd6:	695a      	ldr	r2, [r3, #20]
 8000fd8:	4907      	ldr	r1, [pc, #28]	@ (8000ff8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000fe0:	4b05      	ldr	r3, [pc, #20]	@ (8000ff8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000fe2:	695a      	ldr	r2, [r3, #20]
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fea:	68fb      	ldr	r3, [r7, #12]
}
 8000fec:	bf00      	nop
 8000fee:	3714      	adds	r7, #20
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff6:	4770      	bx	lr
 8000ff8:	40021000 	.word	0x40021000

08000ffc <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b085      	sub	sp, #20
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001004:	4b08      	ldr	r3, [pc, #32]	@ (8001028 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001006:	69da      	ldr	r2, [r3, #28]
 8001008:	4907      	ldr	r1, [pc, #28]	@ (8001028 <LL_APB1_GRP1_EnableClock+0x2c>)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	4313      	orrs	r3, r2
 800100e:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001010:	4b05      	ldr	r3, [pc, #20]	@ (8001028 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001012:	69da      	ldr	r2, [r3, #28]
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	4013      	ands	r3, r2
 8001018:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800101a:	68fb      	ldr	r3, [r7, #12]
}
 800101c:	bf00      	nop
 800101e:	3714      	adds	r7, #20
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr
 8001028:	40021000 	.word	0x40021000

0800102c <I2C_Write>:
/* USER CODE BEGIN 0 */
#define LPS25HB_I2C_ADDRESS 0x5C
#define HTS221_I2C_ADDRESS  0x5F

// Function to write data to a sensor's register
uint8_t I2C_Write(uint16_t DevAddress, uint8_t Reg, uint8_t *pData, uint16_t Size) {
 800102c:	b580      	push	{r7, lr}
 800102e:	b088      	sub	sp, #32
 8001030:	af02      	add	r7, sp, #8
 8001032:	60ba      	str	r2, [r7, #8]
 8001034:	461a      	mov	r2, r3
 8001036:	4603      	mov	r3, r0
 8001038:	81fb      	strh	r3, [r7, #14]
 800103a:	460b      	mov	r3, r1
 800103c:	737b      	strb	r3, [r7, #13]
 800103e:	4613      	mov	r3, r2
 8001040:	80fb      	strh	r3, [r7, #6]
    while (LL_I2C_IsActiveFlag_BUSY(I2C1));
 8001042:	bf00      	nop
 8001044:	481e      	ldr	r0, [pc, #120]	@ (80010c0 <I2C_Write+0x94>)
 8001046:	f7ff ff40 	bl	8000eca <LL_I2C_IsActiveFlag_BUSY>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d1f9      	bne.n	8001044 <I2C_Write+0x18>
    LL_I2C_HandleTransfer(I2C1, DevAddress, LL_I2C_ADDRSLAVE_7BIT, Size, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
 8001050:	89f9      	ldrh	r1, [r7, #14]
 8001052:	88fb      	ldrh	r3, [r7, #6]
 8001054:	4a1b      	ldr	r2, [pc, #108]	@ (80010c4 <I2C_Write+0x98>)
 8001056:	9201      	str	r2, [sp, #4]
 8001058:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800105c:	9200      	str	r2, [sp, #0]
 800105e:	2200      	movs	r2, #0
 8001060:	4817      	ldr	r0, [pc, #92]	@ (80010c0 <I2C_Write+0x94>)
 8001062:	f7ff ff67 	bl	8000f34 <LL_I2C_HandleTransfer>
    LL_I2C_TransmitData8(I2C1, Reg);
 8001066:	7b7b      	ldrb	r3, [r7, #13]
 8001068:	4619      	mov	r1, r3
 800106a:	4815      	ldr	r0, [pc, #84]	@ (80010c0 <I2C_Write+0x94>)
 800106c:	f7ff ff9f 	bl	8000fae <LL_I2C_TransmitData8>

    for (uint16_t i = 0; i < Size; i++) {
 8001070:	2300      	movs	r3, #0
 8001072:	82fb      	strh	r3, [r7, #22]
 8001074:	e011      	b.n	800109a <I2C_Write+0x6e>
        while (!LL_I2C_IsActiveFlag_TXE(I2C1));
 8001076:	bf00      	nop
 8001078:	4811      	ldr	r0, [pc, #68]	@ (80010c0 <I2C_Write+0x94>)
 800107a:	f7ff feda 	bl	8000e32 <LL_I2C_IsActiveFlag_TXE>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d0f9      	beq.n	8001078 <I2C_Write+0x4c>
        LL_I2C_TransmitData8(I2C1, pData[i]);
 8001084:	8afb      	ldrh	r3, [r7, #22]
 8001086:	68ba      	ldr	r2, [r7, #8]
 8001088:	4413      	add	r3, r2
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	4619      	mov	r1, r3
 800108e:	480c      	ldr	r0, [pc, #48]	@ (80010c0 <I2C_Write+0x94>)
 8001090:	f7ff ff8d 	bl	8000fae <LL_I2C_TransmitData8>
    for (uint16_t i = 0; i < Size; i++) {
 8001094:	8afb      	ldrh	r3, [r7, #22]
 8001096:	3301      	adds	r3, #1
 8001098:	82fb      	strh	r3, [r7, #22]
 800109a:	8afa      	ldrh	r2, [r7, #22]
 800109c:	88fb      	ldrh	r3, [r7, #6]
 800109e:	429a      	cmp	r2, r3
 80010a0:	d3e9      	bcc.n	8001076 <I2C_Write+0x4a>
    }
    while (!LL_I2C_IsActiveFlag_STOP(I2C1));
 80010a2:	bf00      	nop
 80010a4:	4806      	ldr	r0, [pc, #24]	@ (80010c0 <I2C_Write+0x94>)
 80010a6:	f7ff feea 	bl	8000e7e <LL_I2C_IsActiveFlag_STOP>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d0f9      	beq.n	80010a4 <I2C_Write+0x78>
    LL_I2C_ClearFlag_STOP(I2C1);
 80010b0:	4803      	ldr	r0, [pc, #12]	@ (80010c0 <I2C_Write+0x94>)
 80010b2:	f7ff ff1e 	bl	8000ef2 <LL_I2C_ClearFlag_STOP>

    return 0;
 80010b6:	2300      	movs	r3, #0
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3718      	adds	r7, #24
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	40005400 	.word	0x40005400
 80010c4:	80002000 	.word	0x80002000

080010c8 <I2C_Read>:

// Function to read data from a sensor's register
uint8_t I2C_Read(uint16_t DevAddress, uint8_t Reg, uint8_t *pData, uint16_t Size) {
 80010c8:	b590      	push	{r4, r7, lr}
 80010ca:	b089      	sub	sp, #36	@ 0x24
 80010cc:	af02      	add	r7, sp, #8
 80010ce:	60ba      	str	r2, [r7, #8]
 80010d0:	461a      	mov	r2, r3
 80010d2:	4603      	mov	r3, r0
 80010d4:	81fb      	strh	r3, [r7, #14]
 80010d6:	460b      	mov	r3, r1
 80010d8:	737b      	strb	r3, [r7, #13]
 80010da:	4613      	mov	r3, r2
 80010dc:	80fb      	strh	r3, [r7, #6]
    while (LL_I2C_IsActiveFlag_BUSY(I2C1));
 80010de:	bf00      	nop
 80010e0:	4827      	ldr	r0, [pc, #156]	@ (8001180 <I2C_Read+0xb8>)
 80010e2:	f7ff fef2 	bl	8000eca <LL_I2C_IsActiveFlag_BUSY>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d1f9      	bne.n	80010e0 <I2C_Read+0x18>
    LL_I2C_HandleTransfer(I2C1, DevAddress, LL_I2C_ADDRSLAVE_7BIT, 1, LL_I2C_MODE_SOFTEND, LL_I2C_GENERATE_START_WRITE);
 80010ec:	89f9      	ldrh	r1, [r7, #14]
 80010ee:	4b25      	ldr	r3, [pc, #148]	@ (8001184 <I2C_Read+0xbc>)
 80010f0:	9301      	str	r3, [sp, #4]
 80010f2:	2300      	movs	r3, #0
 80010f4:	9300      	str	r3, [sp, #0]
 80010f6:	2301      	movs	r3, #1
 80010f8:	2200      	movs	r2, #0
 80010fa:	4821      	ldr	r0, [pc, #132]	@ (8001180 <I2C_Read+0xb8>)
 80010fc:	f7ff ff1a 	bl	8000f34 <LL_I2C_HandleTransfer>
    LL_I2C_TransmitData8(I2C1, Reg);
 8001100:	7b7b      	ldrb	r3, [r7, #13]
 8001102:	4619      	mov	r1, r3
 8001104:	481e      	ldr	r0, [pc, #120]	@ (8001180 <I2C_Read+0xb8>)
 8001106:	f7ff ff52 	bl	8000fae <LL_I2C_TransmitData8>

    while (!LL_I2C_IsActiveFlag_TC(I2C1));
 800110a:	bf00      	nop
 800110c:	481c      	ldr	r0, [pc, #112]	@ (8001180 <I2C_Read+0xb8>)
 800110e:	f7ff fec9 	bl	8000ea4 <LL_I2C_IsActiveFlag_TC>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d0f9      	beq.n	800110c <I2C_Read+0x44>
    LL_I2C_HandleTransfer(I2C1, DevAddress, LL_I2C_ADDRSLAVE_7BIT, Size, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_READ);
 8001118:	89f9      	ldrh	r1, [r7, #14]
 800111a:	88fb      	ldrh	r3, [r7, #6]
 800111c:	4a1a      	ldr	r2, [pc, #104]	@ (8001188 <I2C_Read+0xc0>)
 800111e:	9201      	str	r2, [sp, #4]
 8001120:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001124:	9200      	str	r2, [sp, #0]
 8001126:	2200      	movs	r2, #0
 8001128:	4815      	ldr	r0, [pc, #84]	@ (8001180 <I2C_Read+0xb8>)
 800112a:	f7ff ff03 	bl	8000f34 <LL_I2C_HandleTransfer>

    for (uint16_t i = 0; i < Size; i++) {
 800112e:	2300      	movs	r3, #0
 8001130:	82fb      	strh	r3, [r7, #22]
 8001132:	e011      	b.n	8001158 <I2C_Read+0x90>
        while (!LL_I2C_IsActiveFlag_RXNE(I2C1));
 8001134:	bf00      	nop
 8001136:	4812      	ldr	r0, [pc, #72]	@ (8001180 <I2C_Read+0xb8>)
 8001138:	f7ff fe8e 	bl	8000e58 <LL_I2C_IsActiveFlag_RXNE>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d0f9      	beq.n	8001136 <I2C_Read+0x6e>
        pData[i] = LL_I2C_ReceiveData8(I2C1);
 8001142:	8afb      	ldrh	r3, [r7, #22]
 8001144:	68ba      	ldr	r2, [r7, #8]
 8001146:	18d4      	adds	r4, r2, r3
 8001148:	480d      	ldr	r0, [pc, #52]	@ (8001180 <I2C_Read+0xb8>)
 800114a:	f7ff ff23 	bl	8000f94 <LL_I2C_ReceiveData8>
 800114e:	4603      	mov	r3, r0
 8001150:	7023      	strb	r3, [r4, #0]
    for (uint16_t i = 0; i < Size; i++) {
 8001152:	8afb      	ldrh	r3, [r7, #22]
 8001154:	3301      	adds	r3, #1
 8001156:	82fb      	strh	r3, [r7, #22]
 8001158:	8afa      	ldrh	r2, [r7, #22]
 800115a:	88fb      	ldrh	r3, [r7, #6]
 800115c:	429a      	cmp	r2, r3
 800115e:	d3e9      	bcc.n	8001134 <I2C_Read+0x6c>
    }
    while (!LL_I2C_IsActiveFlag_STOP(I2C1));
 8001160:	bf00      	nop
 8001162:	4807      	ldr	r0, [pc, #28]	@ (8001180 <I2C_Read+0xb8>)
 8001164:	f7ff fe8b 	bl	8000e7e <LL_I2C_IsActiveFlag_STOP>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d0f9      	beq.n	8001162 <I2C_Read+0x9a>
    LL_I2C_ClearFlag_STOP(I2C1);
 800116e:	4804      	ldr	r0, [pc, #16]	@ (8001180 <I2C_Read+0xb8>)
 8001170:	f7ff febf 	bl	8000ef2 <LL_I2C_ClearFlag_STOP>

    return 0;
 8001174:	2300      	movs	r3, #0
}
 8001176:	4618      	mov	r0, r3
 8001178:	371c      	adds	r7, #28
 800117a:	46bd      	mov	sp, r7
 800117c:	bd90      	pop	{r4, r7, pc}
 800117e:	bf00      	nop
 8001180:	40005400 	.word	0x40005400
 8001184:	80002000 	.word	0x80002000
 8001188:	80002400 	.word	0x80002400

0800118c <MX_I2C1_Init>:
/* USER CODE END 0 */

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b08e      	sub	sp, #56	@ 0x38
 8001190:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8001192:	f107 031c 	add.w	r3, r7, #28
 8001196:	2200      	movs	r2, #0
 8001198:	601a      	str	r2, [r3, #0]
 800119a:	605a      	str	r2, [r3, #4]
 800119c:	609a      	str	r2, [r3, #8]
 800119e:	60da      	str	r2, [r3, #12]
 80011a0:	611a      	str	r2, [r3, #16]
 80011a2:	615a      	str	r2, [r3, #20]
 80011a4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a6:	1d3b      	adds	r3, r7, #4
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	605a      	str	r2, [r3, #4]
 80011ae:	609a      	str	r2, [r3, #8]
 80011b0:	60da      	str	r2, [r3, #12]
 80011b2:	611a      	str	r2, [r3, #16]
 80011b4:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80011b6:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 80011ba:	f7ff ff07 	bl	8000fcc <LL_AHB1_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB6   ------> I2C1_SCL
  PB7   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 80011be:	23c0      	movs	r3, #192	@ 0xc0
 80011c0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80011c2:	2302      	movs	r3, #2
 80011c4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80011c6:	2303      	movs	r3, #3
 80011c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 80011ca:	2301      	movs	r3, #1
 80011cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011ce:	2300      	movs	r3, #0
 80011d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 80011d2:	2304      	movs	r3, #4
 80011d4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011d6:	1d3b      	adds	r3, r7, #4
 80011d8:	4619      	mov	r1, r3
 80011da:	4820      	ldr	r0, [pc, #128]	@ (800125c <MX_I2C1_Init+0xd0>)
 80011dc:	f000 fdcc 	bl	8001d78 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 80011e0:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80011e4:	f7ff ff0a 	bl	8000ffc <LL_APB1_GRP1_EnableClock>

  /* I2C1 interrupt Init */
  NVIC_SetPriority(I2C1_EV_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80011e8:	f7ff fd52 	bl	8000c90 <__NVIC_GetPriorityGrouping>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2200      	movs	r2, #0
 80011f0:	2100      	movs	r1, #0
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff fda2 	bl	8000d3c <NVIC_EncodePriority>
 80011f8:	4603      	mov	r3, r0
 80011fa:	4619      	mov	r1, r3
 80011fc:	201f      	movs	r0, #31
 80011fe:	f7ff fd73 	bl	8000ce8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001202:	201f      	movs	r0, #31
 8001204:	f7ff fd52 	bl	8000cac <__NVIC_EnableIRQ>

  /* USER CODE END I2C1_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_EnableAutoEndMode(I2C1);
 8001208:	4815      	ldr	r0, [pc, #84]	@ (8001260 <MX_I2C1_Init+0xd4>)
 800120a:	f7ff fe82 	bl	8000f12 <LL_I2C_EnableAutoEndMode>
  LL_I2C_DisableOwnAddress2(I2C1);
 800120e:	4814      	ldr	r0, [pc, #80]	@ (8001260 <MX_I2C1_Init+0xd4>)
 8001210:	f7ff fdff 	bl	8000e12 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8001214:	4812      	ldr	r0, [pc, #72]	@ (8001260 <MX_I2C1_Init+0xd4>)
 8001216:	f7ff fdd4 	bl	8000dc2 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 800121a:	4811      	ldr	r0, [pc, #68]	@ (8001260 <MX_I2C1_Init+0xd4>)
 800121c:	f7ff fdc1 	bl	8000da2 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8001220:	2300      	movs	r3, #0
 8001222:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.Timing = 0x2000090E;
 8001224:	4b0f      	ldr	r3, [pc, #60]	@ (8001264 <MX_I2C1_Init+0xd8>)
 8001226:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8001228:	2300      	movs	r3, #0
 800122a:	627b      	str	r3, [r7, #36]	@ 0x24
  I2C_InitStruct.DigitalFilter = 0;
 800122c:	2300      	movs	r3, #0
 800122e:	62bb      	str	r3, [r7, #40]	@ 0x28
  I2C_InitStruct.OwnAddress1 = 2;
 8001230:	2302      	movs	r3, #2
 8001232:	62fb      	str	r3, [r7, #44]	@ 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8001234:	2300      	movs	r3, #0
 8001236:	633b      	str	r3, [r7, #48]	@ 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8001238:	2300      	movs	r3, #0
 800123a:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 800123c:	f107 031c 	add.w	r3, r7, #28
 8001240:	4619      	mov	r1, r3
 8001242:	4807      	ldr	r0, [pc, #28]	@ (8001260 <MX_I2C1_Init+0xd4>)
 8001244:	f000 feab 	bl	8001f9e <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 8001248:	2200      	movs	r2, #0
 800124a:	2100      	movs	r1, #0
 800124c:	4804      	ldr	r0, [pc, #16]	@ (8001260 <MX_I2C1_Init+0xd4>)
 800124e:	f7ff fdc8 	bl	8000de2 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001252:	bf00      	nop
 8001254:	3738      	adds	r7, #56	@ 0x38
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	48000400 	.word	0x48000400
 8001260:	40005400 	.word	0x40005400
 8001264:	2000090e 	.word	0x2000090e

08001268 <__NVIC_SetPriorityGrouping>:
{
 8001268:	b480      	push	{r7}
 800126a:	b085      	sub	sp, #20
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	f003 0307 	and.w	r3, r3, #7
 8001276:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001278:	4b0c      	ldr	r3, [pc, #48]	@ (80012ac <__NVIC_SetPriorityGrouping+0x44>)
 800127a:	68db      	ldr	r3, [r3, #12]
 800127c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800127e:	68ba      	ldr	r2, [r7, #8]
 8001280:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001284:	4013      	ands	r3, r2
 8001286:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001290:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001294:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001298:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800129a:	4a04      	ldr	r2, [pc, #16]	@ (80012ac <__NVIC_SetPriorityGrouping+0x44>)
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	60d3      	str	r3, [r2, #12]
}
 80012a0:	bf00      	nop
 80012a2:	3714      	adds	r7, #20
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr
 80012ac:	e000ed00 	.word	0xe000ed00

080012b0 <__NVIC_GetPriorityGrouping>:
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012b4:	4b04      	ldr	r3, [pc, #16]	@ (80012c8 <__NVIC_GetPriorityGrouping+0x18>)
 80012b6:	68db      	ldr	r3, [r3, #12]
 80012b8:	0a1b      	lsrs	r3, r3, #8
 80012ba:	f003 0307 	and.w	r3, r3, #7
}
 80012be:	4618      	mov	r0, r3
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr
 80012c8:	e000ed00 	.word	0xe000ed00

080012cc <__NVIC_SetPriority>:
{
 80012cc:	b480      	push	{r7}
 80012ce:	b083      	sub	sp, #12
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	6039      	str	r1, [r7, #0]
 80012d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	db0a      	blt.n	80012f6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	b2da      	uxtb	r2, r3
 80012e4:	490c      	ldr	r1, [pc, #48]	@ (8001318 <__NVIC_SetPriority+0x4c>)
 80012e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ea:	0112      	lsls	r2, r2, #4
 80012ec:	b2d2      	uxtb	r2, r2
 80012ee:	440b      	add	r3, r1
 80012f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80012f4:	e00a      	b.n	800130c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	b2da      	uxtb	r2, r3
 80012fa:	4908      	ldr	r1, [pc, #32]	@ (800131c <__NVIC_SetPriority+0x50>)
 80012fc:	79fb      	ldrb	r3, [r7, #7]
 80012fe:	f003 030f 	and.w	r3, r3, #15
 8001302:	3b04      	subs	r3, #4
 8001304:	0112      	lsls	r2, r2, #4
 8001306:	b2d2      	uxtb	r2, r2
 8001308:	440b      	add	r3, r1
 800130a:	761a      	strb	r2, [r3, #24]
}
 800130c:	bf00      	nop
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr
 8001318:	e000e100 	.word	0xe000e100
 800131c:	e000ed00 	.word	0xe000ed00

08001320 <NVIC_EncodePriority>:
{
 8001320:	b480      	push	{r7}
 8001322:	b089      	sub	sp, #36	@ 0x24
 8001324:	af00      	add	r7, sp, #0
 8001326:	60f8      	str	r0, [r7, #12]
 8001328:	60b9      	str	r1, [r7, #8]
 800132a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	f003 0307 	and.w	r3, r3, #7
 8001332:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001334:	69fb      	ldr	r3, [r7, #28]
 8001336:	f1c3 0307 	rsb	r3, r3, #7
 800133a:	2b04      	cmp	r3, #4
 800133c:	bf28      	it	cs
 800133e:	2304      	movcs	r3, #4
 8001340:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001342:	69fb      	ldr	r3, [r7, #28]
 8001344:	3304      	adds	r3, #4
 8001346:	2b06      	cmp	r3, #6
 8001348:	d902      	bls.n	8001350 <NVIC_EncodePriority+0x30>
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	3b03      	subs	r3, #3
 800134e:	e000      	b.n	8001352 <NVIC_EncodePriority+0x32>
 8001350:	2300      	movs	r3, #0
 8001352:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001354:	f04f 32ff 	mov.w	r2, #4294967295
 8001358:	69bb      	ldr	r3, [r7, #24]
 800135a:	fa02 f303 	lsl.w	r3, r2, r3
 800135e:	43da      	mvns	r2, r3
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	401a      	ands	r2, r3
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001368:	f04f 31ff 	mov.w	r1, #4294967295
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	fa01 f303 	lsl.w	r3, r1, r3
 8001372:	43d9      	mvns	r1, r3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001378:	4313      	orrs	r3, r2
}
 800137a:	4618      	mov	r0, r3
 800137c:	3724      	adds	r7, #36	@ 0x24
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
	...

08001388 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800138c:	4b05      	ldr	r3, [pc, #20]	@ (80013a4 <LL_RCC_HSI_Enable+0x1c>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a04      	ldr	r2, [pc, #16]	@ (80013a4 <LL_RCC_HSI_Enable+0x1c>)
 8001392:	f043 0301 	orr.w	r3, r3, #1
 8001396:	6013      	str	r3, [r2, #0]
}
 8001398:	bf00      	nop
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	40021000 	.word	0x40021000

080013a8 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80013ac:	4b06      	ldr	r3, [pc, #24]	@ (80013c8 <LL_RCC_HSI_IsReady+0x20>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f003 0302 	and.w	r3, r3, #2
 80013b4:	2b02      	cmp	r3, #2
 80013b6:	bf0c      	ite	eq
 80013b8:	2301      	moveq	r3, #1
 80013ba:	2300      	movne	r3, #0
 80013bc:	b2db      	uxtb	r3, r3
}
 80013be:	4618      	mov	r0, r3
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr
 80013c8:	40021000 	.word	0x40021000

080013cc <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 80013d4:	4b07      	ldr	r3, [pc, #28]	@ (80013f4 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	00db      	lsls	r3, r3, #3
 80013e0:	4904      	ldr	r1, [pc, #16]	@ (80013f4 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80013e2:	4313      	orrs	r3, r2
 80013e4:	600b      	str	r3, [r1, #0]
}
 80013e6:	bf00      	nop
 80013e8:	370c      	adds	r7, #12
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	40021000 	.word	0x40021000

080013f8 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001400:	4b06      	ldr	r3, [pc, #24]	@ (800141c <LL_RCC_SetSysClkSource+0x24>)
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	f023 0203 	bic.w	r2, r3, #3
 8001408:	4904      	ldr	r1, [pc, #16]	@ (800141c <LL_RCC_SetSysClkSource+0x24>)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4313      	orrs	r3, r2
 800140e:	604b      	str	r3, [r1, #4]
}
 8001410:	bf00      	nop
 8001412:	370c      	adds	r7, #12
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr
 800141c:	40021000 	.word	0x40021000

08001420 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001424:	4b04      	ldr	r3, [pc, #16]	@ (8001438 <LL_RCC_GetSysClkSource+0x18>)
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	f003 030c 	and.w	r3, r3, #12
}
 800142c:	4618      	mov	r0, r3
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	40021000 	.word	0x40021000

0800143c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001444:	4b06      	ldr	r3, [pc, #24]	@ (8001460 <LL_RCC_SetAHBPrescaler+0x24>)
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800144c:	4904      	ldr	r1, [pc, #16]	@ (8001460 <LL_RCC_SetAHBPrescaler+0x24>)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4313      	orrs	r3, r2
 8001452:	604b      	str	r3, [r1, #4]
}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	40021000 	.word	0x40021000

08001464 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800146c:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <LL_RCC_SetAPB1Prescaler+0x24>)
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001474:	4904      	ldr	r1, [pc, #16]	@ (8001488 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4313      	orrs	r3, r2
 800147a:	604b      	str	r3, [r1, #4]
}
 800147c:	bf00      	nop
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr
 8001488:	40021000 	.word	0x40021000

0800148c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001494:	4b06      	ldr	r3, [pc, #24]	@ (80014b0 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800149c:	4904      	ldr	r1, [pc, #16]	@ (80014b0 <LL_RCC_SetAPB2Prescaler+0x24>)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4313      	orrs	r3, r2
 80014a2:	604b      	str	r3, [r1, #4]
}
 80014a4:	bf00      	nop
 80014a6:	370c      	adds	r7, #12
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr
 80014b0:	40021000 	.word	0x40021000

080014b4 <LL_RCC_SetI2CClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR3, ((I2CxSource  & 0xFF000000U) >> 24U), (I2CxSource & 0x00FFFFFFU));
 80014bc:	4b08      	ldr	r3, [pc, #32]	@ (80014e0 <LL_RCC_SetI2CClockSource+0x2c>)
 80014be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	0e1b      	lsrs	r3, r3, #24
 80014c4:	43db      	mvns	r3, r3
 80014c6:	401a      	ands	r2, r3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80014ce:	4904      	ldr	r1, [pc, #16]	@ (80014e0 <LL_RCC_SetI2CClockSource+0x2c>)
 80014d0:	4313      	orrs	r3, r2
 80014d2:	630b      	str	r3, [r1, #48]	@ 0x30
}
 80014d4:	bf00      	nop
 80014d6:	370c      	adds	r7, #12
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr
 80014e0:	40021000 	.word	0x40021000

080014e4 <LL_APB1_GRP1_EnableClock>:
{
 80014e4:	b480      	push	{r7}
 80014e6:	b085      	sub	sp, #20
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80014ec:	4b08      	ldr	r3, [pc, #32]	@ (8001510 <LL_APB1_GRP1_EnableClock+0x2c>)
 80014ee:	69da      	ldr	r2, [r3, #28]
 80014f0:	4907      	ldr	r1, [pc, #28]	@ (8001510 <LL_APB1_GRP1_EnableClock+0x2c>)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4313      	orrs	r3, r2
 80014f6:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80014f8:	4b05      	ldr	r3, [pc, #20]	@ (8001510 <LL_APB1_GRP1_EnableClock+0x2c>)
 80014fa:	69da      	ldr	r2, [r3, #28]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	4013      	ands	r3, r2
 8001500:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001502:	68fb      	ldr	r3, [r7, #12]
}
 8001504:	bf00      	nop
 8001506:	3714      	adds	r7, #20
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr
 8001510:	40021000 	.word	0x40021000

08001514 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001514:	b480      	push	{r7}
 8001516:	b085      	sub	sp, #20
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800151c:	4b08      	ldr	r3, [pc, #32]	@ (8001540 <LL_APB2_GRP1_EnableClock+0x2c>)
 800151e:	699a      	ldr	r2, [r3, #24]
 8001520:	4907      	ldr	r1, [pc, #28]	@ (8001540 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	4313      	orrs	r3, r2
 8001526:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001528:	4b05      	ldr	r3, [pc, #20]	@ (8001540 <LL_APB2_GRP1_EnableClock+0x2c>)
 800152a:	699a      	ldr	r2, [r3, #24]
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	4013      	ands	r3, r2
 8001530:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001532:	68fb      	ldr	r3, [r7, #12]
}
 8001534:	bf00      	nop
 8001536:	3714      	adds	r7, #20
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr
 8001540:	40021000 	.word	0x40021000

08001544 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 800154c:	4b06      	ldr	r3, [pc, #24]	@ (8001568 <LL_FLASH_SetLatency+0x24>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f023 0207 	bic.w	r2, r3, #7
 8001554:	4904      	ldr	r1, [pc, #16]	@ (8001568 <LL_FLASH_SetLatency+0x24>)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4313      	orrs	r3, r2
 800155a:	600b      	str	r3, [r1, #0]
}
 800155c:	bf00      	nop
 800155e:	370c      	adds	r7, #12
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr
 8001568:	40022000 	.word	0x40022000

0800156c <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001570:	4b04      	ldr	r3, [pc, #16]	@ (8001584 <LL_FLASH_GetLatency+0x18>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f003 0307 	and.w	r3, r3, #7
}
 8001578:	4618      	mov	r0, r3
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	40022000 	.word	0x40022000

08001588 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001588:	b5b0      	push	{r4, r5, r7, lr}
 800158a:	b09e      	sub	sp, #120	@ 0x78
 800158c:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	LPS25HB_Init();
 800158e:	f001 f823 	bl	80025d8 <LPS25HB_Init>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001592:	2001      	movs	r0, #1
 8001594:	f7ff ffbe 	bl	8001514 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001598:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800159c:	f7ff ffa2 	bl	80014e4 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015a0:	2003      	movs	r0, #3
 80015a2:	f7ff fe61 	bl	8001268 <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 80015a6:	f7ff fe83 	bl	80012b0 <__NVIC_GetPriorityGrouping>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2200      	movs	r2, #0
 80015ae:	210f      	movs	r1, #15
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7ff feb5 	bl	8001320 <NVIC_EncodePriority>
 80015b6:	4603      	mov	r3, r0
 80015b8:	4619      	mov	r1, r3
 80015ba:	f04f 30ff 	mov.w	r0, #4294967295
 80015be:	f7ff fe85 	bl	80012cc <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015c2:	f000 f83b 	bl	800163c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015c6:	f7ff fb57 	bl	8000c78 <MX_GPIO_Init>
  MX_I2C1_Init();
 80015ca:	f7ff fddf 	bl	800118c <MX_I2C1_Init>
  MX_USART2_UART_Init();
 80015ce:	f000 fa51 	bl	8001a74 <MX_USART2_UART_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  float pressure, altitude;
	  char message[100];
	  LPS25HB_ReadPressure(&pressure);
 80015d2:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80015d6:	4618      	mov	r0, r3
 80015d8:	f001 f816 	bl	8002608 <LPS25HB_ReadPressure>
	  altitude = LPS25HB_CalculateAltitude(pressure);
 80015dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80015de:	4618      	mov	r0, r3
 80015e0:	f7fe ffb2 	bl	8000548 <__aeabi_f2d>
 80015e4:	4602      	mov	r2, r0
 80015e6:	460b      	mov	r3, r1
 80015e8:	ec43 2b10 	vmov	d0, r2, r3
 80015ec:	f001 f838 	bl	8002660 <LPS25HB_CalculateAltitude>
 80015f0:	ee07 0a90 	vmov	s15, r0
 80015f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015f8:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
	  sprintf(message, "Pressure: %.2f hPa, Altitude: %.2f m\n", pressure, altitude);
 80015fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80015fe:	4618      	mov	r0, r3
 8001600:	f7fe ffa2 	bl	8000548 <__aeabi_f2d>
 8001604:	4604      	mov	r4, r0
 8001606:	460d      	mov	r5, r1
 8001608:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800160a:	f7fe ff9d 	bl	8000548 <__aeabi_f2d>
 800160e:	4602      	mov	r2, r0
 8001610:	460b      	mov	r3, r1
 8001612:	1d38      	adds	r0, r7, #4
 8001614:	e9cd 2300 	strd	r2, r3, [sp]
 8001618:	4622      	mov	r2, r4
 800161a:	462b      	mov	r3, r5
 800161c:	4906      	ldr	r1, [pc, #24]	@ (8001638 <main+0xb0>)
 800161e:	f001 fd81 	bl	8003124 <siprintf>
	  USART2_SendString(message);
 8001622:	1d3b      	adds	r3, r7, #4
 8001624:	4618      	mov	r0, r3
 8001626:	f000 f9ff 	bl	8001a28 <USART2_SendString>
      LL_mDelay(1000); // Delay for 1 second
 800162a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800162e:	f000 ff9d 	bl	800256c <LL_mDelay>
  {
 8001632:	bf00      	nop
 8001634:	e7cd      	b.n	80015d2 <main+0x4a>
 8001636:	bf00      	nop
 8001638:	08006258 	.word	0x08006258

0800163c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8001640:	2000      	movs	r0, #0
 8001642:	f7ff ff7f 	bl	8001544 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 8001646:	bf00      	nop
 8001648:	f7ff ff90 	bl	800156c <LL_FLASH_GetLatency>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d1fa      	bne.n	8001648 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_Enable();
 8001652:	f7ff fe99 	bl	8001388 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8001656:	bf00      	nop
 8001658:	f7ff fea6 	bl	80013a8 <LL_RCC_HSI_IsReady>
 800165c:	4603      	mov	r3, r0
 800165e:	2b01      	cmp	r3, #1
 8001660:	d1fa      	bne.n	8001658 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8001662:	2010      	movs	r0, #16
 8001664:	f7ff feb2 	bl	80013cc <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001668:	2000      	movs	r0, #0
 800166a:	f7ff fee7 	bl	800143c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 800166e:	2000      	movs	r0, #0
 8001670:	f7ff fef8 	bl	8001464 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8001674:	2000      	movs	r0, #0
 8001676:	f7ff ff09 	bl	800148c <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 800167a:	2000      	movs	r0, #0
 800167c:	f7ff febc 	bl	80013f8 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8001680:	bf00      	nop
 8001682:	f7ff fecd 	bl	8001420 <LL_RCC_GetSysClkSource>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d1fa      	bne.n	8001682 <SystemClock_Config+0x46>
  {

  }
  LL_Init1msTick(8000000);
 800168c:	4805      	ldr	r0, [pc, #20]	@ (80016a4 <SystemClock_Config+0x68>)
 800168e:	f000 ff5f 	bl	8002550 <LL_Init1msTick>
  LL_SetSystemCoreClock(8000000);
 8001692:	4804      	ldr	r0, [pc, #16]	@ (80016a4 <SystemClock_Config+0x68>)
 8001694:	f000 ff90 	bl	80025b8 <LL_SetSystemCoreClock>
  LL_RCC_SetI2CClockSource(LL_RCC_I2C1_CLKSOURCE_HSI);
 8001698:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800169c:	f7ff ff0a 	bl	80014b4 <LL_RCC_SetI2CClockSource>
}
 80016a0:	bf00      	nop
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	007a1200 	.word	0x007a1200

080016a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016ac:	bf00      	nop
 80016ae:	e7fd      	b.n	80016ac <NMI_Handler+0x4>

080016b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016b4:	bf00      	nop
 80016b6:	e7fd      	b.n	80016b4 <HardFault_Handler+0x4>

080016b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016bc:	bf00      	nop
 80016be:	e7fd      	b.n	80016bc <MemManage_Handler+0x4>

080016c0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016c4:	bf00      	nop
 80016c6:	e7fd      	b.n	80016c4 <BusFault_Handler+0x4>

080016c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016cc:	bf00      	nop
 80016ce:	e7fd      	b.n	80016cc <UsageFault_Handler+0x4>

080016d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016d4:	bf00      	nop
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016de:	b480      	push	{r7}
 80016e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016e2:	bf00      	nop
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr

080016ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016f0:	bf00      	nop
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr

080016fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016fa:	b480      	push	{r7}
 80016fc:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016fe:	bf00      	nop
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr

08001708 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXT line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_EV_IRQn 0 */

  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800170c:	bf00      	nop
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr

08001716 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001716:	b480      	push	{r7}
 8001718:	af00      	add	r7, sp, #0
  return 1;
 800171a:	2301      	movs	r3, #1
}
 800171c:	4618      	mov	r0, r3
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr

08001726 <_kill>:

int _kill(int pid, int sig)
{
 8001726:	b580      	push	{r7, lr}
 8001728:	b082      	sub	sp, #8
 800172a:	af00      	add	r7, sp, #0
 800172c:	6078      	str	r0, [r7, #4]
 800172e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001730:	f001 fdae 	bl	8003290 <__errno>
 8001734:	4603      	mov	r3, r0
 8001736:	2216      	movs	r2, #22
 8001738:	601a      	str	r2, [r3, #0]
  return -1;
 800173a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800173e:	4618      	mov	r0, r3
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}

08001746 <_exit>:

void _exit (int status)
{
 8001746:	b580      	push	{r7, lr}
 8001748:	b082      	sub	sp, #8
 800174a:	af00      	add	r7, sp, #0
 800174c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800174e:	f04f 31ff 	mov.w	r1, #4294967295
 8001752:	6878      	ldr	r0, [r7, #4]
 8001754:	f7ff ffe7 	bl	8001726 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001758:	bf00      	nop
 800175a:	e7fd      	b.n	8001758 <_exit+0x12>

0800175c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b086      	sub	sp, #24
 8001760:	af00      	add	r7, sp, #0
 8001762:	60f8      	str	r0, [r7, #12]
 8001764:	60b9      	str	r1, [r7, #8]
 8001766:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001768:	2300      	movs	r3, #0
 800176a:	617b      	str	r3, [r7, #20]
 800176c:	e00a      	b.n	8001784 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800176e:	f3af 8000 	nop.w
 8001772:	4601      	mov	r1, r0
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	1c5a      	adds	r2, r3, #1
 8001778:	60ba      	str	r2, [r7, #8]
 800177a:	b2ca      	uxtb	r2, r1
 800177c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	3301      	adds	r3, #1
 8001782:	617b      	str	r3, [r7, #20]
 8001784:	697a      	ldr	r2, [r7, #20]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	429a      	cmp	r2, r3
 800178a:	dbf0      	blt.n	800176e <_read+0x12>
  }

  return len;
 800178c:	687b      	ldr	r3, [r7, #4]
}
 800178e:	4618      	mov	r0, r3
 8001790:	3718      	adds	r7, #24
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}

08001796 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001796:	b580      	push	{r7, lr}
 8001798:	b086      	sub	sp, #24
 800179a:	af00      	add	r7, sp, #0
 800179c:	60f8      	str	r0, [r7, #12]
 800179e:	60b9      	str	r1, [r7, #8]
 80017a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017a2:	2300      	movs	r3, #0
 80017a4:	617b      	str	r3, [r7, #20]
 80017a6:	e009      	b.n	80017bc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	1c5a      	adds	r2, r3, #1
 80017ac:	60ba      	str	r2, [r7, #8]
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	4618      	mov	r0, r3
 80017b2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	3301      	adds	r3, #1
 80017ba:	617b      	str	r3, [r7, #20]
 80017bc:	697a      	ldr	r2, [r7, #20]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	dbf1      	blt.n	80017a8 <_write+0x12>
  }
  return len;
 80017c4:	687b      	ldr	r3, [r7, #4]
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3718      	adds	r7, #24
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}

080017ce <_close>:

int _close(int file)
{
 80017ce:	b480      	push	{r7}
 80017d0:	b083      	sub	sp, #12
 80017d2:	af00      	add	r7, sp, #0
 80017d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017da:	4618      	mov	r0, r3
 80017dc:	370c      	adds	r7, #12
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr

080017e6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017e6:	b480      	push	{r7}
 80017e8:	b083      	sub	sp, #12
 80017ea:	af00      	add	r7, sp, #0
 80017ec:	6078      	str	r0, [r7, #4]
 80017ee:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017f6:	605a      	str	r2, [r3, #4]
  return 0;
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	370c      	adds	r7, #12
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr

08001806 <_isatty>:

int _isatty(int file)
{
 8001806:	b480      	push	{r7}
 8001808:	b083      	sub	sp, #12
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800180e:	2301      	movs	r3, #1
}
 8001810:	4618      	mov	r0, r3
 8001812:	370c      	adds	r7, #12
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr

0800181c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
 8001822:	60f8      	str	r0, [r7, #12]
 8001824:	60b9      	str	r1, [r7, #8]
 8001826:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001828:	2300      	movs	r3, #0
}
 800182a:	4618      	mov	r0, r3
 800182c:	3714      	adds	r7, #20
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr
	...

08001838 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b086      	sub	sp, #24
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001840:	4a14      	ldr	r2, [pc, #80]	@ (8001894 <_sbrk+0x5c>)
 8001842:	4b15      	ldr	r3, [pc, #84]	@ (8001898 <_sbrk+0x60>)
 8001844:	1ad3      	subs	r3, r2, r3
 8001846:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800184c:	4b13      	ldr	r3, [pc, #76]	@ (800189c <_sbrk+0x64>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d102      	bne.n	800185a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001854:	4b11      	ldr	r3, [pc, #68]	@ (800189c <_sbrk+0x64>)
 8001856:	4a12      	ldr	r2, [pc, #72]	@ (80018a0 <_sbrk+0x68>)
 8001858:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800185a:	4b10      	ldr	r3, [pc, #64]	@ (800189c <_sbrk+0x64>)
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4413      	add	r3, r2
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	429a      	cmp	r2, r3
 8001866:	d207      	bcs.n	8001878 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001868:	f001 fd12 	bl	8003290 <__errno>
 800186c:	4603      	mov	r3, r0
 800186e:	220c      	movs	r2, #12
 8001870:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001872:	f04f 33ff 	mov.w	r3, #4294967295
 8001876:	e009      	b.n	800188c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001878:	4b08      	ldr	r3, [pc, #32]	@ (800189c <_sbrk+0x64>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800187e:	4b07      	ldr	r3, [pc, #28]	@ (800189c <_sbrk+0x64>)
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4413      	add	r3, r2
 8001886:	4a05      	ldr	r2, [pc, #20]	@ (800189c <_sbrk+0x64>)
 8001888:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800188a:	68fb      	ldr	r3, [r7, #12]
}
 800188c:	4618      	mov	r0, r3
 800188e:	3718      	adds	r7, #24
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	20003000 	.word	0x20003000
 8001898:	00000400 	.word	0x00000400
 800189c:	200001fc 	.word	0x200001fc
 80018a0:	20000350 	.word	0x20000350

080018a4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018a8:	4b06      	ldr	r3, [pc, #24]	@ (80018c4 <SystemInit+0x20>)
 80018aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018ae:	4a05      	ldr	r2, [pc, #20]	@ (80018c4 <SystemInit+0x20>)
 80018b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018b8:	bf00      	nop
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	e000ed00 	.word	0xe000ed00

080018c8 <LL_AHB1_GRP1_EnableClock>:
{
 80018c8:	b480      	push	{r7}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 80018d0:	4b08      	ldr	r3, [pc, #32]	@ (80018f4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80018d2:	695a      	ldr	r2, [r3, #20]
 80018d4:	4907      	ldr	r1, [pc, #28]	@ (80018f4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4313      	orrs	r3, r2
 80018da:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80018dc:	4b05      	ldr	r3, [pc, #20]	@ (80018f4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80018de:	695a      	ldr	r2, [r3, #20]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	4013      	ands	r3, r2
 80018e4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80018e6:	68fb      	ldr	r3, [r7, #12]
}
 80018e8:	bf00      	nop
 80018ea:	3714      	adds	r7, #20
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	40021000 	.word	0x40021000

080018f8 <LL_APB1_GRP1_EnableClock>:
{
 80018f8:	b480      	push	{r7}
 80018fa:	b085      	sub	sp, #20
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001900:	4b08      	ldr	r3, [pc, #32]	@ (8001924 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001902:	69da      	ldr	r2, [r3, #28]
 8001904:	4907      	ldr	r1, [pc, #28]	@ (8001924 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4313      	orrs	r3, r2
 800190a:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800190c:	4b05      	ldr	r3, [pc, #20]	@ (8001924 <LL_APB1_GRP1_EnableClock+0x2c>)
 800190e:	69da      	ldr	r2, [r3, #28]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	4013      	ands	r3, r2
 8001914:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001916:	68fb      	ldr	r3, [r7, #12]
}
 8001918:	bf00      	nop
 800191a:	3714      	adds	r7, #20
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr
 8001924:	40021000 	.word	0x40021000

08001928 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f043 0201 	orr.w	r2, r3, #1
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	601a      	str	r2, [r3, #0]
}
 800193c:	bf00      	nop
 800193e:	370c      	adds	r7, #12
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr

08001948 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	609a      	str	r2, [r3, #8]
}
 8001968:	bf00      	nop
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	69db      	ldr	r3, [r3, #28]
 8001980:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001984:	2b40      	cmp	r3, #64	@ 0x40
 8001986:	d101      	bne.n	800198c <LL_USART_IsActiveFlag_TC+0x18>
 8001988:	2301      	movs	r3, #1
 800198a:	e000      	b.n	800198e <LL_USART_IsActiveFlag_TC+0x1a>
 800198c:	2300      	movs	r3, #0
}
 800198e:	4618      	mov	r0, r3
 8001990:	370c      	adds	r7, #12
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr

0800199a <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll ISR          TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 800199a:	b480      	push	{r7}
 800199c:	b083      	sub	sp, #12
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	69db      	ldr	r3, [r3, #28]
 80019a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019aa:	2b80      	cmp	r3, #128	@ 0x80
 80019ac:	d101      	bne.n	80019b2 <LL_USART_IsActiveFlag_TXE+0x18>
 80019ae:	2301      	movs	r3, #1
 80019b0:	e000      	b.n	80019b4 <LL_USART_IsActiveFlag_TXE+0x1a>
 80019b2:	2300      	movs	r3, #0
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	370c      	adds	r7, #12
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b089      	sub	sp, #36	@ 0x24
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	3308      	adds	r3, #8
 80019cc:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	e853 3f00 	ldrex	r3, [r3]
 80019d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80019d6:	68bb      	ldr	r3, [r7, #8]
 80019d8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80019dc:	61fb      	str	r3, [r7, #28]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	3308      	adds	r3, #8
 80019e2:	69fa      	ldr	r2, [r7, #28]
 80019e4:	61ba      	str	r2, [r7, #24]
 80019e6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80019e8:	6979      	ldr	r1, [r7, #20]
 80019ea:	69ba      	ldr	r2, [r7, #24]
 80019ec:	e841 2300 	strex	r3, r2, [r1]
 80019f0:	613b      	str	r3, [r7, #16]
   return(result);
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d1e7      	bne.n	80019c8 <LL_USART_DisableIT_CTS+0x8>
}
 80019f8:	bf00      	nop
 80019fa:	bf00      	nop
 80019fc:	3724      	adds	r7, #36	@ 0x24
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr

08001a06 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001a06:	b480      	push	{r7}
 8001a08:	b083      	sub	sp, #12
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	6078      	str	r0, [r7, #4]
 8001a0e:	460b      	mov	r3, r1
 8001a10:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8001a12:	78fb      	ldrb	r3, [r7, #3]
 8001a14:	b29a      	uxth	r2, r3
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 8001a1a:	bf00      	nop
 8001a1c:	370c      	adds	r7, #12
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
	...

08001a28 <USART2_SendString>:
/* USER CODE END Header */
/* Includes ------------------------------------------------------------------*/
#include "usart.h"

/* USER CODE BEGIN 0 */
void USART2_SendString(char *str) {
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
    while (*str) {
 8001a30:	e00e      	b.n	8001a50 <USART2_SendString+0x28>
        while (!LL_USART_IsActiveFlag_TXE(USART2));
 8001a32:	bf00      	nop
 8001a34:	480e      	ldr	r0, [pc, #56]	@ (8001a70 <USART2_SendString+0x48>)
 8001a36:	f7ff ffb0 	bl	800199a <LL_USART_IsActiveFlag_TXE>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d0f9      	beq.n	8001a34 <USART2_SendString+0xc>
        LL_USART_TransmitData8(USART2, *str++);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	1c5a      	adds	r2, r3, #1
 8001a44:	607a      	str	r2, [r7, #4]
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	4619      	mov	r1, r3
 8001a4a:	4809      	ldr	r0, [pc, #36]	@ (8001a70 <USART2_SendString+0x48>)
 8001a4c:	f7ff ffdb 	bl	8001a06 <LL_USART_TransmitData8>
    while (*str) {
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d1ec      	bne.n	8001a32 <USART2_SendString+0xa>
    }
    while (!LL_USART_IsActiveFlag_TC(USART2));
 8001a58:	bf00      	nop
 8001a5a:	4805      	ldr	r0, [pc, #20]	@ (8001a70 <USART2_SendString+0x48>)
 8001a5c:	f7ff ff8a 	bl	8001974 <LL_USART_IsActiveFlag_TC>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d0f9      	beq.n	8001a5a <USART2_SendString+0x32>
}
 8001a66:	bf00      	nop
 8001a68:	bf00      	nop
 8001a6a:	3708      	adds	r7, #8
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	40004400 	.word	0x40004400

08001a74 <MX_USART2_UART_Init>:
/* USER CODE END 0 */

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b08e      	sub	sp, #56	@ 0x38
 8001a78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001a7a:	f107 031c 	add.w	r3, r7, #28
 8001a7e:	2200      	movs	r2, #0
 8001a80:	601a      	str	r2, [r3, #0]
 8001a82:	605a      	str	r2, [r3, #4]
 8001a84:	609a      	str	r2, [r3, #8]
 8001a86:	60da      	str	r2, [r3, #12]
 8001a88:	611a      	str	r2, [r3, #16]
 8001a8a:	615a      	str	r2, [r3, #20]
 8001a8c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a8e:	1d3b      	adds	r3, r7, #4
 8001a90:	2200      	movs	r2, #0
 8001a92:	601a      	str	r2, [r3, #0]
 8001a94:	605a      	str	r2, [r3, #4]
 8001a96:	609a      	str	r2, [r3, #8]
 8001a98:	60da      	str	r2, [r3, #12]
 8001a9a:	611a      	str	r2, [r3, #16]
 8001a9c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8001a9e:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001aa2:	f7ff ff29 	bl	80018f8 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001aa6:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001aaa:	f7ff ff0d 	bl	80018c8 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA15   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_15;
 8001aae:	f248 0304 	movw	r3, #32772	@ 0x8004
 8001ab2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001ab8:	2303      	movs	r3, #3
 8001aba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001abc:	2300      	movs	r3, #0
 8001abe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001ac4:	2307      	movs	r3, #7
 8001ac6:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac8:	1d3b      	adds	r3, r7, #4
 8001aca:	4619      	mov	r1, r3
 8001acc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ad0:	f000 f952 	bl	8001d78 <LL_GPIO_Init>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8001ad4:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001ad8:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001ada:	2300      	movs	r3, #0
 8001adc:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001ae6:	230c      	movs	r3, #12
 8001ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001aea:	2300      	movs	r3, #0
 8001aec:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001aee:	2300      	movs	r3, #0
 8001af0:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8001af2:	f107 031c 	add.w	r3, r7, #28
 8001af6:	4619      	mov	r1, r3
 8001af8:	4807      	ldr	r0, [pc, #28]	@ (8001b18 <MX_USART2_UART_Init+0xa4>)
 8001afa:	f000 fca3 	bl	8002444 <LL_USART_Init>
  LL_USART_DisableIT_CTS(USART2);
 8001afe:	4806      	ldr	r0, [pc, #24]	@ (8001b18 <MX_USART2_UART_Init+0xa4>)
 8001b00:	f7ff ff5e 	bl	80019c0 <LL_USART_DisableIT_CTS>
  LL_USART_ConfigAsyncMode(USART2);
 8001b04:	4804      	ldr	r0, [pc, #16]	@ (8001b18 <MX_USART2_UART_Init+0xa4>)
 8001b06:	f7ff ff1f 	bl	8001948 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8001b0a:	4803      	ldr	r0, [pc, #12]	@ (8001b18 <MX_USART2_UART_Init+0xa4>)
 8001b0c:	f7ff ff0c 	bl	8001928 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b10:	bf00      	nop
 8001b12:	3738      	adds	r7, #56	@ 0x38
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	40004400 	.word	0x40004400

08001b1c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001b1c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b54 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b20:	f7ff fec0 	bl	80018a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b24:	480c      	ldr	r0, [pc, #48]	@ (8001b58 <LoopForever+0x6>)
  ldr r1, =_edata
 8001b26:	490d      	ldr	r1, [pc, #52]	@ (8001b5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b28:	4a0d      	ldr	r2, [pc, #52]	@ (8001b60 <LoopForever+0xe>)
  movs r3, #0
 8001b2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b2c:	e002      	b.n	8001b34 <LoopCopyDataInit>

08001b2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b32:	3304      	adds	r3, #4

08001b34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b38:	d3f9      	bcc.n	8001b2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b3c:	4c0a      	ldr	r4, [pc, #40]	@ (8001b68 <LoopForever+0x16>)
  movs r3, #0
 8001b3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b40:	e001      	b.n	8001b46 <LoopFillZerobss>

08001b42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b44:	3204      	adds	r2, #4

08001b46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b48:	d3fb      	bcc.n	8001b42 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b4a:	f001 fba7 	bl	800329c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b4e:	f7ff fd1b 	bl	8001588 <main>

08001b52 <LoopForever>:

LoopForever:
    b LoopForever
 8001b52:	e7fe      	b.n	8001b52 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001b54:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001b58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b5c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001b60:	08006648 	.word	0x08006648
  ldr r2, =_sbss
 8001b64:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001b68:	2000034c 	.word	0x2000034c

08001b6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b6c:	e7fe      	b.n	8001b6c <ADC1_2_IRQHandler>

08001b6e <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	b089      	sub	sp, #36	@ 0x24
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	60f8      	str	r0, [r7, #12]
 8001b76:	60b9      	str	r1, [r7, #8]
 8001b78:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	68bb      	ldr	r3, [r7, #8]
 8001b80:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	fa93 f3a3 	rbit	r3, r3
 8001b88:	613b      	str	r3, [r7, #16]
  return result;
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	fab3 f383 	clz	r3, r3
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	2103      	movs	r1, #3
 8001b96:	fa01 f303 	lsl.w	r3, r1, r3
 8001b9a:	43db      	mvns	r3, r3
 8001b9c:	401a      	ands	r2, r3
 8001b9e:	68bb      	ldr	r3, [r7, #8]
 8001ba0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ba2:	69fb      	ldr	r3, [r7, #28]
 8001ba4:	fa93 f3a3 	rbit	r3, r3
 8001ba8:	61bb      	str	r3, [r7, #24]
  return result;
 8001baa:	69bb      	ldr	r3, [r7, #24]
 8001bac:	fab3 f383 	clz	r3, r3
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	005b      	lsls	r3, r3, #1
 8001bb4:	6879      	ldr	r1, [r7, #4]
 8001bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bba:	431a      	orrs	r2, r3
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	601a      	str	r2, [r3, #0]
}
 8001bc0:	bf00      	nop
 8001bc2:	3724      	adds	r7, #36	@ 0x24
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr

08001bcc <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	60f8      	str	r0, [r7, #12]
 8001bd4:	60b9      	str	r1, [r7, #8]
 8001bd6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	685a      	ldr	r2, [r3, #4]
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	43db      	mvns	r3, r3
 8001be0:	401a      	ands	r2, r3
 8001be2:	68bb      	ldr	r3, [r7, #8]
 8001be4:	6879      	ldr	r1, [r7, #4]
 8001be6:	fb01 f303 	mul.w	r3, r1, r3
 8001bea:	431a      	orrs	r2, r3
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	605a      	str	r2, [r3, #4]
}
 8001bf0:	bf00      	nop
 8001bf2:	3714      	adds	r7, #20
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr

08001bfc <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b089      	sub	sp, #36	@ 0x24
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	60f8      	str	r0, [r7, #12]
 8001c04:	60b9      	str	r1, [r7, #8]
 8001c06:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	689a      	ldr	r2, [r3, #8]
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	fa93 f3a3 	rbit	r3, r3
 8001c16:	613b      	str	r3, [r7, #16]
  return result;
 8001c18:	693b      	ldr	r3, [r7, #16]
 8001c1a:	fab3 f383 	clz	r3, r3
 8001c1e:	b2db      	uxtb	r3, r3
 8001c20:	005b      	lsls	r3, r3, #1
 8001c22:	2103      	movs	r1, #3
 8001c24:	fa01 f303 	lsl.w	r3, r1, r3
 8001c28:	43db      	mvns	r3, r3
 8001c2a:	401a      	ands	r2, r3
 8001c2c:	68bb      	ldr	r3, [r7, #8]
 8001c2e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	fa93 f3a3 	rbit	r3, r3
 8001c36:	61bb      	str	r3, [r7, #24]
  return result;
 8001c38:	69bb      	ldr	r3, [r7, #24]
 8001c3a:	fab3 f383 	clz	r3, r3
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	005b      	lsls	r3, r3, #1
 8001c42:	6879      	ldr	r1, [r7, #4]
 8001c44:	fa01 f303 	lsl.w	r3, r1, r3
 8001c48:	431a      	orrs	r2, r3
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8001c4e:	bf00      	nop
 8001c50:	3724      	adds	r7, #36	@ 0x24
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr

08001c5a <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8001c5a:	b480      	push	{r7}
 8001c5c:	b089      	sub	sp, #36	@ 0x24
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	60f8      	str	r0, [r7, #12]
 8001c62:	60b9      	str	r1, [r7, #8]
 8001c64:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	68da      	ldr	r2, [r3, #12]
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	fa93 f3a3 	rbit	r3, r3
 8001c74:	613b      	str	r3, [r7, #16]
  return result;
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	fab3 f383 	clz	r3, r3
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	005b      	lsls	r3, r3, #1
 8001c80:	2103      	movs	r1, #3
 8001c82:	fa01 f303 	lsl.w	r3, r1, r3
 8001c86:	43db      	mvns	r3, r3
 8001c88:	401a      	ands	r2, r3
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c8e:	69fb      	ldr	r3, [r7, #28]
 8001c90:	fa93 f3a3 	rbit	r3, r3
 8001c94:	61bb      	str	r3, [r7, #24]
  return result;
 8001c96:	69bb      	ldr	r3, [r7, #24]
 8001c98:	fab3 f383 	clz	r3, r3
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	005b      	lsls	r3, r3, #1
 8001ca0:	6879      	ldr	r1, [r7, #4]
 8001ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ca6:	431a      	orrs	r2, r3
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	60da      	str	r2, [r3, #12]
}
 8001cac:	bf00      	nop
 8001cae:	3724      	adds	r7, #36	@ 0x24
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b089      	sub	sp, #36	@ 0x24
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	60f8      	str	r0, [r7, #12]
 8001cc0:	60b9      	str	r1, [r7, #8]
 8001cc2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	6a1a      	ldr	r2, [r3, #32]
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	fa93 f3a3 	rbit	r3, r3
 8001cd2:	613b      	str	r3, [r7, #16]
  return result;
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	fab3 f383 	clz	r3, r3
 8001cda:	b2db      	uxtb	r3, r3
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	210f      	movs	r1, #15
 8001ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce4:	43db      	mvns	r3, r3
 8001ce6:	401a      	ands	r2, r3
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	fa93 f3a3 	rbit	r3, r3
 8001cf2:	61bb      	str	r3, [r7, #24]
  return result;
 8001cf4:	69bb      	ldr	r3, [r7, #24]
 8001cf6:	fab3 f383 	clz	r3, r3
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	009b      	lsls	r3, r3, #2
 8001cfe:	6879      	ldr	r1, [r7, #4]
 8001d00:	fa01 f303 	lsl.w	r3, r1, r3
 8001d04:	431a      	orrs	r2, r3
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8001d0a:	bf00      	nop
 8001d0c:	3724      	adds	r7, #36	@ 0x24
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr

08001d16 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001d16:	b480      	push	{r7}
 8001d18:	b089      	sub	sp, #36	@ 0x24
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	60f8      	str	r0, [r7, #12]
 8001d1e:	60b9      	str	r1, [r7, #8]
 8001d20:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	0a1b      	lsrs	r3, r3, #8
 8001d2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	fa93 f3a3 	rbit	r3, r3
 8001d32:	613b      	str	r3, [r7, #16]
  return result;
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	fab3 f383 	clz	r3, r3
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	210f      	movs	r1, #15
 8001d40:	fa01 f303 	lsl.w	r3, r1, r3
 8001d44:	43db      	mvns	r3, r3
 8001d46:	401a      	ands	r2, r3
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	0a1b      	lsrs	r3, r3, #8
 8001d4c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	fa93 f3a3 	rbit	r3, r3
 8001d54:	61bb      	str	r3, [r7, #24]
  return result;
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	fab3 f383 	clz	r3, r3
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	6879      	ldr	r1, [r7, #4]
 8001d62:	fa01 f303 	lsl.w	r3, r1, r3
 8001d66:	431a      	orrs	r2, r3
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8001d6c:	bf00      	nop
 8001d6e:	3724      	adds	r7, #36	@ 0x24
 8001d70:	46bd      	mov	sp, r7
 8001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d76:	4770      	bx	lr

08001d78 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b088      	sub	sp, #32
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
 8001d80:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	fa93 f3a3 	rbit	r3, r3
 8001d8e:	613b      	str	r3, [r7, #16]
  return result;
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	fab3 f383 	clz	r3, r3
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8001d9a:	e051      	b.n	8001e40 <LL_GPIO_Init+0xc8>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	2101      	movs	r1, #1
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	fa01 f303 	lsl.w	r3, r1, r3
 8001da8:	4013      	ands	r3, r2
 8001daa:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d043      	beq.n	8001e3a <LL_GPIO_Init+0xc2>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d003      	beq.n	8001dc2 <LL_GPIO_Init+0x4a>
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	2b02      	cmp	r3, #2
 8001dc0:	d10e      	bne.n	8001de0 <LL_GPIO_Init+0x68>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	69b9      	ldr	r1, [r7, #24]
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f7ff ff16 	bl	8001bfc <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	6819      	ldr	r1, [r3, #0]
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	461a      	mov	r2, r3
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f7ff fef6 	bl	8001bcc <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	691b      	ldr	r3, [r3, #16]
 8001de4:	461a      	mov	r2, r3
 8001de6:	69b9      	ldr	r1, [r7, #24]
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f7ff ff36 	bl	8001c5a <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	2b02      	cmp	r3, #2
 8001df4:	d11a      	bne.n	8001e2c <LL_GPIO_Init+0xb4>
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	fa93 f3a3 	rbit	r3, r3
 8001e00:	60bb      	str	r3, [r7, #8]
  return result;
 8001e02:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8001e04:	fab3 f383 	clz	r3, r3
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	2b07      	cmp	r3, #7
 8001e0c:	d807      	bhi.n	8001e1e <LL_GPIO_Init+0xa6>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	695b      	ldr	r3, [r3, #20]
 8001e12:	461a      	mov	r2, r3
 8001e14:	69b9      	ldr	r1, [r7, #24]
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f7ff ff4e 	bl	8001cb8 <LL_GPIO_SetAFPin_0_7>
 8001e1c:	e006      	b.n	8001e2c <LL_GPIO_Init+0xb4>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	695b      	ldr	r3, [r3, #20]
 8001e22:	461a      	mov	r2, r3
 8001e24:	69b9      	ldr	r1, [r7, #24]
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f7ff ff75 	bl	8001d16 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	461a      	mov	r2, r3
 8001e32:	69b9      	ldr	r1, [r7, #24]
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	f7ff fe9a 	bl	8001b6e <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	3301      	adds	r3, #1
 8001e3e:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	69fb      	ldr	r3, [r7, #28]
 8001e46:	fa22 f303 	lsr.w	r3, r2, r3
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d1a6      	bne.n	8001d9c <LL_GPIO_Init+0x24>
  }

  return (SUCCESS);
 8001e4e:	2300      	movs	r3, #0
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3720      	adds	r7, #32
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <LL_I2C_Enable>:
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f043 0201 	orr.w	r2, r3, #1
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	601a      	str	r2, [r3, #0]
}
 8001e6c:	bf00      	nop
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <LL_I2C_Disable>:
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f023 0201 	bic.w	r2, r3, #1
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	601a      	str	r2, [r3, #0]
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <LL_I2C_ConfigFilters>:
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b085      	sub	sp, #20
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	60f8      	str	r0, [r7, #12]
 8001ea0:	60b9      	str	r1, [r7, #8]
 8001ea2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	0219      	lsls	r1, r3, #8
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	430b      	orrs	r3, r1
 8001eb4:	431a      	orrs	r2, r3
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	601a      	str	r2, [r3, #0]
}
 8001eba:	bf00      	nop
 8001ebc:	3714      	adds	r7, #20
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr

08001ec6 <LL_I2C_SetOwnAddress1>:
{
 8001ec6:	b480      	push	{r7}
 8001ec8:	b085      	sub	sp, #20
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	60f8      	str	r0, [r7, #12]
 8001ece:	60b9      	str	r1, [r7, #8]
 8001ed0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001eda:	f023 0307 	bic.w	r3, r3, #7
 8001ede:	68b9      	ldr	r1, [r7, #8]
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	430a      	orrs	r2, r1
 8001ee4:	431a      	orrs	r2, r3
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	609a      	str	r2, [r3, #8]
}
 8001eea:	bf00      	nop
 8001eec:	3714      	adds	r7, #20
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr

08001ef6 <LL_I2C_EnableOwnAddress1>:
{
 8001ef6:	b480      	push	{r7}
 8001ef8:	b083      	sub	sp, #12
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	609a      	str	r2, [r3, #8]
}
 8001f0a:	bf00      	nop
 8001f0c:	370c      	adds	r7, #12
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr

08001f16 <LL_I2C_DisableOwnAddress1>:
{
 8001f16:	b480      	push	{r7}
 8001f18:	b083      	sub	sp, #12
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	609a      	str	r2, [r3, #8]
}
 8001f2a:	bf00      	nop
 8001f2c:	370c      	adds	r7, #12
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr

08001f36 <LL_I2C_SetTiming>:
{
 8001f36:	b480      	push	{r7}
 8001f38:	b083      	sub	sp, #12
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
 8001f3e:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	683a      	ldr	r2, [r7, #0]
 8001f44:	611a      	str	r2, [r3, #16]
}
 8001f46:	bf00      	nop
 8001f48:	370c      	adds	r7, #12
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr

08001f52 <LL_I2C_SetMode>:
{
 8001f52:	b480      	push	{r7}
 8001f54:	b083      	sub	sp, #12
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	6078      	str	r0, [r7, #4]
 8001f5a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	431a      	orrs	r2, r3
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	601a      	str	r2, [r3, #0]
}
 8001f6c:	bf00      	nop
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <LL_I2C_AcknowledgeNextData>:
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
 8001f80:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	431a      	orrs	r2, r3
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	605a      	str	r2, [r3, #4]
}
 8001f92:	bf00      	nop
 8001f94:	370c      	adds	r7, #12
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr

08001f9e <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, const LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8001f9e:	b580      	push	{r7, lr}
 8001fa0:	b082      	sub	sp, #8
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	6078      	str	r0, [r7, #4]
 8001fa6:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f7ff ff65 	bl	8001e78 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	6899      	ldr	r1, [r3, #8]
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	68db      	ldr	r3, [r3, #12]
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	6878      	ldr	r0, [r7, #4]
 8001fba:	f7ff ff6d 	bl	8001e98 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	6878      	ldr	r0, [r7, #4]
 8001fc6:	f7ff ffb6 	bl	8001f36 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	f7ff ff44 	bl	8001e58 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f7ff ffa0 	bl	8001f16 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	6919      	ldr	r1, [r3, #16]
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	699b      	ldr	r3, [r3, #24]
 8001fde:	461a      	mov	r2, r3
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f7ff ff70 	bl	8001ec6 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	691b      	ldr	r3, [r3, #16]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d002      	beq.n	8001ff4 <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f7ff ff81 	bl	8001ef6 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f7ff ffa9 	bl	8001f52 <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	695b      	ldr	r3, [r3, #20]
 8002004:	4619      	mov	r1, r3
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f7ff ffb6 	bl	8001f78 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 800200c:	2300      	movs	r3, #0
}
 800200e:	4618      	mov	r0, r3
 8002010:	3708      	adds	r7, #8
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
	...

08002018 <LL_RCC_HSI_IsReady>:
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 800201c:	4b06      	ldr	r3, [pc, #24]	@ (8002038 <LL_RCC_HSI_IsReady+0x20>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f003 0302 	and.w	r3, r3, #2
 8002024:	2b02      	cmp	r3, #2
 8002026:	bf0c      	ite	eq
 8002028:	2301      	moveq	r3, #1
 800202a:	2300      	movne	r3, #0
 800202c:	b2db      	uxtb	r3, r3
}
 800202e:	4618      	mov	r0, r3
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr
 8002038:	40021000 	.word	0x40021000

0800203c <LL_RCC_LSE_IsReady>:
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8002040:	4b06      	ldr	r3, [pc, #24]	@ (800205c <LL_RCC_LSE_IsReady+0x20>)
 8002042:	6a1b      	ldr	r3, [r3, #32]
 8002044:	f003 0302 	and.w	r3, r3, #2
 8002048:	2b02      	cmp	r3, #2
 800204a:	bf0c      	ite	eq
 800204c:	2301      	moveq	r3, #1
 800204e:	2300      	movne	r3, #0
 8002050:	b2db      	uxtb	r3, r3
}
 8002052:	4618      	mov	r0, r3
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr
 800205c:	40021000 	.word	0x40021000

08002060 <LL_RCC_GetSysClkSource>:
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002064:	4b04      	ldr	r3, [pc, #16]	@ (8002078 <LL_RCC_GetSysClkSource+0x18>)
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	f003 030c 	and.w	r3, r3, #12
}
 800206c:	4618      	mov	r0, r3
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	40021000 	.word	0x40021000

0800207c <LL_RCC_GetAHBPrescaler>:
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002080:	4b04      	ldr	r3, [pc, #16]	@ (8002094 <LL_RCC_GetAHBPrescaler+0x18>)
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002088:	4618      	mov	r0, r3
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	40021000 	.word	0x40021000

08002098 <LL_RCC_GetAPB1Prescaler>:
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800209c:	4b04      	ldr	r3, [pc, #16]	@ (80020b0 <LL_RCC_GetAPB1Prescaler+0x18>)
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	40021000 	.word	0x40021000

080020b4 <LL_RCC_GetAPB2Prescaler>:
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80020b8:	4b04      	ldr	r3, [pc, #16]	@ (80020cc <LL_RCC_GetAPB2Prescaler+0x18>)
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	40021000 	.word	0x40021000

080020d0 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 80020d8:	4b07      	ldr	r3, [pc, #28]	@ (80020f8 <LL_RCC_GetUSARTClockSource+0x28>)
 80020da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80020dc:	2103      	movs	r1, #3
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	fa01 f303 	lsl.w	r3, r1, r3
 80020e4:	401a      	ands	r2, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	061b      	lsls	r3, r3, #24
 80020ea:	4313      	orrs	r3, r2
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	40021000 	.word	0x40021000

080020fc <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8002100:	4b04      	ldr	r3, [pc, #16]	@ (8002114 <LL_RCC_PLL_GetMainSource+0x18>)
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
}
 8002108:	4618      	mov	r0, r3
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	40021000 	.word	0x40021000

08002118 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 800211c:	4b04      	ldr	r3, [pc, #16]	@ (8002130 <LL_RCC_PLL_GetMultiplicator+0x18>)
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
}
 8002124:	4618      	mov	r0, r3
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	40021000 	.word	0x40021000

08002134 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 8002138:	4b04      	ldr	r3, [pc, #16]	@ (800214c <LL_RCC_PLL_GetPrediv+0x18>)
 800213a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800213c:	f003 030f 	and.w	r3, r3, #15
}
 8002140:	4618      	mov	r0, r3
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	40021000 	.word	0x40021000

08002150 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8002158:	f000 f862 	bl	8002220 <RCC_GetSystemClockFreq>
 800215c:	4602      	mov	r2, r0
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4618      	mov	r0, r3
 8002168:	f000 f880 	bl	800226c <RCC_GetHCLKClockFreq>
 800216c:	4602      	mov	r2, r0
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	4618      	mov	r0, r3
 8002178:	f000 f88e 	bl	8002298 <RCC_GetPCLK1ClockFreq>
 800217c:	4602      	mov	r2, r0
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	4618      	mov	r0, r3
 8002188:	f000 f89a 	bl	80022c0 <RCC_GetPCLK2ClockFreq>
 800218c:	4602      	mov	r2, r0
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	60da      	str	r2, [r3, #12]
}
 8002192:	bf00      	nop
 8002194:	3708      	adds	r7, #8
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
	...

0800219c <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80021a4:	2300      	movs	r3, #0
 80021a6:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d130      	bne.n	8002210 <LL_RCC_GetUSARTClockFreq+0x74>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f7ff ff8e 	bl	80020d0 <LL_RCC_GetUSARTClockSource>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b03      	cmp	r3, #3
 80021b8:	d00a      	beq.n	80021d0 <LL_RCC_GetUSARTClockFreq+0x34>
 80021ba:	2b03      	cmp	r3, #3
 80021bc:	d819      	bhi.n	80021f2 <LL_RCC_GetUSARTClockFreq+0x56>
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d002      	beq.n	80021c8 <LL_RCC_GetUSARTClockFreq+0x2c>
 80021c2:	2b02      	cmp	r3, #2
 80021c4:	d00c      	beq.n	80021e0 <LL_RCC_GetUSARTClockFreq+0x44>
 80021c6:	e014      	b.n	80021f2 <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80021c8:	f000 f82a 	bl	8002220 <RCC_GetSystemClockFreq>
 80021cc:	60f8      	str	r0, [r7, #12]
        break;
 80021ce:	e01f      	b.n	8002210 <LL_RCC_GetUSARTClockFreq+0x74>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 80021d0:	f7ff ff22 	bl	8002018 <LL_RCC_HSI_IsReady>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d017      	beq.n	800220a <LL_RCC_GetUSARTClockFreq+0x6e>
        {
          usart_frequency = HSI_VALUE;
 80021da:	4b10      	ldr	r3, [pc, #64]	@ (800221c <LL_RCC_GetUSARTClockFreq+0x80>)
 80021dc:	60fb      	str	r3, [r7, #12]
        }
        break;
 80021de:	e014      	b.n	800220a <LL_RCC_GetUSARTClockFreq+0x6e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 80021e0:	f7ff ff2c 	bl	800203c <LL_RCC_LSE_IsReady>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d011      	beq.n	800220e <LL_RCC_GetUSARTClockFreq+0x72>
        {
          usart_frequency = LSE_VALUE;
 80021ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80021ee:	60fb      	str	r3, [r7, #12]
        }
        break;
 80021f0:	e00d      	b.n	800220e <LL_RCC_GetUSARTClockFreq+0x72>

#if defined(RCC_CFGR3_USART1SW_PCLK1)
      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80021f2:	f000 f815 	bl	8002220 <RCC_GetSystemClockFreq>
 80021f6:	4603      	mov	r3, r0
 80021f8:	4618      	mov	r0, r3
 80021fa:	f000 f837 	bl	800226c <RCC_GetHCLKClockFreq>
 80021fe:	4603      	mov	r3, r0
 8002200:	4618      	mov	r0, r3
 8002202:	f000 f849 	bl	8002298 <RCC_GetPCLK1ClockFreq>
 8002206:	60f8      	str	r0, [r7, #12]
#else
      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
#endif /* RCC_CFGR3_USART1SW_PCLK1 */
        break;
 8002208:	e002      	b.n	8002210 <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 800220a:	bf00      	nop
 800220c:	e000      	b.n	8002210 <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 800220e:	bf00      	nop
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 8002210:	68fb      	ldr	r3, [r7, #12]
}
 8002212:	4618      	mov	r0, r3
 8002214:	3710      	adds	r7, #16
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	007a1200 	.word	0x007a1200

08002220 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8002226:	2300      	movs	r3, #0
 8002228:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800222a:	f7ff ff19 	bl	8002060 <LL_RCC_GetSysClkSource>
 800222e:	4603      	mov	r3, r0
 8002230:	2b08      	cmp	r3, #8
 8002232:	d00c      	beq.n	800224e <RCC_GetSystemClockFreq+0x2e>
 8002234:	2b08      	cmp	r3, #8
 8002236:	d80e      	bhi.n	8002256 <RCC_GetSystemClockFreq+0x36>
 8002238:	2b00      	cmp	r3, #0
 800223a:	d002      	beq.n	8002242 <RCC_GetSystemClockFreq+0x22>
 800223c:	2b04      	cmp	r3, #4
 800223e:	d003      	beq.n	8002248 <RCC_GetSystemClockFreq+0x28>
 8002240:	e009      	b.n	8002256 <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8002242:	4b09      	ldr	r3, [pc, #36]	@ (8002268 <RCC_GetSystemClockFreq+0x48>)
 8002244:	607b      	str	r3, [r7, #4]
      break;
 8002246:	e009      	b.n	800225c <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002248:	4b07      	ldr	r3, [pc, #28]	@ (8002268 <RCC_GetSystemClockFreq+0x48>)
 800224a:	607b      	str	r3, [r7, #4]
      break;
 800224c:	e006      	b.n	800225c <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800224e:	f000 f84b 	bl	80022e8 <RCC_PLL_GetFreqDomain_SYS>
 8002252:	6078      	str	r0, [r7, #4]
      break;
 8002254:	e002      	b.n	800225c <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 8002256:	4b04      	ldr	r3, [pc, #16]	@ (8002268 <RCC_GetSystemClockFreq+0x48>)
 8002258:	607b      	str	r3, [r7, #4]
      break;
 800225a:	bf00      	nop
  }

  return frequency;
 800225c:	687b      	ldr	r3, [r7, #4]
}
 800225e:	4618      	mov	r0, r3
 8002260:	3708      	adds	r7, #8
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	007a1200 	.word	0x007a1200

0800226c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002274:	f7ff ff02 	bl	800207c <LL_RCC_GetAHBPrescaler>
 8002278:	4603      	mov	r3, r0
 800227a:	091b      	lsrs	r3, r3, #4
 800227c:	f003 030f 	and.w	r3, r3, #15
 8002280:	4a04      	ldr	r2, [pc, #16]	@ (8002294 <RCC_GetHCLKClockFreq+0x28>)
 8002282:	5cd3      	ldrb	r3, [r2, r3]
 8002284:	461a      	mov	r2, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	40d3      	lsrs	r3, r2
}
 800228a:	4618      	mov	r0, r3
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	08006280 	.word	0x08006280

08002298 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80022a0:	f7ff fefa 	bl	8002098 <LL_RCC_GetAPB1Prescaler>
 80022a4:	4603      	mov	r3, r0
 80022a6:	0a1b      	lsrs	r3, r3, #8
 80022a8:	4a04      	ldr	r2, [pc, #16]	@ (80022bc <RCC_GetPCLK1ClockFreq+0x24>)
 80022aa:	5cd3      	ldrb	r3, [r2, r3]
 80022ac:	461a      	mov	r2, r3
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	40d3      	lsrs	r3, r2
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3708      	adds	r7, #8
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	08006290 	.word	0x08006290

080022c0 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80022c8:	f7ff fef4 	bl	80020b4 <LL_RCC_GetAPB2Prescaler>
 80022cc:	4603      	mov	r3, r0
 80022ce:	0adb      	lsrs	r3, r3, #11
 80022d0:	4a04      	ldr	r2, [pc, #16]	@ (80022e4 <RCC_GetPCLK2ClockFreq+0x24>)
 80022d2:	5cd3      	ldrb	r3, [r2, r3]
 80022d4:	461a      	mov	r2, r3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	40d3      	lsrs	r3, r2
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3708      	adds	r7, #8
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	08006290 	.word	0x08006290

080022e8 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80022e8:	b590      	push	{r4, r7, lr}
 80022ea:	b085      	sub	sp, #20
 80022ec:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 80022ee:	2300      	movs	r3, #0
 80022f0:	60fb      	str	r3, [r7, #12]
 80022f2:	2300      	movs	r3, #0
 80022f4:	60bb      	str	r3, [r7, #8]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 80022f6:	f7ff ff01 	bl	80020fc <LL_RCC_PLL_GetMainSource>
 80022fa:	60b8      	str	r0, [r7, #8]

  switch (pllsource)
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d004      	beq.n	800230c <RCC_PLL_GetFreqDomain_SYS+0x24>
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002308:	d003      	beq.n	8002312 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 800230a:	e005      	b.n	8002318 <RCC_PLL_GetFreqDomain_SYS+0x30>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 800230c:	4b13      	ldr	r3, [pc, #76]	@ (800235c <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800230e:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8002310:	e005      	b.n	800231e <RCC_PLL_GetFreqDomain_SYS+0x36>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8002312:	4b13      	ldr	r3, [pc, #76]	@ (8002360 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8002314:	60fb      	str	r3, [r7, #12]
      break;
 8002316:	e002      	b.n	800231e <RCC_PLL_GetFreqDomain_SYS+0x36>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 8002318:	4b10      	ldr	r3, [pc, #64]	@ (800235c <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800231a:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 800231c:	bf00      	nop
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 800231e:	f7ff ff09 	bl	8002134 <LL_RCC_PLL_GetPrediv>
 8002322:	4603      	mov	r3, r0
 8002324:	3301      	adds	r3, #1
 8002326:	68fa      	ldr	r2, [r7, #12]
 8002328:	fbb2 f4f3 	udiv	r4, r2, r3
 800232c:	f7ff fef4 	bl	8002118 <LL_RCC_PLL_GetMultiplicator>
 8002330:	4603      	mov	r3, r0
 8002332:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8002336:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 800233a:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800233c:	687a      	ldr	r2, [r7, #4]
 800233e:	fa92 f2a2 	rbit	r2, r2
 8002342:	603a      	str	r2, [r7, #0]
  return result;
 8002344:	683a      	ldr	r2, [r7, #0]
 8002346:	fab2 f282 	clz	r2, r2
 800234a:	b2d2      	uxtb	r2, r2
 800234c:	40d3      	lsrs	r3, r2
 800234e:	3302      	adds	r3, #2
 8002350:	fb04 f303 	mul.w	r3, r4, r3
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 8002354:	4618      	mov	r0, r3
 8002356:	3714      	adds	r7, #20
 8002358:	46bd      	mov	sp, r7
 800235a:	bd90      	pop	{r4, r7, pc}
 800235c:	003d0900 	.word	0x003d0900
 8002360:	007a1200 	.word	0x007a1200

08002364 <LL_USART_IsEnabled>:
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 0301 	and.w	r3, r3, #1
 8002374:	2b01      	cmp	r3, #1
 8002376:	d101      	bne.n	800237c <LL_USART_IsEnabled+0x18>
 8002378:	2301      	movs	r3, #1
 800237a:	e000      	b.n	800237e <LL_USART_IsEnabled+0x1a>
 800237c:	2300      	movs	r3, #0
}
 800237e:	4618      	mov	r0, r3
 8002380:	370c      	adds	r7, #12
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr

0800238a <LL_USART_SetStopBitsLength>:
{
 800238a:	b480      	push	{r7}
 800238c:	b083      	sub	sp, #12
 800238e:	af00      	add	r7, sp, #0
 8002390:	6078      	str	r0, [r7, #4]
 8002392:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	431a      	orrs	r2, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	605a      	str	r2, [r3, #4]
}
 80023a4:	bf00      	nop
 80023a6:	370c      	adds	r7, #12
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr

080023b0 <LL_USART_SetHWFlowCtrl>:
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	431a      	orrs	r2, r3
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	609a      	str	r2, [r3, #8]
}
 80023ca:	bf00      	nop
 80023cc:	370c      	adds	r7, #12
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr

080023d6 <LL_USART_SetBaudRate>:
{
 80023d6:	b480      	push	{r7}
 80023d8:	b087      	sub	sp, #28
 80023da:	af00      	add	r7, sp, #0
 80023dc:	60f8      	str	r0, [r7, #12]
 80023de:	60b9      	str	r1, [r7, #8]
 80023e0:	607a      	str	r2, [r7, #4]
 80023e2:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80023ea:	d11a      	bne.n	8002422 <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	005a      	lsls	r2, r3, #1
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	085b      	lsrs	r3, r3, #1
 80023f4:	441a      	add	r2, r3
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80023fc:	b29b      	uxth	r3, r3
 80023fe:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8002400:	697a      	ldr	r2, [r7, #20]
 8002402:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 8002406:	4013      	ands	r3, r2
 8002408:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	085b      	lsrs	r3, r3, #1
 800240e:	b29b      	uxth	r3, r3
 8002410:	f003 0307 	and.w	r3, r3, #7
 8002414:	693a      	ldr	r2, [r7, #16]
 8002416:	4313      	orrs	r3, r2
 8002418:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	693a      	ldr	r2, [r7, #16]
 800241e:	60da      	str	r2, [r3, #12]
}
 8002420:	e00a      	b.n	8002438 <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	085a      	lsrs	r2, r3, #1
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	441a      	add	r2, r3
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002430:	b29b      	uxth	r3, r3
 8002432:	461a      	mov	r2, r3
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	60da      	str	r2, [r3, #12]
}
 8002438:	bf00      	nop
 800243a:	371c      	adds	r7, #28
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr

08002444 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b088      	sub	sp, #32
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8002452:	2300      	movs	r3, #0
 8002454:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002456:	6878      	ldr	r0, [r7, #4]
 8002458:	f7ff ff84 	bl	8002364 <LL_USART_IsEnabled>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d14e      	bne.n	8002500 <LL_USART_Init+0xbc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	4b29      	ldr	r3, [pc, #164]	@ (800250c <LL_USART_Init+0xc8>)
 8002468:	4013      	ands	r3, r2
 800246a:	683a      	ldr	r2, [r7, #0]
 800246c:	6851      	ldr	r1, [r2, #4]
 800246e:	683a      	ldr	r2, [r7, #0]
 8002470:	68d2      	ldr	r2, [r2, #12]
 8002472:	4311      	orrs	r1, r2
 8002474:	683a      	ldr	r2, [r7, #0]
 8002476:	6912      	ldr	r2, [r2, #16]
 8002478:	4311      	orrs	r1, r2
 800247a:	683a      	ldr	r2, [r7, #0]
 800247c:	6992      	ldr	r2, [r2, #24]
 800247e:	430a      	orrs	r2, r1
 8002480:	431a      	orrs	r2, r3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	4619      	mov	r1, r3
 800248c:	6878      	ldr	r0, [r7, #4]
 800248e:	f7ff ff7c 	bl	800238a <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	695b      	ldr	r3, [r3, #20]
 8002496:	4619      	mov	r1, r3
 8002498:	6878      	ldr	r0, [r7, #4]
 800249a:	f7ff ff89 	bl	80023b0 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4a1b      	ldr	r2, [pc, #108]	@ (8002510 <LL_USART_Init+0xcc>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d104      	bne.n	80024b0 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80024a6:	2000      	movs	r0, #0
 80024a8:	f7ff fe78 	bl	800219c <LL_RCC_GetUSARTClockFreq>
 80024ac:	61b8      	str	r0, [r7, #24]
 80024ae:	e016      	b.n	80024de <LL_USART_Init+0x9a>
    }
    else if (USARTx == USART2)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	4a18      	ldr	r2, [pc, #96]	@ (8002514 <LL_USART_Init+0xd0>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d107      	bne.n	80024c8 <LL_USART_Init+0x84>
    {
#if defined(RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80024b8:	f107 0308 	add.w	r3, r7, #8
 80024bc:	4618      	mov	r0, r3
 80024be:	f7ff fe47 	bl	8002150 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	61bb      	str	r3, [r7, #24]
 80024c6:	e00a      	b.n	80024de <LL_USART_Init+0x9a>
#endif /* USART2 Clock selector flag */
    }
    else if (USARTx == USART3)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	4a13      	ldr	r2, [pc, #76]	@ (8002518 <LL_USART_Init+0xd4>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d106      	bne.n	80024de <LL_USART_Init+0x9a>
    {
#if defined(RCC_CFGR3_USART3SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80024d0:	f107 0308 	add.w	r3, r7, #8
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff fe3b 	bl	8002150 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80024de:	69bb      	ldr	r3, [r7, #24]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d00d      	beq.n	8002500 <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d009      	beq.n	8002500 <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 80024ec:	2300      	movs	r3, #0
 80024ee:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 80024f8:	69b9      	ldr	r1, [r7, #24]
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f7ff ff6b 	bl	80023d6 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002500:	7ffb      	ldrb	r3, [r7, #31]
}
 8002502:	4618      	mov	r0, r3
 8002504:	3720      	adds	r7, #32
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	efff69f3 	.word	0xefff69f3
 8002510:	40013800 	.word	0x40013800
 8002514:	40004400 	.word	0x40004400
 8002518:	40004800 	.word	0x40004800

0800251c <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
 8002524:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8002526:	687a      	ldr	r2, [r7, #4]
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	fbb2 f3f3 	udiv	r3, r2, r3
 800252e:	4a07      	ldr	r2, [pc, #28]	@ (800254c <LL_InitTick+0x30>)
 8002530:	3b01      	subs	r3, #1
 8002532:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002534:	4b05      	ldr	r3, [pc, #20]	@ (800254c <LL_InitTick+0x30>)
 8002536:	2200      	movs	r2, #0
 8002538:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800253a:	4b04      	ldr	r3, [pc, #16]	@ (800254c <LL_InitTick+0x30>)
 800253c:	2205      	movs	r2, #5
 800253e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002540:	bf00      	nop
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr
 800254c:	e000e010 	.word	0xe000e010

08002550 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8002558:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800255c:	6878      	ldr	r0, [r7, #4]
 800255e:	f7ff ffdd 	bl	800251c <LL_InitTick>
}
 8002562:	bf00      	nop
 8002564:	3708      	adds	r7, #8
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
	...

0800256c <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 800256c:	b480      	push	{r7}
 800256e:	b085      	sub	sp, #20
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8002574:	4b0f      	ldr	r3, [pc, #60]	@ (80025b4 <LL_mDelay+0x48>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 800257a:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002582:	d00c      	beq.n	800259e <LL_mDelay+0x32>
  {
    Delay++;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	3301      	adds	r3, #1
 8002588:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 800258a:	e008      	b.n	800259e <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 800258c:	4b09      	ldr	r3, [pc, #36]	@ (80025b4 <LL_mDelay+0x48>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d002      	beq.n	800259e <LL_mDelay+0x32>
    {
      Delay--;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	3b01      	subs	r3, #1
 800259c:	607b      	str	r3, [r7, #4]
  while (Delay)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d1f3      	bne.n	800258c <LL_mDelay+0x20>
    }
  }
}
 80025a4:	bf00      	nop
 80025a6:	bf00      	nop
 80025a8:	3714      	adds	r7, #20
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	e000e010 	.word	0xe000e010

080025b8 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80025c0:	4a04      	ldr	r2, [pc, #16]	@ (80025d4 <LL_SetSystemCoreClock+0x1c>)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6013      	str	r3, [r2, #0]
}
 80025c6:	bf00      	nop
 80025c8:	370c      	adds	r7, #12
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	20000000 	.word	0x20000000

080025d8 <LPS25HB_Init>:
#include "lps25hb.h"
#include "i2c.h"
#include <math.h>

void LPS25HB_Init(void) {
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
    uint8_t who_am_i;
    I2C_Read(LPS25HB_I2C_ADDRESS, LPS25HB_WHO_AM_I, &who_am_i, 1);
 80025de:	1dfa      	adds	r2, r7, #7
 80025e0:	2301      	movs	r3, #1
 80025e2:	210f      	movs	r1, #15
 80025e4:	205c      	movs	r0, #92	@ 0x5c
 80025e6:	f7fe fd6f 	bl	80010c8 <I2C_Read>
    if (who_am_i != EXPECTED_WHO_AM_I_VALUE) {
 80025ea:	79fb      	ldrb	r3, [r7, #7]
 80025ec:	2bbd      	cmp	r3, #189	@ 0xbd
 80025ee:	d107      	bne.n	8002600 <LPS25HB_Init+0x28>
            // Handle error: sensor not found or incorrect sensor
        }
    else
    {
    	uint8_t config = 0x90;
 80025f0:	2390      	movs	r3, #144	@ 0x90
 80025f2:	71bb      	strb	r3, [r7, #6]
    	I2C_Write(LPS25HB_I2C_ADDRESS, LPS25HB_CTRL_REG1, &config, 1);
 80025f4:	1dba      	adds	r2, r7, #6
 80025f6:	2301      	movs	r3, #1
 80025f8:	2120      	movs	r1, #32
 80025fa:	205c      	movs	r0, #92	@ 0x5c
 80025fc:	f7fe fd16 	bl	800102c <I2C_Write>
    }
}
 8002600:	bf00      	nop
 8002602:	3708      	adds	r7, #8
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <LPS25HB_ReadPressure>:

int LPS25HB_ReadPressure(float *pressure) {
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
    uint8_t data[3];
    I2C_Read(LPS25HB_I2C_ADDRESS, LPS25HB_PRESS_OUT_XL, data, 3);
 8002610:	f107 0208 	add.w	r2, r7, #8
 8002614:	2303      	movs	r3, #3
 8002616:	2128      	movs	r1, #40	@ 0x28
 8002618:	205c      	movs	r0, #92	@ 0x5c
 800261a:	f7fe fd55 	bl	80010c8 <I2C_Read>
    int32_t raw_pressure = (int32_t)(data[2] << 16 | data[1] << 8 | data[0]);
 800261e:	7abb      	ldrb	r3, [r7, #10]
 8002620:	041a      	lsls	r2, r3, #16
 8002622:	7a7b      	ldrb	r3, [r7, #9]
 8002624:	021b      	lsls	r3, r3, #8
 8002626:	4313      	orrs	r3, r2
 8002628:	7a3a      	ldrb	r2, [r7, #8]
 800262a:	4313      	orrs	r3, r2
 800262c:	60fb      	str	r3, [r7, #12]
    *pressure = raw_pressure / 4096.0;
 800262e:	68f8      	ldr	r0, [r7, #12]
 8002630:	f7fd ff78 	bl	8000524 <__aeabi_i2d>
 8002634:	f04f 0200 	mov.w	r2, #0
 8002638:	4b08      	ldr	r3, [pc, #32]	@ (800265c <LPS25HB_ReadPressure+0x54>)
 800263a:	f7fe f907 	bl	800084c <__aeabi_ddiv>
 800263e:	4602      	mov	r2, r0
 8002640:	460b      	mov	r3, r1
 8002642:	4610      	mov	r0, r2
 8002644:	4619      	mov	r1, r3
 8002646:	f7fe faaf 	bl	8000ba8 <__aeabi_d2f>
 800264a:	4602      	mov	r2, r0
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	601a      	str	r2, [r3, #0]
    return 0;
 8002650:	2300      	movs	r3, #0
}
 8002652:	4618      	mov	r0, r3
 8002654:	3710      	adds	r7, #16
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	40b00000 	.word	0x40b00000

08002660 <LPS25HB_CalculateAltitude>:

float LPS25HB_CalculateAltitude(float pressure) {
 8002660:	b580      	push	{r7, lr}
 8002662:	b084      	sub	sp, #16
 8002664:	af00      	add	r7, sp, #0
 8002666:	ed87 0a01 	vstr	s0, [r7, #4]
    const float seaLevelPressure = 1013.25;
 800266a:	4b1f      	ldr	r3, [pc, #124]	@ (80026e8 <LPS25HB_CalculateAltitude+0x88>)
 800266c:	60fb      	str	r3, [r7, #12]
    float altitude;

    altitude = 44330.0 * (1.0 - pow(pressure / seaLevelPressure, 0.1903));
 800266e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002672:	edd7 7a03 	vldr	s15, [r7, #12]
 8002676:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800267a:	ee16 0a90 	vmov	r0, s13
 800267e:	f7fd ff63 	bl	8000548 <__aeabi_f2d>
 8002682:	4602      	mov	r2, r0
 8002684:	460b      	mov	r3, r1
 8002686:	ed9f 1b14 	vldr	d1, [pc, #80]	@ 80026d8 <LPS25HB_CalculateAltitude+0x78>
 800268a:	ec43 2b10 	vmov	d0, r2, r3
 800268e:	f002 fe77 	bl	8005380 <pow>
 8002692:	ec53 2b10 	vmov	r2, r3, d0
 8002696:	f04f 0000 	mov.w	r0, #0
 800269a:	4914      	ldr	r1, [pc, #80]	@ (80026ec <LPS25HB_CalculateAltitude+0x8c>)
 800269c:	f7fd fdf4 	bl	8000288 <__aeabi_dsub>
 80026a0:	4602      	mov	r2, r0
 80026a2:	460b      	mov	r3, r1
 80026a4:	4610      	mov	r0, r2
 80026a6:	4619      	mov	r1, r3
 80026a8:	a30d      	add	r3, pc, #52	@ (adr r3, 80026e0 <LPS25HB_CalculateAltitude+0x80>)
 80026aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ae:	f7fd ffa3 	bl	80005f8 <__aeabi_dmul>
 80026b2:	4602      	mov	r2, r0
 80026b4:	460b      	mov	r3, r1
 80026b6:	4610      	mov	r0, r2
 80026b8:	4619      	mov	r1, r3
 80026ba:	f7fe fa75 	bl	8000ba8 <__aeabi_d2f>
 80026be:	4603      	mov	r3, r0
 80026c0:	60bb      	str	r3, [r7, #8]

    return altitude;
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	ee07 3a90 	vmov	s15, r3
}
 80026c8:	eeb0 0a67 	vmov.f32	s0, s15
 80026cc:	3710      	adds	r7, #16
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	f3af 8000 	nop.w
 80026d8:	1a36e2eb 	.word	0x1a36e2eb
 80026dc:	3fc85bc0 	.word	0x3fc85bc0
 80026e0:	00000000 	.word	0x00000000
 80026e4:	40e5a540 	.word	0x40e5a540
 80026e8:	447d5000 	.word	0x447d5000
 80026ec:	3ff00000 	.word	0x3ff00000

080026f0 <__cvt>:
 80026f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80026f4:	ec57 6b10 	vmov	r6, r7, d0
 80026f8:	2f00      	cmp	r7, #0
 80026fa:	460c      	mov	r4, r1
 80026fc:	4619      	mov	r1, r3
 80026fe:	463b      	mov	r3, r7
 8002700:	bfbb      	ittet	lt
 8002702:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8002706:	461f      	movlt	r7, r3
 8002708:	2300      	movge	r3, #0
 800270a:	232d      	movlt	r3, #45	@ 0x2d
 800270c:	700b      	strb	r3, [r1, #0]
 800270e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002710:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8002714:	4691      	mov	r9, r2
 8002716:	f023 0820 	bic.w	r8, r3, #32
 800271a:	bfbc      	itt	lt
 800271c:	4632      	movlt	r2, r6
 800271e:	4616      	movlt	r6, r2
 8002720:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002724:	d005      	beq.n	8002732 <__cvt+0x42>
 8002726:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800272a:	d100      	bne.n	800272e <__cvt+0x3e>
 800272c:	3401      	adds	r4, #1
 800272e:	2102      	movs	r1, #2
 8002730:	e000      	b.n	8002734 <__cvt+0x44>
 8002732:	2103      	movs	r1, #3
 8002734:	ab03      	add	r3, sp, #12
 8002736:	9301      	str	r3, [sp, #4]
 8002738:	ab02      	add	r3, sp, #8
 800273a:	9300      	str	r3, [sp, #0]
 800273c:	ec47 6b10 	vmov	d0, r6, r7
 8002740:	4653      	mov	r3, sl
 8002742:	4622      	mov	r2, r4
 8002744:	f000 fe5c 	bl	8003400 <_dtoa_r>
 8002748:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800274c:	4605      	mov	r5, r0
 800274e:	d119      	bne.n	8002784 <__cvt+0x94>
 8002750:	f019 0f01 	tst.w	r9, #1
 8002754:	d00e      	beq.n	8002774 <__cvt+0x84>
 8002756:	eb00 0904 	add.w	r9, r0, r4
 800275a:	2200      	movs	r2, #0
 800275c:	2300      	movs	r3, #0
 800275e:	4630      	mov	r0, r6
 8002760:	4639      	mov	r1, r7
 8002762:	f7fe f9b1 	bl	8000ac8 <__aeabi_dcmpeq>
 8002766:	b108      	cbz	r0, 800276c <__cvt+0x7c>
 8002768:	f8cd 900c 	str.w	r9, [sp, #12]
 800276c:	2230      	movs	r2, #48	@ 0x30
 800276e:	9b03      	ldr	r3, [sp, #12]
 8002770:	454b      	cmp	r3, r9
 8002772:	d31e      	bcc.n	80027b2 <__cvt+0xc2>
 8002774:	9b03      	ldr	r3, [sp, #12]
 8002776:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002778:	1b5b      	subs	r3, r3, r5
 800277a:	4628      	mov	r0, r5
 800277c:	6013      	str	r3, [r2, #0]
 800277e:	b004      	add	sp, #16
 8002780:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002784:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002788:	eb00 0904 	add.w	r9, r0, r4
 800278c:	d1e5      	bne.n	800275a <__cvt+0x6a>
 800278e:	7803      	ldrb	r3, [r0, #0]
 8002790:	2b30      	cmp	r3, #48	@ 0x30
 8002792:	d10a      	bne.n	80027aa <__cvt+0xba>
 8002794:	2200      	movs	r2, #0
 8002796:	2300      	movs	r3, #0
 8002798:	4630      	mov	r0, r6
 800279a:	4639      	mov	r1, r7
 800279c:	f7fe f994 	bl	8000ac8 <__aeabi_dcmpeq>
 80027a0:	b918      	cbnz	r0, 80027aa <__cvt+0xba>
 80027a2:	f1c4 0401 	rsb	r4, r4, #1
 80027a6:	f8ca 4000 	str.w	r4, [sl]
 80027aa:	f8da 3000 	ldr.w	r3, [sl]
 80027ae:	4499      	add	r9, r3
 80027b0:	e7d3      	b.n	800275a <__cvt+0x6a>
 80027b2:	1c59      	adds	r1, r3, #1
 80027b4:	9103      	str	r1, [sp, #12]
 80027b6:	701a      	strb	r2, [r3, #0]
 80027b8:	e7d9      	b.n	800276e <__cvt+0x7e>

080027ba <__exponent>:
 80027ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80027bc:	2900      	cmp	r1, #0
 80027be:	bfba      	itte	lt
 80027c0:	4249      	neglt	r1, r1
 80027c2:	232d      	movlt	r3, #45	@ 0x2d
 80027c4:	232b      	movge	r3, #43	@ 0x2b
 80027c6:	2909      	cmp	r1, #9
 80027c8:	7002      	strb	r2, [r0, #0]
 80027ca:	7043      	strb	r3, [r0, #1]
 80027cc:	dd29      	ble.n	8002822 <__exponent+0x68>
 80027ce:	f10d 0307 	add.w	r3, sp, #7
 80027d2:	461d      	mov	r5, r3
 80027d4:	270a      	movs	r7, #10
 80027d6:	461a      	mov	r2, r3
 80027d8:	fbb1 f6f7 	udiv	r6, r1, r7
 80027dc:	fb07 1416 	mls	r4, r7, r6, r1
 80027e0:	3430      	adds	r4, #48	@ 0x30
 80027e2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80027e6:	460c      	mov	r4, r1
 80027e8:	2c63      	cmp	r4, #99	@ 0x63
 80027ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80027ee:	4631      	mov	r1, r6
 80027f0:	dcf1      	bgt.n	80027d6 <__exponent+0x1c>
 80027f2:	3130      	adds	r1, #48	@ 0x30
 80027f4:	1e94      	subs	r4, r2, #2
 80027f6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80027fa:	1c41      	adds	r1, r0, #1
 80027fc:	4623      	mov	r3, r4
 80027fe:	42ab      	cmp	r3, r5
 8002800:	d30a      	bcc.n	8002818 <__exponent+0x5e>
 8002802:	f10d 0309 	add.w	r3, sp, #9
 8002806:	1a9b      	subs	r3, r3, r2
 8002808:	42ac      	cmp	r4, r5
 800280a:	bf88      	it	hi
 800280c:	2300      	movhi	r3, #0
 800280e:	3302      	adds	r3, #2
 8002810:	4403      	add	r3, r0
 8002812:	1a18      	subs	r0, r3, r0
 8002814:	b003      	add	sp, #12
 8002816:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002818:	f813 6b01 	ldrb.w	r6, [r3], #1
 800281c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8002820:	e7ed      	b.n	80027fe <__exponent+0x44>
 8002822:	2330      	movs	r3, #48	@ 0x30
 8002824:	3130      	adds	r1, #48	@ 0x30
 8002826:	7083      	strb	r3, [r0, #2]
 8002828:	70c1      	strb	r1, [r0, #3]
 800282a:	1d03      	adds	r3, r0, #4
 800282c:	e7f1      	b.n	8002812 <__exponent+0x58>
	...

08002830 <_printf_float>:
 8002830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002834:	b08d      	sub	sp, #52	@ 0x34
 8002836:	460c      	mov	r4, r1
 8002838:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800283c:	4616      	mov	r6, r2
 800283e:	461f      	mov	r7, r3
 8002840:	4605      	mov	r5, r0
 8002842:	f000 fcdb 	bl	80031fc <_localeconv_r>
 8002846:	6803      	ldr	r3, [r0, #0]
 8002848:	9304      	str	r3, [sp, #16]
 800284a:	4618      	mov	r0, r3
 800284c:	f7fd fd10 	bl	8000270 <strlen>
 8002850:	2300      	movs	r3, #0
 8002852:	930a      	str	r3, [sp, #40]	@ 0x28
 8002854:	f8d8 3000 	ldr.w	r3, [r8]
 8002858:	9005      	str	r0, [sp, #20]
 800285a:	3307      	adds	r3, #7
 800285c:	f023 0307 	bic.w	r3, r3, #7
 8002860:	f103 0208 	add.w	r2, r3, #8
 8002864:	f894 a018 	ldrb.w	sl, [r4, #24]
 8002868:	f8d4 b000 	ldr.w	fp, [r4]
 800286c:	f8c8 2000 	str.w	r2, [r8]
 8002870:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002874:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8002878:	9307      	str	r3, [sp, #28]
 800287a:	f8cd 8018 	str.w	r8, [sp, #24]
 800287e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8002882:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002886:	4b9c      	ldr	r3, [pc, #624]	@ (8002af8 <_printf_float+0x2c8>)
 8002888:	f04f 32ff 	mov.w	r2, #4294967295
 800288c:	f7fe f94e 	bl	8000b2c <__aeabi_dcmpun>
 8002890:	bb70      	cbnz	r0, 80028f0 <_printf_float+0xc0>
 8002892:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002896:	4b98      	ldr	r3, [pc, #608]	@ (8002af8 <_printf_float+0x2c8>)
 8002898:	f04f 32ff 	mov.w	r2, #4294967295
 800289c:	f7fe f928 	bl	8000af0 <__aeabi_dcmple>
 80028a0:	bb30      	cbnz	r0, 80028f0 <_printf_float+0xc0>
 80028a2:	2200      	movs	r2, #0
 80028a4:	2300      	movs	r3, #0
 80028a6:	4640      	mov	r0, r8
 80028a8:	4649      	mov	r1, r9
 80028aa:	f7fe f917 	bl	8000adc <__aeabi_dcmplt>
 80028ae:	b110      	cbz	r0, 80028b6 <_printf_float+0x86>
 80028b0:	232d      	movs	r3, #45	@ 0x2d
 80028b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80028b6:	4a91      	ldr	r2, [pc, #580]	@ (8002afc <_printf_float+0x2cc>)
 80028b8:	4b91      	ldr	r3, [pc, #580]	@ (8002b00 <_printf_float+0x2d0>)
 80028ba:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80028be:	bf94      	ite	ls
 80028c0:	4690      	movls	r8, r2
 80028c2:	4698      	movhi	r8, r3
 80028c4:	2303      	movs	r3, #3
 80028c6:	6123      	str	r3, [r4, #16]
 80028c8:	f02b 0304 	bic.w	r3, fp, #4
 80028cc:	6023      	str	r3, [r4, #0]
 80028ce:	f04f 0900 	mov.w	r9, #0
 80028d2:	9700      	str	r7, [sp, #0]
 80028d4:	4633      	mov	r3, r6
 80028d6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80028d8:	4621      	mov	r1, r4
 80028da:	4628      	mov	r0, r5
 80028dc:	f000 f9d2 	bl	8002c84 <_printf_common>
 80028e0:	3001      	adds	r0, #1
 80028e2:	f040 808d 	bne.w	8002a00 <_printf_float+0x1d0>
 80028e6:	f04f 30ff 	mov.w	r0, #4294967295
 80028ea:	b00d      	add	sp, #52	@ 0x34
 80028ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028f0:	4642      	mov	r2, r8
 80028f2:	464b      	mov	r3, r9
 80028f4:	4640      	mov	r0, r8
 80028f6:	4649      	mov	r1, r9
 80028f8:	f7fe f918 	bl	8000b2c <__aeabi_dcmpun>
 80028fc:	b140      	cbz	r0, 8002910 <_printf_float+0xe0>
 80028fe:	464b      	mov	r3, r9
 8002900:	2b00      	cmp	r3, #0
 8002902:	bfbc      	itt	lt
 8002904:	232d      	movlt	r3, #45	@ 0x2d
 8002906:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800290a:	4a7e      	ldr	r2, [pc, #504]	@ (8002b04 <_printf_float+0x2d4>)
 800290c:	4b7e      	ldr	r3, [pc, #504]	@ (8002b08 <_printf_float+0x2d8>)
 800290e:	e7d4      	b.n	80028ba <_printf_float+0x8a>
 8002910:	6863      	ldr	r3, [r4, #4]
 8002912:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8002916:	9206      	str	r2, [sp, #24]
 8002918:	1c5a      	adds	r2, r3, #1
 800291a:	d13b      	bne.n	8002994 <_printf_float+0x164>
 800291c:	2306      	movs	r3, #6
 800291e:	6063      	str	r3, [r4, #4]
 8002920:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8002924:	2300      	movs	r3, #0
 8002926:	6022      	str	r2, [r4, #0]
 8002928:	9303      	str	r3, [sp, #12]
 800292a:	ab0a      	add	r3, sp, #40	@ 0x28
 800292c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8002930:	ab09      	add	r3, sp, #36	@ 0x24
 8002932:	9300      	str	r3, [sp, #0]
 8002934:	6861      	ldr	r1, [r4, #4]
 8002936:	ec49 8b10 	vmov	d0, r8, r9
 800293a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800293e:	4628      	mov	r0, r5
 8002940:	f7ff fed6 	bl	80026f0 <__cvt>
 8002944:	9b06      	ldr	r3, [sp, #24]
 8002946:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8002948:	2b47      	cmp	r3, #71	@ 0x47
 800294a:	4680      	mov	r8, r0
 800294c:	d129      	bne.n	80029a2 <_printf_float+0x172>
 800294e:	1cc8      	adds	r0, r1, #3
 8002950:	db02      	blt.n	8002958 <_printf_float+0x128>
 8002952:	6863      	ldr	r3, [r4, #4]
 8002954:	4299      	cmp	r1, r3
 8002956:	dd41      	ble.n	80029dc <_printf_float+0x1ac>
 8002958:	f1aa 0a02 	sub.w	sl, sl, #2
 800295c:	fa5f fa8a 	uxtb.w	sl, sl
 8002960:	3901      	subs	r1, #1
 8002962:	4652      	mov	r2, sl
 8002964:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8002968:	9109      	str	r1, [sp, #36]	@ 0x24
 800296a:	f7ff ff26 	bl	80027ba <__exponent>
 800296e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002970:	1813      	adds	r3, r2, r0
 8002972:	2a01      	cmp	r2, #1
 8002974:	4681      	mov	r9, r0
 8002976:	6123      	str	r3, [r4, #16]
 8002978:	dc02      	bgt.n	8002980 <_printf_float+0x150>
 800297a:	6822      	ldr	r2, [r4, #0]
 800297c:	07d2      	lsls	r2, r2, #31
 800297e:	d501      	bpl.n	8002984 <_printf_float+0x154>
 8002980:	3301      	adds	r3, #1
 8002982:	6123      	str	r3, [r4, #16]
 8002984:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8002988:	2b00      	cmp	r3, #0
 800298a:	d0a2      	beq.n	80028d2 <_printf_float+0xa2>
 800298c:	232d      	movs	r3, #45	@ 0x2d
 800298e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002992:	e79e      	b.n	80028d2 <_printf_float+0xa2>
 8002994:	9a06      	ldr	r2, [sp, #24]
 8002996:	2a47      	cmp	r2, #71	@ 0x47
 8002998:	d1c2      	bne.n	8002920 <_printf_float+0xf0>
 800299a:	2b00      	cmp	r3, #0
 800299c:	d1c0      	bne.n	8002920 <_printf_float+0xf0>
 800299e:	2301      	movs	r3, #1
 80029a0:	e7bd      	b.n	800291e <_printf_float+0xee>
 80029a2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80029a6:	d9db      	bls.n	8002960 <_printf_float+0x130>
 80029a8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80029ac:	d118      	bne.n	80029e0 <_printf_float+0x1b0>
 80029ae:	2900      	cmp	r1, #0
 80029b0:	6863      	ldr	r3, [r4, #4]
 80029b2:	dd0b      	ble.n	80029cc <_printf_float+0x19c>
 80029b4:	6121      	str	r1, [r4, #16]
 80029b6:	b913      	cbnz	r3, 80029be <_printf_float+0x18e>
 80029b8:	6822      	ldr	r2, [r4, #0]
 80029ba:	07d0      	lsls	r0, r2, #31
 80029bc:	d502      	bpl.n	80029c4 <_printf_float+0x194>
 80029be:	3301      	adds	r3, #1
 80029c0:	440b      	add	r3, r1
 80029c2:	6123      	str	r3, [r4, #16]
 80029c4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80029c6:	f04f 0900 	mov.w	r9, #0
 80029ca:	e7db      	b.n	8002984 <_printf_float+0x154>
 80029cc:	b913      	cbnz	r3, 80029d4 <_printf_float+0x1a4>
 80029ce:	6822      	ldr	r2, [r4, #0]
 80029d0:	07d2      	lsls	r2, r2, #31
 80029d2:	d501      	bpl.n	80029d8 <_printf_float+0x1a8>
 80029d4:	3302      	adds	r3, #2
 80029d6:	e7f4      	b.n	80029c2 <_printf_float+0x192>
 80029d8:	2301      	movs	r3, #1
 80029da:	e7f2      	b.n	80029c2 <_printf_float+0x192>
 80029dc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80029e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80029e2:	4299      	cmp	r1, r3
 80029e4:	db05      	blt.n	80029f2 <_printf_float+0x1c2>
 80029e6:	6823      	ldr	r3, [r4, #0]
 80029e8:	6121      	str	r1, [r4, #16]
 80029ea:	07d8      	lsls	r0, r3, #31
 80029ec:	d5ea      	bpl.n	80029c4 <_printf_float+0x194>
 80029ee:	1c4b      	adds	r3, r1, #1
 80029f0:	e7e7      	b.n	80029c2 <_printf_float+0x192>
 80029f2:	2900      	cmp	r1, #0
 80029f4:	bfd4      	ite	le
 80029f6:	f1c1 0202 	rsble	r2, r1, #2
 80029fa:	2201      	movgt	r2, #1
 80029fc:	4413      	add	r3, r2
 80029fe:	e7e0      	b.n	80029c2 <_printf_float+0x192>
 8002a00:	6823      	ldr	r3, [r4, #0]
 8002a02:	055a      	lsls	r2, r3, #21
 8002a04:	d407      	bmi.n	8002a16 <_printf_float+0x1e6>
 8002a06:	6923      	ldr	r3, [r4, #16]
 8002a08:	4642      	mov	r2, r8
 8002a0a:	4631      	mov	r1, r6
 8002a0c:	4628      	mov	r0, r5
 8002a0e:	47b8      	blx	r7
 8002a10:	3001      	adds	r0, #1
 8002a12:	d12b      	bne.n	8002a6c <_printf_float+0x23c>
 8002a14:	e767      	b.n	80028e6 <_printf_float+0xb6>
 8002a16:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002a1a:	f240 80dd 	bls.w	8002bd8 <_printf_float+0x3a8>
 8002a1e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002a22:	2200      	movs	r2, #0
 8002a24:	2300      	movs	r3, #0
 8002a26:	f7fe f84f 	bl	8000ac8 <__aeabi_dcmpeq>
 8002a2a:	2800      	cmp	r0, #0
 8002a2c:	d033      	beq.n	8002a96 <_printf_float+0x266>
 8002a2e:	4a37      	ldr	r2, [pc, #220]	@ (8002b0c <_printf_float+0x2dc>)
 8002a30:	2301      	movs	r3, #1
 8002a32:	4631      	mov	r1, r6
 8002a34:	4628      	mov	r0, r5
 8002a36:	47b8      	blx	r7
 8002a38:	3001      	adds	r0, #1
 8002a3a:	f43f af54 	beq.w	80028e6 <_printf_float+0xb6>
 8002a3e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8002a42:	4543      	cmp	r3, r8
 8002a44:	db02      	blt.n	8002a4c <_printf_float+0x21c>
 8002a46:	6823      	ldr	r3, [r4, #0]
 8002a48:	07d8      	lsls	r0, r3, #31
 8002a4a:	d50f      	bpl.n	8002a6c <_printf_float+0x23c>
 8002a4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002a50:	4631      	mov	r1, r6
 8002a52:	4628      	mov	r0, r5
 8002a54:	47b8      	blx	r7
 8002a56:	3001      	adds	r0, #1
 8002a58:	f43f af45 	beq.w	80028e6 <_printf_float+0xb6>
 8002a5c:	f04f 0900 	mov.w	r9, #0
 8002a60:	f108 38ff 	add.w	r8, r8, #4294967295
 8002a64:	f104 0a1a 	add.w	sl, r4, #26
 8002a68:	45c8      	cmp	r8, r9
 8002a6a:	dc09      	bgt.n	8002a80 <_printf_float+0x250>
 8002a6c:	6823      	ldr	r3, [r4, #0]
 8002a6e:	079b      	lsls	r3, r3, #30
 8002a70:	f100 8103 	bmi.w	8002c7a <_printf_float+0x44a>
 8002a74:	68e0      	ldr	r0, [r4, #12]
 8002a76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002a78:	4298      	cmp	r0, r3
 8002a7a:	bfb8      	it	lt
 8002a7c:	4618      	movlt	r0, r3
 8002a7e:	e734      	b.n	80028ea <_printf_float+0xba>
 8002a80:	2301      	movs	r3, #1
 8002a82:	4652      	mov	r2, sl
 8002a84:	4631      	mov	r1, r6
 8002a86:	4628      	mov	r0, r5
 8002a88:	47b8      	blx	r7
 8002a8a:	3001      	adds	r0, #1
 8002a8c:	f43f af2b 	beq.w	80028e6 <_printf_float+0xb6>
 8002a90:	f109 0901 	add.w	r9, r9, #1
 8002a94:	e7e8      	b.n	8002a68 <_printf_float+0x238>
 8002a96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	dc39      	bgt.n	8002b10 <_printf_float+0x2e0>
 8002a9c:	4a1b      	ldr	r2, [pc, #108]	@ (8002b0c <_printf_float+0x2dc>)
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	4631      	mov	r1, r6
 8002aa2:	4628      	mov	r0, r5
 8002aa4:	47b8      	blx	r7
 8002aa6:	3001      	adds	r0, #1
 8002aa8:	f43f af1d 	beq.w	80028e6 <_printf_float+0xb6>
 8002aac:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8002ab0:	ea59 0303 	orrs.w	r3, r9, r3
 8002ab4:	d102      	bne.n	8002abc <_printf_float+0x28c>
 8002ab6:	6823      	ldr	r3, [r4, #0]
 8002ab8:	07d9      	lsls	r1, r3, #31
 8002aba:	d5d7      	bpl.n	8002a6c <_printf_float+0x23c>
 8002abc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002ac0:	4631      	mov	r1, r6
 8002ac2:	4628      	mov	r0, r5
 8002ac4:	47b8      	blx	r7
 8002ac6:	3001      	adds	r0, #1
 8002ac8:	f43f af0d 	beq.w	80028e6 <_printf_float+0xb6>
 8002acc:	f04f 0a00 	mov.w	sl, #0
 8002ad0:	f104 0b1a 	add.w	fp, r4, #26
 8002ad4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002ad6:	425b      	negs	r3, r3
 8002ad8:	4553      	cmp	r3, sl
 8002ada:	dc01      	bgt.n	8002ae0 <_printf_float+0x2b0>
 8002adc:	464b      	mov	r3, r9
 8002ade:	e793      	b.n	8002a08 <_printf_float+0x1d8>
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	465a      	mov	r2, fp
 8002ae4:	4631      	mov	r1, r6
 8002ae6:	4628      	mov	r0, r5
 8002ae8:	47b8      	blx	r7
 8002aea:	3001      	adds	r0, #1
 8002aec:	f43f aefb 	beq.w	80028e6 <_printf_float+0xb6>
 8002af0:	f10a 0a01 	add.w	sl, sl, #1
 8002af4:	e7ee      	b.n	8002ad4 <_printf_float+0x2a4>
 8002af6:	bf00      	nop
 8002af8:	7fefffff 	.word	0x7fefffff
 8002afc:	08006298 	.word	0x08006298
 8002b00:	0800629c 	.word	0x0800629c
 8002b04:	080062a0 	.word	0x080062a0
 8002b08:	080062a4 	.word	0x080062a4
 8002b0c:	080062a8 	.word	0x080062a8
 8002b10:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002b12:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8002b16:	4553      	cmp	r3, sl
 8002b18:	bfa8      	it	ge
 8002b1a:	4653      	movge	r3, sl
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	4699      	mov	r9, r3
 8002b20:	dc36      	bgt.n	8002b90 <_printf_float+0x360>
 8002b22:	f04f 0b00 	mov.w	fp, #0
 8002b26:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002b2a:	f104 021a 	add.w	r2, r4, #26
 8002b2e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002b30:	9306      	str	r3, [sp, #24]
 8002b32:	eba3 0309 	sub.w	r3, r3, r9
 8002b36:	455b      	cmp	r3, fp
 8002b38:	dc31      	bgt.n	8002b9e <_printf_float+0x36e>
 8002b3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002b3c:	459a      	cmp	sl, r3
 8002b3e:	dc3a      	bgt.n	8002bb6 <_printf_float+0x386>
 8002b40:	6823      	ldr	r3, [r4, #0]
 8002b42:	07da      	lsls	r2, r3, #31
 8002b44:	d437      	bmi.n	8002bb6 <_printf_float+0x386>
 8002b46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002b48:	ebaa 0903 	sub.w	r9, sl, r3
 8002b4c:	9b06      	ldr	r3, [sp, #24]
 8002b4e:	ebaa 0303 	sub.w	r3, sl, r3
 8002b52:	4599      	cmp	r9, r3
 8002b54:	bfa8      	it	ge
 8002b56:	4699      	movge	r9, r3
 8002b58:	f1b9 0f00 	cmp.w	r9, #0
 8002b5c:	dc33      	bgt.n	8002bc6 <_printf_float+0x396>
 8002b5e:	f04f 0800 	mov.w	r8, #0
 8002b62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002b66:	f104 0b1a 	add.w	fp, r4, #26
 8002b6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002b6c:	ebaa 0303 	sub.w	r3, sl, r3
 8002b70:	eba3 0309 	sub.w	r3, r3, r9
 8002b74:	4543      	cmp	r3, r8
 8002b76:	f77f af79 	ble.w	8002a6c <_printf_float+0x23c>
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	465a      	mov	r2, fp
 8002b7e:	4631      	mov	r1, r6
 8002b80:	4628      	mov	r0, r5
 8002b82:	47b8      	blx	r7
 8002b84:	3001      	adds	r0, #1
 8002b86:	f43f aeae 	beq.w	80028e6 <_printf_float+0xb6>
 8002b8a:	f108 0801 	add.w	r8, r8, #1
 8002b8e:	e7ec      	b.n	8002b6a <_printf_float+0x33a>
 8002b90:	4642      	mov	r2, r8
 8002b92:	4631      	mov	r1, r6
 8002b94:	4628      	mov	r0, r5
 8002b96:	47b8      	blx	r7
 8002b98:	3001      	adds	r0, #1
 8002b9a:	d1c2      	bne.n	8002b22 <_printf_float+0x2f2>
 8002b9c:	e6a3      	b.n	80028e6 <_printf_float+0xb6>
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	4631      	mov	r1, r6
 8002ba2:	4628      	mov	r0, r5
 8002ba4:	9206      	str	r2, [sp, #24]
 8002ba6:	47b8      	blx	r7
 8002ba8:	3001      	adds	r0, #1
 8002baa:	f43f ae9c 	beq.w	80028e6 <_printf_float+0xb6>
 8002bae:	9a06      	ldr	r2, [sp, #24]
 8002bb0:	f10b 0b01 	add.w	fp, fp, #1
 8002bb4:	e7bb      	b.n	8002b2e <_printf_float+0x2fe>
 8002bb6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002bba:	4631      	mov	r1, r6
 8002bbc:	4628      	mov	r0, r5
 8002bbe:	47b8      	blx	r7
 8002bc0:	3001      	adds	r0, #1
 8002bc2:	d1c0      	bne.n	8002b46 <_printf_float+0x316>
 8002bc4:	e68f      	b.n	80028e6 <_printf_float+0xb6>
 8002bc6:	9a06      	ldr	r2, [sp, #24]
 8002bc8:	464b      	mov	r3, r9
 8002bca:	4442      	add	r2, r8
 8002bcc:	4631      	mov	r1, r6
 8002bce:	4628      	mov	r0, r5
 8002bd0:	47b8      	blx	r7
 8002bd2:	3001      	adds	r0, #1
 8002bd4:	d1c3      	bne.n	8002b5e <_printf_float+0x32e>
 8002bd6:	e686      	b.n	80028e6 <_printf_float+0xb6>
 8002bd8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8002bdc:	f1ba 0f01 	cmp.w	sl, #1
 8002be0:	dc01      	bgt.n	8002be6 <_printf_float+0x3b6>
 8002be2:	07db      	lsls	r3, r3, #31
 8002be4:	d536      	bpl.n	8002c54 <_printf_float+0x424>
 8002be6:	2301      	movs	r3, #1
 8002be8:	4642      	mov	r2, r8
 8002bea:	4631      	mov	r1, r6
 8002bec:	4628      	mov	r0, r5
 8002bee:	47b8      	blx	r7
 8002bf0:	3001      	adds	r0, #1
 8002bf2:	f43f ae78 	beq.w	80028e6 <_printf_float+0xb6>
 8002bf6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002bfa:	4631      	mov	r1, r6
 8002bfc:	4628      	mov	r0, r5
 8002bfe:	47b8      	blx	r7
 8002c00:	3001      	adds	r0, #1
 8002c02:	f43f ae70 	beq.w	80028e6 <_printf_float+0xb6>
 8002c06:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8002c12:	f7fd ff59 	bl	8000ac8 <__aeabi_dcmpeq>
 8002c16:	b9c0      	cbnz	r0, 8002c4a <_printf_float+0x41a>
 8002c18:	4653      	mov	r3, sl
 8002c1a:	f108 0201 	add.w	r2, r8, #1
 8002c1e:	4631      	mov	r1, r6
 8002c20:	4628      	mov	r0, r5
 8002c22:	47b8      	blx	r7
 8002c24:	3001      	adds	r0, #1
 8002c26:	d10c      	bne.n	8002c42 <_printf_float+0x412>
 8002c28:	e65d      	b.n	80028e6 <_printf_float+0xb6>
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	465a      	mov	r2, fp
 8002c2e:	4631      	mov	r1, r6
 8002c30:	4628      	mov	r0, r5
 8002c32:	47b8      	blx	r7
 8002c34:	3001      	adds	r0, #1
 8002c36:	f43f ae56 	beq.w	80028e6 <_printf_float+0xb6>
 8002c3a:	f108 0801 	add.w	r8, r8, #1
 8002c3e:	45d0      	cmp	r8, sl
 8002c40:	dbf3      	blt.n	8002c2a <_printf_float+0x3fa>
 8002c42:	464b      	mov	r3, r9
 8002c44:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8002c48:	e6df      	b.n	8002a0a <_printf_float+0x1da>
 8002c4a:	f04f 0800 	mov.w	r8, #0
 8002c4e:	f104 0b1a 	add.w	fp, r4, #26
 8002c52:	e7f4      	b.n	8002c3e <_printf_float+0x40e>
 8002c54:	2301      	movs	r3, #1
 8002c56:	4642      	mov	r2, r8
 8002c58:	e7e1      	b.n	8002c1e <_printf_float+0x3ee>
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	464a      	mov	r2, r9
 8002c5e:	4631      	mov	r1, r6
 8002c60:	4628      	mov	r0, r5
 8002c62:	47b8      	blx	r7
 8002c64:	3001      	adds	r0, #1
 8002c66:	f43f ae3e 	beq.w	80028e6 <_printf_float+0xb6>
 8002c6a:	f108 0801 	add.w	r8, r8, #1
 8002c6e:	68e3      	ldr	r3, [r4, #12]
 8002c70:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8002c72:	1a5b      	subs	r3, r3, r1
 8002c74:	4543      	cmp	r3, r8
 8002c76:	dcf0      	bgt.n	8002c5a <_printf_float+0x42a>
 8002c78:	e6fc      	b.n	8002a74 <_printf_float+0x244>
 8002c7a:	f04f 0800 	mov.w	r8, #0
 8002c7e:	f104 0919 	add.w	r9, r4, #25
 8002c82:	e7f4      	b.n	8002c6e <_printf_float+0x43e>

08002c84 <_printf_common>:
 8002c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c88:	4616      	mov	r6, r2
 8002c8a:	4698      	mov	r8, r3
 8002c8c:	688a      	ldr	r2, [r1, #8]
 8002c8e:	690b      	ldr	r3, [r1, #16]
 8002c90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002c94:	4293      	cmp	r3, r2
 8002c96:	bfb8      	it	lt
 8002c98:	4613      	movlt	r3, r2
 8002c9a:	6033      	str	r3, [r6, #0]
 8002c9c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002ca0:	4607      	mov	r7, r0
 8002ca2:	460c      	mov	r4, r1
 8002ca4:	b10a      	cbz	r2, 8002caa <_printf_common+0x26>
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	6033      	str	r3, [r6, #0]
 8002caa:	6823      	ldr	r3, [r4, #0]
 8002cac:	0699      	lsls	r1, r3, #26
 8002cae:	bf42      	ittt	mi
 8002cb0:	6833      	ldrmi	r3, [r6, #0]
 8002cb2:	3302      	addmi	r3, #2
 8002cb4:	6033      	strmi	r3, [r6, #0]
 8002cb6:	6825      	ldr	r5, [r4, #0]
 8002cb8:	f015 0506 	ands.w	r5, r5, #6
 8002cbc:	d106      	bne.n	8002ccc <_printf_common+0x48>
 8002cbe:	f104 0a19 	add.w	sl, r4, #25
 8002cc2:	68e3      	ldr	r3, [r4, #12]
 8002cc4:	6832      	ldr	r2, [r6, #0]
 8002cc6:	1a9b      	subs	r3, r3, r2
 8002cc8:	42ab      	cmp	r3, r5
 8002cca:	dc26      	bgt.n	8002d1a <_printf_common+0x96>
 8002ccc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002cd0:	6822      	ldr	r2, [r4, #0]
 8002cd2:	3b00      	subs	r3, #0
 8002cd4:	bf18      	it	ne
 8002cd6:	2301      	movne	r3, #1
 8002cd8:	0692      	lsls	r2, r2, #26
 8002cda:	d42b      	bmi.n	8002d34 <_printf_common+0xb0>
 8002cdc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002ce0:	4641      	mov	r1, r8
 8002ce2:	4638      	mov	r0, r7
 8002ce4:	47c8      	blx	r9
 8002ce6:	3001      	adds	r0, #1
 8002ce8:	d01e      	beq.n	8002d28 <_printf_common+0xa4>
 8002cea:	6823      	ldr	r3, [r4, #0]
 8002cec:	6922      	ldr	r2, [r4, #16]
 8002cee:	f003 0306 	and.w	r3, r3, #6
 8002cf2:	2b04      	cmp	r3, #4
 8002cf4:	bf02      	ittt	eq
 8002cf6:	68e5      	ldreq	r5, [r4, #12]
 8002cf8:	6833      	ldreq	r3, [r6, #0]
 8002cfa:	1aed      	subeq	r5, r5, r3
 8002cfc:	68a3      	ldr	r3, [r4, #8]
 8002cfe:	bf0c      	ite	eq
 8002d00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002d04:	2500      	movne	r5, #0
 8002d06:	4293      	cmp	r3, r2
 8002d08:	bfc4      	itt	gt
 8002d0a:	1a9b      	subgt	r3, r3, r2
 8002d0c:	18ed      	addgt	r5, r5, r3
 8002d0e:	2600      	movs	r6, #0
 8002d10:	341a      	adds	r4, #26
 8002d12:	42b5      	cmp	r5, r6
 8002d14:	d11a      	bne.n	8002d4c <_printf_common+0xc8>
 8002d16:	2000      	movs	r0, #0
 8002d18:	e008      	b.n	8002d2c <_printf_common+0xa8>
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	4652      	mov	r2, sl
 8002d1e:	4641      	mov	r1, r8
 8002d20:	4638      	mov	r0, r7
 8002d22:	47c8      	blx	r9
 8002d24:	3001      	adds	r0, #1
 8002d26:	d103      	bne.n	8002d30 <_printf_common+0xac>
 8002d28:	f04f 30ff 	mov.w	r0, #4294967295
 8002d2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d30:	3501      	adds	r5, #1
 8002d32:	e7c6      	b.n	8002cc2 <_printf_common+0x3e>
 8002d34:	18e1      	adds	r1, r4, r3
 8002d36:	1c5a      	adds	r2, r3, #1
 8002d38:	2030      	movs	r0, #48	@ 0x30
 8002d3a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002d3e:	4422      	add	r2, r4
 8002d40:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002d44:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002d48:	3302      	adds	r3, #2
 8002d4a:	e7c7      	b.n	8002cdc <_printf_common+0x58>
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	4622      	mov	r2, r4
 8002d50:	4641      	mov	r1, r8
 8002d52:	4638      	mov	r0, r7
 8002d54:	47c8      	blx	r9
 8002d56:	3001      	adds	r0, #1
 8002d58:	d0e6      	beq.n	8002d28 <_printf_common+0xa4>
 8002d5a:	3601      	adds	r6, #1
 8002d5c:	e7d9      	b.n	8002d12 <_printf_common+0x8e>
	...

08002d60 <_printf_i>:
 8002d60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002d64:	7e0f      	ldrb	r7, [r1, #24]
 8002d66:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002d68:	2f78      	cmp	r7, #120	@ 0x78
 8002d6a:	4691      	mov	r9, r2
 8002d6c:	4680      	mov	r8, r0
 8002d6e:	460c      	mov	r4, r1
 8002d70:	469a      	mov	sl, r3
 8002d72:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002d76:	d807      	bhi.n	8002d88 <_printf_i+0x28>
 8002d78:	2f62      	cmp	r7, #98	@ 0x62
 8002d7a:	d80a      	bhi.n	8002d92 <_printf_i+0x32>
 8002d7c:	2f00      	cmp	r7, #0
 8002d7e:	f000 80d2 	beq.w	8002f26 <_printf_i+0x1c6>
 8002d82:	2f58      	cmp	r7, #88	@ 0x58
 8002d84:	f000 80b9 	beq.w	8002efa <_printf_i+0x19a>
 8002d88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002d8c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002d90:	e03a      	b.n	8002e08 <_printf_i+0xa8>
 8002d92:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002d96:	2b15      	cmp	r3, #21
 8002d98:	d8f6      	bhi.n	8002d88 <_printf_i+0x28>
 8002d9a:	a101      	add	r1, pc, #4	@ (adr r1, 8002da0 <_printf_i+0x40>)
 8002d9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002da0:	08002df9 	.word	0x08002df9
 8002da4:	08002e0d 	.word	0x08002e0d
 8002da8:	08002d89 	.word	0x08002d89
 8002dac:	08002d89 	.word	0x08002d89
 8002db0:	08002d89 	.word	0x08002d89
 8002db4:	08002d89 	.word	0x08002d89
 8002db8:	08002e0d 	.word	0x08002e0d
 8002dbc:	08002d89 	.word	0x08002d89
 8002dc0:	08002d89 	.word	0x08002d89
 8002dc4:	08002d89 	.word	0x08002d89
 8002dc8:	08002d89 	.word	0x08002d89
 8002dcc:	08002f0d 	.word	0x08002f0d
 8002dd0:	08002e37 	.word	0x08002e37
 8002dd4:	08002ec7 	.word	0x08002ec7
 8002dd8:	08002d89 	.word	0x08002d89
 8002ddc:	08002d89 	.word	0x08002d89
 8002de0:	08002f2f 	.word	0x08002f2f
 8002de4:	08002d89 	.word	0x08002d89
 8002de8:	08002e37 	.word	0x08002e37
 8002dec:	08002d89 	.word	0x08002d89
 8002df0:	08002d89 	.word	0x08002d89
 8002df4:	08002ecf 	.word	0x08002ecf
 8002df8:	6833      	ldr	r3, [r6, #0]
 8002dfa:	1d1a      	adds	r2, r3, #4
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	6032      	str	r2, [r6, #0]
 8002e00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002e04:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e09d      	b.n	8002f48 <_printf_i+0x1e8>
 8002e0c:	6833      	ldr	r3, [r6, #0]
 8002e0e:	6820      	ldr	r0, [r4, #0]
 8002e10:	1d19      	adds	r1, r3, #4
 8002e12:	6031      	str	r1, [r6, #0]
 8002e14:	0606      	lsls	r6, r0, #24
 8002e16:	d501      	bpl.n	8002e1c <_printf_i+0xbc>
 8002e18:	681d      	ldr	r5, [r3, #0]
 8002e1a:	e003      	b.n	8002e24 <_printf_i+0xc4>
 8002e1c:	0645      	lsls	r5, r0, #25
 8002e1e:	d5fb      	bpl.n	8002e18 <_printf_i+0xb8>
 8002e20:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002e24:	2d00      	cmp	r5, #0
 8002e26:	da03      	bge.n	8002e30 <_printf_i+0xd0>
 8002e28:	232d      	movs	r3, #45	@ 0x2d
 8002e2a:	426d      	negs	r5, r5
 8002e2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e30:	4859      	ldr	r0, [pc, #356]	@ (8002f98 <_printf_i+0x238>)
 8002e32:	230a      	movs	r3, #10
 8002e34:	e011      	b.n	8002e5a <_printf_i+0xfa>
 8002e36:	6821      	ldr	r1, [r4, #0]
 8002e38:	6833      	ldr	r3, [r6, #0]
 8002e3a:	0608      	lsls	r0, r1, #24
 8002e3c:	f853 5b04 	ldr.w	r5, [r3], #4
 8002e40:	d402      	bmi.n	8002e48 <_printf_i+0xe8>
 8002e42:	0649      	lsls	r1, r1, #25
 8002e44:	bf48      	it	mi
 8002e46:	b2ad      	uxthmi	r5, r5
 8002e48:	2f6f      	cmp	r7, #111	@ 0x6f
 8002e4a:	4853      	ldr	r0, [pc, #332]	@ (8002f98 <_printf_i+0x238>)
 8002e4c:	6033      	str	r3, [r6, #0]
 8002e4e:	bf14      	ite	ne
 8002e50:	230a      	movne	r3, #10
 8002e52:	2308      	moveq	r3, #8
 8002e54:	2100      	movs	r1, #0
 8002e56:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002e5a:	6866      	ldr	r6, [r4, #4]
 8002e5c:	60a6      	str	r6, [r4, #8]
 8002e5e:	2e00      	cmp	r6, #0
 8002e60:	bfa2      	ittt	ge
 8002e62:	6821      	ldrge	r1, [r4, #0]
 8002e64:	f021 0104 	bicge.w	r1, r1, #4
 8002e68:	6021      	strge	r1, [r4, #0]
 8002e6a:	b90d      	cbnz	r5, 8002e70 <_printf_i+0x110>
 8002e6c:	2e00      	cmp	r6, #0
 8002e6e:	d04b      	beq.n	8002f08 <_printf_i+0x1a8>
 8002e70:	4616      	mov	r6, r2
 8002e72:	fbb5 f1f3 	udiv	r1, r5, r3
 8002e76:	fb03 5711 	mls	r7, r3, r1, r5
 8002e7a:	5dc7      	ldrb	r7, [r0, r7]
 8002e7c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002e80:	462f      	mov	r7, r5
 8002e82:	42bb      	cmp	r3, r7
 8002e84:	460d      	mov	r5, r1
 8002e86:	d9f4      	bls.n	8002e72 <_printf_i+0x112>
 8002e88:	2b08      	cmp	r3, #8
 8002e8a:	d10b      	bne.n	8002ea4 <_printf_i+0x144>
 8002e8c:	6823      	ldr	r3, [r4, #0]
 8002e8e:	07df      	lsls	r7, r3, #31
 8002e90:	d508      	bpl.n	8002ea4 <_printf_i+0x144>
 8002e92:	6923      	ldr	r3, [r4, #16]
 8002e94:	6861      	ldr	r1, [r4, #4]
 8002e96:	4299      	cmp	r1, r3
 8002e98:	bfde      	ittt	le
 8002e9a:	2330      	movle	r3, #48	@ 0x30
 8002e9c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002ea0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002ea4:	1b92      	subs	r2, r2, r6
 8002ea6:	6122      	str	r2, [r4, #16]
 8002ea8:	f8cd a000 	str.w	sl, [sp]
 8002eac:	464b      	mov	r3, r9
 8002eae:	aa03      	add	r2, sp, #12
 8002eb0:	4621      	mov	r1, r4
 8002eb2:	4640      	mov	r0, r8
 8002eb4:	f7ff fee6 	bl	8002c84 <_printf_common>
 8002eb8:	3001      	adds	r0, #1
 8002eba:	d14a      	bne.n	8002f52 <_printf_i+0x1f2>
 8002ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ec0:	b004      	add	sp, #16
 8002ec2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ec6:	6823      	ldr	r3, [r4, #0]
 8002ec8:	f043 0320 	orr.w	r3, r3, #32
 8002ecc:	6023      	str	r3, [r4, #0]
 8002ece:	4833      	ldr	r0, [pc, #204]	@ (8002f9c <_printf_i+0x23c>)
 8002ed0:	2778      	movs	r7, #120	@ 0x78
 8002ed2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002ed6:	6823      	ldr	r3, [r4, #0]
 8002ed8:	6831      	ldr	r1, [r6, #0]
 8002eda:	061f      	lsls	r7, r3, #24
 8002edc:	f851 5b04 	ldr.w	r5, [r1], #4
 8002ee0:	d402      	bmi.n	8002ee8 <_printf_i+0x188>
 8002ee2:	065f      	lsls	r7, r3, #25
 8002ee4:	bf48      	it	mi
 8002ee6:	b2ad      	uxthmi	r5, r5
 8002ee8:	6031      	str	r1, [r6, #0]
 8002eea:	07d9      	lsls	r1, r3, #31
 8002eec:	bf44      	itt	mi
 8002eee:	f043 0320 	orrmi.w	r3, r3, #32
 8002ef2:	6023      	strmi	r3, [r4, #0]
 8002ef4:	b11d      	cbz	r5, 8002efe <_printf_i+0x19e>
 8002ef6:	2310      	movs	r3, #16
 8002ef8:	e7ac      	b.n	8002e54 <_printf_i+0xf4>
 8002efa:	4827      	ldr	r0, [pc, #156]	@ (8002f98 <_printf_i+0x238>)
 8002efc:	e7e9      	b.n	8002ed2 <_printf_i+0x172>
 8002efe:	6823      	ldr	r3, [r4, #0]
 8002f00:	f023 0320 	bic.w	r3, r3, #32
 8002f04:	6023      	str	r3, [r4, #0]
 8002f06:	e7f6      	b.n	8002ef6 <_printf_i+0x196>
 8002f08:	4616      	mov	r6, r2
 8002f0a:	e7bd      	b.n	8002e88 <_printf_i+0x128>
 8002f0c:	6833      	ldr	r3, [r6, #0]
 8002f0e:	6825      	ldr	r5, [r4, #0]
 8002f10:	6961      	ldr	r1, [r4, #20]
 8002f12:	1d18      	adds	r0, r3, #4
 8002f14:	6030      	str	r0, [r6, #0]
 8002f16:	062e      	lsls	r6, r5, #24
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	d501      	bpl.n	8002f20 <_printf_i+0x1c0>
 8002f1c:	6019      	str	r1, [r3, #0]
 8002f1e:	e002      	b.n	8002f26 <_printf_i+0x1c6>
 8002f20:	0668      	lsls	r0, r5, #25
 8002f22:	d5fb      	bpl.n	8002f1c <_printf_i+0x1bc>
 8002f24:	8019      	strh	r1, [r3, #0]
 8002f26:	2300      	movs	r3, #0
 8002f28:	6123      	str	r3, [r4, #16]
 8002f2a:	4616      	mov	r6, r2
 8002f2c:	e7bc      	b.n	8002ea8 <_printf_i+0x148>
 8002f2e:	6833      	ldr	r3, [r6, #0]
 8002f30:	1d1a      	adds	r2, r3, #4
 8002f32:	6032      	str	r2, [r6, #0]
 8002f34:	681e      	ldr	r6, [r3, #0]
 8002f36:	6862      	ldr	r2, [r4, #4]
 8002f38:	2100      	movs	r1, #0
 8002f3a:	4630      	mov	r0, r6
 8002f3c:	f7fd f948 	bl	80001d0 <memchr>
 8002f40:	b108      	cbz	r0, 8002f46 <_printf_i+0x1e6>
 8002f42:	1b80      	subs	r0, r0, r6
 8002f44:	6060      	str	r0, [r4, #4]
 8002f46:	6863      	ldr	r3, [r4, #4]
 8002f48:	6123      	str	r3, [r4, #16]
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002f50:	e7aa      	b.n	8002ea8 <_printf_i+0x148>
 8002f52:	6923      	ldr	r3, [r4, #16]
 8002f54:	4632      	mov	r2, r6
 8002f56:	4649      	mov	r1, r9
 8002f58:	4640      	mov	r0, r8
 8002f5a:	47d0      	blx	sl
 8002f5c:	3001      	adds	r0, #1
 8002f5e:	d0ad      	beq.n	8002ebc <_printf_i+0x15c>
 8002f60:	6823      	ldr	r3, [r4, #0]
 8002f62:	079b      	lsls	r3, r3, #30
 8002f64:	d413      	bmi.n	8002f8e <_printf_i+0x22e>
 8002f66:	68e0      	ldr	r0, [r4, #12]
 8002f68:	9b03      	ldr	r3, [sp, #12]
 8002f6a:	4298      	cmp	r0, r3
 8002f6c:	bfb8      	it	lt
 8002f6e:	4618      	movlt	r0, r3
 8002f70:	e7a6      	b.n	8002ec0 <_printf_i+0x160>
 8002f72:	2301      	movs	r3, #1
 8002f74:	4632      	mov	r2, r6
 8002f76:	4649      	mov	r1, r9
 8002f78:	4640      	mov	r0, r8
 8002f7a:	47d0      	blx	sl
 8002f7c:	3001      	adds	r0, #1
 8002f7e:	d09d      	beq.n	8002ebc <_printf_i+0x15c>
 8002f80:	3501      	adds	r5, #1
 8002f82:	68e3      	ldr	r3, [r4, #12]
 8002f84:	9903      	ldr	r1, [sp, #12]
 8002f86:	1a5b      	subs	r3, r3, r1
 8002f88:	42ab      	cmp	r3, r5
 8002f8a:	dcf2      	bgt.n	8002f72 <_printf_i+0x212>
 8002f8c:	e7eb      	b.n	8002f66 <_printf_i+0x206>
 8002f8e:	2500      	movs	r5, #0
 8002f90:	f104 0619 	add.w	r6, r4, #25
 8002f94:	e7f5      	b.n	8002f82 <_printf_i+0x222>
 8002f96:	bf00      	nop
 8002f98:	080062aa 	.word	0x080062aa
 8002f9c:	080062bb 	.word	0x080062bb

08002fa0 <std>:
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	b510      	push	{r4, lr}
 8002fa4:	4604      	mov	r4, r0
 8002fa6:	e9c0 3300 	strd	r3, r3, [r0]
 8002faa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002fae:	6083      	str	r3, [r0, #8]
 8002fb0:	8181      	strh	r1, [r0, #12]
 8002fb2:	6643      	str	r3, [r0, #100]	@ 0x64
 8002fb4:	81c2      	strh	r2, [r0, #14]
 8002fb6:	6183      	str	r3, [r0, #24]
 8002fb8:	4619      	mov	r1, r3
 8002fba:	2208      	movs	r2, #8
 8002fbc:	305c      	adds	r0, #92	@ 0x5c
 8002fbe:	f000 f914 	bl	80031ea <memset>
 8002fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8002ff8 <std+0x58>)
 8002fc4:	6263      	str	r3, [r4, #36]	@ 0x24
 8002fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8002ffc <std+0x5c>)
 8002fc8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002fca:	4b0d      	ldr	r3, [pc, #52]	@ (8003000 <std+0x60>)
 8002fcc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002fce:	4b0d      	ldr	r3, [pc, #52]	@ (8003004 <std+0x64>)
 8002fd0:	6323      	str	r3, [r4, #48]	@ 0x30
 8002fd2:	4b0d      	ldr	r3, [pc, #52]	@ (8003008 <std+0x68>)
 8002fd4:	6224      	str	r4, [r4, #32]
 8002fd6:	429c      	cmp	r4, r3
 8002fd8:	d006      	beq.n	8002fe8 <std+0x48>
 8002fda:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002fde:	4294      	cmp	r4, r2
 8002fe0:	d002      	beq.n	8002fe8 <std+0x48>
 8002fe2:	33d0      	adds	r3, #208	@ 0xd0
 8002fe4:	429c      	cmp	r4, r3
 8002fe6:	d105      	bne.n	8002ff4 <std+0x54>
 8002fe8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002fec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ff0:	f000 b978 	b.w	80032e4 <__retarget_lock_init_recursive>
 8002ff4:	bd10      	pop	{r4, pc}
 8002ff6:	bf00      	nop
 8002ff8:	08003165 	.word	0x08003165
 8002ffc:	08003187 	.word	0x08003187
 8003000:	080031bf 	.word	0x080031bf
 8003004:	080031e3 	.word	0x080031e3
 8003008:	20000200 	.word	0x20000200

0800300c <stdio_exit_handler>:
 800300c:	4a02      	ldr	r2, [pc, #8]	@ (8003018 <stdio_exit_handler+0xc>)
 800300e:	4903      	ldr	r1, [pc, #12]	@ (800301c <stdio_exit_handler+0x10>)
 8003010:	4803      	ldr	r0, [pc, #12]	@ (8003020 <stdio_exit_handler+0x14>)
 8003012:	f000 b869 	b.w	80030e8 <_fwalk_sglue>
 8003016:	bf00      	nop
 8003018:	20000004 	.word	0x20000004
 800301c:	08004c45 	.word	0x08004c45
 8003020:	20000014 	.word	0x20000014

08003024 <cleanup_stdio>:
 8003024:	6841      	ldr	r1, [r0, #4]
 8003026:	4b0c      	ldr	r3, [pc, #48]	@ (8003058 <cleanup_stdio+0x34>)
 8003028:	4299      	cmp	r1, r3
 800302a:	b510      	push	{r4, lr}
 800302c:	4604      	mov	r4, r0
 800302e:	d001      	beq.n	8003034 <cleanup_stdio+0x10>
 8003030:	f001 fe08 	bl	8004c44 <_fflush_r>
 8003034:	68a1      	ldr	r1, [r4, #8]
 8003036:	4b09      	ldr	r3, [pc, #36]	@ (800305c <cleanup_stdio+0x38>)
 8003038:	4299      	cmp	r1, r3
 800303a:	d002      	beq.n	8003042 <cleanup_stdio+0x1e>
 800303c:	4620      	mov	r0, r4
 800303e:	f001 fe01 	bl	8004c44 <_fflush_r>
 8003042:	68e1      	ldr	r1, [r4, #12]
 8003044:	4b06      	ldr	r3, [pc, #24]	@ (8003060 <cleanup_stdio+0x3c>)
 8003046:	4299      	cmp	r1, r3
 8003048:	d004      	beq.n	8003054 <cleanup_stdio+0x30>
 800304a:	4620      	mov	r0, r4
 800304c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003050:	f001 bdf8 	b.w	8004c44 <_fflush_r>
 8003054:	bd10      	pop	{r4, pc}
 8003056:	bf00      	nop
 8003058:	20000200 	.word	0x20000200
 800305c:	20000268 	.word	0x20000268
 8003060:	200002d0 	.word	0x200002d0

08003064 <global_stdio_init.part.0>:
 8003064:	b510      	push	{r4, lr}
 8003066:	4b0b      	ldr	r3, [pc, #44]	@ (8003094 <global_stdio_init.part.0+0x30>)
 8003068:	4c0b      	ldr	r4, [pc, #44]	@ (8003098 <global_stdio_init.part.0+0x34>)
 800306a:	4a0c      	ldr	r2, [pc, #48]	@ (800309c <global_stdio_init.part.0+0x38>)
 800306c:	601a      	str	r2, [r3, #0]
 800306e:	4620      	mov	r0, r4
 8003070:	2200      	movs	r2, #0
 8003072:	2104      	movs	r1, #4
 8003074:	f7ff ff94 	bl	8002fa0 <std>
 8003078:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800307c:	2201      	movs	r2, #1
 800307e:	2109      	movs	r1, #9
 8003080:	f7ff ff8e 	bl	8002fa0 <std>
 8003084:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003088:	2202      	movs	r2, #2
 800308a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800308e:	2112      	movs	r1, #18
 8003090:	f7ff bf86 	b.w	8002fa0 <std>
 8003094:	20000338 	.word	0x20000338
 8003098:	20000200 	.word	0x20000200
 800309c:	0800300d 	.word	0x0800300d

080030a0 <__sfp_lock_acquire>:
 80030a0:	4801      	ldr	r0, [pc, #4]	@ (80030a8 <__sfp_lock_acquire+0x8>)
 80030a2:	f000 b920 	b.w	80032e6 <__retarget_lock_acquire_recursive>
 80030a6:	bf00      	nop
 80030a8:	20000341 	.word	0x20000341

080030ac <__sfp_lock_release>:
 80030ac:	4801      	ldr	r0, [pc, #4]	@ (80030b4 <__sfp_lock_release+0x8>)
 80030ae:	f000 b91b 	b.w	80032e8 <__retarget_lock_release_recursive>
 80030b2:	bf00      	nop
 80030b4:	20000341 	.word	0x20000341

080030b8 <__sinit>:
 80030b8:	b510      	push	{r4, lr}
 80030ba:	4604      	mov	r4, r0
 80030bc:	f7ff fff0 	bl	80030a0 <__sfp_lock_acquire>
 80030c0:	6a23      	ldr	r3, [r4, #32]
 80030c2:	b11b      	cbz	r3, 80030cc <__sinit+0x14>
 80030c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80030c8:	f7ff bff0 	b.w	80030ac <__sfp_lock_release>
 80030cc:	4b04      	ldr	r3, [pc, #16]	@ (80030e0 <__sinit+0x28>)
 80030ce:	6223      	str	r3, [r4, #32]
 80030d0:	4b04      	ldr	r3, [pc, #16]	@ (80030e4 <__sinit+0x2c>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d1f5      	bne.n	80030c4 <__sinit+0xc>
 80030d8:	f7ff ffc4 	bl	8003064 <global_stdio_init.part.0>
 80030dc:	e7f2      	b.n	80030c4 <__sinit+0xc>
 80030de:	bf00      	nop
 80030e0:	08003025 	.word	0x08003025
 80030e4:	20000338 	.word	0x20000338

080030e8 <_fwalk_sglue>:
 80030e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80030ec:	4607      	mov	r7, r0
 80030ee:	4688      	mov	r8, r1
 80030f0:	4614      	mov	r4, r2
 80030f2:	2600      	movs	r6, #0
 80030f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80030f8:	f1b9 0901 	subs.w	r9, r9, #1
 80030fc:	d505      	bpl.n	800310a <_fwalk_sglue+0x22>
 80030fe:	6824      	ldr	r4, [r4, #0]
 8003100:	2c00      	cmp	r4, #0
 8003102:	d1f7      	bne.n	80030f4 <_fwalk_sglue+0xc>
 8003104:	4630      	mov	r0, r6
 8003106:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800310a:	89ab      	ldrh	r3, [r5, #12]
 800310c:	2b01      	cmp	r3, #1
 800310e:	d907      	bls.n	8003120 <_fwalk_sglue+0x38>
 8003110:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003114:	3301      	adds	r3, #1
 8003116:	d003      	beq.n	8003120 <_fwalk_sglue+0x38>
 8003118:	4629      	mov	r1, r5
 800311a:	4638      	mov	r0, r7
 800311c:	47c0      	blx	r8
 800311e:	4306      	orrs	r6, r0
 8003120:	3568      	adds	r5, #104	@ 0x68
 8003122:	e7e9      	b.n	80030f8 <_fwalk_sglue+0x10>

08003124 <siprintf>:
 8003124:	b40e      	push	{r1, r2, r3}
 8003126:	b500      	push	{lr}
 8003128:	b09c      	sub	sp, #112	@ 0x70
 800312a:	ab1d      	add	r3, sp, #116	@ 0x74
 800312c:	9002      	str	r0, [sp, #8]
 800312e:	9006      	str	r0, [sp, #24]
 8003130:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003134:	4809      	ldr	r0, [pc, #36]	@ (800315c <siprintf+0x38>)
 8003136:	9107      	str	r1, [sp, #28]
 8003138:	9104      	str	r1, [sp, #16]
 800313a:	4909      	ldr	r1, [pc, #36]	@ (8003160 <siprintf+0x3c>)
 800313c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003140:	9105      	str	r1, [sp, #20]
 8003142:	6800      	ldr	r0, [r0, #0]
 8003144:	9301      	str	r3, [sp, #4]
 8003146:	a902      	add	r1, sp, #8
 8003148:	f001 fbfc 	bl	8004944 <_svfiprintf_r>
 800314c:	9b02      	ldr	r3, [sp, #8]
 800314e:	2200      	movs	r2, #0
 8003150:	701a      	strb	r2, [r3, #0]
 8003152:	b01c      	add	sp, #112	@ 0x70
 8003154:	f85d eb04 	ldr.w	lr, [sp], #4
 8003158:	b003      	add	sp, #12
 800315a:	4770      	bx	lr
 800315c:	20000010 	.word	0x20000010
 8003160:	ffff0208 	.word	0xffff0208

08003164 <__sread>:
 8003164:	b510      	push	{r4, lr}
 8003166:	460c      	mov	r4, r1
 8003168:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800316c:	f000 f86c 	bl	8003248 <_read_r>
 8003170:	2800      	cmp	r0, #0
 8003172:	bfab      	itete	ge
 8003174:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003176:	89a3      	ldrhlt	r3, [r4, #12]
 8003178:	181b      	addge	r3, r3, r0
 800317a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800317e:	bfac      	ite	ge
 8003180:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003182:	81a3      	strhlt	r3, [r4, #12]
 8003184:	bd10      	pop	{r4, pc}

08003186 <__swrite>:
 8003186:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800318a:	461f      	mov	r7, r3
 800318c:	898b      	ldrh	r3, [r1, #12]
 800318e:	05db      	lsls	r3, r3, #23
 8003190:	4605      	mov	r5, r0
 8003192:	460c      	mov	r4, r1
 8003194:	4616      	mov	r6, r2
 8003196:	d505      	bpl.n	80031a4 <__swrite+0x1e>
 8003198:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800319c:	2302      	movs	r3, #2
 800319e:	2200      	movs	r2, #0
 80031a0:	f000 f840 	bl	8003224 <_lseek_r>
 80031a4:	89a3      	ldrh	r3, [r4, #12]
 80031a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80031aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80031ae:	81a3      	strh	r3, [r4, #12]
 80031b0:	4632      	mov	r2, r6
 80031b2:	463b      	mov	r3, r7
 80031b4:	4628      	mov	r0, r5
 80031b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80031ba:	f000 b857 	b.w	800326c <_write_r>

080031be <__sseek>:
 80031be:	b510      	push	{r4, lr}
 80031c0:	460c      	mov	r4, r1
 80031c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031c6:	f000 f82d 	bl	8003224 <_lseek_r>
 80031ca:	1c43      	adds	r3, r0, #1
 80031cc:	89a3      	ldrh	r3, [r4, #12]
 80031ce:	bf15      	itete	ne
 80031d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80031d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80031d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80031da:	81a3      	strheq	r3, [r4, #12]
 80031dc:	bf18      	it	ne
 80031de:	81a3      	strhne	r3, [r4, #12]
 80031e0:	bd10      	pop	{r4, pc}

080031e2 <__sclose>:
 80031e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031e6:	f000 b80d 	b.w	8003204 <_close_r>

080031ea <memset>:
 80031ea:	4402      	add	r2, r0
 80031ec:	4603      	mov	r3, r0
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d100      	bne.n	80031f4 <memset+0xa>
 80031f2:	4770      	bx	lr
 80031f4:	f803 1b01 	strb.w	r1, [r3], #1
 80031f8:	e7f9      	b.n	80031ee <memset+0x4>
	...

080031fc <_localeconv_r>:
 80031fc:	4800      	ldr	r0, [pc, #0]	@ (8003200 <_localeconv_r+0x4>)
 80031fe:	4770      	bx	lr
 8003200:	20000150 	.word	0x20000150

08003204 <_close_r>:
 8003204:	b538      	push	{r3, r4, r5, lr}
 8003206:	4d06      	ldr	r5, [pc, #24]	@ (8003220 <_close_r+0x1c>)
 8003208:	2300      	movs	r3, #0
 800320a:	4604      	mov	r4, r0
 800320c:	4608      	mov	r0, r1
 800320e:	602b      	str	r3, [r5, #0]
 8003210:	f7fe fadd 	bl	80017ce <_close>
 8003214:	1c43      	adds	r3, r0, #1
 8003216:	d102      	bne.n	800321e <_close_r+0x1a>
 8003218:	682b      	ldr	r3, [r5, #0]
 800321a:	b103      	cbz	r3, 800321e <_close_r+0x1a>
 800321c:	6023      	str	r3, [r4, #0]
 800321e:	bd38      	pop	{r3, r4, r5, pc}
 8003220:	2000033c 	.word	0x2000033c

08003224 <_lseek_r>:
 8003224:	b538      	push	{r3, r4, r5, lr}
 8003226:	4d07      	ldr	r5, [pc, #28]	@ (8003244 <_lseek_r+0x20>)
 8003228:	4604      	mov	r4, r0
 800322a:	4608      	mov	r0, r1
 800322c:	4611      	mov	r1, r2
 800322e:	2200      	movs	r2, #0
 8003230:	602a      	str	r2, [r5, #0]
 8003232:	461a      	mov	r2, r3
 8003234:	f7fe faf2 	bl	800181c <_lseek>
 8003238:	1c43      	adds	r3, r0, #1
 800323a:	d102      	bne.n	8003242 <_lseek_r+0x1e>
 800323c:	682b      	ldr	r3, [r5, #0]
 800323e:	b103      	cbz	r3, 8003242 <_lseek_r+0x1e>
 8003240:	6023      	str	r3, [r4, #0]
 8003242:	bd38      	pop	{r3, r4, r5, pc}
 8003244:	2000033c 	.word	0x2000033c

08003248 <_read_r>:
 8003248:	b538      	push	{r3, r4, r5, lr}
 800324a:	4d07      	ldr	r5, [pc, #28]	@ (8003268 <_read_r+0x20>)
 800324c:	4604      	mov	r4, r0
 800324e:	4608      	mov	r0, r1
 8003250:	4611      	mov	r1, r2
 8003252:	2200      	movs	r2, #0
 8003254:	602a      	str	r2, [r5, #0]
 8003256:	461a      	mov	r2, r3
 8003258:	f7fe fa80 	bl	800175c <_read>
 800325c:	1c43      	adds	r3, r0, #1
 800325e:	d102      	bne.n	8003266 <_read_r+0x1e>
 8003260:	682b      	ldr	r3, [r5, #0]
 8003262:	b103      	cbz	r3, 8003266 <_read_r+0x1e>
 8003264:	6023      	str	r3, [r4, #0]
 8003266:	bd38      	pop	{r3, r4, r5, pc}
 8003268:	2000033c 	.word	0x2000033c

0800326c <_write_r>:
 800326c:	b538      	push	{r3, r4, r5, lr}
 800326e:	4d07      	ldr	r5, [pc, #28]	@ (800328c <_write_r+0x20>)
 8003270:	4604      	mov	r4, r0
 8003272:	4608      	mov	r0, r1
 8003274:	4611      	mov	r1, r2
 8003276:	2200      	movs	r2, #0
 8003278:	602a      	str	r2, [r5, #0]
 800327a:	461a      	mov	r2, r3
 800327c:	f7fe fa8b 	bl	8001796 <_write>
 8003280:	1c43      	adds	r3, r0, #1
 8003282:	d102      	bne.n	800328a <_write_r+0x1e>
 8003284:	682b      	ldr	r3, [r5, #0]
 8003286:	b103      	cbz	r3, 800328a <_write_r+0x1e>
 8003288:	6023      	str	r3, [r4, #0]
 800328a:	bd38      	pop	{r3, r4, r5, pc}
 800328c:	2000033c 	.word	0x2000033c

08003290 <__errno>:
 8003290:	4b01      	ldr	r3, [pc, #4]	@ (8003298 <__errno+0x8>)
 8003292:	6818      	ldr	r0, [r3, #0]
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop
 8003298:	20000010 	.word	0x20000010

0800329c <__libc_init_array>:
 800329c:	b570      	push	{r4, r5, r6, lr}
 800329e:	4d0d      	ldr	r5, [pc, #52]	@ (80032d4 <__libc_init_array+0x38>)
 80032a0:	4c0d      	ldr	r4, [pc, #52]	@ (80032d8 <__libc_init_array+0x3c>)
 80032a2:	1b64      	subs	r4, r4, r5
 80032a4:	10a4      	asrs	r4, r4, #2
 80032a6:	2600      	movs	r6, #0
 80032a8:	42a6      	cmp	r6, r4
 80032aa:	d109      	bne.n	80032c0 <__libc_init_array+0x24>
 80032ac:	4d0b      	ldr	r5, [pc, #44]	@ (80032dc <__libc_init_array+0x40>)
 80032ae:	4c0c      	ldr	r4, [pc, #48]	@ (80032e0 <__libc_init_array+0x44>)
 80032b0:	f002 ffc4 	bl	800623c <_init>
 80032b4:	1b64      	subs	r4, r4, r5
 80032b6:	10a4      	asrs	r4, r4, #2
 80032b8:	2600      	movs	r6, #0
 80032ba:	42a6      	cmp	r6, r4
 80032bc:	d105      	bne.n	80032ca <__libc_init_array+0x2e>
 80032be:	bd70      	pop	{r4, r5, r6, pc}
 80032c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80032c4:	4798      	blx	r3
 80032c6:	3601      	adds	r6, #1
 80032c8:	e7ee      	b.n	80032a8 <__libc_init_array+0xc>
 80032ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80032ce:	4798      	blx	r3
 80032d0:	3601      	adds	r6, #1
 80032d2:	e7f2      	b.n	80032ba <__libc_init_array+0x1e>
 80032d4:	08006640 	.word	0x08006640
 80032d8:	08006640 	.word	0x08006640
 80032dc:	08006640 	.word	0x08006640
 80032e0:	08006644 	.word	0x08006644

080032e4 <__retarget_lock_init_recursive>:
 80032e4:	4770      	bx	lr

080032e6 <__retarget_lock_acquire_recursive>:
 80032e6:	4770      	bx	lr

080032e8 <__retarget_lock_release_recursive>:
 80032e8:	4770      	bx	lr

080032ea <quorem>:
 80032ea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032ee:	6903      	ldr	r3, [r0, #16]
 80032f0:	690c      	ldr	r4, [r1, #16]
 80032f2:	42a3      	cmp	r3, r4
 80032f4:	4607      	mov	r7, r0
 80032f6:	db7e      	blt.n	80033f6 <quorem+0x10c>
 80032f8:	3c01      	subs	r4, #1
 80032fa:	f101 0814 	add.w	r8, r1, #20
 80032fe:	00a3      	lsls	r3, r4, #2
 8003300:	f100 0514 	add.w	r5, r0, #20
 8003304:	9300      	str	r3, [sp, #0]
 8003306:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800330a:	9301      	str	r3, [sp, #4]
 800330c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003310:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003314:	3301      	adds	r3, #1
 8003316:	429a      	cmp	r2, r3
 8003318:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800331c:	fbb2 f6f3 	udiv	r6, r2, r3
 8003320:	d32e      	bcc.n	8003380 <quorem+0x96>
 8003322:	f04f 0a00 	mov.w	sl, #0
 8003326:	46c4      	mov	ip, r8
 8003328:	46ae      	mov	lr, r5
 800332a:	46d3      	mov	fp, sl
 800332c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003330:	b298      	uxth	r0, r3
 8003332:	fb06 a000 	mla	r0, r6, r0, sl
 8003336:	0c02      	lsrs	r2, r0, #16
 8003338:	0c1b      	lsrs	r3, r3, #16
 800333a:	fb06 2303 	mla	r3, r6, r3, r2
 800333e:	f8de 2000 	ldr.w	r2, [lr]
 8003342:	b280      	uxth	r0, r0
 8003344:	b292      	uxth	r2, r2
 8003346:	1a12      	subs	r2, r2, r0
 8003348:	445a      	add	r2, fp
 800334a:	f8de 0000 	ldr.w	r0, [lr]
 800334e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003352:	b29b      	uxth	r3, r3
 8003354:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8003358:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800335c:	b292      	uxth	r2, r2
 800335e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003362:	45e1      	cmp	r9, ip
 8003364:	f84e 2b04 	str.w	r2, [lr], #4
 8003368:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800336c:	d2de      	bcs.n	800332c <quorem+0x42>
 800336e:	9b00      	ldr	r3, [sp, #0]
 8003370:	58eb      	ldr	r3, [r5, r3]
 8003372:	b92b      	cbnz	r3, 8003380 <quorem+0x96>
 8003374:	9b01      	ldr	r3, [sp, #4]
 8003376:	3b04      	subs	r3, #4
 8003378:	429d      	cmp	r5, r3
 800337a:	461a      	mov	r2, r3
 800337c:	d32f      	bcc.n	80033de <quorem+0xf4>
 800337e:	613c      	str	r4, [r7, #16]
 8003380:	4638      	mov	r0, r7
 8003382:	f001 f97b 	bl	800467c <__mcmp>
 8003386:	2800      	cmp	r0, #0
 8003388:	db25      	blt.n	80033d6 <quorem+0xec>
 800338a:	4629      	mov	r1, r5
 800338c:	2000      	movs	r0, #0
 800338e:	f858 2b04 	ldr.w	r2, [r8], #4
 8003392:	f8d1 c000 	ldr.w	ip, [r1]
 8003396:	fa1f fe82 	uxth.w	lr, r2
 800339a:	fa1f f38c 	uxth.w	r3, ip
 800339e:	eba3 030e 	sub.w	r3, r3, lr
 80033a2:	4403      	add	r3, r0
 80033a4:	0c12      	lsrs	r2, r2, #16
 80033a6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80033aa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80033b4:	45c1      	cmp	r9, r8
 80033b6:	f841 3b04 	str.w	r3, [r1], #4
 80033ba:	ea4f 4022 	mov.w	r0, r2, asr #16
 80033be:	d2e6      	bcs.n	800338e <quorem+0xa4>
 80033c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80033c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80033c8:	b922      	cbnz	r2, 80033d4 <quorem+0xea>
 80033ca:	3b04      	subs	r3, #4
 80033cc:	429d      	cmp	r5, r3
 80033ce:	461a      	mov	r2, r3
 80033d0:	d30b      	bcc.n	80033ea <quorem+0x100>
 80033d2:	613c      	str	r4, [r7, #16]
 80033d4:	3601      	adds	r6, #1
 80033d6:	4630      	mov	r0, r6
 80033d8:	b003      	add	sp, #12
 80033da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033de:	6812      	ldr	r2, [r2, #0]
 80033e0:	3b04      	subs	r3, #4
 80033e2:	2a00      	cmp	r2, #0
 80033e4:	d1cb      	bne.n	800337e <quorem+0x94>
 80033e6:	3c01      	subs	r4, #1
 80033e8:	e7c6      	b.n	8003378 <quorem+0x8e>
 80033ea:	6812      	ldr	r2, [r2, #0]
 80033ec:	3b04      	subs	r3, #4
 80033ee:	2a00      	cmp	r2, #0
 80033f0:	d1ef      	bne.n	80033d2 <quorem+0xe8>
 80033f2:	3c01      	subs	r4, #1
 80033f4:	e7ea      	b.n	80033cc <quorem+0xe2>
 80033f6:	2000      	movs	r0, #0
 80033f8:	e7ee      	b.n	80033d8 <quorem+0xee>
 80033fa:	0000      	movs	r0, r0
 80033fc:	0000      	movs	r0, r0
	...

08003400 <_dtoa_r>:
 8003400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003404:	69c7      	ldr	r7, [r0, #28]
 8003406:	b099      	sub	sp, #100	@ 0x64
 8003408:	ed8d 0b02 	vstr	d0, [sp, #8]
 800340c:	ec55 4b10 	vmov	r4, r5, d0
 8003410:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8003412:	9109      	str	r1, [sp, #36]	@ 0x24
 8003414:	4683      	mov	fp, r0
 8003416:	920e      	str	r2, [sp, #56]	@ 0x38
 8003418:	9313      	str	r3, [sp, #76]	@ 0x4c
 800341a:	b97f      	cbnz	r7, 800343c <_dtoa_r+0x3c>
 800341c:	2010      	movs	r0, #16
 800341e:	f000 fdfd 	bl	800401c <malloc>
 8003422:	4602      	mov	r2, r0
 8003424:	f8cb 001c 	str.w	r0, [fp, #28]
 8003428:	b920      	cbnz	r0, 8003434 <_dtoa_r+0x34>
 800342a:	4ba7      	ldr	r3, [pc, #668]	@ (80036c8 <_dtoa_r+0x2c8>)
 800342c:	21ef      	movs	r1, #239	@ 0xef
 800342e:	48a7      	ldr	r0, [pc, #668]	@ (80036cc <_dtoa_r+0x2cc>)
 8003430:	f001 fc68 	bl	8004d04 <__assert_func>
 8003434:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8003438:	6007      	str	r7, [r0, #0]
 800343a:	60c7      	str	r7, [r0, #12]
 800343c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003440:	6819      	ldr	r1, [r3, #0]
 8003442:	b159      	cbz	r1, 800345c <_dtoa_r+0x5c>
 8003444:	685a      	ldr	r2, [r3, #4]
 8003446:	604a      	str	r2, [r1, #4]
 8003448:	2301      	movs	r3, #1
 800344a:	4093      	lsls	r3, r2
 800344c:	608b      	str	r3, [r1, #8]
 800344e:	4658      	mov	r0, fp
 8003450:	f000 feda 	bl	8004208 <_Bfree>
 8003454:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003458:	2200      	movs	r2, #0
 800345a:	601a      	str	r2, [r3, #0]
 800345c:	1e2b      	subs	r3, r5, #0
 800345e:	bfb9      	ittee	lt
 8003460:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8003464:	9303      	strlt	r3, [sp, #12]
 8003466:	2300      	movge	r3, #0
 8003468:	6033      	strge	r3, [r6, #0]
 800346a:	9f03      	ldr	r7, [sp, #12]
 800346c:	4b98      	ldr	r3, [pc, #608]	@ (80036d0 <_dtoa_r+0x2d0>)
 800346e:	bfbc      	itt	lt
 8003470:	2201      	movlt	r2, #1
 8003472:	6032      	strlt	r2, [r6, #0]
 8003474:	43bb      	bics	r3, r7
 8003476:	d112      	bne.n	800349e <_dtoa_r+0x9e>
 8003478:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800347a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800347e:	6013      	str	r3, [r2, #0]
 8003480:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8003484:	4323      	orrs	r3, r4
 8003486:	f000 854d 	beq.w	8003f24 <_dtoa_r+0xb24>
 800348a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800348c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80036e4 <_dtoa_r+0x2e4>
 8003490:	2b00      	cmp	r3, #0
 8003492:	f000 854f 	beq.w	8003f34 <_dtoa_r+0xb34>
 8003496:	f10a 0303 	add.w	r3, sl, #3
 800349a:	f000 bd49 	b.w	8003f30 <_dtoa_r+0xb30>
 800349e:	ed9d 7b02 	vldr	d7, [sp, #8]
 80034a2:	2200      	movs	r2, #0
 80034a4:	ec51 0b17 	vmov	r0, r1, d7
 80034a8:	2300      	movs	r3, #0
 80034aa:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80034ae:	f7fd fb0b 	bl	8000ac8 <__aeabi_dcmpeq>
 80034b2:	4680      	mov	r8, r0
 80034b4:	b158      	cbz	r0, 80034ce <_dtoa_r+0xce>
 80034b6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80034b8:	2301      	movs	r3, #1
 80034ba:	6013      	str	r3, [r2, #0]
 80034bc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80034be:	b113      	cbz	r3, 80034c6 <_dtoa_r+0xc6>
 80034c0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80034c2:	4b84      	ldr	r3, [pc, #528]	@ (80036d4 <_dtoa_r+0x2d4>)
 80034c4:	6013      	str	r3, [r2, #0]
 80034c6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80036e8 <_dtoa_r+0x2e8>
 80034ca:	f000 bd33 	b.w	8003f34 <_dtoa_r+0xb34>
 80034ce:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80034d2:	aa16      	add	r2, sp, #88	@ 0x58
 80034d4:	a917      	add	r1, sp, #92	@ 0x5c
 80034d6:	4658      	mov	r0, fp
 80034d8:	f001 f980 	bl	80047dc <__d2b>
 80034dc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80034e0:	4681      	mov	r9, r0
 80034e2:	2e00      	cmp	r6, #0
 80034e4:	d077      	beq.n	80035d6 <_dtoa_r+0x1d6>
 80034e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80034e8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80034ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80034f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80034f4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80034f8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80034fc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8003500:	4619      	mov	r1, r3
 8003502:	2200      	movs	r2, #0
 8003504:	4b74      	ldr	r3, [pc, #464]	@ (80036d8 <_dtoa_r+0x2d8>)
 8003506:	f7fc febf 	bl	8000288 <__aeabi_dsub>
 800350a:	a369      	add	r3, pc, #420	@ (adr r3, 80036b0 <_dtoa_r+0x2b0>)
 800350c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003510:	f7fd f872 	bl	80005f8 <__aeabi_dmul>
 8003514:	a368      	add	r3, pc, #416	@ (adr r3, 80036b8 <_dtoa_r+0x2b8>)
 8003516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800351a:	f7fc feb7 	bl	800028c <__adddf3>
 800351e:	4604      	mov	r4, r0
 8003520:	4630      	mov	r0, r6
 8003522:	460d      	mov	r5, r1
 8003524:	f7fc fffe 	bl	8000524 <__aeabi_i2d>
 8003528:	a365      	add	r3, pc, #404	@ (adr r3, 80036c0 <_dtoa_r+0x2c0>)
 800352a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800352e:	f7fd f863 	bl	80005f8 <__aeabi_dmul>
 8003532:	4602      	mov	r2, r0
 8003534:	460b      	mov	r3, r1
 8003536:	4620      	mov	r0, r4
 8003538:	4629      	mov	r1, r5
 800353a:	f7fc fea7 	bl	800028c <__adddf3>
 800353e:	4604      	mov	r4, r0
 8003540:	460d      	mov	r5, r1
 8003542:	f7fd fb09 	bl	8000b58 <__aeabi_d2iz>
 8003546:	2200      	movs	r2, #0
 8003548:	4607      	mov	r7, r0
 800354a:	2300      	movs	r3, #0
 800354c:	4620      	mov	r0, r4
 800354e:	4629      	mov	r1, r5
 8003550:	f7fd fac4 	bl	8000adc <__aeabi_dcmplt>
 8003554:	b140      	cbz	r0, 8003568 <_dtoa_r+0x168>
 8003556:	4638      	mov	r0, r7
 8003558:	f7fc ffe4 	bl	8000524 <__aeabi_i2d>
 800355c:	4622      	mov	r2, r4
 800355e:	462b      	mov	r3, r5
 8003560:	f7fd fab2 	bl	8000ac8 <__aeabi_dcmpeq>
 8003564:	b900      	cbnz	r0, 8003568 <_dtoa_r+0x168>
 8003566:	3f01      	subs	r7, #1
 8003568:	2f16      	cmp	r7, #22
 800356a:	d851      	bhi.n	8003610 <_dtoa_r+0x210>
 800356c:	4b5b      	ldr	r3, [pc, #364]	@ (80036dc <_dtoa_r+0x2dc>)
 800356e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003576:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800357a:	f7fd faaf 	bl	8000adc <__aeabi_dcmplt>
 800357e:	2800      	cmp	r0, #0
 8003580:	d048      	beq.n	8003614 <_dtoa_r+0x214>
 8003582:	3f01      	subs	r7, #1
 8003584:	2300      	movs	r3, #0
 8003586:	9312      	str	r3, [sp, #72]	@ 0x48
 8003588:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800358a:	1b9b      	subs	r3, r3, r6
 800358c:	1e5a      	subs	r2, r3, #1
 800358e:	bf44      	itt	mi
 8003590:	f1c3 0801 	rsbmi	r8, r3, #1
 8003594:	2300      	movmi	r3, #0
 8003596:	9208      	str	r2, [sp, #32]
 8003598:	bf54      	ite	pl
 800359a:	f04f 0800 	movpl.w	r8, #0
 800359e:	9308      	strmi	r3, [sp, #32]
 80035a0:	2f00      	cmp	r7, #0
 80035a2:	db39      	blt.n	8003618 <_dtoa_r+0x218>
 80035a4:	9b08      	ldr	r3, [sp, #32]
 80035a6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80035a8:	443b      	add	r3, r7
 80035aa:	9308      	str	r3, [sp, #32]
 80035ac:	2300      	movs	r3, #0
 80035ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80035b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80035b2:	2b09      	cmp	r3, #9
 80035b4:	d864      	bhi.n	8003680 <_dtoa_r+0x280>
 80035b6:	2b05      	cmp	r3, #5
 80035b8:	bfc4      	itt	gt
 80035ba:	3b04      	subgt	r3, #4
 80035bc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80035be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80035c0:	f1a3 0302 	sub.w	r3, r3, #2
 80035c4:	bfcc      	ite	gt
 80035c6:	2400      	movgt	r4, #0
 80035c8:	2401      	movle	r4, #1
 80035ca:	2b03      	cmp	r3, #3
 80035cc:	d863      	bhi.n	8003696 <_dtoa_r+0x296>
 80035ce:	e8df f003 	tbb	[pc, r3]
 80035d2:	372a      	.short	0x372a
 80035d4:	5535      	.short	0x5535
 80035d6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80035da:	441e      	add	r6, r3
 80035dc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80035e0:	2b20      	cmp	r3, #32
 80035e2:	bfc1      	itttt	gt
 80035e4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80035e8:	409f      	lslgt	r7, r3
 80035ea:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80035ee:	fa24 f303 	lsrgt.w	r3, r4, r3
 80035f2:	bfd6      	itet	le
 80035f4:	f1c3 0320 	rsble	r3, r3, #32
 80035f8:	ea47 0003 	orrgt.w	r0, r7, r3
 80035fc:	fa04 f003 	lslle.w	r0, r4, r3
 8003600:	f7fc ff80 	bl	8000504 <__aeabi_ui2d>
 8003604:	2201      	movs	r2, #1
 8003606:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800360a:	3e01      	subs	r6, #1
 800360c:	9214      	str	r2, [sp, #80]	@ 0x50
 800360e:	e777      	b.n	8003500 <_dtoa_r+0x100>
 8003610:	2301      	movs	r3, #1
 8003612:	e7b8      	b.n	8003586 <_dtoa_r+0x186>
 8003614:	9012      	str	r0, [sp, #72]	@ 0x48
 8003616:	e7b7      	b.n	8003588 <_dtoa_r+0x188>
 8003618:	427b      	negs	r3, r7
 800361a:	930a      	str	r3, [sp, #40]	@ 0x28
 800361c:	2300      	movs	r3, #0
 800361e:	eba8 0807 	sub.w	r8, r8, r7
 8003622:	930f      	str	r3, [sp, #60]	@ 0x3c
 8003624:	e7c4      	b.n	80035b0 <_dtoa_r+0x1b0>
 8003626:	2300      	movs	r3, #0
 8003628:	930b      	str	r3, [sp, #44]	@ 0x2c
 800362a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800362c:	2b00      	cmp	r3, #0
 800362e:	dc35      	bgt.n	800369c <_dtoa_r+0x29c>
 8003630:	2301      	movs	r3, #1
 8003632:	9300      	str	r3, [sp, #0]
 8003634:	9307      	str	r3, [sp, #28]
 8003636:	461a      	mov	r2, r3
 8003638:	920e      	str	r2, [sp, #56]	@ 0x38
 800363a:	e00b      	b.n	8003654 <_dtoa_r+0x254>
 800363c:	2301      	movs	r3, #1
 800363e:	e7f3      	b.n	8003628 <_dtoa_r+0x228>
 8003640:	2300      	movs	r3, #0
 8003642:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003644:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003646:	18fb      	adds	r3, r7, r3
 8003648:	9300      	str	r3, [sp, #0]
 800364a:	3301      	adds	r3, #1
 800364c:	2b01      	cmp	r3, #1
 800364e:	9307      	str	r3, [sp, #28]
 8003650:	bfb8      	it	lt
 8003652:	2301      	movlt	r3, #1
 8003654:	f8db 001c 	ldr.w	r0, [fp, #28]
 8003658:	2100      	movs	r1, #0
 800365a:	2204      	movs	r2, #4
 800365c:	f102 0514 	add.w	r5, r2, #20
 8003660:	429d      	cmp	r5, r3
 8003662:	d91f      	bls.n	80036a4 <_dtoa_r+0x2a4>
 8003664:	6041      	str	r1, [r0, #4]
 8003666:	4658      	mov	r0, fp
 8003668:	f000 fd8e 	bl	8004188 <_Balloc>
 800366c:	4682      	mov	sl, r0
 800366e:	2800      	cmp	r0, #0
 8003670:	d13c      	bne.n	80036ec <_dtoa_r+0x2ec>
 8003672:	4b1b      	ldr	r3, [pc, #108]	@ (80036e0 <_dtoa_r+0x2e0>)
 8003674:	4602      	mov	r2, r0
 8003676:	f240 11af 	movw	r1, #431	@ 0x1af
 800367a:	e6d8      	b.n	800342e <_dtoa_r+0x2e>
 800367c:	2301      	movs	r3, #1
 800367e:	e7e0      	b.n	8003642 <_dtoa_r+0x242>
 8003680:	2401      	movs	r4, #1
 8003682:	2300      	movs	r3, #0
 8003684:	9309      	str	r3, [sp, #36]	@ 0x24
 8003686:	940b      	str	r4, [sp, #44]	@ 0x2c
 8003688:	f04f 33ff 	mov.w	r3, #4294967295
 800368c:	9300      	str	r3, [sp, #0]
 800368e:	9307      	str	r3, [sp, #28]
 8003690:	2200      	movs	r2, #0
 8003692:	2312      	movs	r3, #18
 8003694:	e7d0      	b.n	8003638 <_dtoa_r+0x238>
 8003696:	2301      	movs	r3, #1
 8003698:	930b      	str	r3, [sp, #44]	@ 0x2c
 800369a:	e7f5      	b.n	8003688 <_dtoa_r+0x288>
 800369c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800369e:	9300      	str	r3, [sp, #0]
 80036a0:	9307      	str	r3, [sp, #28]
 80036a2:	e7d7      	b.n	8003654 <_dtoa_r+0x254>
 80036a4:	3101      	adds	r1, #1
 80036a6:	0052      	lsls	r2, r2, #1
 80036a8:	e7d8      	b.n	800365c <_dtoa_r+0x25c>
 80036aa:	bf00      	nop
 80036ac:	f3af 8000 	nop.w
 80036b0:	636f4361 	.word	0x636f4361
 80036b4:	3fd287a7 	.word	0x3fd287a7
 80036b8:	8b60c8b3 	.word	0x8b60c8b3
 80036bc:	3fc68a28 	.word	0x3fc68a28
 80036c0:	509f79fb 	.word	0x509f79fb
 80036c4:	3fd34413 	.word	0x3fd34413
 80036c8:	080062d9 	.word	0x080062d9
 80036cc:	080062f0 	.word	0x080062f0
 80036d0:	7ff00000 	.word	0x7ff00000
 80036d4:	080062a9 	.word	0x080062a9
 80036d8:	3ff80000 	.word	0x3ff80000
 80036dc:	080063e8 	.word	0x080063e8
 80036e0:	08006348 	.word	0x08006348
 80036e4:	080062d5 	.word	0x080062d5
 80036e8:	080062a8 	.word	0x080062a8
 80036ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 80036f0:	6018      	str	r0, [r3, #0]
 80036f2:	9b07      	ldr	r3, [sp, #28]
 80036f4:	2b0e      	cmp	r3, #14
 80036f6:	f200 80a4 	bhi.w	8003842 <_dtoa_r+0x442>
 80036fa:	2c00      	cmp	r4, #0
 80036fc:	f000 80a1 	beq.w	8003842 <_dtoa_r+0x442>
 8003700:	2f00      	cmp	r7, #0
 8003702:	dd33      	ble.n	800376c <_dtoa_r+0x36c>
 8003704:	4bad      	ldr	r3, [pc, #692]	@ (80039bc <_dtoa_r+0x5bc>)
 8003706:	f007 020f 	and.w	r2, r7, #15
 800370a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800370e:	ed93 7b00 	vldr	d7, [r3]
 8003712:	05f8      	lsls	r0, r7, #23
 8003714:	ed8d 7b04 	vstr	d7, [sp, #16]
 8003718:	ea4f 1427 	mov.w	r4, r7, asr #4
 800371c:	d516      	bpl.n	800374c <_dtoa_r+0x34c>
 800371e:	4ba8      	ldr	r3, [pc, #672]	@ (80039c0 <_dtoa_r+0x5c0>)
 8003720:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003724:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003728:	f7fd f890 	bl	800084c <__aeabi_ddiv>
 800372c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003730:	f004 040f 	and.w	r4, r4, #15
 8003734:	2603      	movs	r6, #3
 8003736:	4da2      	ldr	r5, [pc, #648]	@ (80039c0 <_dtoa_r+0x5c0>)
 8003738:	b954      	cbnz	r4, 8003750 <_dtoa_r+0x350>
 800373a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800373e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003742:	f7fd f883 	bl	800084c <__aeabi_ddiv>
 8003746:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800374a:	e028      	b.n	800379e <_dtoa_r+0x39e>
 800374c:	2602      	movs	r6, #2
 800374e:	e7f2      	b.n	8003736 <_dtoa_r+0x336>
 8003750:	07e1      	lsls	r1, r4, #31
 8003752:	d508      	bpl.n	8003766 <_dtoa_r+0x366>
 8003754:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003758:	e9d5 2300 	ldrd	r2, r3, [r5]
 800375c:	f7fc ff4c 	bl	80005f8 <__aeabi_dmul>
 8003760:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003764:	3601      	adds	r6, #1
 8003766:	1064      	asrs	r4, r4, #1
 8003768:	3508      	adds	r5, #8
 800376a:	e7e5      	b.n	8003738 <_dtoa_r+0x338>
 800376c:	f000 80d2 	beq.w	8003914 <_dtoa_r+0x514>
 8003770:	427c      	negs	r4, r7
 8003772:	4b92      	ldr	r3, [pc, #584]	@ (80039bc <_dtoa_r+0x5bc>)
 8003774:	4d92      	ldr	r5, [pc, #584]	@ (80039c0 <_dtoa_r+0x5c0>)
 8003776:	f004 020f 	and.w	r2, r4, #15
 800377a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800377e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003782:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003786:	f7fc ff37 	bl	80005f8 <__aeabi_dmul>
 800378a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800378e:	1124      	asrs	r4, r4, #4
 8003790:	2300      	movs	r3, #0
 8003792:	2602      	movs	r6, #2
 8003794:	2c00      	cmp	r4, #0
 8003796:	f040 80b2 	bne.w	80038fe <_dtoa_r+0x4fe>
 800379a:	2b00      	cmp	r3, #0
 800379c:	d1d3      	bne.n	8003746 <_dtoa_r+0x346>
 800379e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80037a0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	f000 80b7 	beq.w	8003918 <_dtoa_r+0x518>
 80037aa:	4b86      	ldr	r3, [pc, #536]	@ (80039c4 <_dtoa_r+0x5c4>)
 80037ac:	2200      	movs	r2, #0
 80037ae:	4620      	mov	r0, r4
 80037b0:	4629      	mov	r1, r5
 80037b2:	f7fd f993 	bl	8000adc <__aeabi_dcmplt>
 80037b6:	2800      	cmp	r0, #0
 80037b8:	f000 80ae 	beq.w	8003918 <_dtoa_r+0x518>
 80037bc:	9b07      	ldr	r3, [sp, #28]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	f000 80aa 	beq.w	8003918 <_dtoa_r+0x518>
 80037c4:	9b00      	ldr	r3, [sp, #0]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	dd37      	ble.n	800383a <_dtoa_r+0x43a>
 80037ca:	1e7b      	subs	r3, r7, #1
 80037cc:	9304      	str	r3, [sp, #16]
 80037ce:	4620      	mov	r0, r4
 80037d0:	4b7d      	ldr	r3, [pc, #500]	@ (80039c8 <_dtoa_r+0x5c8>)
 80037d2:	2200      	movs	r2, #0
 80037d4:	4629      	mov	r1, r5
 80037d6:	f7fc ff0f 	bl	80005f8 <__aeabi_dmul>
 80037da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80037de:	9c00      	ldr	r4, [sp, #0]
 80037e0:	3601      	adds	r6, #1
 80037e2:	4630      	mov	r0, r6
 80037e4:	f7fc fe9e 	bl	8000524 <__aeabi_i2d>
 80037e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80037ec:	f7fc ff04 	bl	80005f8 <__aeabi_dmul>
 80037f0:	4b76      	ldr	r3, [pc, #472]	@ (80039cc <_dtoa_r+0x5cc>)
 80037f2:	2200      	movs	r2, #0
 80037f4:	f7fc fd4a 	bl	800028c <__adddf3>
 80037f8:	4605      	mov	r5, r0
 80037fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80037fe:	2c00      	cmp	r4, #0
 8003800:	f040 808d 	bne.w	800391e <_dtoa_r+0x51e>
 8003804:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003808:	4b71      	ldr	r3, [pc, #452]	@ (80039d0 <_dtoa_r+0x5d0>)
 800380a:	2200      	movs	r2, #0
 800380c:	f7fc fd3c 	bl	8000288 <__aeabi_dsub>
 8003810:	4602      	mov	r2, r0
 8003812:	460b      	mov	r3, r1
 8003814:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003818:	462a      	mov	r2, r5
 800381a:	4633      	mov	r3, r6
 800381c:	f7fd f97c 	bl	8000b18 <__aeabi_dcmpgt>
 8003820:	2800      	cmp	r0, #0
 8003822:	f040 828b 	bne.w	8003d3c <_dtoa_r+0x93c>
 8003826:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800382a:	462a      	mov	r2, r5
 800382c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8003830:	f7fd f954 	bl	8000adc <__aeabi_dcmplt>
 8003834:	2800      	cmp	r0, #0
 8003836:	f040 8128 	bne.w	8003a8a <_dtoa_r+0x68a>
 800383a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800383e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8003842:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8003844:	2b00      	cmp	r3, #0
 8003846:	f2c0 815a 	blt.w	8003afe <_dtoa_r+0x6fe>
 800384a:	2f0e      	cmp	r7, #14
 800384c:	f300 8157 	bgt.w	8003afe <_dtoa_r+0x6fe>
 8003850:	4b5a      	ldr	r3, [pc, #360]	@ (80039bc <_dtoa_r+0x5bc>)
 8003852:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003856:	ed93 7b00 	vldr	d7, [r3]
 800385a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800385c:	2b00      	cmp	r3, #0
 800385e:	ed8d 7b00 	vstr	d7, [sp]
 8003862:	da03      	bge.n	800386c <_dtoa_r+0x46c>
 8003864:	9b07      	ldr	r3, [sp, #28]
 8003866:	2b00      	cmp	r3, #0
 8003868:	f340 8101 	ble.w	8003a6e <_dtoa_r+0x66e>
 800386c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8003870:	4656      	mov	r6, sl
 8003872:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003876:	4620      	mov	r0, r4
 8003878:	4629      	mov	r1, r5
 800387a:	f7fc ffe7 	bl	800084c <__aeabi_ddiv>
 800387e:	f7fd f96b 	bl	8000b58 <__aeabi_d2iz>
 8003882:	4680      	mov	r8, r0
 8003884:	f7fc fe4e 	bl	8000524 <__aeabi_i2d>
 8003888:	e9dd 2300 	ldrd	r2, r3, [sp]
 800388c:	f7fc feb4 	bl	80005f8 <__aeabi_dmul>
 8003890:	4602      	mov	r2, r0
 8003892:	460b      	mov	r3, r1
 8003894:	4620      	mov	r0, r4
 8003896:	4629      	mov	r1, r5
 8003898:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800389c:	f7fc fcf4 	bl	8000288 <__aeabi_dsub>
 80038a0:	f806 4b01 	strb.w	r4, [r6], #1
 80038a4:	9d07      	ldr	r5, [sp, #28]
 80038a6:	eba6 040a 	sub.w	r4, r6, sl
 80038aa:	42a5      	cmp	r5, r4
 80038ac:	4602      	mov	r2, r0
 80038ae:	460b      	mov	r3, r1
 80038b0:	f040 8117 	bne.w	8003ae2 <_dtoa_r+0x6e2>
 80038b4:	f7fc fcea 	bl	800028c <__adddf3>
 80038b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80038bc:	4604      	mov	r4, r0
 80038be:	460d      	mov	r5, r1
 80038c0:	f7fd f92a 	bl	8000b18 <__aeabi_dcmpgt>
 80038c4:	2800      	cmp	r0, #0
 80038c6:	f040 80f9 	bne.w	8003abc <_dtoa_r+0x6bc>
 80038ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 80038ce:	4620      	mov	r0, r4
 80038d0:	4629      	mov	r1, r5
 80038d2:	f7fd f8f9 	bl	8000ac8 <__aeabi_dcmpeq>
 80038d6:	b118      	cbz	r0, 80038e0 <_dtoa_r+0x4e0>
 80038d8:	f018 0f01 	tst.w	r8, #1
 80038dc:	f040 80ee 	bne.w	8003abc <_dtoa_r+0x6bc>
 80038e0:	4649      	mov	r1, r9
 80038e2:	4658      	mov	r0, fp
 80038e4:	f000 fc90 	bl	8004208 <_Bfree>
 80038e8:	2300      	movs	r3, #0
 80038ea:	7033      	strb	r3, [r6, #0]
 80038ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80038ee:	3701      	adds	r7, #1
 80038f0:	601f      	str	r7, [r3, #0]
 80038f2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	f000 831d 	beq.w	8003f34 <_dtoa_r+0xb34>
 80038fa:	601e      	str	r6, [r3, #0]
 80038fc:	e31a      	b.n	8003f34 <_dtoa_r+0xb34>
 80038fe:	07e2      	lsls	r2, r4, #31
 8003900:	d505      	bpl.n	800390e <_dtoa_r+0x50e>
 8003902:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003906:	f7fc fe77 	bl	80005f8 <__aeabi_dmul>
 800390a:	3601      	adds	r6, #1
 800390c:	2301      	movs	r3, #1
 800390e:	1064      	asrs	r4, r4, #1
 8003910:	3508      	adds	r5, #8
 8003912:	e73f      	b.n	8003794 <_dtoa_r+0x394>
 8003914:	2602      	movs	r6, #2
 8003916:	e742      	b.n	800379e <_dtoa_r+0x39e>
 8003918:	9c07      	ldr	r4, [sp, #28]
 800391a:	9704      	str	r7, [sp, #16]
 800391c:	e761      	b.n	80037e2 <_dtoa_r+0x3e2>
 800391e:	4b27      	ldr	r3, [pc, #156]	@ (80039bc <_dtoa_r+0x5bc>)
 8003920:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003922:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003926:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800392a:	4454      	add	r4, sl
 800392c:	2900      	cmp	r1, #0
 800392e:	d053      	beq.n	80039d8 <_dtoa_r+0x5d8>
 8003930:	4928      	ldr	r1, [pc, #160]	@ (80039d4 <_dtoa_r+0x5d4>)
 8003932:	2000      	movs	r0, #0
 8003934:	f7fc ff8a 	bl	800084c <__aeabi_ddiv>
 8003938:	4633      	mov	r3, r6
 800393a:	462a      	mov	r2, r5
 800393c:	f7fc fca4 	bl	8000288 <__aeabi_dsub>
 8003940:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003944:	4656      	mov	r6, sl
 8003946:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800394a:	f7fd f905 	bl	8000b58 <__aeabi_d2iz>
 800394e:	4605      	mov	r5, r0
 8003950:	f7fc fde8 	bl	8000524 <__aeabi_i2d>
 8003954:	4602      	mov	r2, r0
 8003956:	460b      	mov	r3, r1
 8003958:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800395c:	f7fc fc94 	bl	8000288 <__aeabi_dsub>
 8003960:	3530      	adds	r5, #48	@ 0x30
 8003962:	4602      	mov	r2, r0
 8003964:	460b      	mov	r3, r1
 8003966:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800396a:	f806 5b01 	strb.w	r5, [r6], #1
 800396e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003972:	f7fd f8b3 	bl	8000adc <__aeabi_dcmplt>
 8003976:	2800      	cmp	r0, #0
 8003978:	d171      	bne.n	8003a5e <_dtoa_r+0x65e>
 800397a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800397e:	4911      	ldr	r1, [pc, #68]	@ (80039c4 <_dtoa_r+0x5c4>)
 8003980:	2000      	movs	r0, #0
 8003982:	f7fc fc81 	bl	8000288 <__aeabi_dsub>
 8003986:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800398a:	f7fd f8a7 	bl	8000adc <__aeabi_dcmplt>
 800398e:	2800      	cmp	r0, #0
 8003990:	f040 8095 	bne.w	8003abe <_dtoa_r+0x6be>
 8003994:	42a6      	cmp	r6, r4
 8003996:	f43f af50 	beq.w	800383a <_dtoa_r+0x43a>
 800399a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800399e:	4b0a      	ldr	r3, [pc, #40]	@ (80039c8 <_dtoa_r+0x5c8>)
 80039a0:	2200      	movs	r2, #0
 80039a2:	f7fc fe29 	bl	80005f8 <__aeabi_dmul>
 80039a6:	4b08      	ldr	r3, [pc, #32]	@ (80039c8 <_dtoa_r+0x5c8>)
 80039a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80039ac:	2200      	movs	r2, #0
 80039ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80039b2:	f7fc fe21 	bl	80005f8 <__aeabi_dmul>
 80039b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80039ba:	e7c4      	b.n	8003946 <_dtoa_r+0x546>
 80039bc:	080063e8 	.word	0x080063e8
 80039c0:	080063c0 	.word	0x080063c0
 80039c4:	3ff00000 	.word	0x3ff00000
 80039c8:	40240000 	.word	0x40240000
 80039cc:	401c0000 	.word	0x401c0000
 80039d0:	40140000 	.word	0x40140000
 80039d4:	3fe00000 	.word	0x3fe00000
 80039d8:	4631      	mov	r1, r6
 80039da:	4628      	mov	r0, r5
 80039dc:	f7fc fe0c 	bl	80005f8 <__aeabi_dmul>
 80039e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80039e4:	9415      	str	r4, [sp, #84]	@ 0x54
 80039e6:	4656      	mov	r6, sl
 80039e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80039ec:	f7fd f8b4 	bl	8000b58 <__aeabi_d2iz>
 80039f0:	4605      	mov	r5, r0
 80039f2:	f7fc fd97 	bl	8000524 <__aeabi_i2d>
 80039f6:	4602      	mov	r2, r0
 80039f8:	460b      	mov	r3, r1
 80039fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80039fe:	f7fc fc43 	bl	8000288 <__aeabi_dsub>
 8003a02:	3530      	adds	r5, #48	@ 0x30
 8003a04:	f806 5b01 	strb.w	r5, [r6], #1
 8003a08:	4602      	mov	r2, r0
 8003a0a:	460b      	mov	r3, r1
 8003a0c:	42a6      	cmp	r6, r4
 8003a0e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003a12:	f04f 0200 	mov.w	r2, #0
 8003a16:	d124      	bne.n	8003a62 <_dtoa_r+0x662>
 8003a18:	4bac      	ldr	r3, [pc, #688]	@ (8003ccc <_dtoa_r+0x8cc>)
 8003a1a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003a1e:	f7fc fc35 	bl	800028c <__adddf3>
 8003a22:	4602      	mov	r2, r0
 8003a24:	460b      	mov	r3, r1
 8003a26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003a2a:	f7fd f875 	bl	8000b18 <__aeabi_dcmpgt>
 8003a2e:	2800      	cmp	r0, #0
 8003a30:	d145      	bne.n	8003abe <_dtoa_r+0x6be>
 8003a32:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003a36:	49a5      	ldr	r1, [pc, #660]	@ (8003ccc <_dtoa_r+0x8cc>)
 8003a38:	2000      	movs	r0, #0
 8003a3a:	f7fc fc25 	bl	8000288 <__aeabi_dsub>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	460b      	mov	r3, r1
 8003a42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003a46:	f7fd f849 	bl	8000adc <__aeabi_dcmplt>
 8003a4a:	2800      	cmp	r0, #0
 8003a4c:	f43f aef5 	beq.w	800383a <_dtoa_r+0x43a>
 8003a50:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8003a52:	1e73      	subs	r3, r6, #1
 8003a54:	9315      	str	r3, [sp, #84]	@ 0x54
 8003a56:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8003a5a:	2b30      	cmp	r3, #48	@ 0x30
 8003a5c:	d0f8      	beq.n	8003a50 <_dtoa_r+0x650>
 8003a5e:	9f04      	ldr	r7, [sp, #16]
 8003a60:	e73e      	b.n	80038e0 <_dtoa_r+0x4e0>
 8003a62:	4b9b      	ldr	r3, [pc, #620]	@ (8003cd0 <_dtoa_r+0x8d0>)
 8003a64:	f7fc fdc8 	bl	80005f8 <__aeabi_dmul>
 8003a68:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a6c:	e7bc      	b.n	80039e8 <_dtoa_r+0x5e8>
 8003a6e:	d10c      	bne.n	8003a8a <_dtoa_r+0x68a>
 8003a70:	4b98      	ldr	r3, [pc, #608]	@ (8003cd4 <_dtoa_r+0x8d4>)
 8003a72:	2200      	movs	r2, #0
 8003a74:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003a78:	f7fc fdbe 	bl	80005f8 <__aeabi_dmul>
 8003a7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003a80:	f7fd f840 	bl	8000b04 <__aeabi_dcmpge>
 8003a84:	2800      	cmp	r0, #0
 8003a86:	f000 8157 	beq.w	8003d38 <_dtoa_r+0x938>
 8003a8a:	2400      	movs	r4, #0
 8003a8c:	4625      	mov	r5, r4
 8003a8e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003a90:	43db      	mvns	r3, r3
 8003a92:	9304      	str	r3, [sp, #16]
 8003a94:	4656      	mov	r6, sl
 8003a96:	2700      	movs	r7, #0
 8003a98:	4621      	mov	r1, r4
 8003a9a:	4658      	mov	r0, fp
 8003a9c:	f000 fbb4 	bl	8004208 <_Bfree>
 8003aa0:	2d00      	cmp	r5, #0
 8003aa2:	d0dc      	beq.n	8003a5e <_dtoa_r+0x65e>
 8003aa4:	b12f      	cbz	r7, 8003ab2 <_dtoa_r+0x6b2>
 8003aa6:	42af      	cmp	r7, r5
 8003aa8:	d003      	beq.n	8003ab2 <_dtoa_r+0x6b2>
 8003aaa:	4639      	mov	r1, r7
 8003aac:	4658      	mov	r0, fp
 8003aae:	f000 fbab 	bl	8004208 <_Bfree>
 8003ab2:	4629      	mov	r1, r5
 8003ab4:	4658      	mov	r0, fp
 8003ab6:	f000 fba7 	bl	8004208 <_Bfree>
 8003aba:	e7d0      	b.n	8003a5e <_dtoa_r+0x65e>
 8003abc:	9704      	str	r7, [sp, #16]
 8003abe:	4633      	mov	r3, r6
 8003ac0:	461e      	mov	r6, r3
 8003ac2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003ac6:	2a39      	cmp	r2, #57	@ 0x39
 8003ac8:	d107      	bne.n	8003ada <_dtoa_r+0x6da>
 8003aca:	459a      	cmp	sl, r3
 8003acc:	d1f8      	bne.n	8003ac0 <_dtoa_r+0x6c0>
 8003ace:	9a04      	ldr	r2, [sp, #16]
 8003ad0:	3201      	adds	r2, #1
 8003ad2:	9204      	str	r2, [sp, #16]
 8003ad4:	2230      	movs	r2, #48	@ 0x30
 8003ad6:	f88a 2000 	strb.w	r2, [sl]
 8003ada:	781a      	ldrb	r2, [r3, #0]
 8003adc:	3201      	adds	r2, #1
 8003ade:	701a      	strb	r2, [r3, #0]
 8003ae0:	e7bd      	b.n	8003a5e <_dtoa_r+0x65e>
 8003ae2:	4b7b      	ldr	r3, [pc, #492]	@ (8003cd0 <_dtoa_r+0x8d0>)
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	f7fc fd87 	bl	80005f8 <__aeabi_dmul>
 8003aea:	2200      	movs	r2, #0
 8003aec:	2300      	movs	r3, #0
 8003aee:	4604      	mov	r4, r0
 8003af0:	460d      	mov	r5, r1
 8003af2:	f7fc ffe9 	bl	8000ac8 <__aeabi_dcmpeq>
 8003af6:	2800      	cmp	r0, #0
 8003af8:	f43f aebb 	beq.w	8003872 <_dtoa_r+0x472>
 8003afc:	e6f0      	b.n	80038e0 <_dtoa_r+0x4e0>
 8003afe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8003b00:	2a00      	cmp	r2, #0
 8003b02:	f000 80db 	beq.w	8003cbc <_dtoa_r+0x8bc>
 8003b06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003b08:	2a01      	cmp	r2, #1
 8003b0a:	f300 80bf 	bgt.w	8003c8c <_dtoa_r+0x88c>
 8003b0e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8003b10:	2a00      	cmp	r2, #0
 8003b12:	f000 80b7 	beq.w	8003c84 <_dtoa_r+0x884>
 8003b16:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8003b1a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8003b1c:	4646      	mov	r6, r8
 8003b1e:	9a08      	ldr	r2, [sp, #32]
 8003b20:	2101      	movs	r1, #1
 8003b22:	441a      	add	r2, r3
 8003b24:	4658      	mov	r0, fp
 8003b26:	4498      	add	r8, r3
 8003b28:	9208      	str	r2, [sp, #32]
 8003b2a:	f000 fc21 	bl	8004370 <__i2b>
 8003b2e:	4605      	mov	r5, r0
 8003b30:	b15e      	cbz	r6, 8003b4a <_dtoa_r+0x74a>
 8003b32:	9b08      	ldr	r3, [sp, #32]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	dd08      	ble.n	8003b4a <_dtoa_r+0x74a>
 8003b38:	42b3      	cmp	r3, r6
 8003b3a:	9a08      	ldr	r2, [sp, #32]
 8003b3c:	bfa8      	it	ge
 8003b3e:	4633      	movge	r3, r6
 8003b40:	eba8 0803 	sub.w	r8, r8, r3
 8003b44:	1af6      	subs	r6, r6, r3
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	9308      	str	r3, [sp, #32]
 8003b4a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003b4c:	b1f3      	cbz	r3, 8003b8c <_dtoa_r+0x78c>
 8003b4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	f000 80b7 	beq.w	8003cc4 <_dtoa_r+0x8c4>
 8003b56:	b18c      	cbz	r4, 8003b7c <_dtoa_r+0x77c>
 8003b58:	4629      	mov	r1, r5
 8003b5a:	4622      	mov	r2, r4
 8003b5c:	4658      	mov	r0, fp
 8003b5e:	f000 fcc7 	bl	80044f0 <__pow5mult>
 8003b62:	464a      	mov	r2, r9
 8003b64:	4601      	mov	r1, r0
 8003b66:	4605      	mov	r5, r0
 8003b68:	4658      	mov	r0, fp
 8003b6a:	f000 fc17 	bl	800439c <__multiply>
 8003b6e:	4649      	mov	r1, r9
 8003b70:	9004      	str	r0, [sp, #16]
 8003b72:	4658      	mov	r0, fp
 8003b74:	f000 fb48 	bl	8004208 <_Bfree>
 8003b78:	9b04      	ldr	r3, [sp, #16]
 8003b7a:	4699      	mov	r9, r3
 8003b7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003b7e:	1b1a      	subs	r2, r3, r4
 8003b80:	d004      	beq.n	8003b8c <_dtoa_r+0x78c>
 8003b82:	4649      	mov	r1, r9
 8003b84:	4658      	mov	r0, fp
 8003b86:	f000 fcb3 	bl	80044f0 <__pow5mult>
 8003b8a:	4681      	mov	r9, r0
 8003b8c:	2101      	movs	r1, #1
 8003b8e:	4658      	mov	r0, fp
 8003b90:	f000 fbee 	bl	8004370 <__i2b>
 8003b94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003b96:	4604      	mov	r4, r0
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	f000 81cf 	beq.w	8003f3c <_dtoa_r+0xb3c>
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	4601      	mov	r1, r0
 8003ba2:	4658      	mov	r0, fp
 8003ba4:	f000 fca4 	bl	80044f0 <__pow5mult>
 8003ba8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003baa:	2b01      	cmp	r3, #1
 8003bac:	4604      	mov	r4, r0
 8003bae:	f300 8095 	bgt.w	8003cdc <_dtoa_r+0x8dc>
 8003bb2:	9b02      	ldr	r3, [sp, #8]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	f040 8087 	bne.w	8003cc8 <_dtoa_r+0x8c8>
 8003bba:	9b03      	ldr	r3, [sp, #12]
 8003bbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	f040 8089 	bne.w	8003cd8 <_dtoa_r+0x8d8>
 8003bc6:	9b03      	ldr	r3, [sp, #12]
 8003bc8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003bcc:	0d1b      	lsrs	r3, r3, #20
 8003bce:	051b      	lsls	r3, r3, #20
 8003bd0:	b12b      	cbz	r3, 8003bde <_dtoa_r+0x7de>
 8003bd2:	9b08      	ldr	r3, [sp, #32]
 8003bd4:	3301      	adds	r3, #1
 8003bd6:	9308      	str	r3, [sp, #32]
 8003bd8:	f108 0801 	add.w	r8, r8, #1
 8003bdc:	2301      	movs	r3, #1
 8003bde:	930a      	str	r3, [sp, #40]	@ 0x28
 8003be0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	f000 81b0 	beq.w	8003f48 <_dtoa_r+0xb48>
 8003be8:	6923      	ldr	r3, [r4, #16]
 8003bea:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003bee:	6918      	ldr	r0, [r3, #16]
 8003bf0:	f000 fb72 	bl	80042d8 <__hi0bits>
 8003bf4:	f1c0 0020 	rsb	r0, r0, #32
 8003bf8:	9b08      	ldr	r3, [sp, #32]
 8003bfa:	4418      	add	r0, r3
 8003bfc:	f010 001f 	ands.w	r0, r0, #31
 8003c00:	d077      	beq.n	8003cf2 <_dtoa_r+0x8f2>
 8003c02:	f1c0 0320 	rsb	r3, r0, #32
 8003c06:	2b04      	cmp	r3, #4
 8003c08:	dd6b      	ble.n	8003ce2 <_dtoa_r+0x8e2>
 8003c0a:	9b08      	ldr	r3, [sp, #32]
 8003c0c:	f1c0 001c 	rsb	r0, r0, #28
 8003c10:	4403      	add	r3, r0
 8003c12:	4480      	add	r8, r0
 8003c14:	4406      	add	r6, r0
 8003c16:	9308      	str	r3, [sp, #32]
 8003c18:	f1b8 0f00 	cmp.w	r8, #0
 8003c1c:	dd05      	ble.n	8003c2a <_dtoa_r+0x82a>
 8003c1e:	4649      	mov	r1, r9
 8003c20:	4642      	mov	r2, r8
 8003c22:	4658      	mov	r0, fp
 8003c24:	f000 fcbe 	bl	80045a4 <__lshift>
 8003c28:	4681      	mov	r9, r0
 8003c2a:	9b08      	ldr	r3, [sp, #32]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	dd05      	ble.n	8003c3c <_dtoa_r+0x83c>
 8003c30:	4621      	mov	r1, r4
 8003c32:	461a      	mov	r2, r3
 8003c34:	4658      	mov	r0, fp
 8003c36:	f000 fcb5 	bl	80045a4 <__lshift>
 8003c3a:	4604      	mov	r4, r0
 8003c3c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d059      	beq.n	8003cf6 <_dtoa_r+0x8f6>
 8003c42:	4621      	mov	r1, r4
 8003c44:	4648      	mov	r0, r9
 8003c46:	f000 fd19 	bl	800467c <__mcmp>
 8003c4a:	2800      	cmp	r0, #0
 8003c4c:	da53      	bge.n	8003cf6 <_dtoa_r+0x8f6>
 8003c4e:	1e7b      	subs	r3, r7, #1
 8003c50:	9304      	str	r3, [sp, #16]
 8003c52:	4649      	mov	r1, r9
 8003c54:	2300      	movs	r3, #0
 8003c56:	220a      	movs	r2, #10
 8003c58:	4658      	mov	r0, fp
 8003c5a:	f000 faf7 	bl	800424c <__multadd>
 8003c5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003c60:	4681      	mov	r9, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	f000 8172 	beq.w	8003f4c <_dtoa_r+0xb4c>
 8003c68:	2300      	movs	r3, #0
 8003c6a:	4629      	mov	r1, r5
 8003c6c:	220a      	movs	r2, #10
 8003c6e:	4658      	mov	r0, fp
 8003c70:	f000 faec 	bl	800424c <__multadd>
 8003c74:	9b00      	ldr	r3, [sp, #0]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	4605      	mov	r5, r0
 8003c7a:	dc67      	bgt.n	8003d4c <_dtoa_r+0x94c>
 8003c7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c7e:	2b02      	cmp	r3, #2
 8003c80:	dc41      	bgt.n	8003d06 <_dtoa_r+0x906>
 8003c82:	e063      	b.n	8003d4c <_dtoa_r+0x94c>
 8003c84:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8003c86:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8003c8a:	e746      	b.n	8003b1a <_dtoa_r+0x71a>
 8003c8c:	9b07      	ldr	r3, [sp, #28]
 8003c8e:	1e5c      	subs	r4, r3, #1
 8003c90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003c92:	42a3      	cmp	r3, r4
 8003c94:	bfbf      	itttt	lt
 8003c96:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8003c98:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8003c9a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8003c9c:	1ae3      	sublt	r3, r4, r3
 8003c9e:	bfb4      	ite	lt
 8003ca0:	18d2      	addlt	r2, r2, r3
 8003ca2:	1b1c      	subge	r4, r3, r4
 8003ca4:	9b07      	ldr	r3, [sp, #28]
 8003ca6:	bfbc      	itt	lt
 8003ca8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8003caa:	2400      	movlt	r4, #0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	bfb5      	itete	lt
 8003cb0:	eba8 0603 	sublt.w	r6, r8, r3
 8003cb4:	9b07      	ldrge	r3, [sp, #28]
 8003cb6:	2300      	movlt	r3, #0
 8003cb8:	4646      	movge	r6, r8
 8003cba:	e730      	b.n	8003b1e <_dtoa_r+0x71e>
 8003cbc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8003cbe:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8003cc0:	4646      	mov	r6, r8
 8003cc2:	e735      	b.n	8003b30 <_dtoa_r+0x730>
 8003cc4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003cc6:	e75c      	b.n	8003b82 <_dtoa_r+0x782>
 8003cc8:	2300      	movs	r3, #0
 8003cca:	e788      	b.n	8003bde <_dtoa_r+0x7de>
 8003ccc:	3fe00000 	.word	0x3fe00000
 8003cd0:	40240000 	.word	0x40240000
 8003cd4:	40140000 	.word	0x40140000
 8003cd8:	9b02      	ldr	r3, [sp, #8]
 8003cda:	e780      	b.n	8003bde <_dtoa_r+0x7de>
 8003cdc:	2300      	movs	r3, #0
 8003cde:	930a      	str	r3, [sp, #40]	@ 0x28
 8003ce0:	e782      	b.n	8003be8 <_dtoa_r+0x7e8>
 8003ce2:	d099      	beq.n	8003c18 <_dtoa_r+0x818>
 8003ce4:	9a08      	ldr	r2, [sp, #32]
 8003ce6:	331c      	adds	r3, #28
 8003ce8:	441a      	add	r2, r3
 8003cea:	4498      	add	r8, r3
 8003cec:	441e      	add	r6, r3
 8003cee:	9208      	str	r2, [sp, #32]
 8003cf0:	e792      	b.n	8003c18 <_dtoa_r+0x818>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	e7f6      	b.n	8003ce4 <_dtoa_r+0x8e4>
 8003cf6:	9b07      	ldr	r3, [sp, #28]
 8003cf8:	9704      	str	r7, [sp, #16]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	dc20      	bgt.n	8003d40 <_dtoa_r+0x940>
 8003cfe:	9300      	str	r3, [sp, #0]
 8003d00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	dd1e      	ble.n	8003d44 <_dtoa_r+0x944>
 8003d06:	9b00      	ldr	r3, [sp, #0]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	f47f aec0 	bne.w	8003a8e <_dtoa_r+0x68e>
 8003d0e:	4621      	mov	r1, r4
 8003d10:	2205      	movs	r2, #5
 8003d12:	4658      	mov	r0, fp
 8003d14:	f000 fa9a 	bl	800424c <__multadd>
 8003d18:	4601      	mov	r1, r0
 8003d1a:	4604      	mov	r4, r0
 8003d1c:	4648      	mov	r0, r9
 8003d1e:	f000 fcad 	bl	800467c <__mcmp>
 8003d22:	2800      	cmp	r0, #0
 8003d24:	f77f aeb3 	ble.w	8003a8e <_dtoa_r+0x68e>
 8003d28:	4656      	mov	r6, sl
 8003d2a:	2331      	movs	r3, #49	@ 0x31
 8003d2c:	f806 3b01 	strb.w	r3, [r6], #1
 8003d30:	9b04      	ldr	r3, [sp, #16]
 8003d32:	3301      	adds	r3, #1
 8003d34:	9304      	str	r3, [sp, #16]
 8003d36:	e6ae      	b.n	8003a96 <_dtoa_r+0x696>
 8003d38:	9c07      	ldr	r4, [sp, #28]
 8003d3a:	9704      	str	r7, [sp, #16]
 8003d3c:	4625      	mov	r5, r4
 8003d3e:	e7f3      	b.n	8003d28 <_dtoa_r+0x928>
 8003d40:	9b07      	ldr	r3, [sp, #28]
 8003d42:	9300      	str	r3, [sp, #0]
 8003d44:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	f000 8104 	beq.w	8003f54 <_dtoa_r+0xb54>
 8003d4c:	2e00      	cmp	r6, #0
 8003d4e:	dd05      	ble.n	8003d5c <_dtoa_r+0x95c>
 8003d50:	4629      	mov	r1, r5
 8003d52:	4632      	mov	r2, r6
 8003d54:	4658      	mov	r0, fp
 8003d56:	f000 fc25 	bl	80045a4 <__lshift>
 8003d5a:	4605      	mov	r5, r0
 8003d5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d05a      	beq.n	8003e18 <_dtoa_r+0xa18>
 8003d62:	6869      	ldr	r1, [r5, #4]
 8003d64:	4658      	mov	r0, fp
 8003d66:	f000 fa0f 	bl	8004188 <_Balloc>
 8003d6a:	4606      	mov	r6, r0
 8003d6c:	b928      	cbnz	r0, 8003d7a <_dtoa_r+0x97a>
 8003d6e:	4b84      	ldr	r3, [pc, #528]	@ (8003f80 <_dtoa_r+0xb80>)
 8003d70:	4602      	mov	r2, r0
 8003d72:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8003d76:	f7ff bb5a 	b.w	800342e <_dtoa_r+0x2e>
 8003d7a:	692a      	ldr	r2, [r5, #16]
 8003d7c:	3202      	adds	r2, #2
 8003d7e:	0092      	lsls	r2, r2, #2
 8003d80:	f105 010c 	add.w	r1, r5, #12
 8003d84:	300c      	adds	r0, #12
 8003d86:	f000 ffaf 	bl	8004ce8 <memcpy>
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	4631      	mov	r1, r6
 8003d8e:	4658      	mov	r0, fp
 8003d90:	f000 fc08 	bl	80045a4 <__lshift>
 8003d94:	f10a 0301 	add.w	r3, sl, #1
 8003d98:	9307      	str	r3, [sp, #28]
 8003d9a:	9b00      	ldr	r3, [sp, #0]
 8003d9c:	4453      	add	r3, sl
 8003d9e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003da0:	9b02      	ldr	r3, [sp, #8]
 8003da2:	f003 0301 	and.w	r3, r3, #1
 8003da6:	462f      	mov	r7, r5
 8003da8:	930a      	str	r3, [sp, #40]	@ 0x28
 8003daa:	4605      	mov	r5, r0
 8003dac:	9b07      	ldr	r3, [sp, #28]
 8003dae:	4621      	mov	r1, r4
 8003db0:	3b01      	subs	r3, #1
 8003db2:	4648      	mov	r0, r9
 8003db4:	9300      	str	r3, [sp, #0]
 8003db6:	f7ff fa98 	bl	80032ea <quorem>
 8003dba:	4639      	mov	r1, r7
 8003dbc:	9002      	str	r0, [sp, #8]
 8003dbe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8003dc2:	4648      	mov	r0, r9
 8003dc4:	f000 fc5a 	bl	800467c <__mcmp>
 8003dc8:	462a      	mov	r2, r5
 8003dca:	9008      	str	r0, [sp, #32]
 8003dcc:	4621      	mov	r1, r4
 8003dce:	4658      	mov	r0, fp
 8003dd0:	f000 fc70 	bl	80046b4 <__mdiff>
 8003dd4:	68c2      	ldr	r2, [r0, #12]
 8003dd6:	4606      	mov	r6, r0
 8003dd8:	bb02      	cbnz	r2, 8003e1c <_dtoa_r+0xa1c>
 8003dda:	4601      	mov	r1, r0
 8003ddc:	4648      	mov	r0, r9
 8003dde:	f000 fc4d 	bl	800467c <__mcmp>
 8003de2:	4602      	mov	r2, r0
 8003de4:	4631      	mov	r1, r6
 8003de6:	4658      	mov	r0, fp
 8003de8:	920e      	str	r2, [sp, #56]	@ 0x38
 8003dea:	f000 fa0d 	bl	8004208 <_Bfree>
 8003dee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003df0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003df2:	9e07      	ldr	r6, [sp, #28]
 8003df4:	ea43 0102 	orr.w	r1, r3, r2
 8003df8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003dfa:	4319      	orrs	r1, r3
 8003dfc:	d110      	bne.n	8003e20 <_dtoa_r+0xa20>
 8003dfe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8003e02:	d029      	beq.n	8003e58 <_dtoa_r+0xa58>
 8003e04:	9b08      	ldr	r3, [sp, #32]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	dd02      	ble.n	8003e10 <_dtoa_r+0xa10>
 8003e0a:	9b02      	ldr	r3, [sp, #8]
 8003e0c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8003e10:	9b00      	ldr	r3, [sp, #0]
 8003e12:	f883 8000 	strb.w	r8, [r3]
 8003e16:	e63f      	b.n	8003a98 <_dtoa_r+0x698>
 8003e18:	4628      	mov	r0, r5
 8003e1a:	e7bb      	b.n	8003d94 <_dtoa_r+0x994>
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	e7e1      	b.n	8003de4 <_dtoa_r+0x9e4>
 8003e20:	9b08      	ldr	r3, [sp, #32]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	db04      	blt.n	8003e30 <_dtoa_r+0xa30>
 8003e26:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003e28:	430b      	orrs	r3, r1
 8003e2a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003e2c:	430b      	orrs	r3, r1
 8003e2e:	d120      	bne.n	8003e72 <_dtoa_r+0xa72>
 8003e30:	2a00      	cmp	r2, #0
 8003e32:	dded      	ble.n	8003e10 <_dtoa_r+0xa10>
 8003e34:	4649      	mov	r1, r9
 8003e36:	2201      	movs	r2, #1
 8003e38:	4658      	mov	r0, fp
 8003e3a:	f000 fbb3 	bl	80045a4 <__lshift>
 8003e3e:	4621      	mov	r1, r4
 8003e40:	4681      	mov	r9, r0
 8003e42:	f000 fc1b 	bl	800467c <__mcmp>
 8003e46:	2800      	cmp	r0, #0
 8003e48:	dc03      	bgt.n	8003e52 <_dtoa_r+0xa52>
 8003e4a:	d1e1      	bne.n	8003e10 <_dtoa_r+0xa10>
 8003e4c:	f018 0f01 	tst.w	r8, #1
 8003e50:	d0de      	beq.n	8003e10 <_dtoa_r+0xa10>
 8003e52:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8003e56:	d1d8      	bne.n	8003e0a <_dtoa_r+0xa0a>
 8003e58:	9a00      	ldr	r2, [sp, #0]
 8003e5a:	2339      	movs	r3, #57	@ 0x39
 8003e5c:	7013      	strb	r3, [r2, #0]
 8003e5e:	4633      	mov	r3, r6
 8003e60:	461e      	mov	r6, r3
 8003e62:	3b01      	subs	r3, #1
 8003e64:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8003e68:	2a39      	cmp	r2, #57	@ 0x39
 8003e6a:	d052      	beq.n	8003f12 <_dtoa_r+0xb12>
 8003e6c:	3201      	adds	r2, #1
 8003e6e:	701a      	strb	r2, [r3, #0]
 8003e70:	e612      	b.n	8003a98 <_dtoa_r+0x698>
 8003e72:	2a00      	cmp	r2, #0
 8003e74:	dd07      	ble.n	8003e86 <_dtoa_r+0xa86>
 8003e76:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8003e7a:	d0ed      	beq.n	8003e58 <_dtoa_r+0xa58>
 8003e7c:	9a00      	ldr	r2, [sp, #0]
 8003e7e:	f108 0301 	add.w	r3, r8, #1
 8003e82:	7013      	strb	r3, [r2, #0]
 8003e84:	e608      	b.n	8003a98 <_dtoa_r+0x698>
 8003e86:	9b07      	ldr	r3, [sp, #28]
 8003e88:	9a07      	ldr	r2, [sp, #28]
 8003e8a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8003e8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d028      	beq.n	8003ee6 <_dtoa_r+0xae6>
 8003e94:	4649      	mov	r1, r9
 8003e96:	2300      	movs	r3, #0
 8003e98:	220a      	movs	r2, #10
 8003e9a:	4658      	mov	r0, fp
 8003e9c:	f000 f9d6 	bl	800424c <__multadd>
 8003ea0:	42af      	cmp	r7, r5
 8003ea2:	4681      	mov	r9, r0
 8003ea4:	f04f 0300 	mov.w	r3, #0
 8003ea8:	f04f 020a 	mov.w	r2, #10
 8003eac:	4639      	mov	r1, r7
 8003eae:	4658      	mov	r0, fp
 8003eb0:	d107      	bne.n	8003ec2 <_dtoa_r+0xac2>
 8003eb2:	f000 f9cb 	bl	800424c <__multadd>
 8003eb6:	4607      	mov	r7, r0
 8003eb8:	4605      	mov	r5, r0
 8003eba:	9b07      	ldr	r3, [sp, #28]
 8003ebc:	3301      	adds	r3, #1
 8003ebe:	9307      	str	r3, [sp, #28]
 8003ec0:	e774      	b.n	8003dac <_dtoa_r+0x9ac>
 8003ec2:	f000 f9c3 	bl	800424c <__multadd>
 8003ec6:	4629      	mov	r1, r5
 8003ec8:	4607      	mov	r7, r0
 8003eca:	2300      	movs	r3, #0
 8003ecc:	220a      	movs	r2, #10
 8003ece:	4658      	mov	r0, fp
 8003ed0:	f000 f9bc 	bl	800424c <__multadd>
 8003ed4:	4605      	mov	r5, r0
 8003ed6:	e7f0      	b.n	8003eba <_dtoa_r+0xaba>
 8003ed8:	9b00      	ldr	r3, [sp, #0]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	bfcc      	ite	gt
 8003ede:	461e      	movgt	r6, r3
 8003ee0:	2601      	movle	r6, #1
 8003ee2:	4456      	add	r6, sl
 8003ee4:	2700      	movs	r7, #0
 8003ee6:	4649      	mov	r1, r9
 8003ee8:	2201      	movs	r2, #1
 8003eea:	4658      	mov	r0, fp
 8003eec:	f000 fb5a 	bl	80045a4 <__lshift>
 8003ef0:	4621      	mov	r1, r4
 8003ef2:	4681      	mov	r9, r0
 8003ef4:	f000 fbc2 	bl	800467c <__mcmp>
 8003ef8:	2800      	cmp	r0, #0
 8003efa:	dcb0      	bgt.n	8003e5e <_dtoa_r+0xa5e>
 8003efc:	d102      	bne.n	8003f04 <_dtoa_r+0xb04>
 8003efe:	f018 0f01 	tst.w	r8, #1
 8003f02:	d1ac      	bne.n	8003e5e <_dtoa_r+0xa5e>
 8003f04:	4633      	mov	r3, r6
 8003f06:	461e      	mov	r6, r3
 8003f08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003f0c:	2a30      	cmp	r2, #48	@ 0x30
 8003f0e:	d0fa      	beq.n	8003f06 <_dtoa_r+0xb06>
 8003f10:	e5c2      	b.n	8003a98 <_dtoa_r+0x698>
 8003f12:	459a      	cmp	sl, r3
 8003f14:	d1a4      	bne.n	8003e60 <_dtoa_r+0xa60>
 8003f16:	9b04      	ldr	r3, [sp, #16]
 8003f18:	3301      	adds	r3, #1
 8003f1a:	9304      	str	r3, [sp, #16]
 8003f1c:	2331      	movs	r3, #49	@ 0x31
 8003f1e:	f88a 3000 	strb.w	r3, [sl]
 8003f22:	e5b9      	b.n	8003a98 <_dtoa_r+0x698>
 8003f24:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8003f26:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8003f84 <_dtoa_r+0xb84>
 8003f2a:	b11b      	cbz	r3, 8003f34 <_dtoa_r+0xb34>
 8003f2c:	f10a 0308 	add.w	r3, sl, #8
 8003f30:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8003f32:	6013      	str	r3, [r2, #0]
 8003f34:	4650      	mov	r0, sl
 8003f36:	b019      	add	sp, #100	@ 0x64
 8003f38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	f77f ae37 	ble.w	8003bb2 <_dtoa_r+0x7b2>
 8003f44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003f46:	930a      	str	r3, [sp, #40]	@ 0x28
 8003f48:	2001      	movs	r0, #1
 8003f4a:	e655      	b.n	8003bf8 <_dtoa_r+0x7f8>
 8003f4c:	9b00      	ldr	r3, [sp, #0]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	f77f aed6 	ble.w	8003d00 <_dtoa_r+0x900>
 8003f54:	4656      	mov	r6, sl
 8003f56:	4621      	mov	r1, r4
 8003f58:	4648      	mov	r0, r9
 8003f5a:	f7ff f9c6 	bl	80032ea <quorem>
 8003f5e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8003f62:	f806 8b01 	strb.w	r8, [r6], #1
 8003f66:	9b00      	ldr	r3, [sp, #0]
 8003f68:	eba6 020a 	sub.w	r2, r6, sl
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	ddb3      	ble.n	8003ed8 <_dtoa_r+0xad8>
 8003f70:	4649      	mov	r1, r9
 8003f72:	2300      	movs	r3, #0
 8003f74:	220a      	movs	r2, #10
 8003f76:	4658      	mov	r0, fp
 8003f78:	f000 f968 	bl	800424c <__multadd>
 8003f7c:	4681      	mov	r9, r0
 8003f7e:	e7ea      	b.n	8003f56 <_dtoa_r+0xb56>
 8003f80:	08006348 	.word	0x08006348
 8003f84:	080062cc 	.word	0x080062cc

08003f88 <_free_r>:
 8003f88:	b538      	push	{r3, r4, r5, lr}
 8003f8a:	4605      	mov	r5, r0
 8003f8c:	2900      	cmp	r1, #0
 8003f8e:	d041      	beq.n	8004014 <_free_r+0x8c>
 8003f90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f94:	1f0c      	subs	r4, r1, #4
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	bfb8      	it	lt
 8003f9a:	18e4      	addlt	r4, r4, r3
 8003f9c:	f000 f8e8 	bl	8004170 <__malloc_lock>
 8003fa0:	4a1d      	ldr	r2, [pc, #116]	@ (8004018 <_free_r+0x90>)
 8003fa2:	6813      	ldr	r3, [r2, #0]
 8003fa4:	b933      	cbnz	r3, 8003fb4 <_free_r+0x2c>
 8003fa6:	6063      	str	r3, [r4, #4]
 8003fa8:	6014      	str	r4, [r2, #0]
 8003faa:	4628      	mov	r0, r5
 8003fac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003fb0:	f000 b8e4 	b.w	800417c <__malloc_unlock>
 8003fb4:	42a3      	cmp	r3, r4
 8003fb6:	d908      	bls.n	8003fca <_free_r+0x42>
 8003fb8:	6820      	ldr	r0, [r4, #0]
 8003fba:	1821      	adds	r1, r4, r0
 8003fbc:	428b      	cmp	r3, r1
 8003fbe:	bf01      	itttt	eq
 8003fc0:	6819      	ldreq	r1, [r3, #0]
 8003fc2:	685b      	ldreq	r3, [r3, #4]
 8003fc4:	1809      	addeq	r1, r1, r0
 8003fc6:	6021      	streq	r1, [r4, #0]
 8003fc8:	e7ed      	b.n	8003fa6 <_free_r+0x1e>
 8003fca:	461a      	mov	r2, r3
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	b10b      	cbz	r3, 8003fd4 <_free_r+0x4c>
 8003fd0:	42a3      	cmp	r3, r4
 8003fd2:	d9fa      	bls.n	8003fca <_free_r+0x42>
 8003fd4:	6811      	ldr	r1, [r2, #0]
 8003fd6:	1850      	adds	r0, r2, r1
 8003fd8:	42a0      	cmp	r0, r4
 8003fda:	d10b      	bne.n	8003ff4 <_free_r+0x6c>
 8003fdc:	6820      	ldr	r0, [r4, #0]
 8003fde:	4401      	add	r1, r0
 8003fe0:	1850      	adds	r0, r2, r1
 8003fe2:	4283      	cmp	r3, r0
 8003fe4:	6011      	str	r1, [r2, #0]
 8003fe6:	d1e0      	bne.n	8003faa <_free_r+0x22>
 8003fe8:	6818      	ldr	r0, [r3, #0]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	6053      	str	r3, [r2, #4]
 8003fee:	4408      	add	r0, r1
 8003ff0:	6010      	str	r0, [r2, #0]
 8003ff2:	e7da      	b.n	8003faa <_free_r+0x22>
 8003ff4:	d902      	bls.n	8003ffc <_free_r+0x74>
 8003ff6:	230c      	movs	r3, #12
 8003ff8:	602b      	str	r3, [r5, #0]
 8003ffa:	e7d6      	b.n	8003faa <_free_r+0x22>
 8003ffc:	6820      	ldr	r0, [r4, #0]
 8003ffe:	1821      	adds	r1, r4, r0
 8004000:	428b      	cmp	r3, r1
 8004002:	bf04      	itt	eq
 8004004:	6819      	ldreq	r1, [r3, #0]
 8004006:	685b      	ldreq	r3, [r3, #4]
 8004008:	6063      	str	r3, [r4, #4]
 800400a:	bf04      	itt	eq
 800400c:	1809      	addeq	r1, r1, r0
 800400e:	6021      	streq	r1, [r4, #0]
 8004010:	6054      	str	r4, [r2, #4]
 8004012:	e7ca      	b.n	8003faa <_free_r+0x22>
 8004014:	bd38      	pop	{r3, r4, r5, pc}
 8004016:	bf00      	nop
 8004018:	20000348 	.word	0x20000348

0800401c <malloc>:
 800401c:	4b02      	ldr	r3, [pc, #8]	@ (8004028 <malloc+0xc>)
 800401e:	4601      	mov	r1, r0
 8004020:	6818      	ldr	r0, [r3, #0]
 8004022:	f000 b825 	b.w	8004070 <_malloc_r>
 8004026:	bf00      	nop
 8004028:	20000010 	.word	0x20000010

0800402c <sbrk_aligned>:
 800402c:	b570      	push	{r4, r5, r6, lr}
 800402e:	4e0f      	ldr	r6, [pc, #60]	@ (800406c <sbrk_aligned+0x40>)
 8004030:	460c      	mov	r4, r1
 8004032:	6831      	ldr	r1, [r6, #0]
 8004034:	4605      	mov	r5, r0
 8004036:	b911      	cbnz	r1, 800403e <sbrk_aligned+0x12>
 8004038:	f000 fe46 	bl	8004cc8 <_sbrk_r>
 800403c:	6030      	str	r0, [r6, #0]
 800403e:	4621      	mov	r1, r4
 8004040:	4628      	mov	r0, r5
 8004042:	f000 fe41 	bl	8004cc8 <_sbrk_r>
 8004046:	1c43      	adds	r3, r0, #1
 8004048:	d103      	bne.n	8004052 <sbrk_aligned+0x26>
 800404a:	f04f 34ff 	mov.w	r4, #4294967295
 800404e:	4620      	mov	r0, r4
 8004050:	bd70      	pop	{r4, r5, r6, pc}
 8004052:	1cc4      	adds	r4, r0, #3
 8004054:	f024 0403 	bic.w	r4, r4, #3
 8004058:	42a0      	cmp	r0, r4
 800405a:	d0f8      	beq.n	800404e <sbrk_aligned+0x22>
 800405c:	1a21      	subs	r1, r4, r0
 800405e:	4628      	mov	r0, r5
 8004060:	f000 fe32 	bl	8004cc8 <_sbrk_r>
 8004064:	3001      	adds	r0, #1
 8004066:	d1f2      	bne.n	800404e <sbrk_aligned+0x22>
 8004068:	e7ef      	b.n	800404a <sbrk_aligned+0x1e>
 800406a:	bf00      	nop
 800406c:	20000344 	.word	0x20000344

08004070 <_malloc_r>:
 8004070:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004074:	1ccd      	adds	r5, r1, #3
 8004076:	f025 0503 	bic.w	r5, r5, #3
 800407a:	3508      	adds	r5, #8
 800407c:	2d0c      	cmp	r5, #12
 800407e:	bf38      	it	cc
 8004080:	250c      	movcc	r5, #12
 8004082:	2d00      	cmp	r5, #0
 8004084:	4606      	mov	r6, r0
 8004086:	db01      	blt.n	800408c <_malloc_r+0x1c>
 8004088:	42a9      	cmp	r1, r5
 800408a:	d904      	bls.n	8004096 <_malloc_r+0x26>
 800408c:	230c      	movs	r3, #12
 800408e:	6033      	str	r3, [r6, #0]
 8004090:	2000      	movs	r0, #0
 8004092:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004096:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800416c <_malloc_r+0xfc>
 800409a:	f000 f869 	bl	8004170 <__malloc_lock>
 800409e:	f8d8 3000 	ldr.w	r3, [r8]
 80040a2:	461c      	mov	r4, r3
 80040a4:	bb44      	cbnz	r4, 80040f8 <_malloc_r+0x88>
 80040a6:	4629      	mov	r1, r5
 80040a8:	4630      	mov	r0, r6
 80040aa:	f7ff ffbf 	bl	800402c <sbrk_aligned>
 80040ae:	1c43      	adds	r3, r0, #1
 80040b0:	4604      	mov	r4, r0
 80040b2:	d158      	bne.n	8004166 <_malloc_r+0xf6>
 80040b4:	f8d8 4000 	ldr.w	r4, [r8]
 80040b8:	4627      	mov	r7, r4
 80040ba:	2f00      	cmp	r7, #0
 80040bc:	d143      	bne.n	8004146 <_malloc_r+0xd6>
 80040be:	2c00      	cmp	r4, #0
 80040c0:	d04b      	beq.n	800415a <_malloc_r+0xea>
 80040c2:	6823      	ldr	r3, [r4, #0]
 80040c4:	4639      	mov	r1, r7
 80040c6:	4630      	mov	r0, r6
 80040c8:	eb04 0903 	add.w	r9, r4, r3
 80040cc:	f000 fdfc 	bl	8004cc8 <_sbrk_r>
 80040d0:	4581      	cmp	r9, r0
 80040d2:	d142      	bne.n	800415a <_malloc_r+0xea>
 80040d4:	6821      	ldr	r1, [r4, #0]
 80040d6:	1a6d      	subs	r5, r5, r1
 80040d8:	4629      	mov	r1, r5
 80040da:	4630      	mov	r0, r6
 80040dc:	f7ff ffa6 	bl	800402c <sbrk_aligned>
 80040e0:	3001      	adds	r0, #1
 80040e2:	d03a      	beq.n	800415a <_malloc_r+0xea>
 80040e4:	6823      	ldr	r3, [r4, #0]
 80040e6:	442b      	add	r3, r5
 80040e8:	6023      	str	r3, [r4, #0]
 80040ea:	f8d8 3000 	ldr.w	r3, [r8]
 80040ee:	685a      	ldr	r2, [r3, #4]
 80040f0:	bb62      	cbnz	r2, 800414c <_malloc_r+0xdc>
 80040f2:	f8c8 7000 	str.w	r7, [r8]
 80040f6:	e00f      	b.n	8004118 <_malloc_r+0xa8>
 80040f8:	6822      	ldr	r2, [r4, #0]
 80040fa:	1b52      	subs	r2, r2, r5
 80040fc:	d420      	bmi.n	8004140 <_malloc_r+0xd0>
 80040fe:	2a0b      	cmp	r2, #11
 8004100:	d917      	bls.n	8004132 <_malloc_r+0xc2>
 8004102:	1961      	adds	r1, r4, r5
 8004104:	42a3      	cmp	r3, r4
 8004106:	6025      	str	r5, [r4, #0]
 8004108:	bf18      	it	ne
 800410a:	6059      	strne	r1, [r3, #4]
 800410c:	6863      	ldr	r3, [r4, #4]
 800410e:	bf08      	it	eq
 8004110:	f8c8 1000 	streq.w	r1, [r8]
 8004114:	5162      	str	r2, [r4, r5]
 8004116:	604b      	str	r3, [r1, #4]
 8004118:	4630      	mov	r0, r6
 800411a:	f000 f82f 	bl	800417c <__malloc_unlock>
 800411e:	f104 000b 	add.w	r0, r4, #11
 8004122:	1d23      	adds	r3, r4, #4
 8004124:	f020 0007 	bic.w	r0, r0, #7
 8004128:	1ac2      	subs	r2, r0, r3
 800412a:	bf1c      	itt	ne
 800412c:	1a1b      	subne	r3, r3, r0
 800412e:	50a3      	strne	r3, [r4, r2]
 8004130:	e7af      	b.n	8004092 <_malloc_r+0x22>
 8004132:	6862      	ldr	r2, [r4, #4]
 8004134:	42a3      	cmp	r3, r4
 8004136:	bf0c      	ite	eq
 8004138:	f8c8 2000 	streq.w	r2, [r8]
 800413c:	605a      	strne	r2, [r3, #4]
 800413e:	e7eb      	b.n	8004118 <_malloc_r+0xa8>
 8004140:	4623      	mov	r3, r4
 8004142:	6864      	ldr	r4, [r4, #4]
 8004144:	e7ae      	b.n	80040a4 <_malloc_r+0x34>
 8004146:	463c      	mov	r4, r7
 8004148:	687f      	ldr	r7, [r7, #4]
 800414a:	e7b6      	b.n	80040ba <_malloc_r+0x4a>
 800414c:	461a      	mov	r2, r3
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	42a3      	cmp	r3, r4
 8004152:	d1fb      	bne.n	800414c <_malloc_r+0xdc>
 8004154:	2300      	movs	r3, #0
 8004156:	6053      	str	r3, [r2, #4]
 8004158:	e7de      	b.n	8004118 <_malloc_r+0xa8>
 800415a:	230c      	movs	r3, #12
 800415c:	6033      	str	r3, [r6, #0]
 800415e:	4630      	mov	r0, r6
 8004160:	f000 f80c 	bl	800417c <__malloc_unlock>
 8004164:	e794      	b.n	8004090 <_malloc_r+0x20>
 8004166:	6005      	str	r5, [r0, #0]
 8004168:	e7d6      	b.n	8004118 <_malloc_r+0xa8>
 800416a:	bf00      	nop
 800416c:	20000348 	.word	0x20000348

08004170 <__malloc_lock>:
 8004170:	4801      	ldr	r0, [pc, #4]	@ (8004178 <__malloc_lock+0x8>)
 8004172:	f7ff b8b8 	b.w	80032e6 <__retarget_lock_acquire_recursive>
 8004176:	bf00      	nop
 8004178:	20000340 	.word	0x20000340

0800417c <__malloc_unlock>:
 800417c:	4801      	ldr	r0, [pc, #4]	@ (8004184 <__malloc_unlock+0x8>)
 800417e:	f7ff b8b3 	b.w	80032e8 <__retarget_lock_release_recursive>
 8004182:	bf00      	nop
 8004184:	20000340 	.word	0x20000340

08004188 <_Balloc>:
 8004188:	b570      	push	{r4, r5, r6, lr}
 800418a:	69c6      	ldr	r6, [r0, #28]
 800418c:	4604      	mov	r4, r0
 800418e:	460d      	mov	r5, r1
 8004190:	b976      	cbnz	r6, 80041b0 <_Balloc+0x28>
 8004192:	2010      	movs	r0, #16
 8004194:	f7ff ff42 	bl	800401c <malloc>
 8004198:	4602      	mov	r2, r0
 800419a:	61e0      	str	r0, [r4, #28]
 800419c:	b920      	cbnz	r0, 80041a8 <_Balloc+0x20>
 800419e:	4b18      	ldr	r3, [pc, #96]	@ (8004200 <_Balloc+0x78>)
 80041a0:	4818      	ldr	r0, [pc, #96]	@ (8004204 <_Balloc+0x7c>)
 80041a2:	216b      	movs	r1, #107	@ 0x6b
 80041a4:	f000 fdae 	bl	8004d04 <__assert_func>
 80041a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80041ac:	6006      	str	r6, [r0, #0]
 80041ae:	60c6      	str	r6, [r0, #12]
 80041b0:	69e6      	ldr	r6, [r4, #28]
 80041b2:	68f3      	ldr	r3, [r6, #12]
 80041b4:	b183      	cbz	r3, 80041d8 <_Balloc+0x50>
 80041b6:	69e3      	ldr	r3, [r4, #28]
 80041b8:	68db      	ldr	r3, [r3, #12]
 80041ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80041be:	b9b8      	cbnz	r0, 80041f0 <_Balloc+0x68>
 80041c0:	2101      	movs	r1, #1
 80041c2:	fa01 f605 	lsl.w	r6, r1, r5
 80041c6:	1d72      	adds	r2, r6, #5
 80041c8:	0092      	lsls	r2, r2, #2
 80041ca:	4620      	mov	r0, r4
 80041cc:	f000 fdb8 	bl	8004d40 <_calloc_r>
 80041d0:	b160      	cbz	r0, 80041ec <_Balloc+0x64>
 80041d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80041d6:	e00e      	b.n	80041f6 <_Balloc+0x6e>
 80041d8:	2221      	movs	r2, #33	@ 0x21
 80041da:	2104      	movs	r1, #4
 80041dc:	4620      	mov	r0, r4
 80041de:	f000 fdaf 	bl	8004d40 <_calloc_r>
 80041e2:	69e3      	ldr	r3, [r4, #28]
 80041e4:	60f0      	str	r0, [r6, #12]
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d1e4      	bne.n	80041b6 <_Balloc+0x2e>
 80041ec:	2000      	movs	r0, #0
 80041ee:	bd70      	pop	{r4, r5, r6, pc}
 80041f0:	6802      	ldr	r2, [r0, #0]
 80041f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80041f6:	2300      	movs	r3, #0
 80041f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80041fc:	e7f7      	b.n	80041ee <_Balloc+0x66>
 80041fe:	bf00      	nop
 8004200:	080062d9 	.word	0x080062d9
 8004204:	08006359 	.word	0x08006359

08004208 <_Bfree>:
 8004208:	b570      	push	{r4, r5, r6, lr}
 800420a:	69c6      	ldr	r6, [r0, #28]
 800420c:	4605      	mov	r5, r0
 800420e:	460c      	mov	r4, r1
 8004210:	b976      	cbnz	r6, 8004230 <_Bfree+0x28>
 8004212:	2010      	movs	r0, #16
 8004214:	f7ff ff02 	bl	800401c <malloc>
 8004218:	4602      	mov	r2, r0
 800421a:	61e8      	str	r0, [r5, #28]
 800421c:	b920      	cbnz	r0, 8004228 <_Bfree+0x20>
 800421e:	4b09      	ldr	r3, [pc, #36]	@ (8004244 <_Bfree+0x3c>)
 8004220:	4809      	ldr	r0, [pc, #36]	@ (8004248 <_Bfree+0x40>)
 8004222:	218f      	movs	r1, #143	@ 0x8f
 8004224:	f000 fd6e 	bl	8004d04 <__assert_func>
 8004228:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800422c:	6006      	str	r6, [r0, #0]
 800422e:	60c6      	str	r6, [r0, #12]
 8004230:	b13c      	cbz	r4, 8004242 <_Bfree+0x3a>
 8004232:	69eb      	ldr	r3, [r5, #28]
 8004234:	6862      	ldr	r2, [r4, #4]
 8004236:	68db      	ldr	r3, [r3, #12]
 8004238:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800423c:	6021      	str	r1, [r4, #0]
 800423e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004242:	bd70      	pop	{r4, r5, r6, pc}
 8004244:	080062d9 	.word	0x080062d9
 8004248:	08006359 	.word	0x08006359

0800424c <__multadd>:
 800424c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004250:	690d      	ldr	r5, [r1, #16]
 8004252:	4607      	mov	r7, r0
 8004254:	460c      	mov	r4, r1
 8004256:	461e      	mov	r6, r3
 8004258:	f101 0c14 	add.w	ip, r1, #20
 800425c:	2000      	movs	r0, #0
 800425e:	f8dc 3000 	ldr.w	r3, [ip]
 8004262:	b299      	uxth	r1, r3
 8004264:	fb02 6101 	mla	r1, r2, r1, r6
 8004268:	0c1e      	lsrs	r6, r3, #16
 800426a:	0c0b      	lsrs	r3, r1, #16
 800426c:	fb02 3306 	mla	r3, r2, r6, r3
 8004270:	b289      	uxth	r1, r1
 8004272:	3001      	adds	r0, #1
 8004274:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004278:	4285      	cmp	r5, r0
 800427a:	f84c 1b04 	str.w	r1, [ip], #4
 800427e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004282:	dcec      	bgt.n	800425e <__multadd+0x12>
 8004284:	b30e      	cbz	r6, 80042ca <__multadd+0x7e>
 8004286:	68a3      	ldr	r3, [r4, #8]
 8004288:	42ab      	cmp	r3, r5
 800428a:	dc19      	bgt.n	80042c0 <__multadd+0x74>
 800428c:	6861      	ldr	r1, [r4, #4]
 800428e:	4638      	mov	r0, r7
 8004290:	3101      	adds	r1, #1
 8004292:	f7ff ff79 	bl	8004188 <_Balloc>
 8004296:	4680      	mov	r8, r0
 8004298:	b928      	cbnz	r0, 80042a6 <__multadd+0x5a>
 800429a:	4602      	mov	r2, r0
 800429c:	4b0c      	ldr	r3, [pc, #48]	@ (80042d0 <__multadd+0x84>)
 800429e:	480d      	ldr	r0, [pc, #52]	@ (80042d4 <__multadd+0x88>)
 80042a0:	21ba      	movs	r1, #186	@ 0xba
 80042a2:	f000 fd2f 	bl	8004d04 <__assert_func>
 80042a6:	6922      	ldr	r2, [r4, #16]
 80042a8:	3202      	adds	r2, #2
 80042aa:	f104 010c 	add.w	r1, r4, #12
 80042ae:	0092      	lsls	r2, r2, #2
 80042b0:	300c      	adds	r0, #12
 80042b2:	f000 fd19 	bl	8004ce8 <memcpy>
 80042b6:	4621      	mov	r1, r4
 80042b8:	4638      	mov	r0, r7
 80042ba:	f7ff ffa5 	bl	8004208 <_Bfree>
 80042be:	4644      	mov	r4, r8
 80042c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80042c4:	3501      	adds	r5, #1
 80042c6:	615e      	str	r6, [r3, #20]
 80042c8:	6125      	str	r5, [r4, #16]
 80042ca:	4620      	mov	r0, r4
 80042cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80042d0:	08006348 	.word	0x08006348
 80042d4:	08006359 	.word	0x08006359

080042d8 <__hi0bits>:
 80042d8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80042dc:	4603      	mov	r3, r0
 80042de:	bf36      	itet	cc
 80042e0:	0403      	lslcc	r3, r0, #16
 80042e2:	2000      	movcs	r0, #0
 80042e4:	2010      	movcc	r0, #16
 80042e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80042ea:	bf3c      	itt	cc
 80042ec:	021b      	lslcc	r3, r3, #8
 80042ee:	3008      	addcc	r0, #8
 80042f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80042f4:	bf3c      	itt	cc
 80042f6:	011b      	lslcc	r3, r3, #4
 80042f8:	3004      	addcc	r0, #4
 80042fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042fe:	bf3c      	itt	cc
 8004300:	009b      	lslcc	r3, r3, #2
 8004302:	3002      	addcc	r0, #2
 8004304:	2b00      	cmp	r3, #0
 8004306:	db05      	blt.n	8004314 <__hi0bits+0x3c>
 8004308:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800430c:	f100 0001 	add.w	r0, r0, #1
 8004310:	bf08      	it	eq
 8004312:	2020      	moveq	r0, #32
 8004314:	4770      	bx	lr

08004316 <__lo0bits>:
 8004316:	6803      	ldr	r3, [r0, #0]
 8004318:	4602      	mov	r2, r0
 800431a:	f013 0007 	ands.w	r0, r3, #7
 800431e:	d00b      	beq.n	8004338 <__lo0bits+0x22>
 8004320:	07d9      	lsls	r1, r3, #31
 8004322:	d421      	bmi.n	8004368 <__lo0bits+0x52>
 8004324:	0798      	lsls	r0, r3, #30
 8004326:	bf49      	itett	mi
 8004328:	085b      	lsrmi	r3, r3, #1
 800432a:	089b      	lsrpl	r3, r3, #2
 800432c:	2001      	movmi	r0, #1
 800432e:	6013      	strmi	r3, [r2, #0]
 8004330:	bf5c      	itt	pl
 8004332:	6013      	strpl	r3, [r2, #0]
 8004334:	2002      	movpl	r0, #2
 8004336:	4770      	bx	lr
 8004338:	b299      	uxth	r1, r3
 800433a:	b909      	cbnz	r1, 8004340 <__lo0bits+0x2a>
 800433c:	0c1b      	lsrs	r3, r3, #16
 800433e:	2010      	movs	r0, #16
 8004340:	b2d9      	uxtb	r1, r3
 8004342:	b909      	cbnz	r1, 8004348 <__lo0bits+0x32>
 8004344:	3008      	adds	r0, #8
 8004346:	0a1b      	lsrs	r3, r3, #8
 8004348:	0719      	lsls	r1, r3, #28
 800434a:	bf04      	itt	eq
 800434c:	091b      	lsreq	r3, r3, #4
 800434e:	3004      	addeq	r0, #4
 8004350:	0799      	lsls	r1, r3, #30
 8004352:	bf04      	itt	eq
 8004354:	089b      	lsreq	r3, r3, #2
 8004356:	3002      	addeq	r0, #2
 8004358:	07d9      	lsls	r1, r3, #31
 800435a:	d403      	bmi.n	8004364 <__lo0bits+0x4e>
 800435c:	085b      	lsrs	r3, r3, #1
 800435e:	f100 0001 	add.w	r0, r0, #1
 8004362:	d003      	beq.n	800436c <__lo0bits+0x56>
 8004364:	6013      	str	r3, [r2, #0]
 8004366:	4770      	bx	lr
 8004368:	2000      	movs	r0, #0
 800436a:	4770      	bx	lr
 800436c:	2020      	movs	r0, #32
 800436e:	4770      	bx	lr

08004370 <__i2b>:
 8004370:	b510      	push	{r4, lr}
 8004372:	460c      	mov	r4, r1
 8004374:	2101      	movs	r1, #1
 8004376:	f7ff ff07 	bl	8004188 <_Balloc>
 800437a:	4602      	mov	r2, r0
 800437c:	b928      	cbnz	r0, 800438a <__i2b+0x1a>
 800437e:	4b05      	ldr	r3, [pc, #20]	@ (8004394 <__i2b+0x24>)
 8004380:	4805      	ldr	r0, [pc, #20]	@ (8004398 <__i2b+0x28>)
 8004382:	f240 1145 	movw	r1, #325	@ 0x145
 8004386:	f000 fcbd 	bl	8004d04 <__assert_func>
 800438a:	2301      	movs	r3, #1
 800438c:	6144      	str	r4, [r0, #20]
 800438e:	6103      	str	r3, [r0, #16]
 8004390:	bd10      	pop	{r4, pc}
 8004392:	bf00      	nop
 8004394:	08006348 	.word	0x08006348
 8004398:	08006359 	.word	0x08006359

0800439c <__multiply>:
 800439c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043a0:	4614      	mov	r4, r2
 80043a2:	690a      	ldr	r2, [r1, #16]
 80043a4:	6923      	ldr	r3, [r4, #16]
 80043a6:	429a      	cmp	r2, r3
 80043a8:	bfa8      	it	ge
 80043aa:	4623      	movge	r3, r4
 80043ac:	460f      	mov	r7, r1
 80043ae:	bfa4      	itt	ge
 80043b0:	460c      	movge	r4, r1
 80043b2:	461f      	movge	r7, r3
 80043b4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80043b8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80043bc:	68a3      	ldr	r3, [r4, #8]
 80043be:	6861      	ldr	r1, [r4, #4]
 80043c0:	eb0a 0609 	add.w	r6, sl, r9
 80043c4:	42b3      	cmp	r3, r6
 80043c6:	b085      	sub	sp, #20
 80043c8:	bfb8      	it	lt
 80043ca:	3101      	addlt	r1, #1
 80043cc:	f7ff fedc 	bl	8004188 <_Balloc>
 80043d0:	b930      	cbnz	r0, 80043e0 <__multiply+0x44>
 80043d2:	4602      	mov	r2, r0
 80043d4:	4b44      	ldr	r3, [pc, #272]	@ (80044e8 <__multiply+0x14c>)
 80043d6:	4845      	ldr	r0, [pc, #276]	@ (80044ec <__multiply+0x150>)
 80043d8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80043dc:	f000 fc92 	bl	8004d04 <__assert_func>
 80043e0:	f100 0514 	add.w	r5, r0, #20
 80043e4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80043e8:	462b      	mov	r3, r5
 80043ea:	2200      	movs	r2, #0
 80043ec:	4543      	cmp	r3, r8
 80043ee:	d321      	bcc.n	8004434 <__multiply+0x98>
 80043f0:	f107 0114 	add.w	r1, r7, #20
 80043f4:	f104 0214 	add.w	r2, r4, #20
 80043f8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80043fc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8004400:	9302      	str	r3, [sp, #8]
 8004402:	1b13      	subs	r3, r2, r4
 8004404:	3b15      	subs	r3, #21
 8004406:	f023 0303 	bic.w	r3, r3, #3
 800440a:	3304      	adds	r3, #4
 800440c:	f104 0715 	add.w	r7, r4, #21
 8004410:	42ba      	cmp	r2, r7
 8004412:	bf38      	it	cc
 8004414:	2304      	movcc	r3, #4
 8004416:	9301      	str	r3, [sp, #4]
 8004418:	9b02      	ldr	r3, [sp, #8]
 800441a:	9103      	str	r1, [sp, #12]
 800441c:	428b      	cmp	r3, r1
 800441e:	d80c      	bhi.n	800443a <__multiply+0x9e>
 8004420:	2e00      	cmp	r6, #0
 8004422:	dd03      	ble.n	800442c <__multiply+0x90>
 8004424:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004428:	2b00      	cmp	r3, #0
 800442a:	d05b      	beq.n	80044e4 <__multiply+0x148>
 800442c:	6106      	str	r6, [r0, #16]
 800442e:	b005      	add	sp, #20
 8004430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004434:	f843 2b04 	str.w	r2, [r3], #4
 8004438:	e7d8      	b.n	80043ec <__multiply+0x50>
 800443a:	f8b1 a000 	ldrh.w	sl, [r1]
 800443e:	f1ba 0f00 	cmp.w	sl, #0
 8004442:	d024      	beq.n	800448e <__multiply+0xf2>
 8004444:	f104 0e14 	add.w	lr, r4, #20
 8004448:	46a9      	mov	r9, r5
 800444a:	f04f 0c00 	mov.w	ip, #0
 800444e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8004452:	f8d9 3000 	ldr.w	r3, [r9]
 8004456:	fa1f fb87 	uxth.w	fp, r7
 800445a:	b29b      	uxth	r3, r3
 800445c:	fb0a 330b 	mla	r3, sl, fp, r3
 8004460:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8004464:	f8d9 7000 	ldr.w	r7, [r9]
 8004468:	4463      	add	r3, ip
 800446a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800446e:	fb0a c70b 	mla	r7, sl, fp, ip
 8004472:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8004476:	b29b      	uxth	r3, r3
 8004478:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800447c:	4572      	cmp	r2, lr
 800447e:	f849 3b04 	str.w	r3, [r9], #4
 8004482:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8004486:	d8e2      	bhi.n	800444e <__multiply+0xb2>
 8004488:	9b01      	ldr	r3, [sp, #4]
 800448a:	f845 c003 	str.w	ip, [r5, r3]
 800448e:	9b03      	ldr	r3, [sp, #12]
 8004490:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8004494:	3104      	adds	r1, #4
 8004496:	f1b9 0f00 	cmp.w	r9, #0
 800449a:	d021      	beq.n	80044e0 <__multiply+0x144>
 800449c:	682b      	ldr	r3, [r5, #0]
 800449e:	f104 0c14 	add.w	ip, r4, #20
 80044a2:	46ae      	mov	lr, r5
 80044a4:	f04f 0a00 	mov.w	sl, #0
 80044a8:	f8bc b000 	ldrh.w	fp, [ip]
 80044ac:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80044b0:	fb09 770b 	mla	r7, r9, fp, r7
 80044b4:	4457      	add	r7, sl
 80044b6:	b29b      	uxth	r3, r3
 80044b8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80044bc:	f84e 3b04 	str.w	r3, [lr], #4
 80044c0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80044c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80044c8:	f8be 3000 	ldrh.w	r3, [lr]
 80044cc:	fb09 330a 	mla	r3, r9, sl, r3
 80044d0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80044d4:	4562      	cmp	r2, ip
 80044d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80044da:	d8e5      	bhi.n	80044a8 <__multiply+0x10c>
 80044dc:	9f01      	ldr	r7, [sp, #4]
 80044de:	51eb      	str	r3, [r5, r7]
 80044e0:	3504      	adds	r5, #4
 80044e2:	e799      	b.n	8004418 <__multiply+0x7c>
 80044e4:	3e01      	subs	r6, #1
 80044e6:	e79b      	b.n	8004420 <__multiply+0x84>
 80044e8:	08006348 	.word	0x08006348
 80044ec:	08006359 	.word	0x08006359

080044f0 <__pow5mult>:
 80044f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80044f4:	4615      	mov	r5, r2
 80044f6:	f012 0203 	ands.w	r2, r2, #3
 80044fa:	4607      	mov	r7, r0
 80044fc:	460e      	mov	r6, r1
 80044fe:	d007      	beq.n	8004510 <__pow5mult+0x20>
 8004500:	4c25      	ldr	r4, [pc, #148]	@ (8004598 <__pow5mult+0xa8>)
 8004502:	3a01      	subs	r2, #1
 8004504:	2300      	movs	r3, #0
 8004506:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800450a:	f7ff fe9f 	bl	800424c <__multadd>
 800450e:	4606      	mov	r6, r0
 8004510:	10ad      	asrs	r5, r5, #2
 8004512:	d03d      	beq.n	8004590 <__pow5mult+0xa0>
 8004514:	69fc      	ldr	r4, [r7, #28]
 8004516:	b97c      	cbnz	r4, 8004538 <__pow5mult+0x48>
 8004518:	2010      	movs	r0, #16
 800451a:	f7ff fd7f 	bl	800401c <malloc>
 800451e:	4602      	mov	r2, r0
 8004520:	61f8      	str	r0, [r7, #28]
 8004522:	b928      	cbnz	r0, 8004530 <__pow5mult+0x40>
 8004524:	4b1d      	ldr	r3, [pc, #116]	@ (800459c <__pow5mult+0xac>)
 8004526:	481e      	ldr	r0, [pc, #120]	@ (80045a0 <__pow5mult+0xb0>)
 8004528:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800452c:	f000 fbea 	bl	8004d04 <__assert_func>
 8004530:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004534:	6004      	str	r4, [r0, #0]
 8004536:	60c4      	str	r4, [r0, #12]
 8004538:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800453c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004540:	b94c      	cbnz	r4, 8004556 <__pow5mult+0x66>
 8004542:	f240 2171 	movw	r1, #625	@ 0x271
 8004546:	4638      	mov	r0, r7
 8004548:	f7ff ff12 	bl	8004370 <__i2b>
 800454c:	2300      	movs	r3, #0
 800454e:	f8c8 0008 	str.w	r0, [r8, #8]
 8004552:	4604      	mov	r4, r0
 8004554:	6003      	str	r3, [r0, #0]
 8004556:	f04f 0900 	mov.w	r9, #0
 800455a:	07eb      	lsls	r3, r5, #31
 800455c:	d50a      	bpl.n	8004574 <__pow5mult+0x84>
 800455e:	4631      	mov	r1, r6
 8004560:	4622      	mov	r2, r4
 8004562:	4638      	mov	r0, r7
 8004564:	f7ff ff1a 	bl	800439c <__multiply>
 8004568:	4631      	mov	r1, r6
 800456a:	4680      	mov	r8, r0
 800456c:	4638      	mov	r0, r7
 800456e:	f7ff fe4b 	bl	8004208 <_Bfree>
 8004572:	4646      	mov	r6, r8
 8004574:	106d      	asrs	r5, r5, #1
 8004576:	d00b      	beq.n	8004590 <__pow5mult+0xa0>
 8004578:	6820      	ldr	r0, [r4, #0]
 800457a:	b938      	cbnz	r0, 800458c <__pow5mult+0x9c>
 800457c:	4622      	mov	r2, r4
 800457e:	4621      	mov	r1, r4
 8004580:	4638      	mov	r0, r7
 8004582:	f7ff ff0b 	bl	800439c <__multiply>
 8004586:	6020      	str	r0, [r4, #0]
 8004588:	f8c0 9000 	str.w	r9, [r0]
 800458c:	4604      	mov	r4, r0
 800458e:	e7e4      	b.n	800455a <__pow5mult+0x6a>
 8004590:	4630      	mov	r0, r6
 8004592:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004596:	bf00      	nop
 8004598:	080063b4 	.word	0x080063b4
 800459c:	080062d9 	.word	0x080062d9
 80045a0:	08006359 	.word	0x08006359

080045a4 <__lshift>:
 80045a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045a8:	460c      	mov	r4, r1
 80045aa:	6849      	ldr	r1, [r1, #4]
 80045ac:	6923      	ldr	r3, [r4, #16]
 80045ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80045b2:	68a3      	ldr	r3, [r4, #8]
 80045b4:	4607      	mov	r7, r0
 80045b6:	4691      	mov	r9, r2
 80045b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80045bc:	f108 0601 	add.w	r6, r8, #1
 80045c0:	42b3      	cmp	r3, r6
 80045c2:	db0b      	blt.n	80045dc <__lshift+0x38>
 80045c4:	4638      	mov	r0, r7
 80045c6:	f7ff fddf 	bl	8004188 <_Balloc>
 80045ca:	4605      	mov	r5, r0
 80045cc:	b948      	cbnz	r0, 80045e2 <__lshift+0x3e>
 80045ce:	4602      	mov	r2, r0
 80045d0:	4b28      	ldr	r3, [pc, #160]	@ (8004674 <__lshift+0xd0>)
 80045d2:	4829      	ldr	r0, [pc, #164]	@ (8004678 <__lshift+0xd4>)
 80045d4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80045d8:	f000 fb94 	bl	8004d04 <__assert_func>
 80045dc:	3101      	adds	r1, #1
 80045de:	005b      	lsls	r3, r3, #1
 80045e0:	e7ee      	b.n	80045c0 <__lshift+0x1c>
 80045e2:	2300      	movs	r3, #0
 80045e4:	f100 0114 	add.w	r1, r0, #20
 80045e8:	f100 0210 	add.w	r2, r0, #16
 80045ec:	4618      	mov	r0, r3
 80045ee:	4553      	cmp	r3, sl
 80045f0:	db33      	blt.n	800465a <__lshift+0xb6>
 80045f2:	6920      	ldr	r0, [r4, #16]
 80045f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80045f8:	f104 0314 	add.w	r3, r4, #20
 80045fc:	f019 091f 	ands.w	r9, r9, #31
 8004600:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004604:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004608:	d02b      	beq.n	8004662 <__lshift+0xbe>
 800460a:	f1c9 0e20 	rsb	lr, r9, #32
 800460e:	468a      	mov	sl, r1
 8004610:	2200      	movs	r2, #0
 8004612:	6818      	ldr	r0, [r3, #0]
 8004614:	fa00 f009 	lsl.w	r0, r0, r9
 8004618:	4310      	orrs	r0, r2
 800461a:	f84a 0b04 	str.w	r0, [sl], #4
 800461e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004622:	459c      	cmp	ip, r3
 8004624:	fa22 f20e 	lsr.w	r2, r2, lr
 8004628:	d8f3      	bhi.n	8004612 <__lshift+0x6e>
 800462a:	ebac 0304 	sub.w	r3, ip, r4
 800462e:	3b15      	subs	r3, #21
 8004630:	f023 0303 	bic.w	r3, r3, #3
 8004634:	3304      	adds	r3, #4
 8004636:	f104 0015 	add.w	r0, r4, #21
 800463a:	4584      	cmp	ip, r0
 800463c:	bf38      	it	cc
 800463e:	2304      	movcc	r3, #4
 8004640:	50ca      	str	r2, [r1, r3]
 8004642:	b10a      	cbz	r2, 8004648 <__lshift+0xa4>
 8004644:	f108 0602 	add.w	r6, r8, #2
 8004648:	3e01      	subs	r6, #1
 800464a:	4638      	mov	r0, r7
 800464c:	612e      	str	r6, [r5, #16]
 800464e:	4621      	mov	r1, r4
 8004650:	f7ff fdda 	bl	8004208 <_Bfree>
 8004654:	4628      	mov	r0, r5
 8004656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800465a:	f842 0f04 	str.w	r0, [r2, #4]!
 800465e:	3301      	adds	r3, #1
 8004660:	e7c5      	b.n	80045ee <__lshift+0x4a>
 8004662:	3904      	subs	r1, #4
 8004664:	f853 2b04 	ldr.w	r2, [r3], #4
 8004668:	f841 2f04 	str.w	r2, [r1, #4]!
 800466c:	459c      	cmp	ip, r3
 800466e:	d8f9      	bhi.n	8004664 <__lshift+0xc0>
 8004670:	e7ea      	b.n	8004648 <__lshift+0xa4>
 8004672:	bf00      	nop
 8004674:	08006348 	.word	0x08006348
 8004678:	08006359 	.word	0x08006359

0800467c <__mcmp>:
 800467c:	690a      	ldr	r2, [r1, #16]
 800467e:	4603      	mov	r3, r0
 8004680:	6900      	ldr	r0, [r0, #16]
 8004682:	1a80      	subs	r0, r0, r2
 8004684:	b530      	push	{r4, r5, lr}
 8004686:	d10e      	bne.n	80046a6 <__mcmp+0x2a>
 8004688:	3314      	adds	r3, #20
 800468a:	3114      	adds	r1, #20
 800468c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004690:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004694:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004698:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800469c:	4295      	cmp	r5, r2
 800469e:	d003      	beq.n	80046a8 <__mcmp+0x2c>
 80046a0:	d205      	bcs.n	80046ae <__mcmp+0x32>
 80046a2:	f04f 30ff 	mov.w	r0, #4294967295
 80046a6:	bd30      	pop	{r4, r5, pc}
 80046a8:	42a3      	cmp	r3, r4
 80046aa:	d3f3      	bcc.n	8004694 <__mcmp+0x18>
 80046ac:	e7fb      	b.n	80046a6 <__mcmp+0x2a>
 80046ae:	2001      	movs	r0, #1
 80046b0:	e7f9      	b.n	80046a6 <__mcmp+0x2a>
	...

080046b4 <__mdiff>:
 80046b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046b8:	4689      	mov	r9, r1
 80046ba:	4606      	mov	r6, r0
 80046bc:	4611      	mov	r1, r2
 80046be:	4648      	mov	r0, r9
 80046c0:	4614      	mov	r4, r2
 80046c2:	f7ff ffdb 	bl	800467c <__mcmp>
 80046c6:	1e05      	subs	r5, r0, #0
 80046c8:	d112      	bne.n	80046f0 <__mdiff+0x3c>
 80046ca:	4629      	mov	r1, r5
 80046cc:	4630      	mov	r0, r6
 80046ce:	f7ff fd5b 	bl	8004188 <_Balloc>
 80046d2:	4602      	mov	r2, r0
 80046d4:	b928      	cbnz	r0, 80046e2 <__mdiff+0x2e>
 80046d6:	4b3f      	ldr	r3, [pc, #252]	@ (80047d4 <__mdiff+0x120>)
 80046d8:	f240 2137 	movw	r1, #567	@ 0x237
 80046dc:	483e      	ldr	r0, [pc, #248]	@ (80047d8 <__mdiff+0x124>)
 80046de:	f000 fb11 	bl	8004d04 <__assert_func>
 80046e2:	2301      	movs	r3, #1
 80046e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80046e8:	4610      	mov	r0, r2
 80046ea:	b003      	add	sp, #12
 80046ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046f0:	bfbc      	itt	lt
 80046f2:	464b      	movlt	r3, r9
 80046f4:	46a1      	movlt	r9, r4
 80046f6:	4630      	mov	r0, r6
 80046f8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80046fc:	bfba      	itte	lt
 80046fe:	461c      	movlt	r4, r3
 8004700:	2501      	movlt	r5, #1
 8004702:	2500      	movge	r5, #0
 8004704:	f7ff fd40 	bl	8004188 <_Balloc>
 8004708:	4602      	mov	r2, r0
 800470a:	b918      	cbnz	r0, 8004714 <__mdiff+0x60>
 800470c:	4b31      	ldr	r3, [pc, #196]	@ (80047d4 <__mdiff+0x120>)
 800470e:	f240 2145 	movw	r1, #581	@ 0x245
 8004712:	e7e3      	b.n	80046dc <__mdiff+0x28>
 8004714:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004718:	6926      	ldr	r6, [r4, #16]
 800471a:	60c5      	str	r5, [r0, #12]
 800471c:	f109 0310 	add.w	r3, r9, #16
 8004720:	f109 0514 	add.w	r5, r9, #20
 8004724:	f104 0e14 	add.w	lr, r4, #20
 8004728:	f100 0b14 	add.w	fp, r0, #20
 800472c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8004730:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8004734:	9301      	str	r3, [sp, #4]
 8004736:	46d9      	mov	r9, fp
 8004738:	f04f 0c00 	mov.w	ip, #0
 800473c:	9b01      	ldr	r3, [sp, #4]
 800473e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8004742:	f853 af04 	ldr.w	sl, [r3, #4]!
 8004746:	9301      	str	r3, [sp, #4]
 8004748:	fa1f f38a 	uxth.w	r3, sl
 800474c:	4619      	mov	r1, r3
 800474e:	b283      	uxth	r3, r0
 8004750:	1acb      	subs	r3, r1, r3
 8004752:	0c00      	lsrs	r0, r0, #16
 8004754:	4463      	add	r3, ip
 8004756:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800475a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800475e:	b29b      	uxth	r3, r3
 8004760:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8004764:	4576      	cmp	r6, lr
 8004766:	f849 3b04 	str.w	r3, [r9], #4
 800476a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800476e:	d8e5      	bhi.n	800473c <__mdiff+0x88>
 8004770:	1b33      	subs	r3, r6, r4
 8004772:	3b15      	subs	r3, #21
 8004774:	f023 0303 	bic.w	r3, r3, #3
 8004778:	3415      	adds	r4, #21
 800477a:	3304      	adds	r3, #4
 800477c:	42a6      	cmp	r6, r4
 800477e:	bf38      	it	cc
 8004780:	2304      	movcc	r3, #4
 8004782:	441d      	add	r5, r3
 8004784:	445b      	add	r3, fp
 8004786:	461e      	mov	r6, r3
 8004788:	462c      	mov	r4, r5
 800478a:	4544      	cmp	r4, r8
 800478c:	d30e      	bcc.n	80047ac <__mdiff+0xf8>
 800478e:	f108 0103 	add.w	r1, r8, #3
 8004792:	1b49      	subs	r1, r1, r5
 8004794:	f021 0103 	bic.w	r1, r1, #3
 8004798:	3d03      	subs	r5, #3
 800479a:	45a8      	cmp	r8, r5
 800479c:	bf38      	it	cc
 800479e:	2100      	movcc	r1, #0
 80047a0:	440b      	add	r3, r1
 80047a2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80047a6:	b191      	cbz	r1, 80047ce <__mdiff+0x11a>
 80047a8:	6117      	str	r7, [r2, #16]
 80047aa:	e79d      	b.n	80046e8 <__mdiff+0x34>
 80047ac:	f854 1b04 	ldr.w	r1, [r4], #4
 80047b0:	46e6      	mov	lr, ip
 80047b2:	0c08      	lsrs	r0, r1, #16
 80047b4:	fa1c fc81 	uxtah	ip, ip, r1
 80047b8:	4471      	add	r1, lr
 80047ba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80047be:	b289      	uxth	r1, r1
 80047c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80047c4:	f846 1b04 	str.w	r1, [r6], #4
 80047c8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80047cc:	e7dd      	b.n	800478a <__mdiff+0xd6>
 80047ce:	3f01      	subs	r7, #1
 80047d0:	e7e7      	b.n	80047a2 <__mdiff+0xee>
 80047d2:	bf00      	nop
 80047d4:	08006348 	.word	0x08006348
 80047d8:	08006359 	.word	0x08006359

080047dc <__d2b>:
 80047dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80047e0:	460f      	mov	r7, r1
 80047e2:	2101      	movs	r1, #1
 80047e4:	ec59 8b10 	vmov	r8, r9, d0
 80047e8:	4616      	mov	r6, r2
 80047ea:	f7ff fccd 	bl	8004188 <_Balloc>
 80047ee:	4604      	mov	r4, r0
 80047f0:	b930      	cbnz	r0, 8004800 <__d2b+0x24>
 80047f2:	4602      	mov	r2, r0
 80047f4:	4b23      	ldr	r3, [pc, #140]	@ (8004884 <__d2b+0xa8>)
 80047f6:	4824      	ldr	r0, [pc, #144]	@ (8004888 <__d2b+0xac>)
 80047f8:	f240 310f 	movw	r1, #783	@ 0x30f
 80047fc:	f000 fa82 	bl	8004d04 <__assert_func>
 8004800:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004804:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004808:	b10d      	cbz	r5, 800480e <__d2b+0x32>
 800480a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800480e:	9301      	str	r3, [sp, #4]
 8004810:	f1b8 0300 	subs.w	r3, r8, #0
 8004814:	d023      	beq.n	800485e <__d2b+0x82>
 8004816:	4668      	mov	r0, sp
 8004818:	9300      	str	r3, [sp, #0]
 800481a:	f7ff fd7c 	bl	8004316 <__lo0bits>
 800481e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004822:	b1d0      	cbz	r0, 800485a <__d2b+0x7e>
 8004824:	f1c0 0320 	rsb	r3, r0, #32
 8004828:	fa02 f303 	lsl.w	r3, r2, r3
 800482c:	430b      	orrs	r3, r1
 800482e:	40c2      	lsrs	r2, r0
 8004830:	6163      	str	r3, [r4, #20]
 8004832:	9201      	str	r2, [sp, #4]
 8004834:	9b01      	ldr	r3, [sp, #4]
 8004836:	61a3      	str	r3, [r4, #24]
 8004838:	2b00      	cmp	r3, #0
 800483a:	bf0c      	ite	eq
 800483c:	2201      	moveq	r2, #1
 800483e:	2202      	movne	r2, #2
 8004840:	6122      	str	r2, [r4, #16]
 8004842:	b1a5      	cbz	r5, 800486e <__d2b+0x92>
 8004844:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8004848:	4405      	add	r5, r0
 800484a:	603d      	str	r5, [r7, #0]
 800484c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8004850:	6030      	str	r0, [r6, #0]
 8004852:	4620      	mov	r0, r4
 8004854:	b003      	add	sp, #12
 8004856:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800485a:	6161      	str	r1, [r4, #20]
 800485c:	e7ea      	b.n	8004834 <__d2b+0x58>
 800485e:	a801      	add	r0, sp, #4
 8004860:	f7ff fd59 	bl	8004316 <__lo0bits>
 8004864:	9b01      	ldr	r3, [sp, #4]
 8004866:	6163      	str	r3, [r4, #20]
 8004868:	3020      	adds	r0, #32
 800486a:	2201      	movs	r2, #1
 800486c:	e7e8      	b.n	8004840 <__d2b+0x64>
 800486e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004872:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8004876:	6038      	str	r0, [r7, #0]
 8004878:	6918      	ldr	r0, [r3, #16]
 800487a:	f7ff fd2d 	bl	80042d8 <__hi0bits>
 800487e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004882:	e7e5      	b.n	8004850 <__d2b+0x74>
 8004884:	08006348 	.word	0x08006348
 8004888:	08006359 	.word	0x08006359

0800488c <__ssputs_r>:
 800488c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004890:	688e      	ldr	r6, [r1, #8]
 8004892:	461f      	mov	r7, r3
 8004894:	42be      	cmp	r6, r7
 8004896:	680b      	ldr	r3, [r1, #0]
 8004898:	4682      	mov	sl, r0
 800489a:	460c      	mov	r4, r1
 800489c:	4690      	mov	r8, r2
 800489e:	d82d      	bhi.n	80048fc <__ssputs_r+0x70>
 80048a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80048a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80048a8:	d026      	beq.n	80048f8 <__ssputs_r+0x6c>
 80048aa:	6965      	ldr	r5, [r4, #20]
 80048ac:	6909      	ldr	r1, [r1, #16]
 80048ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80048b2:	eba3 0901 	sub.w	r9, r3, r1
 80048b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80048ba:	1c7b      	adds	r3, r7, #1
 80048bc:	444b      	add	r3, r9
 80048be:	106d      	asrs	r5, r5, #1
 80048c0:	429d      	cmp	r5, r3
 80048c2:	bf38      	it	cc
 80048c4:	461d      	movcc	r5, r3
 80048c6:	0553      	lsls	r3, r2, #21
 80048c8:	d527      	bpl.n	800491a <__ssputs_r+0x8e>
 80048ca:	4629      	mov	r1, r5
 80048cc:	f7ff fbd0 	bl	8004070 <_malloc_r>
 80048d0:	4606      	mov	r6, r0
 80048d2:	b360      	cbz	r0, 800492e <__ssputs_r+0xa2>
 80048d4:	6921      	ldr	r1, [r4, #16]
 80048d6:	464a      	mov	r2, r9
 80048d8:	f000 fa06 	bl	8004ce8 <memcpy>
 80048dc:	89a3      	ldrh	r3, [r4, #12]
 80048de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80048e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048e6:	81a3      	strh	r3, [r4, #12]
 80048e8:	6126      	str	r6, [r4, #16]
 80048ea:	6165      	str	r5, [r4, #20]
 80048ec:	444e      	add	r6, r9
 80048ee:	eba5 0509 	sub.w	r5, r5, r9
 80048f2:	6026      	str	r6, [r4, #0]
 80048f4:	60a5      	str	r5, [r4, #8]
 80048f6:	463e      	mov	r6, r7
 80048f8:	42be      	cmp	r6, r7
 80048fa:	d900      	bls.n	80048fe <__ssputs_r+0x72>
 80048fc:	463e      	mov	r6, r7
 80048fe:	6820      	ldr	r0, [r4, #0]
 8004900:	4632      	mov	r2, r6
 8004902:	4641      	mov	r1, r8
 8004904:	f000 f9c6 	bl	8004c94 <memmove>
 8004908:	68a3      	ldr	r3, [r4, #8]
 800490a:	1b9b      	subs	r3, r3, r6
 800490c:	60a3      	str	r3, [r4, #8]
 800490e:	6823      	ldr	r3, [r4, #0]
 8004910:	4433      	add	r3, r6
 8004912:	6023      	str	r3, [r4, #0]
 8004914:	2000      	movs	r0, #0
 8004916:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800491a:	462a      	mov	r2, r5
 800491c:	f000 fa36 	bl	8004d8c <_realloc_r>
 8004920:	4606      	mov	r6, r0
 8004922:	2800      	cmp	r0, #0
 8004924:	d1e0      	bne.n	80048e8 <__ssputs_r+0x5c>
 8004926:	6921      	ldr	r1, [r4, #16]
 8004928:	4650      	mov	r0, sl
 800492a:	f7ff fb2d 	bl	8003f88 <_free_r>
 800492e:	230c      	movs	r3, #12
 8004930:	f8ca 3000 	str.w	r3, [sl]
 8004934:	89a3      	ldrh	r3, [r4, #12]
 8004936:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800493a:	81a3      	strh	r3, [r4, #12]
 800493c:	f04f 30ff 	mov.w	r0, #4294967295
 8004940:	e7e9      	b.n	8004916 <__ssputs_r+0x8a>
	...

08004944 <_svfiprintf_r>:
 8004944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004948:	4698      	mov	r8, r3
 800494a:	898b      	ldrh	r3, [r1, #12]
 800494c:	061b      	lsls	r3, r3, #24
 800494e:	b09d      	sub	sp, #116	@ 0x74
 8004950:	4607      	mov	r7, r0
 8004952:	460d      	mov	r5, r1
 8004954:	4614      	mov	r4, r2
 8004956:	d510      	bpl.n	800497a <_svfiprintf_r+0x36>
 8004958:	690b      	ldr	r3, [r1, #16]
 800495a:	b973      	cbnz	r3, 800497a <_svfiprintf_r+0x36>
 800495c:	2140      	movs	r1, #64	@ 0x40
 800495e:	f7ff fb87 	bl	8004070 <_malloc_r>
 8004962:	6028      	str	r0, [r5, #0]
 8004964:	6128      	str	r0, [r5, #16]
 8004966:	b930      	cbnz	r0, 8004976 <_svfiprintf_r+0x32>
 8004968:	230c      	movs	r3, #12
 800496a:	603b      	str	r3, [r7, #0]
 800496c:	f04f 30ff 	mov.w	r0, #4294967295
 8004970:	b01d      	add	sp, #116	@ 0x74
 8004972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004976:	2340      	movs	r3, #64	@ 0x40
 8004978:	616b      	str	r3, [r5, #20]
 800497a:	2300      	movs	r3, #0
 800497c:	9309      	str	r3, [sp, #36]	@ 0x24
 800497e:	2320      	movs	r3, #32
 8004980:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004984:	f8cd 800c 	str.w	r8, [sp, #12]
 8004988:	2330      	movs	r3, #48	@ 0x30
 800498a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004b28 <_svfiprintf_r+0x1e4>
 800498e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004992:	f04f 0901 	mov.w	r9, #1
 8004996:	4623      	mov	r3, r4
 8004998:	469a      	mov	sl, r3
 800499a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800499e:	b10a      	cbz	r2, 80049a4 <_svfiprintf_r+0x60>
 80049a0:	2a25      	cmp	r2, #37	@ 0x25
 80049a2:	d1f9      	bne.n	8004998 <_svfiprintf_r+0x54>
 80049a4:	ebba 0b04 	subs.w	fp, sl, r4
 80049a8:	d00b      	beq.n	80049c2 <_svfiprintf_r+0x7e>
 80049aa:	465b      	mov	r3, fp
 80049ac:	4622      	mov	r2, r4
 80049ae:	4629      	mov	r1, r5
 80049b0:	4638      	mov	r0, r7
 80049b2:	f7ff ff6b 	bl	800488c <__ssputs_r>
 80049b6:	3001      	adds	r0, #1
 80049b8:	f000 80a7 	beq.w	8004b0a <_svfiprintf_r+0x1c6>
 80049bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80049be:	445a      	add	r2, fp
 80049c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80049c2:	f89a 3000 	ldrb.w	r3, [sl]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	f000 809f 	beq.w	8004b0a <_svfiprintf_r+0x1c6>
 80049cc:	2300      	movs	r3, #0
 80049ce:	f04f 32ff 	mov.w	r2, #4294967295
 80049d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80049d6:	f10a 0a01 	add.w	sl, sl, #1
 80049da:	9304      	str	r3, [sp, #16]
 80049dc:	9307      	str	r3, [sp, #28]
 80049de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80049e2:	931a      	str	r3, [sp, #104]	@ 0x68
 80049e4:	4654      	mov	r4, sl
 80049e6:	2205      	movs	r2, #5
 80049e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049ec:	484e      	ldr	r0, [pc, #312]	@ (8004b28 <_svfiprintf_r+0x1e4>)
 80049ee:	f7fb fbef 	bl	80001d0 <memchr>
 80049f2:	9a04      	ldr	r2, [sp, #16]
 80049f4:	b9d8      	cbnz	r0, 8004a2e <_svfiprintf_r+0xea>
 80049f6:	06d0      	lsls	r0, r2, #27
 80049f8:	bf44      	itt	mi
 80049fa:	2320      	movmi	r3, #32
 80049fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004a00:	0711      	lsls	r1, r2, #28
 8004a02:	bf44      	itt	mi
 8004a04:	232b      	movmi	r3, #43	@ 0x2b
 8004a06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004a0a:	f89a 3000 	ldrb.w	r3, [sl]
 8004a0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004a10:	d015      	beq.n	8004a3e <_svfiprintf_r+0xfa>
 8004a12:	9a07      	ldr	r2, [sp, #28]
 8004a14:	4654      	mov	r4, sl
 8004a16:	2000      	movs	r0, #0
 8004a18:	f04f 0c0a 	mov.w	ip, #10
 8004a1c:	4621      	mov	r1, r4
 8004a1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a22:	3b30      	subs	r3, #48	@ 0x30
 8004a24:	2b09      	cmp	r3, #9
 8004a26:	d94b      	bls.n	8004ac0 <_svfiprintf_r+0x17c>
 8004a28:	b1b0      	cbz	r0, 8004a58 <_svfiprintf_r+0x114>
 8004a2a:	9207      	str	r2, [sp, #28]
 8004a2c:	e014      	b.n	8004a58 <_svfiprintf_r+0x114>
 8004a2e:	eba0 0308 	sub.w	r3, r0, r8
 8004a32:	fa09 f303 	lsl.w	r3, r9, r3
 8004a36:	4313      	orrs	r3, r2
 8004a38:	9304      	str	r3, [sp, #16]
 8004a3a:	46a2      	mov	sl, r4
 8004a3c:	e7d2      	b.n	80049e4 <_svfiprintf_r+0xa0>
 8004a3e:	9b03      	ldr	r3, [sp, #12]
 8004a40:	1d19      	adds	r1, r3, #4
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	9103      	str	r1, [sp, #12]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	bfbb      	ittet	lt
 8004a4a:	425b      	neglt	r3, r3
 8004a4c:	f042 0202 	orrlt.w	r2, r2, #2
 8004a50:	9307      	strge	r3, [sp, #28]
 8004a52:	9307      	strlt	r3, [sp, #28]
 8004a54:	bfb8      	it	lt
 8004a56:	9204      	strlt	r2, [sp, #16]
 8004a58:	7823      	ldrb	r3, [r4, #0]
 8004a5a:	2b2e      	cmp	r3, #46	@ 0x2e
 8004a5c:	d10a      	bne.n	8004a74 <_svfiprintf_r+0x130>
 8004a5e:	7863      	ldrb	r3, [r4, #1]
 8004a60:	2b2a      	cmp	r3, #42	@ 0x2a
 8004a62:	d132      	bne.n	8004aca <_svfiprintf_r+0x186>
 8004a64:	9b03      	ldr	r3, [sp, #12]
 8004a66:	1d1a      	adds	r2, r3, #4
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	9203      	str	r2, [sp, #12]
 8004a6c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004a70:	3402      	adds	r4, #2
 8004a72:	9305      	str	r3, [sp, #20]
 8004a74:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004b38 <_svfiprintf_r+0x1f4>
 8004a78:	7821      	ldrb	r1, [r4, #0]
 8004a7a:	2203      	movs	r2, #3
 8004a7c:	4650      	mov	r0, sl
 8004a7e:	f7fb fba7 	bl	80001d0 <memchr>
 8004a82:	b138      	cbz	r0, 8004a94 <_svfiprintf_r+0x150>
 8004a84:	9b04      	ldr	r3, [sp, #16]
 8004a86:	eba0 000a 	sub.w	r0, r0, sl
 8004a8a:	2240      	movs	r2, #64	@ 0x40
 8004a8c:	4082      	lsls	r2, r0
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	3401      	adds	r4, #1
 8004a92:	9304      	str	r3, [sp, #16]
 8004a94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a98:	4824      	ldr	r0, [pc, #144]	@ (8004b2c <_svfiprintf_r+0x1e8>)
 8004a9a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004a9e:	2206      	movs	r2, #6
 8004aa0:	f7fb fb96 	bl	80001d0 <memchr>
 8004aa4:	2800      	cmp	r0, #0
 8004aa6:	d036      	beq.n	8004b16 <_svfiprintf_r+0x1d2>
 8004aa8:	4b21      	ldr	r3, [pc, #132]	@ (8004b30 <_svfiprintf_r+0x1ec>)
 8004aaa:	bb1b      	cbnz	r3, 8004af4 <_svfiprintf_r+0x1b0>
 8004aac:	9b03      	ldr	r3, [sp, #12]
 8004aae:	3307      	adds	r3, #7
 8004ab0:	f023 0307 	bic.w	r3, r3, #7
 8004ab4:	3308      	adds	r3, #8
 8004ab6:	9303      	str	r3, [sp, #12]
 8004ab8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004aba:	4433      	add	r3, r6
 8004abc:	9309      	str	r3, [sp, #36]	@ 0x24
 8004abe:	e76a      	b.n	8004996 <_svfiprintf_r+0x52>
 8004ac0:	fb0c 3202 	mla	r2, ip, r2, r3
 8004ac4:	460c      	mov	r4, r1
 8004ac6:	2001      	movs	r0, #1
 8004ac8:	e7a8      	b.n	8004a1c <_svfiprintf_r+0xd8>
 8004aca:	2300      	movs	r3, #0
 8004acc:	3401      	adds	r4, #1
 8004ace:	9305      	str	r3, [sp, #20]
 8004ad0:	4619      	mov	r1, r3
 8004ad2:	f04f 0c0a 	mov.w	ip, #10
 8004ad6:	4620      	mov	r0, r4
 8004ad8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004adc:	3a30      	subs	r2, #48	@ 0x30
 8004ade:	2a09      	cmp	r2, #9
 8004ae0:	d903      	bls.n	8004aea <_svfiprintf_r+0x1a6>
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d0c6      	beq.n	8004a74 <_svfiprintf_r+0x130>
 8004ae6:	9105      	str	r1, [sp, #20]
 8004ae8:	e7c4      	b.n	8004a74 <_svfiprintf_r+0x130>
 8004aea:	fb0c 2101 	mla	r1, ip, r1, r2
 8004aee:	4604      	mov	r4, r0
 8004af0:	2301      	movs	r3, #1
 8004af2:	e7f0      	b.n	8004ad6 <_svfiprintf_r+0x192>
 8004af4:	ab03      	add	r3, sp, #12
 8004af6:	9300      	str	r3, [sp, #0]
 8004af8:	462a      	mov	r2, r5
 8004afa:	4b0e      	ldr	r3, [pc, #56]	@ (8004b34 <_svfiprintf_r+0x1f0>)
 8004afc:	a904      	add	r1, sp, #16
 8004afe:	4638      	mov	r0, r7
 8004b00:	f7fd fe96 	bl	8002830 <_printf_float>
 8004b04:	1c42      	adds	r2, r0, #1
 8004b06:	4606      	mov	r6, r0
 8004b08:	d1d6      	bne.n	8004ab8 <_svfiprintf_r+0x174>
 8004b0a:	89ab      	ldrh	r3, [r5, #12]
 8004b0c:	065b      	lsls	r3, r3, #25
 8004b0e:	f53f af2d 	bmi.w	800496c <_svfiprintf_r+0x28>
 8004b12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004b14:	e72c      	b.n	8004970 <_svfiprintf_r+0x2c>
 8004b16:	ab03      	add	r3, sp, #12
 8004b18:	9300      	str	r3, [sp, #0]
 8004b1a:	462a      	mov	r2, r5
 8004b1c:	4b05      	ldr	r3, [pc, #20]	@ (8004b34 <_svfiprintf_r+0x1f0>)
 8004b1e:	a904      	add	r1, sp, #16
 8004b20:	4638      	mov	r0, r7
 8004b22:	f7fe f91d 	bl	8002d60 <_printf_i>
 8004b26:	e7ed      	b.n	8004b04 <_svfiprintf_r+0x1c0>
 8004b28:	080064b0 	.word	0x080064b0
 8004b2c:	080064ba 	.word	0x080064ba
 8004b30:	08002831 	.word	0x08002831
 8004b34:	0800488d 	.word	0x0800488d
 8004b38:	080064b6 	.word	0x080064b6

08004b3c <__sflush_r>:
 8004b3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004b40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b44:	0716      	lsls	r6, r2, #28
 8004b46:	4605      	mov	r5, r0
 8004b48:	460c      	mov	r4, r1
 8004b4a:	d454      	bmi.n	8004bf6 <__sflush_r+0xba>
 8004b4c:	684b      	ldr	r3, [r1, #4]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	dc02      	bgt.n	8004b58 <__sflush_r+0x1c>
 8004b52:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	dd48      	ble.n	8004bea <__sflush_r+0xae>
 8004b58:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004b5a:	2e00      	cmp	r6, #0
 8004b5c:	d045      	beq.n	8004bea <__sflush_r+0xae>
 8004b5e:	2300      	movs	r3, #0
 8004b60:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004b64:	682f      	ldr	r7, [r5, #0]
 8004b66:	6a21      	ldr	r1, [r4, #32]
 8004b68:	602b      	str	r3, [r5, #0]
 8004b6a:	d030      	beq.n	8004bce <__sflush_r+0x92>
 8004b6c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004b6e:	89a3      	ldrh	r3, [r4, #12]
 8004b70:	0759      	lsls	r1, r3, #29
 8004b72:	d505      	bpl.n	8004b80 <__sflush_r+0x44>
 8004b74:	6863      	ldr	r3, [r4, #4]
 8004b76:	1ad2      	subs	r2, r2, r3
 8004b78:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004b7a:	b10b      	cbz	r3, 8004b80 <__sflush_r+0x44>
 8004b7c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004b7e:	1ad2      	subs	r2, r2, r3
 8004b80:	2300      	movs	r3, #0
 8004b82:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004b84:	6a21      	ldr	r1, [r4, #32]
 8004b86:	4628      	mov	r0, r5
 8004b88:	47b0      	blx	r6
 8004b8a:	1c43      	adds	r3, r0, #1
 8004b8c:	89a3      	ldrh	r3, [r4, #12]
 8004b8e:	d106      	bne.n	8004b9e <__sflush_r+0x62>
 8004b90:	6829      	ldr	r1, [r5, #0]
 8004b92:	291d      	cmp	r1, #29
 8004b94:	d82b      	bhi.n	8004bee <__sflush_r+0xb2>
 8004b96:	4a2a      	ldr	r2, [pc, #168]	@ (8004c40 <__sflush_r+0x104>)
 8004b98:	410a      	asrs	r2, r1
 8004b9a:	07d6      	lsls	r6, r2, #31
 8004b9c:	d427      	bmi.n	8004bee <__sflush_r+0xb2>
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	6062      	str	r2, [r4, #4]
 8004ba2:	04d9      	lsls	r1, r3, #19
 8004ba4:	6922      	ldr	r2, [r4, #16]
 8004ba6:	6022      	str	r2, [r4, #0]
 8004ba8:	d504      	bpl.n	8004bb4 <__sflush_r+0x78>
 8004baa:	1c42      	adds	r2, r0, #1
 8004bac:	d101      	bne.n	8004bb2 <__sflush_r+0x76>
 8004bae:	682b      	ldr	r3, [r5, #0]
 8004bb0:	b903      	cbnz	r3, 8004bb4 <__sflush_r+0x78>
 8004bb2:	6560      	str	r0, [r4, #84]	@ 0x54
 8004bb4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004bb6:	602f      	str	r7, [r5, #0]
 8004bb8:	b1b9      	cbz	r1, 8004bea <__sflush_r+0xae>
 8004bba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004bbe:	4299      	cmp	r1, r3
 8004bc0:	d002      	beq.n	8004bc8 <__sflush_r+0x8c>
 8004bc2:	4628      	mov	r0, r5
 8004bc4:	f7ff f9e0 	bl	8003f88 <_free_r>
 8004bc8:	2300      	movs	r3, #0
 8004bca:	6363      	str	r3, [r4, #52]	@ 0x34
 8004bcc:	e00d      	b.n	8004bea <__sflush_r+0xae>
 8004bce:	2301      	movs	r3, #1
 8004bd0:	4628      	mov	r0, r5
 8004bd2:	47b0      	blx	r6
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	1c50      	adds	r0, r2, #1
 8004bd8:	d1c9      	bne.n	8004b6e <__sflush_r+0x32>
 8004bda:	682b      	ldr	r3, [r5, #0]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d0c6      	beq.n	8004b6e <__sflush_r+0x32>
 8004be0:	2b1d      	cmp	r3, #29
 8004be2:	d001      	beq.n	8004be8 <__sflush_r+0xac>
 8004be4:	2b16      	cmp	r3, #22
 8004be6:	d11e      	bne.n	8004c26 <__sflush_r+0xea>
 8004be8:	602f      	str	r7, [r5, #0]
 8004bea:	2000      	movs	r0, #0
 8004bec:	e022      	b.n	8004c34 <__sflush_r+0xf8>
 8004bee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bf2:	b21b      	sxth	r3, r3
 8004bf4:	e01b      	b.n	8004c2e <__sflush_r+0xf2>
 8004bf6:	690f      	ldr	r7, [r1, #16]
 8004bf8:	2f00      	cmp	r7, #0
 8004bfa:	d0f6      	beq.n	8004bea <__sflush_r+0xae>
 8004bfc:	0793      	lsls	r3, r2, #30
 8004bfe:	680e      	ldr	r6, [r1, #0]
 8004c00:	bf08      	it	eq
 8004c02:	694b      	ldreq	r3, [r1, #20]
 8004c04:	600f      	str	r7, [r1, #0]
 8004c06:	bf18      	it	ne
 8004c08:	2300      	movne	r3, #0
 8004c0a:	eba6 0807 	sub.w	r8, r6, r7
 8004c0e:	608b      	str	r3, [r1, #8]
 8004c10:	f1b8 0f00 	cmp.w	r8, #0
 8004c14:	dde9      	ble.n	8004bea <__sflush_r+0xae>
 8004c16:	6a21      	ldr	r1, [r4, #32]
 8004c18:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004c1a:	4643      	mov	r3, r8
 8004c1c:	463a      	mov	r2, r7
 8004c1e:	4628      	mov	r0, r5
 8004c20:	47b0      	blx	r6
 8004c22:	2800      	cmp	r0, #0
 8004c24:	dc08      	bgt.n	8004c38 <__sflush_r+0xfc>
 8004c26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c2e:	81a3      	strh	r3, [r4, #12]
 8004c30:	f04f 30ff 	mov.w	r0, #4294967295
 8004c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c38:	4407      	add	r7, r0
 8004c3a:	eba8 0800 	sub.w	r8, r8, r0
 8004c3e:	e7e7      	b.n	8004c10 <__sflush_r+0xd4>
 8004c40:	dfbffffe 	.word	0xdfbffffe

08004c44 <_fflush_r>:
 8004c44:	b538      	push	{r3, r4, r5, lr}
 8004c46:	690b      	ldr	r3, [r1, #16]
 8004c48:	4605      	mov	r5, r0
 8004c4a:	460c      	mov	r4, r1
 8004c4c:	b913      	cbnz	r3, 8004c54 <_fflush_r+0x10>
 8004c4e:	2500      	movs	r5, #0
 8004c50:	4628      	mov	r0, r5
 8004c52:	bd38      	pop	{r3, r4, r5, pc}
 8004c54:	b118      	cbz	r0, 8004c5e <_fflush_r+0x1a>
 8004c56:	6a03      	ldr	r3, [r0, #32]
 8004c58:	b90b      	cbnz	r3, 8004c5e <_fflush_r+0x1a>
 8004c5a:	f7fe fa2d 	bl	80030b8 <__sinit>
 8004c5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d0f3      	beq.n	8004c4e <_fflush_r+0xa>
 8004c66:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004c68:	07d0      	lsls	r0, r2, #31
 8004c6a:	d404      	bmi.n	8004c76 <_fflush_r+0x32>
 8004c6c:	0599      	lsls	r1, r3, #22
 8004c6e:	d402      	bmi.n	8004c76 <_fflush_r+0x32>
 8004c70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004c72:	f7fe fb38 	bl	80032e6 <__retarget_lock_acquire_recursive>
 8004c76:	4628      	mov	r0, r5
 8004c78:	4621      	mov	r1, r4
 8004c7a:	f7ff ff5f 	bl	8004b3c <__sflush_r>
 8004c7e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004c80:	07da      	lsls	r2, r3, #31
 8004c82:	4605      	mov	r5, r0
 8004c84:	d4e4      	bmi.n	8004c50 <_fflush_r+0xc>
 8004c86:	89a3      	ldrh	r3, [r4, #12]
 8004c88:	059b      	lsls	r3, r3, #22
 8004c8a:	d4e1      	bmi.n	8004c50 <_fflush_r+0xc>
 8004c8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004c8e:	f7fe fb2b 	bl	80032e8 <__retarget_lock_release_recursive>
 8004c92:	e7dd      	b.n	8004c50 <_fflush_r+0xc>

08004c94 <memmove>:
 8004c94:	4288      	cmp	r0, r1
 8004c96:	b510      	push	{r4, lr}
 8004c98:	eb01 0402 	add.w	r4, r1, r2
 8004c9c:	d902      	bls.n	8004ca4 <memmove+0x10>
 8004c9e:	4284      	cmp	r4, r0
 8004ca0:	4623      	mov	r3, r4
 8004ca2:	d807      	bhi.n	8004cb4 <memmove+0x20>
 8004ca4:	1e43      	subs	r3, r0, #1
 8004ca6:	42a1      	cmp	r1, r4
 8004ca8:	d008      	beq.n	8004cbc <memmove+0x28>
 8004caa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004cae:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004cb2:	e7f8      	b.n	8004ca6 <memmove+0x12>
 8004cb4:	4402      	add	r2, r0
 8004cb6:	4601      	mov	r1, r0
 8004cb8:	428a      	cmp	r2, r1
 8004cba:	d100      	bne.n	8004cbe <memmove+0x2a>
 8004cbc:	bd10      	pop	{r4, pc}
 8004cbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004cc2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004cc6:	e7f7      	b.n	8004cb8 <memmove+0x24>

08004cc8 <_sbrk_r>:
 8004cc8:	b538      	push	{r3, r4, r5, lr}
 8004cca:	4d06      	ldr	r5, [pc, #24]	@ (8004ce4 <_sbrk_r+0x1c>)
 8004ccc:	2300      	movs	r3, #0
 8004cce:	4604      	mov	r4, r0
 8004cd0:	4608      	mov	r0, r1
 8004cd2:	602b      	str	r3, [r5, #0]
 8004cd4:	f7fc fdb0 	bl	8001838 <_sbrk>
 8004cd8:	1c43      	adds	r3, r0, #1
 8004cda:	d102      	bne.n	8004ce2 <_sbrk_r+0x1a>
 8004cdc:	682b      	ldr	r3, [r5, #0]
 8004cde:	b103      	cbz	r3, 8004ce2 <_sbrk_r+0x1a>
 8004ce0:	6023      	str	r3, [r4, #0]
 8004ce2:	bd38      	pop	{r3, r4, r5, pc}
 8004ce4:	2000033c 	.word	0x2000033c

08004ce8 <memcpy>:
 8004ce8:	440a      	add	r2, r1
 8004cea:	4291      	cmp	r1, r2
 8004cec:	f100 33ff 	add.w	r3, r0, #4294967295
 8004cf0:	d100      	bne.n	8004cf4 <memcpy+0xc>
 8004cf2:	4770      	bx	lr
 8004cf4:	b510      	push	{r4, lr}
 8004cf6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004cfa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004cfe:	4291      	cmp	r1, r2
 8004d00:	d1f9      	bne.n	8004cf6 <memcpy+0xe>
 8004d02:	bd10      	pop	{r4, pc}

08004d04 <__assert_func>:
 8004d04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004d06:	4614      	mov	r4, r2
 8004d08:	461a      	mov	r2, r3
 8004d0a:	4b09      	ldr	r3, [pc, #36]	@ (8004d30 <__assert_func+0x2c>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4605      	mov	r5, r0
 8004d10:	68d8      	ldr	r0, [r3, #12]
 8004d12:	b954      	cbnz	r4, 8004d2a <__assert_func+0x26>
 8004d14:	4b07      	ldr	r3, [pc, #28]	@ (8004d34 <__assert_func+0x30>)
 8004d16:	461c      	mov	r4, r3
 8004d18:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004d1c:	9100      	str	r1, [sp, #0]
 8004d1e:	462b      	mov	r3, r5
 8004d20:	4905      	ldr	r1, [pc, #20]	@ (8004d38 <__assert_func+0x34>)
 8004d22:	f000 f86f 	bl	8004e04 <fiprintf>
 8004d26:	f000 f87f 	bl	8004e28 <abort>
 8004d2a:	4b04      	ldr	r3, [pc, #16]	@ (8004d3c <__assert_func+0x38>)
 8004d2c:	e7f4      	b.n	8004d18 <__assert_func+0x14>
 8004d2e:	bf00      	nop
 8004d30:	20000010 	.word	0x20000010
 8004d34:	08006506 	.word	0x08006506
 8004d38:	080064d8 	.word	0x080064d8
 8004d3c:	080064cb 	.word	0x080064cb

08004d40 <_calloc_r>:
 8004d40:	b570      	push	{r4, r5, r6, lr}
 8004d42:	fba1 5402 	umull	r5, r4, r1, r2
 8004d46:	b93c      	cbnz	r4, 8004d58 <_calloc_r+0x18>
 8004d48:	4629      	mov	r1, r5
 8004d4a:	f7ff f991 	bl	8004070 <_malloc_r>
 8004d4e:	4606      	mov	r6, r0
 8004d50:	b928      	cbnz	r0, 8004d5e <_calloc_r+0x1e>
 8004d52:	2600      	movs	r6, #0
 8004d54:	4630      	mov	r0, r6
 8004d56:	bd70      	pop	{r4, r5, r6, pc}
 8004d58:	220c      	movs	r2, #12
 8004d5a:	6002      	str	r2, [r0, #0]
 8004d5c:	e7f9      	b.n	8004d52 <_calloc_r+0x12>
 8004d5e:	462a      	mov	r2, r5
 8004d60:	4621      	mov	r1, r4
 8004d62:	f7fe fa42 	bl	80031ea <memset>
 8004d66:	e7f5      	b.n	8004d54 <_calloc_r+0x14>

08004d68 <__ascii_mbtowc>:
 8004d68:	b082      	sub	sp, #8
 8004d6a:	b901      	cbnz	r1, 8004d6e <__ascii_mbtowc+0x6>
 8004d6c:	a901      	add	r1, sp, #4
 8004d6e:	b142      	cbz	r2, 8004d82 <__ascii_mbtowc+0x1a>
 8004d70:	b14b      	cbz	r3, 8004d86 <__ascii_mbtowc+0x1e>
 8004d72:	7813      	ldrb	r3, [r2, #0]
 8004d74:	600b      	str	r3, [r1, #0]
 8004d76:	7812      	ldrb	r2, [r2, #0]
 8004d78:	1e10      	subs	r0, r2, #0
 8004d7a:	bf18      	it	ne
 8004d7c:	2001      	movne	r0, #1
 8004d7e:	b002      	add	sp, #8
 8004d80:	4770      	bx	lr
 8004d82:	4610      	mov	r0, r2
 8004d84:	e7fb      	b.n	8004d7e <__ascii_mbtowc+0x16>
 8004d86:	f06f 0001 	mvn.w	r0, #1
 8004d8a:	e7f8      	b.n	8004d7e <__ascii_mbtowc+0x16>

08004d8c <_realloc_r>:
 8004d8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d90:	4680      	mov	r8, r0
 8004d92:	4615      	mov	r5, r2
 8004d94:	460c      	mov	r4, r1
 8004d96:	b921      	cbnz	r1, 8004da2 <_realloc_r+0x16>
 8004d98:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d9c:	4611      	mov	r1, r2
 8004d9e:	f7ff b967 	b.w	8004070 <_malloc_r>
 8004da2:	b92a      	cbnz	r2, 8004db0 <_realloc_r+0x24>
 8004da4:	f7ff f8f0 	bl	8003f88 <_free_r>
 8004da8:	2400      	movs	r4, #0
 8004daa:	4620      	mov	r0, r4
 8004dac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004db0:	f000 f841 	bl	8004e36 <_malloc_usable_size_r>
 8004db4:	4285      	cmp	r5, r0
 8004db6:	4606      	mov	r6, r0
 8004db8:	d802      	bhi.n	8004dc0 <_realloc_r+0x34>
 8004dba:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004dbe:	d8f4      	bhi.n	8004daa <_realloc_r+0x1e>
 8004dc0:	4629      	mov	r1, r5
 8004dc2:	4640      	mov	r0, r8
 8004dc4:	f7ff f954 	bl	8004070 <_malloc_r>
 8004dc8:	4607      	mov	r7, r0
 8004dca:	2800      	cmp	r0, #0
 8004dcc:	d0ec      	beq.n	8004da8 <_realloc_r+0x1c>
 8004dce:	42b5      	cmp	r5, r6
 8004dd0:	462a      	mov	r2, r5
 8004dd2:	4621      	mov	r1, r4
 8004dd4:	bf28      	it	cs
 8004dd6:	4632      	movcs	r2, r6
 8004dd8:	f7ff ff86 	bl	8004ce8 <memcpy>
 8004ddc:	4621      	mov	r1, r4
 8004dde:	4640      	mov	r0, r8
 8004de0:	f7ff f8d2 	bl	8003f88 <_free_r>
 8004de4:	463c      	mov	r4, r7
 8004de6:	e7e0      	b.n	8004daa <_realloc_r+0x1e>

08004de8 <__ascii_wctomb>:
 8004de8:	4603      	mov	r3, r0
 8004dea:	4608      	mov	r0, r1
 8004dec:	b141      	cbz	r1, 8004e00 <__ascii_wctomb+0x18>
 8004dee:	2aff      	cmp	r2, #255	@ 0xff
 8004df0:	d904      	bls.n	8004dfc <__ascii_wctomb+0x14>
 8004df2:	228a      	movs	r2, #138	@ 0x8a
 8004df4:	601a      	str	r2, [r3, #0]
 8004df6:	f04f 30ff 	mov.w	r0, #4294967295
 8004dfa:	4770      	bx	lr
 8004dfc:	700a      	strb	r2, [r1, #0]
 8004dfe:	2001      	movs	r0, #1
 8004e00:	4770      	bx	lr
	...

08004e04 <fiprintf>:
 8004e04:	b40e      	push	{r1, r2, r3}
 8004e06:	b503      	push	{r0, r1, lr}
 8004e08:	4601      	mov	r1, r0
 8004e0a:	ab03      	add	r3, sp, #12
 8004e0c:	4805      	ldr	r0, [pc, #20]	@ (8004e24 <fiprintf+0x20>)
 8004e0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e12:	6800      	ldr	r0, [r0, #0]
 8004e14:	9301      	str	r3, [sp, #4]
 8004e16:	f000 f83f 	bl	8004e98 <_vfiprintf_r>
 8004e1a:	b002      	add	sp, #8
 8004e1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004e20:	b003      	add	sp, #12
 8004e22:	4770      	bx	lr
 8004e24:	20000010 	.word	0x20000010

08004e28 <abort>:
 8004e28:	b508      	push	{r3, lr}
 8004e2a:	2006      	movs	r0, #6
 8004e2c:	f000 fa08 	bl	8005240 <raise>
 8004e30:	2001      	movs	r0, #1
 8004e32:	f7fc fc88 	bl	8001746 <_exit>

08004e36 <_malloc_usable_size_r>:
 8004e36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e3a:	1f18      	subs	r0, r3, #4
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	bfbc      	itt	lt
 8004e40:	580b      	ldrlt	r3, [r1, r0]
 8004e42:	18c0      	addlt	r0, r0, r3
 8004e44:	4770      	bx	lr

08004e46 <__sfputc_r>:
 8004e46:	6893      	ldr	r3, [r2, #8]
 8004e48:	3b01      	subs	r3, #1
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	b410      	push	{r4}
 8004e4e:	6093      	str	r3, [r2, #8]
 8004e50:	da08      	bge.n	8004e64 <__sfputc_r+0x1e>
 8004e52:	6994      	ldr	r4, [r2, #24]
 8004e54:	42a3      	cmp	r3, r4
 8004e56:	db01      	blt.n	8004e5c <__sfputc_r+0x16>
 8004e58:	290a      	cmp	r1, #10
 8004e5a:	d103      	bne.n	8004e64 <__sfputc_r+0x1e>
 8004e5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004e60:	f000 b932 	b.w	80050c8 <__swbuf_r>
 8004e64:	6813      	ldr	r3, [r2, #0]
 8004e66:	1c58      	adds	r0, r3, #1
 8004e68:	6010      	str	r0, [r2, #0]
 8004e6a:	7019      	strb	r1, [r3, #0]
 8004e6c:	4608      	mov	r0, r1
 8004e6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <__sfputs_r>:
 8004e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e76:	4606      	mov	r6, r0
 8004e78:	460f      	mov	r7, r1
 8004e7a:	4614      	mov	r4, r2
 8004e7c:	18d5      	adds	r5, r2, r3
 8004e7e:	42ac      	cmp	r4, r5
 8004e80:	d101      	bne.n	8004e86 <__sfputs_r+0x12>
 8004e82:	2000      	movs	r0, #0
 8004e84:	e007      	b.n	8004e96 <__sfputs_r+0x22>
 8004e86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e8a:	463a      	mov	r2, r7
 8004e8c:	4630      	mov	r0, r6
 8004e8e:	f7ff ffda 	bl	8004e46 <__sfputc_r>
 8004e92:	1c43      	adds	r3, r0, #1
 8004e94:	d1f3      	bne.n	8004e7e <__sfputs_r+0xa>
 8004e96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004e98 <_vfiprintf_r>:
 8004e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e9c:	460d      	mov	r5, r1
 8004e9e:	b09d      	sub	sp, #116	@ 0x74
 8004ea0:	4614      	mov	r4, r2
 8004ea2:	4698      	mov	r8, r3
 8004ea4:	4606      	mov	r6, r0
 8004ea6:	b118      	cbz	r0, 8004eb0 <_vfiprintf_r+0x18>
 8004ea8:	6a03      	ldr	r3, [r0, #32]
 8004eaa:	b90b      	cbnz	r3, 8004eb0 <_vfiprintf_r+0x18>
 8004eac:	f7fe f904 	bl	80030b8 <__sinit>
 8004eb0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004eb2:	07d9      	lsls	r1, r3, #31
 8004eb4:	d405      	bmi.n	8004ec2 <_vfiprintf_r+0x2a>
 8004eb6:	89ab      	ldrh	r3, [r5, #12]
 8004eb8:	059a      	lsls	r2, r3, #22
 8004eba:	d402      	bmi.n	8004ec2 <_vfiprintf_r+0x2a>
 8004ebc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004ebe:	f7fe fa12 	bl	80032e6 <__retarget_lock_acquire_recursive>
 8004ec2:	89ab      	ldrh	r3, [r5, #12]
 8004ec4:	071b      	lsls	r3, r3, #28
 8004ec6:	d501      	bpl.n	8004ecc <_vfiprintf_r+0x34>
 8004ec8:	692b      	ldr	r3, [r5, #16]
 8004eca:	b99b      	cbnz	r3, 8004ef4 <_vfiprintf_r+0x5c>
 8004ecc:	4629      	mov	r1, r5
 8004ece:	4630      	mov	r0, r6
 8004ed0:	f000 f938 	bl	8005144 <__swsetup_r>
 8004ed4:	b170      	cbz	r0, 8004ef4 <_vfiprintf_r+0x5c>
 8004ed6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004ed8:	07dc      	lsls	r4, r3, #31
 8004eda:	d504      	bpl.n	8004ee6 <_vfiprintf_r+0x4e>
 8004edc:	f04f 30ff 	mov.w	r0, #4294967295
 8004ee0:	b01d      	add	sp, #116	@ 0x74
 8004ee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ee6:	89ab      	ldrh	r3, [r5, #12]
 8004ee8:	0598      	lsls	r0, r3, #22
 8004eea:	d4f7      	bmi.n	8004edc <_vfiprintf_r+0x44>
 8004eec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004eee:	f7fe f9fb 	bl	80032e8 <__retarget_lock_release_recursive>
 8004ef2:	e7f3      	b.n	8004edc <_vfiprintf_r+0x44>
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ef8:	2320      	movs	r3, #32
 8004efa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004efe:	f8cd 800c 	str.w	r8, [sp, #12]
 8004f02:	2330      	movs	r3, #48	@ 0x30
 8004f04:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80050b4 <_vfiprintf_r+0x21c>
 8004f08:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004f0c:	f04f 0901 	mov.w	r9, #1
 8004f10:	4623      	mov	r3, r4
 8004f12:	469a      	mov	sl, r3
 8004f14:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004f18:	b10a      	cbz	r2, 8004f1e <_vfiprintf_r+0x86>
 8004f1a:	2a25      	cmp	r2, #37	@ 0x25
 8004f1c:	d1f9      	bne.n	8004f12 <_vfiprintf_r+0x7a>
 8004f1e:	ebba 0b04 	subs.w	fp, sl, r4
 8004f22:	d00b      	beq.n	8004f3c <_vfiprintf_r+0xa4>
 8004f24:	465b      	mov	r3, fp
 8004f26:	4622      	mov	r2, r4
 8004f28:	4629      	mov	r1, r5
 8004f2a:	4630      	mov	r0, r6
 8004f2c:	f7ff ffa2 	bl	8004e74 <__sfputs_r>
 8004f30:	3001      	adds	r0, #1
 8004f32:	f000 80a7 	beq.w	8005084 <_vfiprintf_r+0x1ec>
 8004f36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004f38:	445a      	add	r2, fp
 8004f3a:	9209      	str	r2, [sp, #36]	@ 0x24
 8004f3c:	f89a 3000 	ldrb.w	r3, [sl]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	f000 809f 	beq.w	8005084 <_vfiprintf_r+0x1ec>
 8004f46:	2300      	movs	r3, #0
 8004f48:	f04f 32ff 	mov.w	r2, #4294967295
 8004f4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004f50:	f10a 0a01 	add.w	sl, sl, #1
 8004f54:	9304      	str	r3, [sp, #16]
 8004f56:	9307      	str	r3, [sp, #28]
 8004f58:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004f5c:	931a      	str	r3, [sp, #104]	@ 0x68
 8004f5e:	4654      	mov	r4, sl
 8004f60:	2205      	movs	r2, #5
 8004f62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f66:	4853      	ldr	r0, [pc, #332]	@ (80050b4 <_vfiprintf_r+0x21c>)
 8004f68:	f7fb f932 	bl	80001d0 <memchr>
 8004f6c:	9a04      	ldr	r2, [sp, #16]
 8004f6e:	b9d8      	cbnz	r0, 8004fa8 <_vfiprintf_r+0x110>
 8004f70:	06d1      	lsls	r1, r2, #27
 8004f72:	bf44      	itt	mi
 8004f74:	2320      	movmi	r3, #32
 8004f76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004f7a:	0713      	lsls	r3, r2, #28
 8004f7c:	bf44      	itt	mi
 8004f7e:	232b      	movmi	r3, #43	@ 0x2b
 8004f80:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004f84:	f89a 3000 	ldrb.w	r3, [sl]
 8004f88:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f8a:	d015      	beq.n	8004fb8 <_vfiprintf_r+0x120>
 8004f8c:	9a07      	ldr	r2, [sp, #28]
 8004f8e:	4654      	mov	r4, sl
 8004f90:	2000      	movs	r0, #0
 8004f92:	f04f 0c0a 	mov.w	ip, #10
 8004f96:	4621      	mov	r1, r4
 8004f98:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004f9c:	3b30      	subs	r3, #48	@ 0x30
 8004f9e:	2b09      	cmp	r3, #9
 8004fa0:	d94b      	bls.n	800503a <_vfiprintf_r+0x1a2>
 8004fa2:	b1b0      	cbz	r0, 8004fd2 <_vfiprintf_r+0x13a>
 8004fa4:	9207      	str	r2, [sp, #28]
 8004fa6:	e014      	b.n	8004fd2 <_vfiprintf_r+0x13a>
 8004fa8:	eba0 0308 	sub.w	r3, r0, r8
 8004fac:	fa09 f303 	lsl.w	r3, r9, r3
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	9304      	str	r3, [sp, #16]
 8004fb4:	46a2      	mov	sl, r4
 8004fb6:	e7d2      	b.n	8004f5e <_vfiprintf_r+0xc6>
 8004fb8:	9b03      	ldr	r3, [sp, #12]
 8004fba:	1d19      	adds	r1, r3, #4
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	9103      	str	r1, [sp, #12]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	bfbb      	ittet	lt
 8004fc4:	425b      	neglt	r3, r3
 8004fc6:	f042 0202 	orrlt.w	r2, r2, #2
 8004fca:	9307      	strge	r3, [sp, #28]
 8004fcc:	9307      	strlt	r3, [sp, #28]
 8004fce:	bfb8      	it	lt
 8004fd0:	9204      	strlt	r2, [sp, #16]
 8004fd2:	7823      	ldrb	r3, [r4, #0]
 8004fd4:	2b2e      	cmp	r3, #46	@ 0x2e
 8004fd6:	d10a      	bne.n	8004fee <_vfiprintf_r+0x156>
 8004fd8:	7863      	ldrb	r3, [r4, #1]
 8004fda:	2b2a      	cmp	r3, #42	@ 0x2a
 8004fdc:	d132      	bne.n	8005044 <_vfiprintf_r+0x1ac>
 8004fde:	9b03      	ldr	r3, [sp, #12]
 8004fe0:	1d1a      	adds	r2, r3, #4
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	9203      	str	r2, [sp, #12]
 8004fe6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004fea:	3402      	adds	r4, #2
 8004fec:	9305      	str	r3, [sp, #20]
 8004fee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80050c4 <_vfiprintf_r+0x22c>
 8004ff2:	7821      	ldrb	r1, [r4, #0]
 8004ff4:	2203      	movs	r2, #3
 8004ff6:	4650      	mov	r0, sl
 8004ff8:	f7fb f8ea 	bl	80001d0 <memchr>
 8004ffc:	b138      	cbz	r0, 800500e <_vfiprintf_r+0x176>
 8004ffe:	9b04      	ldr	r3, [sp, #16]
 8005000:	eba0 000a 	sub.w	r0, r0, sl
 8005004:	2240      	movs	r2, #64	@ 0x40
 8005006:	4082      	lsls	r2, r0
 8005008:	4313      	orrs	r3, r2
 800500a:	3401      	adds	r4, #1
 800500c:	9304      	str	r3, [sp, #16]
 800500e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005012:	4829      	ldr	r0, [pc, #164]	@ (80050b8 <_vfiprintf_r+0x220>)
 8005014:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005018:	2206      	movs	r2, #6
 800501a:	f7fb f8d9 	bl	80001d0 <memchr>
 800501e:	2800      	cmp	r0, #0
 8005020:	d03f      	beq.n	80050a2 <_vfiprintf_r+0x20a>
 8005022:	4b26      	ldr	r3, [pc, #152]	@ (80050bc <_vfiprintf_r+0x224>)
 8005024:	bb1b      	cbnz	r3, 800506e <_vfiprintf_r+0x1d6>
 8005026:	9b03      	ldr	r3, [sp, #12]
 8005028:	3307      	adds	r3, #7
 800502a:	f023 0307 	bic.w	r3, r3, #7
 800502e:	3308      	adds	r3, #8
 8005030:	9303      	str	r3, [sp, #12]
 8005032:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005034:	443b      	add	r3, r7
 8005036:	9309      	str	r3, [sp, #36]	@ 0x24
 8005038:	e76a      	b.n	8004f10 <_vfiprintf_r+0x78>
 800503a:	fb0c 3202 	mla	r2, ip, r2, r3
 800503e:	460c      	mov	r4, r1
 8005040:	2001      	movs	r0, #1
 8005042:	e7a8      	b.n	8004f96 <_vfiprintf_r+0xfe>
 8005044:	2300      	movs	r3, #0
 8005046:	3401      	adds	r4, #1
 8005048:	9305      	str	r3, [sp, #20]
 800504a:	4619      	mov	r1, r3
 800504c:	f04f 0c0a 	mov.w	ip, #10
 8005050:	4620      	mov	r0, r4
 8005052:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005056:	3a30      	subs	r2, #48	@ 0x30
 8005058:	2a09      	cmp	r2, #9
 800505a:	d903      	bls.n	8005064 <_vfiprintf_r+0x1cc>
 800505c:	2b00      	cmp	r3, #0
 800505e:	d0c6      	beq.n	8004fee <_vfiprintf_r+0x156>
 8005060:	9105      	str	r1, [sp, #20]
 8005062:	e7c4      	b.n	8004fee <_vfiprintf_r+0x156>
 8005064:	fb0c 2101 	mla	r1, ip, r1, r2
 8005068:	4604      	mov	r4, r0
 800506a:	2301      	movs	r3, #1
 800506c:	e7f0      	b.n	8005050 <_vfiprintf_r+0x1b8>
 800506e:	ab03      	add	r3, sp, #12
 8005070:	9300      	str	r3, [sp, #0]
 8005072:	462a      	mov	r2, r5
 8005074:	4b12      	ldr	r3, [pc, #72]	@ (80050c0 <_vfiprintf_r+0x228>)
 8005076:	a904      	add	r1, sp, #16
 8005078:	4630      	mov	r0, r6
 800507a:	f7fd fbd9 	bl	8002830 <_printf_float>
 800507e:	4607      	mov	r7, r0
 8005080:	1c78      	adds	r0, r7, #1
 8005082:	d1d6      	bne.n	8005032 <_vfiprintf_r+0x19a>
 8005084:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005086:	07d9      	lsls	r1, r3, #31
 8005088:	d405      	bmi.n	8005096 <_vfiprintf_r+0x1fe>
 800508a:	89ab      	ldrh	r3, [r5, #12]
 800508c:	059a      	lsls	r2, r3, #22
 800508e:	d402      	bmi.n	8005096 <_vfiprintf_r+0x1fe>
 8005090:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005092:	f7fe f929 	bl	80032e8 <__retarget_lock_release_recursive>
 8005096:	89ab      	ldrh	r3, [r5, #12]
 8005098:	065b      	lsls	r3, r3, #25
 800509a:	f53f af1f 	bmi.w	8004edc <_vfiprintf_r+0x44>
 800509e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80050a0:	e71e      	b.n	8004ee0 <_vfiprintf_r+0x48>
 80050a2:	ab03      	add	r3, sp, #12
 80050a4:	9300      	str	r3, [sp, #0]
 80050a6:	462a      	mov	r2, r5
 80050a8:	4b05      	ldr	r3, [pc, #20]	@ (80050c0 <_vfiprintf_r+0x228>)
 80050aa:	a904      	add	r1, sp, #16
 80050ac:	4630      	mov	r0, r6
 80050ae:	f7fd fe57 	bl	8002d60 <_printf_i>
 80050b2:	e7e4      	b.n	800507e <_vfiprintf_r+0x1e6>
 80050b4:	080064b0 	.word	0x080064b0
 80050b8:	080064ba 	.word	0x080064ba
 80050bc:	08002831 	.word	0x08002831
 80050c0:	08004e75 	.word	0x08004e75
 80050c4:	080064b6 	.word	0x080064b6

080050c8 <__swbuf_r>:
 80050c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050ca:	460e      	mov	r6, r1
 80050cc:	4614      	mov	r4, r2
 80050ce:	4605      	mov	r5, r0
 80050d0:	b118      	cbz	r0, 80050da <__swbuf_r+0x12>
 80050d2:	6a03      	ldr	r3, [r0, #32]
 80050d4:	b90b      	cbnz	r3, 80050da <__swbuf_r+0x12>
 80050d6:	f7fd ffef 	bl	80030b8 <__sinit>
 80050da:	69a3      	ldr	r3, [r4, #24]
 80050dc:	60a3      	str	r3, [r4, #8]
 80050de:	89a3      	ldrh	r3, [r4, #12]
 80050e0:	071a      	lsls	r2, r3, #28
 80050e2:	d501      	bpl.n	80050e8 <__swbuf_r+0x20>
 80050e4:	6923      	ldr	r3, [r4, #16]
 80050e6:	b943      	cbnz	r3, 80050fa <__swbuf_r+0x32>
 80050e8:	4621      	mov	r1, r4
 80050ea:	4628      	mov	r0, r5
 80050ec:	f000 f82a 	bl	8005144 <__swsetup_r>
 80050f0:	b118      	cbz	r0, 80050fa <__swbuf_r+0x32>
 80050f2:	f04f 37ff 	mov.w	r7, #4294967295
 80050f6:	4638      	mov	r0, r7
 80050f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80050fa:	6823      	ldr	r3, [r4, #0]
 80050fc:	6922      	ldr	r2, [r4, #16]
 80050fe:	1a98      	subs	r0, r3, r2
 8005100:	6963      	ldr	r3, [r4, #20]
 8005102:	b2f6      	uxtb	r6, r6
 8005104:	4283      	cmp	r3, r0
 8005106:	4637      	mov	r7, r6
 8005108:	dc05      	bgt.n	8005116 <__swbuf_r+0x4e>
 800510a:	4621      	mov	r1, r4
 800510c:	4628      	mov	r0, r5
 800510e:	f7ff fd99 	bl	8004c44 <_fflush_r>
 8005112:	2800      	cmp	r0, #0
 8005114:	d1ed      	bne.n	80050f2 <__swbuf_r+0x2a>
 8005116:	68a3      	ldr	r3, [r4, #8]
 8005118:	3b01      	subs	r3, #1
 800511a:	60a3      	str	r3, [r4, #8]
 800511c:	6823      	ldr	r3, [r4, #0]
 800511e:	1c5a      	adds	r2, r3, #1
 8005120:	6022      	str	r2, [r4, #0]
 8005122:	701e      	strb	r6, [r3, #0]
 8005124:	6962      	ldr	r2, [r4, #20]
 8005126:	1c43      	adds	r3, r0, #1
 8005128:	429a      	cmp	r2, r3
 800512a:	d004      	beq.n	8005136 <__swbuf_r+0x6e>
 800512c:	89a3      	ldrh	r3, [r4, #12]
 800512e:	07db      	lsls	r3, r3, #31
 8005130:	d5e1      	bpl.n	80050f6 <__swbuf_r+0x2e>
 8005132:	2e0a      	cmp	r6, #10
 8005134:	d1df      	bne.n	80050f6 <__swbuf_r+0x2e>
 8005136:	4621      	mov	r1, r4
 8005138:	4628      	mov	r0, r5
 800513a:	f7ff fd83 	bl	8004c44 <_fflush_r>
 800513e:	2800      	cmp	r0, #0
 8005140:	d0d9      	beq.n	80050f6 <__swbuf_r+0x2e>
 8005142:	e7d6      	b.n	80050f2 <__swbuf_r+0x2a>

08005144 <__swsetup_r>:
 8005144:	b538      	push	{r3, r4, r5, lr}
 8005146:	4b29      	ldr	r3, [pc, #164]	@ (80051ec <__swsetup_r+0xa8>)
 8005148:	4605      	mov	r5, r0
 800514a:	6818      	ldr	r0, [r3, #0]
 800514c:	460c      	mov	r4, r1
 800514e:	b118      	cbz	r0, 8005158 <__swsetup_r+0x14>
 8005150:	6a03      	ldr	r3, [r0, #32]
 8005152:	b90b      	cbnz	r3, 8005158 <__swsetup_r+0x14>
 8005154:	f7fd ffb0 	bl	80030b8 <__sinit>
 8005158:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800515c:	0719      	lsls	r1, r3, #28
 800515e:	d422      	bmi.n	80051a6 <__swsetup_r+0x62>
 8005160:	06da      	lsls	r2, r3, #27
 8005162:	d407      	bmi.n	8005174 <__swsetup_r+0x30>
 8005164:	2209      	movs	r2, #9
 8005166:	602a      	str	r2, [r5, #0]
 8005168:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800516c:	81a3      	strh	r3, [r4, #12]
 800516e:	f04f 30ff 	mov.w	r0, #4294967295
 8005172:	e033      	b.n	80051dc <__swsetup_r+0x98>
 8005174:	0758      	lsls	r0, r3, #29
 8005176:	d512      	bpl.n	800519e <__swsetup_r+0x5a>
 8005178:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800517a:	b141      	cbz	r1, 800518e <__swsetup_r+0x4a>
 800517c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005180:	4299      	cmp	r1, r3
 8005182:	d002      	beq.n	800518a <__swsetup_r+0x46>
 8005184:	4628      	mov	r0, r5
 8005186:	f7fe feff 	bl	8003f88 <_free_r>
 800518a:	2300      	movs	r3, #0
 800518c:	6363      	str	r3, [r4, #52]	@ 0x34
 800518e:	89a3      	ldrh	r3, [r4, #12]
 8005190:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005194:	81a3      	strh	r3, [r4, #12]
 8005196:	2300      	movs	r3, #0
 8005198:	6063      	str	r3, [r4, #4]
 800519a:	6923      	ldr	r3, [r4, #16]
 800519c:	6023      	str	r3, [r4, #0]
 800519e:	89a3      	ldrh	r3, [r4, #12]
 80051a0:	f043 0308 	orr.w	r3, r3, #8
 80051a4:	81a3      	strh	r3, [r4, #12]
 80051a6:	6923      	ldr	r3, [r4, #16]
 80051a8:	b94b      	cbnz	r3, 80051be <__swsetup_r+0x7a>
 80051aa:	89a3      	ldrh	r3, [r4, #12]
 80051ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80051b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051b4:	d003      	beq.n	80051be <__swsetup_r+0x7a>
 80051b6:	4621      	mov	r1, r4
 80051b8:	4628      	mov	r0, r5
 80051ba:	f000 f883 	bl	80052c4 <__smakebuf_r>
 80051be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051c2:	f013 0201 	ands.w	r2, r3, #1
 80051c6:	d00a      	beq.n	80051de <__swsetup_r+0x9a>
 80051c8:	2200      	movs	r2, #0
 80051ca:	60a2      	str	r2, [r4, #8]
 80051cc:	6962      	ldr	r2, [r4, #20]
 80051ce:	4252      	negs	r2, r2
 80051d0:	61a2      	str	r2, [r4, #24]
 80051d2:	6922      	ldr	r2, [r4, #16]
 80051d4:	b942      	cbnz	r2, 80051e8 <__swsetup_r+0xa4>
 80051d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80051da:	d1c5      	bne.n	8005168 <__swsetup_r+0x24>
 80051dc:	bd38      	pop	{r3, r4, r5, pc}
 80051de:	0799      	lsls	r1, r3, #30
 80051e0:	bf58      	it	pl
 80051e2:	6962      	ldrpl	r2, [r4, #20]
 80051e4:	60a2      	str	r2, [r4, #8]
 80051e6:	e7f4      	b.n	80051d2 <__swsetup_r+0x8e>
 80051e8:	2000      	movs	r0, #0
 80051ea:	e7f7      	b.n	80051dc <__swsetup_r+0x98>
 80051ec:	20000010 	.word	0x20000010

080051f0 <_raise_r>:
 80051f0:	291f      	cmp	r1, #31
 80051f2:	b538      	push	{r3, r4, r5, lr}
 80051f4:	4605      	mov	r5, r0
 80051f6:	460c      	mov	r4, r1
 80051f8:	d904      	bls.n	8005204 <_raise_r+0x14>
 80051fa:	2316      	movs	r3, #22
 80051fc:	6003      	str	r3, [r0, #0]
 80051fe:	f04f 30ff 	mov.w	r0, #4294967295
 8005202:	bd38      	pop	{r3, r4, r5, pc}
 8005204:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005206:	b112      	cbz	r2, 800520e <_raise_r+0x1e>
 8005208:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800520c:	b94b      	cbnz	r3, 8005222 <_raise_r+0x32>
 800520e:	4628      	mov	r0, r5
 8005210:	f000 f830 	bl	8005274 <_getpid_r>
 8005214:	4622      	mov	r2, r4
 8005216:	4601      	mov	r1, r0
 8005218:	4628      	mov	r0, r5
 800521a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800521e:	f000 b817 	b.w	8005250 <_kill_r>
 8005222:	2b01      	cmp	r3, #1
 8005224:	d00a      	beq.n	800523c <_raise_r+0x4c>
 8005226:	1c59      	adds	r1, r3, #1
 8005228:	d103      	bne.n	8005232 <_raise_r+0x42>
 800522a:	2316      	movs	r3, #22
 800522c:	6003      	str	r3, [r0, #0]
 800522e:	2001      	movs	r0, #1
 8005230:	e7e7      	b.n	8005202 <_raise_r+0x12>
 8005232:	2100      	movs	r1, #0
 8005234:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005238:	4620      	mov	r0, r4
 800523a:	4798      	blx	r3
 800523c:	2000      	movs	r0, #0
 800523e:	e7e0      	b.n	8005202 <_raise_r+0x12>

08005240 <raise>:
 8005240:	4b02      	ldr	r3, [pc, #8]	@ (800524c <raise+0xc>)
 8005242:	4601      	mov	r1, r0
 8005244:	6818      	ldr	r0, [r3, #0]
 8005246:	f7ff bfd3 	b.w	80051f0 <_raise_r>
 800524a:	bf00      	nop
 800524c:	20000010 	.word	0x20000010

08005250 <_kill_r>:
 8005250:	b538      	push	{r3, r4, r5, lr}
 8005252:	4d07      	ldr	r5, [pc, #28]	@ (8005270 <_kill_r+0x20>)
 8005254:	2300      	movs	r3, #0
 8005256:	4604      	mov	r4, r0
 8005258:	4608      	mov	r0, r1
 800525a:	4611      	mov	r1, r2
 800525c:	602b      	str	r3, [r5, #0]
 800525e:	f7fc fa62 	bl	8001726 <_kill>
 8005262:	1c43      	adds	r3, r0, #1
 8005264:	d102      	bne.n	800526c <_kill_r+0x1c>
 8005266:	682b      	ldr	r3, [r5, #0]
 8005268:	b103      	cbz	r3, 800526c <_kill_r+0x1c>
 800526a:	6023      	str	r3, [r4, #0]
 800526c:	bd38      	pop	{r3, r4, r5, pc}
 800526e:	bf00      	nop
 8005270:	2000033c 	.word	0x2000033c

08005274 <_getpid_r>:
 8005274:	f7fc ba4f 	b.w	8001716 <_getpid>

08005278 <__swhatbuf_r>:
 8005278:	b570      	push	{r4, r5, r6, lr}
 800527a:	460c      	mov	r4, r1
 800527c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005280:	2900      	cmp	r1, #0
 8005282:	b096      	sub	sp, #88	@ 0x58
 8005284:	4615      	mov	r5, r2
 8005286:	461e      	mov	r6, r3
 8005288:	da0d      	bge.n	80052a6 <__swhatbuf_r+0x2e>
 800528a:	89a3      	ldrh	r3, [r4, #12]
 800528c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005290:	f04f 0100 	mov.w	r1, #0
 8005294:	bf14      	ite	ne
 8005296:	2340      	movne	r3, #64	@ 0x40
 8005298:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800529c:	2000      	movs	r0, #0
 800529e:	6031      	str	r1, [r6, #0]
 80052a0:	602b      	str	r3, [r5, #0]
 80052a2:	b016      	add	sp, #88	@ 0x58
 80052a4:	bd70      	pop	{r4, r5, r6, pc}
 80052a6:	466a      	mov	r2, sp
 80052a8:	f000 f848 	bl	800533c <_fstat_r>
 80052ac:	2800      	cmp	r0, #0
 80052ae:	dbec      	blt.n	800528a <__swhatbuf_r+0x12>
 80052b0:	9901      	ldr	r1, [sp, #4]
 80052b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80052b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80052ba:	4259      	negs	r1, r3
 80052bc:	4159      	adcs	r1, r3
 80052be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80052c2:	e7eb      	b.n	800529c <__swhatbuf_r+0x24>

080052c4 <__smakebuf_r>:
 80052c4:	898b      	ldrh	r3, [r1, #12]
 80052c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80052c8:	079d      	lsls	r5, r3, #30
 80052ca:	4606      	mov	r6, r0
 80052cc:	460c      	mov	r4, r1
 80052ce:	d507      	bpl.n	80052e0 <__smakebuf_r+0x1c>
 80052d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80052d4:	6023      	str	r3, [r4, #0]
 80052d6:	6123      	str	r3, [r4, #16]
 80052d8:	2301      	movs	r3, #1
 80052da:	6163      	str	r3, [r4, #20]
 80052dc:	b003      	add	sp, #12
 80052de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052e0:	ab01      	add	r3, sp, #4
 80052e2:	466a      	mov	r2, sp
 80052e4:	f7ff ffc8 	bl	8005278 <__swhatbuf_r>
 80052e8:	9f00      	ldr	r7, [sp, #0]
 80052ea:	4605      	mov	r5, r0
 80052ec:	4639      	mov	r1, r7
 80052ee:	4630      	mov	r0, r6
 80052f0:	f7fe febe 	bl	8004070 <_malloc_r>
 80052f4:	b948      	cbnz	r0, 800530a <__smakebuf_r+0x46>
 80052f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052fa:	059a      	lsls	r2, r3, #22
 80052fc:	d4ee      	bmi.n	80052dc <__smakebuf_r+0x18>
 80052fe:	f023 0303 	bic.w	r3, r3, #3
 8005302:	f043 0302 	orr.w	r3, r3, #2
 8005306:	81a3      	strh	r3, [r4, #12]
 8005308:	e7e2      	b.n	80052d0 <__smakebuf_r+0xc>
 800530a:	89a3      	ldrh	r3, [r4, #12]
 800530c:	6020      	str	r0, [r4, #0]
 800530e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005312:	81a3      	strh	r3, [r4, #12]
 8005314:	9b01      	ldr	r3, [sp, #4]
 8005316:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800531a:	b15b      	cbz	r3, 8005334 <__smakebuf_r+0x70>
 800531c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005320:	4630      	mov	r0, r6
 8005322:	f000 f81d 	bl	8005360 <_isatty_r>
 8005326:	b128      	cbz	r0, 8005334 <__smakebuf_r+0x70>
 8005328:	89a3      	ldrh	r3, [r4, #12]
 800532a:	f023 0303 	bic.w	r3, r3, #3
 800532e:	f043 0301 	orr.w	r3, r3, #1
 8005332:	81a3      	strh	r3, [r4, #12]
 8005334:	89a3      	ldrh	r3, [r4, #12]
 8005336:	431d      	orrs	r5, r3
 8005338:	81a5      	strh	r5, [r4, #12]
 800533a:	e7cf      	b.n	80052dc <__smakebuf_r+0x18>

0800533c <_fstat_r>:
 800533c:	b538      	push	{r3, r4, r5, lr}
 800533e:	4d07      	ldr	r5, [pc, #28]	@ (800535c <_fstat_r+0x20>)
 8005340:	2300      	movs	r3, #0
 8005342:	4604      	mov	r4, r0
 8005344:	4608      	mov	r0, r1
 8005346:	4611      	mov	r1, r2
 8005348:	602b      	str	r3, [r5, #0]
 800534a:	f7fc fa4c 	bl	80017e6 <_fstat>
 800534e:	1c43      	adds	r3, r0, #1
 8005350:	d102      	bne.n	8005358 <_fstat_r+0x1c>
 8005352:	682b      	ldr	r3, [r5, #0]
 8005354:	b103      	cbz	r3, 8005358 <_fstat_r+0x1c>
 8005356:	6023      	str	r3, [r4, #0]
 8005358:	bd38      	pop	{r3, r4, r5, pc}
 800535a:	bf00      	nop
 800535c:	2000033c 	.word	0x2000033c

08005360 <_isatty_r>:
 8005360:	b538      	push	{r3, r4, r5, lr}
 8005362:	4d06      	ldr	r5, [pc, #24]	@ (800537c <_isatty_r+0x1c>)
 8005364:	2300      	movs	r3, #0
 8005366:	4604      	mov	r4, r0
 8005368:	4608      	mov	r0, r1
 800536a:	602b      	str	r3, [r5, #0]
 800536c:	f7fc fa4b 	bl	8001806 <_isatty>
 8005370:	1c43      	adds	r3, r0, #1
 8005372:	d102      	bne.n	800537a <_isatty_r+0x1a>
 8005374:	682b      	ldr	r3, [r5, #0]
 8005376:	b103      	cbz	r3, 800537a <_isatty_r+0x1a>
 8005378:	6023      	str	r3, [r4, #0]
 800537a:	bd38      	pop	{r3, r4, r5, pc}
 800537c:	2000033c 	.word	0x2000033c

08005380 <pow>:
 8005380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005382:	ed2d 8b02 	vpush	{d8}
 8005386:	eeb0 8a40 	vmov.f32	s16, s0
 800538a:	eef0 8a60 	vmov.f32	s17, s1
 800538e:	ec55 4b11 	vmov	r4, r5, d1
 8005392:	f000 f871 	bl	8005478 <__ieee754_pow>
 8005396:	4622      	mov	r2, r4
 8005398:	462b      	mov	r3, r5
 800539a:	4620      	mov	r0, r4
 800539c:	4629      	mov	r1, r5
 800539e:	ec57 6b10 	vmov	r6, r7, d0
 80053a2:	f7fb fbc3 	bl	8000b2c <__aeabi_dcmpun>
 80053a6:	2800      	cmp	r0, #0
 80053a8:	d13b      	bne.n	8005422 <pow+0xa2>
 80053aa:	ec51 0b18 	vmov	r0, r1, d8
 80053ae:	2200      	movs	r2, #0
 80053b0:	2300      	movs	r3, #0
 80053b2:	f7fb fb89 	bl	8000ac8 <__aeabi_dcmpeq>
 80053b6:	b1b8      	cbz	r0, 80053e8 <pow+0x68>
 80053b8:	2200      	movs	r2, #0
 80053ba:	2300      	movs	r3, #0
 80053bc:	4620      	mov	r0, r4
 80053be:	4629      	mov	r1, r5
 80053c0:	f7fb fb82 	bl	8000ac8 <__aeabi_dcmpeq>
 80053c4:	2800      	cmp	r0, #0
 80053c6:	d146      	bne.n	8005456 <pow+0xd6>
 80053c8:	ec45 4b10 	vmov	d0, r4, r5
 80053cc:	f000 f848 	bl	8005460 <finite>
 80053d0:	b338      	cbz	r0, 8005422 <pow+0xa2>
 80053d2:	2200      	movs	r2, #0
 80053d4:	2300      	movs	r3, #0
 80053d6:	4620      	mov	r0, r4
 80053d8:	4629      	mov	r1, r5
 80053da:	f7fb fb7f 	bl	8000adc <__aeabi_dcmplt>
 80053de:	b300      	cbz	r0, 8005422 <pow+0xa2>
 80053e0:	f7fd ff56 	bl	8003290 <__errno>
 80053e4:	2322      	movs	r3, #34	@ 0x22
 80053e6:	e01b      	b.n	8005420 <pow+0xa0>
 80053e8:	ec47 6b10 	vmov	d0, r6, r7
 80053ec:	f000 f838 	bl	8005460 <finite>
 80053f0:	b9e0      	cbnz	r0, 800542c <pow+0xac>
 80053f2:	eeb0 0a48 	vmov.f32	s0, s16
 80053f6:	eef0 0a68 	vmov.f32	s1, s17
 80053fa:	f000 f831 	bl	8005460 <finite>
 80053fe:	b1a8      	cbz	r0, 800542c <pow+0xac>
 8005400:	ec45 4b10 	vmov	d0, r4, r5
 8005404:	f000 f82c 	bl	8005460 <finite>
 8005408:	b180      	cbz	r0, 800542c <pow+0xac>
 800540a:	4632      	mov	r2, r6
 800540c:	463b      	mov	r3, r7
 800540e:	4630      	mov	r0, r6
 8005410:	4639      	mov	r1, r7
 8005412:	f7fb fb8b 	bl	8000b2c <__aeabi_dcmpun>
 8005416:	2800      	cmp	r0, #0
 8005418:	d0e2      	beq.n	80053e0 <pow+0x60>
 800541a:	f7fd ff39 	bl	8003290 <__errno>
 800541e:	2321      	movs	r3, #33	@ 0x21
 8005420:	6003      	str	r3, [r0, #0]
 8005422:	ecbd 8b02 	vpop	{d8}
 8005426:	ec47 6b10 	vmov	d0, r6, r7
 800542a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800542c:	2200      	movs	r2, #0
 800542e:	2300      	movs	r3, #0
 8005430:	4630      	mov	r0, r6
 8005432:	4639      	mov	r1, r7
 8005434:	f7fb fb48 	bl	8000ac8 <__aeabi_dcmpeq>
 8005438:	2800      	cmp	r0, #0
 800543a:	d0f2      	beq.n	8005422 <pow+0xa2>
 800543c:	eeb0 0a48 	vmov.f32	s0, s16
 8005440:	eef0 0a68 	vmov.f32	s1, s17
 8005444:	f000 f80c 	bl	8005460 <finite>
 8005448:	2800      	cmp	r0, #0
 800544a:	d0ea      	beq.n	8005422 <pow+0xa2>
 800544c:	ec45 4b10 	vmov	d0, r4, r5
 8005450:	f000 f806 	bl	8005460 <finite>
 8005454:	e7c3      	b.n	80053de <pow+0x5e>
 8005456:	4f01      	ldr	r7, [pc, #4]	@ (800545c <pow+0xdc>)
 8005458:	2600      	movs	r6, #0
 800545a:	e7e2      	b.n	8005422 <pow+0xa2>
 800545c:	3ff00000 	.word	0x3ff00000

08005460 <finite>:
 8005460:	b082      	sub	sp, #8
 8005462:	ed8d 0b00 	vstr	d0, [sp]
 8005466:	9801      	ldr	r0, [sp, #4]
 8005468:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800546c:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8005470:	0fc0      	lsrs	r0, r0, #31
 8005472:	b002      	add	sp, #8
 8005474:	4770      	bx	lr
	...

08005478 <__ieee754_pow>:
 8005478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800547c:	b091      	sub	sp, #68	@ 0x44
 800547e:	ed8d 1b00 	vstr	d1, [sp]
 8005482:	e9dd 1900 	ldrd	r1, r9, [sp]
 8005486:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800548a:	ea5a 0001 	orrs.w	r0, sl, r1
 800548e:	ec57 6b10 	vmov	r6, r7, d0
 8005492:	d113      	bne.n	80054bc <__ieee754_pow+0x44>
 8005494:	19b3      	adds	r3, r6, r6
 8005496:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800549a:	4152      	adcs	r2, r2
 800549c:	4298      	cmp	r0, r3
 800549e:	4b98      	ldr	r3, [pc, #608]	@ (8005700 <__ieee754_pow+0x288>)
 80054a0:	4193      	sbcs	r3, r2
 80054a2:	f080 84ea 	bcs.w	8005e7a <__ieee754_pow+0xa02>
 80054a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80054aa:	4630      	mov	r0, r6
 80054ac:	4639      	mov	r1, r7
 80054ae:	f7fa feed 	bl	800028c <__adddf3>
 80054b2:	ec41 0b10 	vmov	d0, r0, r1
 80054b6:	b011      	add	sp, #68	@ 0x44
 80054b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054bc:	4a91      	ldr	r2, [pc, #580]	@ (8005704 <__ieee754_pow+0x28c>)
 80054be:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80054c2:	4590      	cmp	r8, r2
 80054c4:	463d      	mov	r5, r7
 80054c6:	4633      	mov	r3, r6
 80054c8:	d806      	bhi.n	80054d8 <__ieee754_pow+0x60>
 80054ca:	d101      	bne.n	80054d0 <__ieee754_pow+0x58>
 80054cc:	2e00      	cmp	r6, #0
 80054ce:	d1ea      	bne.n	80054a6 <__ieee754_pow+0x2e>
 80054d0:	4592      	cmp	sl, r2
 80054d2:	d801      	bhi.n	80054d8 <__ieee754_pow+0x60>
 80054d4:	d10e      	bne.n	80054f4 <__ieee754_pow+0x7c>
 80054d6:	b169      	cbz	r1, 80054f4 <__ieee754_pow+0x7c>
 80054d8:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 80054dc:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 80054e0:	431d      	orrs	r5, r3
 80054e2:	d1e0      	bne.n	80054a6 <__ieee754_pow+0x2e>
 80054e4:	e9dd 3200 	ldrd	r3, r2, [sp]
 80054e8:	18db      	adds	r3, r3, r3
 80054ea:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 80054ee:	4152      	adcs	r2, r2
 80054f0:	429d      	cmp	r5, r3
 80054f2:	e7d4      	b.n	800549e <__ieee754_pow+0x26>
 80054f4:	2d00      	cmp	r5, #0
 80054f6:	46c3      	mov	fp, r8
 80054f8:	da3a      	bge.n	8005570 <__ieee754_pow+0xf8>
 80054fa:	4a83      	ldr	r2, [pc, #524]	@ (8005708 <__ieee754_pow+0x290>)
 80054fc:	4592      	cmp	sl, r2
 80054fe:	d84d      	bhi.n	800559c <__ieee754_pow+0x124>
 8005500:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8005504:	4592      	cmp	sl, r2
 8005506:	f240 84c7 	bls.w	8005e98 <__ieee754_pow+0xa20>
 800550a:	ea4f 522a 	mov.w	r2, sl, asr #20
 800550e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8005512:	2a14      	cmp	r2, #20
 8005514:	dd0f      	ble.n	8005536 <__ieee754_pow+0xbe>
 8005516:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800551a:	fa21 f402 	lsr.w	r4, r1, r2
 800551e:	fa04 f202 	lsl.w	r2, r4, r2
 8005522:	428a      	cmp	r2, r1
 8005524:	f040 84b8 	bne.w	8005e98 <__ieee754_pow+0xa20>
 8005528:	f004 0401 	and.w	r4, r4, #1
 800552c:	f1c4 0402 	rsb	r4, r4, #2
 8005530:	2900      	cmp	r1, #0
 8005532:	d158      	bne.n	80055e6 <__ieee754_pow+0x16e>
 8005534:	e00e      	b.n	8005554 <__ieee754_pow+0xdc>
 8005536:	2900      	cmp	r1, #0
 8005538:	d154      	bne.n	80055e4 <__ieee754_pow+0x16c>
 800553a:	f1c2 0214 	rsb	r2, r2, #20
 800553e:	fa4a f402 	asr.w	r4, sl, r2
 8005542:	fa04 f202 	lsl.w	r2, r4, r2
 8005546:	4552      	cmp	r2, sl
 8005548:	f040 84a3 	bne.w	8005e92 <__ieee754_pow+0xa1a>
 800554c:	f004 0401 	and.w	r4, r4, #1
 8005550:	f1c4 0402 	rsb	r4, r4, #2
 8005554:	4a6d      	ldr	r2, [pc, #436]	@ (800570c <__ieee754_pow+0x294>)
 8005556:	4592      	cmp	sl, r2
 8005558:	d12e      	bne.n	80055b8 <__ieee754_pow+0x140>
 800555a:	f1b9 0f00 	cmp.w	r9, #0
 800555e:	f280 8494 	bge.w	8005e8a <__ieee754_pow+0xa12>
 8005562:	496a      	ldr	r1, [pc, #424]	@ (800570c <__ieee754_pow+0x294>)
 8005564:	4632      	mov	r2, r6
 8005566:	463b      	mov	r3, r7
 8005568:	2000      	movs	r0, #0
 800556a:	f7fb f96f 	bl	800084c <__aeabi_ddiv>
 800556e:	e7a0      	b.n	80054b2 <__ieee754_pow+0x3a>
 8005570:	2400      	movs	r4, #0
 8005572:	bbc1      	cbnz	r1, 80055e6 <__ieee754_pow+0x16e>
 8005574:	4a63      	ldr	r2, [pc, #396]	@ (8005704 <__ieee754_pow+0x28c>)
 8005576:	4592      	cmp	sl, r2
 8005578:	d1ec      	bne.n	8005554 <__ieee754_pow+0xdc>
 800557a:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 800557e:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8005582:	431a      	orrs	r2, r3
 8005584:	f000 8479 	beq.w	8005e7a <__ieee754_pow+0xa02>
 8005588:	4b61      	ldr	r3, [pc, #388]	@ (8005710 <__ieee754_pow+0x298>)
 800558a:	4598      	cmp	r8, r3
 800558c:	d908      	bls.n	80055a0 <__ieee754_pow+0x128>
 800558e:	f1b9 0f00 	cmp.w	r9, #0
 8005592:	f2c0 8476 	blt.w	8005e82 <__ieee754_pow+0xa0a>
 8005596:	e9dd 0100 	ldrd	r0, r1, [sp]
 800559a:	e78a      	b.n	80054b2 <__ieee754_pow+0x3a>
 800559c:	2402      	movs	r4, #2
 800559e:	e7e8      	b.n	8005572 <__ieee754_pow+0xfa>
 80055a0:	f1b9 0f00 	cmp.w	r9, #0
 80055a4:	f04f 0000 	mov.w	r0, #0
 80055a8:	f04f 0100 	mov.w	r1, #0
 80055ac:	da81      	bge.n	80054b2 <__ieee754_pow+0x3a>
 80055ae:	e9dd 0300 	ldrd	r0, r3, [sp]
 80055b2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80055b6:	e77c      	b.n	80054b2 <__ieee754_pow+0x3a>
 80055b8:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 80055bc:	d106      	bne.n	80055cc <__ieee754_pow+0x154>
 80055be:	4632      	mov	r2, r6
 80055c0:	463b      	mov	r3, r7
 80055c2:	4630      	mov	r0, r6
 80055c4:	4639      	mov	r1, r7
 80055c6:	f7fb f817 	bl	80005f8 <__aeabi_dmul>
 80055ca:	e772      	b.n	80054b2 <__ieee754_pow+0x3a>
 80055cc:	4a51      	ldr	r2, [pc, #324]	@ (8005714 <__ieee754_pow+0x29c>)
 80055ce:	4591      	cmp	r9, r2
 80055d0:	d109      	bne.n	80055e6 <__ieee754_pow+0x16e>
 80055d2:	2d00      	cmp	r5, #0
 80055d4:	db07      	blt.n	80055e6 <__ieee754_pow+0x16e>
 80055d6:	ec47 6b10 	vmov	d0, r6, r7
 80055da:	b011      	add	sp, #68	@ 0x44
 80055dc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055e0:	f000 bd52 	b.w	8006088 <__ieee754_sqrt>
 80055e4:	2400      	movs	r4, #0
 80055e6:	ec47 6b10 	vmov	d0, r6, r7
 80055ea:	9302      	str	r3, [sp, #8]
 80055ec:	f000 fc88 	bl	8005f00 <fabs>
 80055f0:	9b02      	ldr	r3, [sp, #8]
 80055f2:	ec51 0b10 	vmov	r0, r1, d0
 80055f6:	bb53      	cbnz	r3, 800564e <__ieee754_pow+0x1d6>
 80055f8:	4b44      	ldr	r3, [pc, #272]	@ (800570c <__ieee754_pow+0x294>)
 80055fa:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 80055fe:	429a      	cmp	r2, r3
 8005600:	d002      	beq.n	8005608 <__ieee754_pow+0x190>
 8005602:	f1b8 0f00 	cmp.w	r8, #0
 8005606:	d122      	bne.n	800564e <__ieee754_pow+0x1d6>
 8005608:	f1b9 0f00 	cmp.w	r9, #0
 800560c:	da05      	bge.n	800561a <__ieee754_pow+0x1a2>
 800560e:	4602      	mov	r2, r0
 8005610:	460b      	mov	r3, r1
 8005612:	2000      	movs	r0, #0
 8005614:	493d      	ldr	r1, [pc, #244]	@ (800570c <__ieee754_pow+0x294>)
 8005616:	f7fb f919 	bl	800084c <__aeabi_ddiv>
 800561a:	2d00      	cmp	r5, #0
 800561c:	f6bf af49 	bge.w	80054b2 <__ieee754_pow+0x3a>
 8005620:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8005624:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8005628:	ea58 0804 	orrs.w	r8, r8, r4
 800562c:	d108      	bne.n	8005640 <__ieee754_pow+0x1c8>
 800562e:	4602      	mov	r2, r0
 8005630:	460b      	mov	r3, r1
 8005632:	4610      	mov	r0, r2
 8005634:	4619      	mov	r1, r3
 8005636:	f7fa fe27 	bl	8000288 <__aeabi_dsub>
 800563a:	4602      	mov	r2, r0
 800563c:	460b      	mov	r3, r1
 800563e:	e794      	b.n	800556a <__ieee754_pow+0xf2>
 8005640:	2c01      	cmp	r4, #1
 8005642:	f47f af36 	bne.w	80054b2 <__ieee754_pow+0x3a>
 8005646:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800564a:	4619      	mov	r1, r3
 800564c:	e731      	b.n	80054b2 <__ieee754_pow+0x3a>
 800564e:	0feb      	lsrs	r3, r5, #31
 8005650:	3b01      	subs	r3, #1
 8005652:	ea53 0204 	orrs.w	r2, r3, r4
 8005656:	d102      	bne.n	800565e <__ieee754_pow+0x1e6>
 8005658:	4632      	mov	r2, r6
 800565a:	463b      	mov	r3, r7
 800565c:	e7e9      	b.n	8005632 <__ieee754_pow+0x1ba>
 800565e:	3c01      	subs	r4, #1
 8005660:	431c      	orrs	r4, r3
 8005662:	d016      	beq.n	8005692 <__ieee754_pow+0x21a>
 8005664:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 80056f0 <__ieee754_pow+0x278>
 8005668:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800566c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005670:	f240 8112 	bls.w	8005898 <__ieee754_pow+0x420>
 8005674:	4b28      	ldr	r3, [pc, #160]	@ (8005718 <__ieee754_pow+0x2a0>)
 8005676:	459a      	cmp	sl, r3
 8005678:	4b25      	ldr	r3, [pc, #148]	@ (8005710 <__ieee754_pow+0x298>)
 800567a:	d916      	bls.n	80056aa <__ieee754_pow+0x232>
 800567c:	4598      	cmp	r8, r3
 800567e:	d80b      	bhi.n	8005698 <__ieee754_pow+0x220>
 8005680:	f1b9 0f00 	cmp.w	r9, #0
 8005684:	da0b      	bge.n	800569e <__ieee754_pow+0x226>
 8005686:	2000      	movs	r0, #0
 8005688:	b011      	add	sp, #68	@ 0x44
 800568a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800568e:	f000 bcf3 	b.w	8006078 <__math_oflow>
 8005692:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 80056f8 <__ieee754_pow+0x280>
 8005696:	e7e7      	b.n	8005668 <__ieee754_pow+0x1f0>
 8005698:	f1b9 0f00 	cmp.w	r9, #0
 800569c:	dcf3      	bgt.n	8005686 <__ieee754_pow+0x20e>
 800569e:	2000      	movs	r0, #0
 80056a0:	b011      	add	sp, #68	@ 0x44
 80056a2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056a6:	f000 bcdf 	b.w	8006068 <__math_uflow>
 80056aa:	4598      	cmp	r8, r3
 80056ac:	d20c      	bcs.n	80056c8 <__ieee754_pow+0x250>
 80056ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80056b2:	2200      	movs	r2, #0
 80056b4:	2300      	movs	r3, #0
 80056b6:	f7fb fa11 	bl	8000adc <__aeabi_dcmplt>
 80056ba:	3800      	subs	r0, #0
 80056bc:	bf18      	it	ne
 80056be:	2001      	movne	r0, #1
 80056c0:	f1b9 0f00 	cmp.w	r9, #0
 80056c4:	daec      	bge.n	80056a0 <__ieee754_pow+0x228>
 80056c6:	e7df      	b.n	8005688 <__ieee754_pow+0x210>
 80056c8:	4b10      	ldr	r3, [pc, #64]	@ (800570c <__ieee754_pow+0x294>)
 80056ca:	4598      	cmp	r8, r3
 80056cc:	f04f 0200 	mov.w	r2, #0
 80056d0:	d924      	bls.n	800571c <__ieee754_pow+0x2a4>
 80056d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80056d6:	2300      	movs	r3, #0
 80056d8:	f7fb fa00 	bl	8000adc <__aeabi_dcmplt>
 80056dc:	3800      	subs	r0, #0
 80056de:	bf18      	it	ne
 80056e0:	2001      	movne	r0, #1
 80056e2:	f1b9 0f00 	cmp.w	r9, #0
 80056e6:	dccf      	bgt.n	8005688 <__ieee754_pow+0x210>
 80056e8:	e7da      	b.n	80056a0 <__ieee754_pow+0x228>
 80056ea:	bf00      	nop
 80056ec:	f3af 8000 	nop.w
 80056f0:	00000000 	.word	0x00000000
 80056f4:	3ff00000 	.word	0x3ff00000
 80056f8:	00000000 	.word	0x00000000
 80056fc:	bff00000 	.word	0xbff00000
 8005700:	fff00000 	.word	0xfff00000
 8005704:	7ff00000 	.word	0x7ff00000
 8005708:	433fffff 	.word	0x433fffff
 800570c:	3ff00000 	.word	0x3ff00000
 8005710:	3fefffff 	.word	0x3fefffff
 8005714:	3fe00000 	.word	0x3fe00000
 8005718:	43f00000 	.word	0x43f00000
 800571c:	4b5a      	ldr	r3, [pc, #360]	@ (8005888 <__ieee754_pow+0x410>)
 800571e:	f7fa fdb3 	bl	8000288 <__aeabi_dsub>
 8005722:	a351      	add	r3, pc, #324	@ (adr r3, 8005868 <__ieee754_pow+0x3f0>)
 8005724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005728:	4604      	mov	r4, r0
 800572a:	460d      	mov	r5, r1
 800572c:	f7fa ff64 	bl	80005f8 <__aeabi_dmul>
 8005730:	a34f      	add	r3, pc, #316	@ (adr r3, 8005870 <__ieee754_pow+0x3f8>)
 8005732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005736:	4606      	mov	r6, r0
 8005738:	460f      	mov	r7, r1
 800573a:	4620      	mov	r0, r4
 800573c:	4629      	mov	r1, r5
 800573e:	f7fa ff5b 	bl	80005f8 <__aeabi_dmul>
 8005742:	4b52      	ldr	r3, [pc, #328]	@ (800588c <__ieee754_pow+0x414>)
 8005744:	4682      	mov	sl, r0
 8005746:	468b      	mov	fp, r1
 8005748:	2200      	movs	r2, #0
 800574a:	4620      	mov	r0, r4
 800574c:	4629      	mov	r1, r5
 800574e:	f7fa ff53 	bl	80005f8 <__aeabi_dmul>
 8005752:	4602      	mov	r2, r0
 8005754:	460b      	mov	r3, r1
 8005756:	a148      	add	r1, pc, #288	@ (adr r1, 8005878 <__ieee754_pow+0x400>)
 8005758:	e9d1 0100 	ldrd	r0, r1, [r1]
 800575c:	f7fa fd94 	bl	8000288 <__aeabi_dsub>
 8005760:	4622      	mov	r2, r4
 8005762:	462b      	mov	r3, r5
 8005764:	f7fa ff48 	bl	80005f8 <__aeabi_dmul>
 8005768:	4602      	mov	r2, r0
 800576a:	460b      	mov	r3, r1
 800576c:	2000      	movs	r0, #0
 800576e:	4948      	ldr	r1, [pc, #288]	@ (8005890 <__ieee754_pow+0x418>)
 8005770:	f7fa fd8a 	bl	8000288 <__aeabi_dsub>
 8005774:	4622      	mov	r2, r4
 8005776:	4680      	mov	r8, r0
 8005778:	4689      	mov	r9, r1
 800577a:	462b      	mov	r3, r5
 800577c:	4620      	mov	r0, r4
 800577e:	4629      	mov	r1, r5
 8005780:	f7fa ff3a 	bl	80005f8 <__aeabi_dmul>
 8005784:	4602      	mov	r2, r0
 8005786:	460b      	mov	r3, r1
 8005788:	4640      	mov	r0, r8
 800578a:	4649      	mov	r1, r9
 800578c:	f7fa ff34 	bl	80005f8 <__aeabi_dmul>
 8005790:	a33b      	add	r3, pc, #236	@ (adr r3, 8005880 <__ieee754_pow+0x408>)
 8005792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005796:	f7fa ff2f 	bl	80005f8 <__aeabi_dmul>
 800579a:	4602      	mov	r2, r0
 800579c:	460b      	mov	r3, r1
 800579e:	4650      	mov	r0, sl
 80057a0:	4659      	mov	r1, fp
 80057a2:	f7fa fd71 	bl	8000288 <__aeabi_dsub>
 80057a6:	4602      	mov	r2, r0
 80057a8:	460b      	mov	r3, r1
 80057aa:	4680      	mov	r8, r0
 80057ac:	4689      	mov	r9, r1
 80057ae:	4630      	mov	r0, r6
 80057b0:	4639      	mov	r1, r7
 80057b2:	f7fa fd6b 	bl	800028c <__adddf3>
 80057b6:	2400      	movs	r4, #0
 80057b8:	4632      	mov	r2, r6
 80057ba:	463b      	mov	r3, r7
 80057bc:	4620      	mov	r0, r4
 80057be:	460d      	mov	r5, r1
 80057c0:	f7fa fd62 	bl	8000288 <__aeabi_dsub>
 80057c4:	4602      	mov	r2, r0
 80057c6:	460b      	mov	r3, r1
 80057c8:	4640      	mov	r0, r8
 80057ca:	4649      	mov	r1, r9
 80057cc:	f7fa fd5c 	bl	8000288 <__aeabi_dsub>
 80057d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80057d4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80057d8:	2300      	movs	r3, #0
 80057da:	9304      	str	r3, [sp, #16]
 80057dc:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80057e0:	4606      	mov	r6, r0
 80057e2:	460f      	mov	r7, r1
 80057e4:	4652      	mov	r2, sl
 80057e6:	465b      	mov	r3, fp
 80057e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80057ec:	f7fa fd4c 	bl	8000288 <__aeabi_dsub>
 80057f0:	4622      	mov	r2, r4
 80057f2:	462b      	mov	r3, r5
 80057f4:	f7fa ff00 	bl	80005f8 <__aeabi_dmul>
 80057f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80057fc:	4680      	mov	r8, r0
 80057fe:	4689      	mov	r9, r1
 8005800:	4630      	mov	r0, r6
 8005802:	4639      	mov	r1, r7
 8005804:	f7fa fef8 	bl	80005f8 <__aeabi_dmul>
 8005808:	4602      	mov	r2, r0
 800580a:	460b      	mov	r3, r1
 800580c:	4640      	mov	r0, r8
 800580e:	4649      	mov	r1, r9
 8005810:	f7fa fd3c 	bl	800028c <__adddf3>
 8005814:	4652      	mov	r2, sl
 8005816:	465b      	mov	r3, fp
 8005818:	4606      	mov	r6, r0
 800581a:	460f      	mov	r7, r1
 800581c:	4620      	mov	r0, r4
 800581e:	4629      	mov	r1, r5
 8005820:	f7fa feea 	bl	80005f8 <__aeabi_dmul>
 8005824:	460b      	mov	r3, r1
 8005826:	4602      	mov	r2, r0
 8005828:	4680      	mov	r8, r0
 800582a:	4689      	mov	r9, r1
 800582c:	4630      	mov	r0, r6
 800582e:	4639      	mov	r1, r7
 8005830:	f7fa fd2c 	bl	800028c <__adddf3>
 8005834:	4b17      	ldr	r3, [pc, #92]	@ (8005894 <__ieee754_pow+0x41c>)
 8005836:	4299      	cmp	r1, r3
 8005838:	4604      	mov	r4, r0
 800583a:	460d      	mov	r5, r1
 800583c:	468a      	mov	sl, r1
 800583e:	468b      	mov	fp, r1
 8005840:	f340 82ef 	ble.w	8005e22 <__ieee754_pow+0x9aa>
 8005844:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8005848:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800584c:	4303      	orrs	r3, r0
 800584e:	f000 81e8 	beq.w	8005c22 <__ieee754_pow+0x7aa>
 8005852:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005856:	2200      	movs	r2, #0
 8005858:	2300      	movs	r3, #0
 800585a:	f7fb f93f 	bl	8000adc <__aeabi_dcmplt>
 800585e:	3800      	subs	r0, #0
 8005860:	bf18      	it	ne
 8005862:	2001      	movne	r0, #1
 8005864:	e710      	b.n	8005688 <__ieee754_pow+0x210>
 8005866:	bf00      	nop
 8005868:	60000000 	.word	0x60000000
 800586c:	3ff71547 	.word	0x3ff71547
 8005870:	f85ddf44 	.word	0xf85ddf44
 8005874:	3e54ae0b 	.word	0x3e54ae0b
 8005878:	55555555 	.word	0x55555555
 800587c:	3fd55555 	.word	0x3fd55555
 8005880:	652b82fe 	.word	0x652b82fe
 8005884:	3ff71547 	.word	0x3ff71547
 8005888:	3ff00000 	.word	0x3ff00000
 800588c:	3fd00000 	.word	0x3fd00000
 8005890:	3fe00000 	.word	0x3fe00000
 8005894:	408fffff 	.word	0x408fffff
 8005898:	4bd5      	ldr	r3, [pc, #852]	@ (8005bf0 <__ieee754_pow+0x778>)
 800589a:	402b      	ands	r3, r5
 800589c:	2200      	movs	r2, #0
 800589e:	b92b      	cbnz	r3, 80058ac <__ieee754_pow+0x434>
 80058a0:	4bd4      	ldr	r3, [pc, #848]	@ (8005bf4 <__ieee754_pow+0x77c>)
 80058a2:	f7fa fea9 	bl	80005f8 <__aeabi_dmul>
 80058a6:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 80058aa:	468b      	mov	fp, r1
 80058ac:	ea4f 532b 	mov.w	r3, fp, asr #20
 80058b0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80058b4:	4413      	add	r3, r2
 80058b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80058b8:	4bcf      	ldr	r3, [pc, #828]	@ (8005bf8 <__ieee754_pow+0x780>)
 80058ba:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 80058be:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 80058c2:	459b      	cmp	fp, r3
 80058c4:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80058c8:	dd08      	ble.n	80058dc <__ieee754_pow+0x464>
 80058ca:	4bcc      	ldr	r3, [pc, #816]	@ (8005bfc <__ieee754_pow+0x784>)
 80058cc:	459b      	cmp	fp, r3
 80058ce:	f340 81a5 	ble.w	8005c1c <__ieee754_pow+0x7a4>
 80058d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80058d4:	3301      	adds	r3, #1
 80058d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80058d8:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80058dc:	f04f 0a00 	mov.w	sl, #0
 80058e0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80058e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80058e6:	4bc6      	ldr	r3, [pc, #792]	@ (8005c00 <__ieee754_pow+0x788>)
 80058e8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80058ec:	ed93 7b00 	vldr	d7, [r3]
 80058f0:	4629      	mov	r1, r5
 80058f2:	ec53 2b17 	vmov	r2, r3, d7
 80058f6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80058fa:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80058fe:	f7fa fcc3 	bl	8000288 <__aeabi_dsub>
 8005902:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005906:	4606      	mov	r6, r0
 8005908:	460f      	mov	r7, r1
 800590a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800590e:	f7fa fcbd 	bl	800028c <__adddf3>
 8005912:	4602      	mov	r2, r0
 8005914:	460b      	mov	r3, r1
 8005916:	2000      	movs	r0, #0
 8005918:	49ba      	ldr	r1, [pc, #744]	@ (8005c04 <__ieee754_pow+0x78c>)
 800591a:	f7fa ff97 	bl	800084c <__aeabi_ddiv>
 800591e:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8005922:	4602      	mov	r2, r0
 8005924:	460b      	mov	r3, r1
 8005926:	4630      	mov	r0, r6
 8005928:	4639      	mov	r1, r7
 800592a:	f7fa fe65 	bl	80005f8 <__aeabi_dmul>
 800592e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005932:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8005936:	106d      	asrs	r5, r5, #1
 8005938:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800593c:	f04f 0b00 	mov.w	fp, #0
 8005940:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8005944:	4661      	mov	r1, ip
 8005946:	2200      	movs	r2, #0
 8005948:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800594c:	4658      	mov	r0, fp
 800594e:	46e1      	mov	r9, ip
 8005950:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8005954:	4614      	mov	r4, r2
 8005956:	461d      	mov	r5, r3
 8005958:	f7fa fe4e 	bl	80005f8 <__aeabi_dmul>
 800595c:	4602      	mov	r2, r0
 800595e:	460b      	mov	r3, r1
 8005960:	4630      	mov	r0, r6
 8005962:	4639      	mov	r1, r7
 8005964:	f7fa fc90 	bl	8000288 <__aeabi_dsub>
 8005968:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800596c:	4606      	mov	r6, r0
 800596e:	460f      	mov	r7, r1
 8005970:	4620      	mov	r0, r4
 8005972:	4629      	mov	r1, r5
 8005974:	f7fa fc88 	bl	8000288 <__aeabi_dsub>
 8005978:	4602      	mov	r2, r0
 800597a:	460b      	mov	r3, r1
 800597c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005980:	f7fa fc82 	bl	8000288 <__aeabi_dsub>
 8005984:	465a      	mov	r2, fp
 8005986:	464b      	mov	r3, r9
 8005988:	f7fa fe36 	bl	80005f8 <__aeabi_dmul>
 800598c:	4602      	mov	r2, r0
 800598e:	460b      	mov	r3, r1
 8005990:	4630      	mov	r0, r6
 8005992:	4639      	mov	r1, r7
 8005994:	f7fa fc78 	bl	8000288 <__aeabi_dsub>
 8005998:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800599c:	f7fa fe2c 	bl	80005f8 <__aeabi_dmul>
 80059a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059a4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80059a8:	4610      	mov	r0, r2
 80059aa:	4619      	mov	r1, r3
 80059ac:	f7fa fe24 	bl	80005f8 <__aeabi_dmul>
 80059b0:	a37d      	add	r3, pc, #500	@ (adr r3, 8005ba8 <__ieee754_pow+0x730>)
 80059b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059b6:	4604      	mov	r4, r0
 80059b8:	460d      	mov	r5, r1
 80059ba:	f7fa fe1d 	bl	80005f8 <__aeabi_dmul>
 80059be:	a37c      	add	r3, pc, #496	@ (adr r3, 8005bb0 <__ieee754_pow+0x738>)
 80059c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059c4:	f7fa fc62 	bl	800028c <__adddf3>
 80059c8:	4622      	mov	r2, r4
 80059ca:	462b      	mov	r3, r5
 80059cc:	f7fa fe14 	bl	80005f8 <__aeabi_dmul>
 80059d0:	a379      	add	r3, pc, #484	@ (adr r3, 8005bb8 <__ieee754_pow+0x740>)
 80059d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059d6:	f7fa fc59 	bl	800028c <__adddf3>
 80059da:	4622      	mov	r2, r4
 80059dc:	462b      	mov	r3, r5
 80059de:	f7fa fe0b 	bl	80005f8 <__aeabi_dmul>
 80059e2:	a377      	add	r3, pc, #476	@ (adr r3, 8005bc0 <__ieee754_pow+0x748>)
 80059e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059e8:	f7fa fc50 	bl	800028c <__adddf3>
 80059ec:	4622      	mov	r2, r4
 80059ee:	462b      	mov	r3, r5
 80059f0:	f7fa fe02 	bl	80005f8 <__aeabi_dmul>
 80059f4:	a374      	add	r3, pc, #464	@ (adr r3, 8005bc8 <__ieee754_pow+0x750>)
 80059f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059fa:	f7fa fc47 	bl	800028c <__adddf3>
 80059fe:	4622      	mov	r2, r4
 8005a00:	462b      	mov	r3, r5
 8005a02:	f7fa fdf9 	bl	80005f8 <__aeabi_dmul>
 8005a06:	a372      	add	r3, pc, #456	@ (adr r3, 8005bd0 <__ieee754_pow+0x758>)
 8005a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a0c:	f7fa fc3e 	bl	800028c <__adddf3>
 8005a10:	4622      	mov	r2, r4
 8005a12:	4606      	mov	r6, r0
 8005a14:	460f      	mov	r7, r1
 8005a16:	462b      	mov	r3, r5
 8005a18:	4620      	mov	r0, r4
 8005a1a:	4629      	mov	r1, r5
 8005a1c:	f7fa fdec 	bl	80005f8 <__aeabi_dmul>
 8005a20:	4602      	mov	r2, r0
 8005a22:	460b      	mov	r3, r1
 8005a24:	4630      	mov	r0, r6
 8005a26:	4639      	mov	r1, r7
 8005a28:	f7fa fde6 	bl	80005f8 <__aeabi_dmul>
 8005a2c:	465a      	mov	r2, fp
 8005a2e:	4604      	mov	r4, r0
 8005a30:	460d      	mov	r5, r1
 8005a32:	464b      	mov	r3, r9
 8005a34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a38:	f7fa fc28 	bl	800028c <__adddf3>
 8005a3c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005a40:	f7fa fdda 	bl	80005f8 <__aeabi_dmul>
 8005a44:	4622      	mov	r2, r4
 8005a46:	462b      	mov	r3, r5
 8005a48:	f7fa fc20 	bl	800028c <__adddf3>
 8005a4c:	465a      	mov	r2, fp
 8005a4e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005a52:	464b      	mov	r3, r9
 8005a54:	4658      	mov	r0, fp
 8005a56:	4649      	mov	r1, r9
 8005a58:	f7fa fdce 	bl	80005f8 <__aeabi_dmul>
 8005a5c:	4b6a      	ldr	r3, [pc, #424]	@ (8005c08 <__ieee754_pow+0x790>)
 8005a5e:	2200      	movs	r2, #0
 8005a60:	4606      	mov	r6, r0
 8005a62:	460f      	mov	r7, r1
 8005a64:	f7fa fc12 	bl	800028c <__adddf3>
 8005a68:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005a6c:	f7fa fc0e 	bl	800028c <__adddf3>
 8005a70:	46d8      	mov	r8, fp
 8005a72:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8005a76:	460d      	mov	r5, r1
 8005a78:	465a      	mov	r2, fp
 8005a7a:	460b      	mov	r3, r1
 8005a7c:	4640      	mov	r0, r8
 8005a7e:	4649      	mov	r1, r9
 8005a80:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8005a84:	f7fa fdb8 	bl	80005f8 <__aeabi_dmul>
 8005a88:	465c      	mov	r4, fp
 8005a8a:	4680      	mov	r8, r0
 8005a8c:	4689      	mov	r9, r1
 8005a8e:	4b5e      	ldr	r3, [pc, #376]	@ (8005c08 <__ieee754_pow+0x790>)
 8005a90:	2200      	movs	r2, #0
 8005a92:	4620      	mov	r0, r4
 8005a94:	4629      	mov	r1, r5
 8005a96:	f7fa fbf7 	bl	8000288 <__aeabi_dsub>
 8005a9a:	4632      	mov	r2, r6
 8005a9c:	463b      	mov	r3, r7
 8005a9e:	f7fa fbf3 	bl	8000288 <__aeabi_dsub>
 8005aa2:	4602      	mov	r2, r0
 8005aa4:	460b      	mov	r3, r1
 8005aa6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005aaa:	f7fa fbed 	bl	8000288 <__aeabi_dsub>
 8005aae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ab2:	f7fa fda1 	bl	80005f8 <__aeabi_dmul>
 8005ab6:	4622      	mov	r2, r4
 8005ab8:	4606      	mov	r6, r0
 8005aba:	460f      	mov	r7, r1
 8005abc:	462b      	mov	r3, r5
 8005abe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ac2:	f7fa fd99 	bl	80005f8 <__aeabi_dmul>
 8005ac6:	4602      	mov	r2, r0
 8005ac8:	460b      	mov	r3, r1
 8005aca:	4630      	mov	r0, r6
 8005acc:	4639      	mov	r1, r7
 8005ace:	f7fa fbdd 	bl	800028c <__adddf3>
 8005ad2:	4606      	mov	r6, r0
 8005ad4:	460f      	mov	r7, r1
 8005ad6:	4602      	mov	r2, r0
 8005ad8:	460b      	mov	r3, r1
 8005ada:	4640      	mov	r0, r8
 8005adc:	4649      	mov	r1, r9
 8005ade:	f7fa fbd5 	bl	800028c <__adddf3>
 8005ae2:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8005ae6:	a33c      	add	r3, pc, #240	@ (adr r3, 8005bd8 <__ieee754_pow+0x760>)
 8005ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aec:	4658      	mov	r0, fp
 8005aee:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8005af2:	460d      	mov	r5, r1
 8005af4:	f7fa fd80 	bl	80005f8 <__aeabi_dmul>
 8005af8:	465c      	mov	r4, fp
 8005afa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005afe:	4642      	mov	r2, r8
 8005b00:	464b      	mov	r3, r9
 8005b02:	4620      	mov	r0, r4
 8005b04:	4629      	mov	r1, r5
 8005b06:	f7fa fbbf 	bl	8000288 <__aeabi_dsub>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	460b      	mov	r3, r1
 8005b0e:	4630      	mov	r0, r6
 8005b10:	4639      	mov	r1, r7
 8005b12:	f7fa fbb9 	bl	8000288 <__aeabi_dsub>
 8005b16:	a332      	add	r3, pc, #200	@ (adr r3, 8005be0 <__ieee754_pow+0x768>)
 8005b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b1c:	f7fa fd6c 	bl	80005f8 <__aeabi_dmul>
 8005b20:	a331      	add	r3, pc, #196	@ (adr r3, 8005be8 <__ieee754_pow+0x770>)
 8005b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b26:	4606      	mov	r6, r0
 8005b28:	460f      	mov	r7, r1
 8005b2a:	4620      	mov	r0, r4
 8005b2c:	4629      	mov	r1, r5
 8005b2e:	f7fa fd63 	bl	80005f8 <__aeabi_dmul>
 8005b32:	4602      	mov	r2, r0
 8005b34:	460b      	mov	r3, r1
 8005b36:	4630      	mov	r0, r6
 8005b38:	4639      	mov	r1, r7
 8005b3a:	f7fa fba7 	bl	800028c <__adddf3>
 8005b3e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005b40:	4b32      	ldr	r3, [pc, #200]	@ (8005c0c <__ieee754_pow+0x794>)
 8005b42:	4413      	add	r3, r2
 8005b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b48:	f7fa fba0 	bl	800028c <__adddf3>
 8005b4c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005b50:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005b52:	f7fa fce7 	bl	8000524 <__aeabi_i2d>
 8005b56:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005b58:	4b2d      	ldr	r3, [pc, #180]	@ (8005c10 <__ieee754_pow+0x798>)
 8005b5a:	4413      	add	r3, r2
 8005b5c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005b60:	4606      	mov	r6, r0
 8005b62:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005b66:	460f      	mov	r7, r1
 8005b68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b6c:	f7fa fb8e 	bl	800028c <__adddf3>
 8005b70:	4642      	mov	r2, r8
 8005b72:	464b      	mov	r3, r9
 8005b74:	f7fa fb8a 	bl	800028c <__adddf3>
 8005b78:	4632      	mov	r2, r6
 8005b7a:	463b      	mov	r3, r7
 8005b7c:	f7fa fb86 	bl	800028c <__adddf3>
 8005b80:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8005b84:	4632      	mov	r2, r6
 8005b86:	463b      	mov	r3, r7
 8005b88:	4658      	mov	r0, fp
 8005b8a:	460d      	mov	r5, r1
 8005b8c:	f7fa fb7c 	bl	8000288 <__aeabi_dsub>
 8005b90:	4642      	mov	r2, r8
 8005b92:	464b      	mov	r3, r9
 8005b94:	f7fa fb78 	bl	8000288 <__aeabi_dsub>
 8005b98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b9c:	f7fa fb74 	bl	8000288 <__aeabi_dsub>
 8005ba0:	465c      	mov	r4, fp
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	e036      	b.n	8005c14 <__ieee754_pow+0x79c>
 8005ba6:	bf00      	nop
 8005ba8:	4a454eef 	.word	0x4a454eef
 8005bac:	3fca7e28 	.word	0x3fca7e28
 8005bb0:	93c9db65 	.word	0x93c9db65
 8005bb4:	3fcd864a 	.word	0x3fcd864a
 8005bb8:	a91d4101 	.word	0xa91d4101
 8005bbc:	3fd17460 	.word	0x3fd17460
 8005bc0:	518f264d 	.word	0x518f264d
 8005bc4:	3fd55555 	.word	0x3fd55555
 8005bc8:	db6fabff 	.word	0xdb6fabff
 8005bcc:	3fdb6db6 	.word	0x3fdb6db6
 8005bd0:	33333303 	.word	0x33333303
 8005bd4:	3fe33333 	.word	0x3fe33333
 8005bd8:	e0000000 	.word	0xe0000000
 8005bdc:	3feec709 	.word	0x3feec709
 8005be0:	dc3a03fd 	.word	0xdc3a03fd
 8005be4:	3feec709 	.word	0x3feec709
 8005be8:	145b01f5 	.word	0x145b01f5
 8005bec:	be3e2fe0 	.word	0xbe3e2fe0
 8005bf0:	7ff00000 	.word	0x7ff00000
 8005bf4:	43400000 	.word	0x43400000
 8005bf8:	0003988e 	.word	0x0003988e
 8005bfc:	000bb679 	.word	0x000bb679
 8005c00:	08006628 	.word	0x08006628
 8005c04:	3ff00000 	.word	0x3ff00000
 8005c08:	40080000 	.word	0x40080000
 8005c0c:	08006608 	.word	0x08006608
 8005c10:	08006618 	.word	0x08006618
 8005c14:	460b      	mov	r3, r1
 8005c16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c1a:	e5d7      	b.n	80057cc <__ieee754_pow+0x354>
 8005c1c:	f04f 0a01 	mov.w	sl, #1
 8005c20:	e65e      	b.n	80058e0 <__ieee754_pow+0x468>
 8005c22:	a3b4      	add	r3, pc, #720	@ (adr r3, 8005ef4 <__ieee754_pow+0xa7c>)
 8005c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c28:	4630      	mov	r0, r6
 8005c2a:	4639      	mov	r1, r7
 8005c2c:	f7fa fb2e 	bl	800028c <__adddf3>
 8005c30:	4642      	mov	r2, r8
 8005c32:	e9cd 0100 	strd	r0, r1, [sp]
 8005c36:	464b      	mov	r3, r9
 8005c38:	4620      	mov	r0, r4
 8005c3a:	4629      	mov	r1, r5
 8005c3c:	f7fa fb24 	bl	8000288 <__aeabi_dsub>
 8005c40:	4602      	mov	r2, r0
 8005c42:	460b      	mov	r3, r1
 8005c44:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c48:	f7fa ff66 	bl	8000b18 <__aeabi_dcmpgt>
 8005c4c:	2800      	cmp	r0, #0
 8005c4e:	f47f ae00 	bne.w	8005852 <__ieee754_pow+0x3da>
 8005c52:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8005c56:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005c5a:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8005c5e:	fa43 fa0a 	asr.w	sl, r3, sl
 8005c62:	44da      	add	sl, fp
 8005c64:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8005c68:	489d      	ldr	r0, [pc, #628]	@ (8005ee0 <__ieee754_pow+0xa68>)
 8005c6a:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8005c6e:	4108      	asrs	r0, r1
 8005c70:	ea00 030a 	and.w	r3, r0, sl
 8005c74:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8005c78:	f1c1 0114 	rsb	r1, r1, #20
 8005c7c:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8005c80:	fa4a fa01 	asr.w	sl, sl, r1
 8005c84:	f1bb 0f00 	cmp.w	fp, #0
 8005c88:	4640      	mov	r0, r8
 8005c8a:	4649      	mov	r1, r9
 8005c8c:	f04f 0200 	mov.w	r2, #0
 8005c90:	bfb8      	it	lt
 8005c92:	f1ca 0a00 	rsblt	sl, sl, #0
 8005c96:	f7fa faf7 	bl	8000288 <__aeabi_dsub>
 8005c9a:	4680      	mov	r8, r0
 8005c9c:	4689      	mov	r9, r1
 8005c9e:	4632      	mov	r2, r6
 8005ca0:	463b      	mov	r3, r7
 8005ca2:	4640      	mov	r0, r8
 8005ca4:	4649      	mov	r1, r9
 8005ca6:	f7fa faf1 	bl	800028c <__adddf3>
 8005caa:	2400      	movs	r4, #0
 8005cac:	a37c      	add	r3, pc, #496	@ (adr r3, 8005ea0 <__ieee754_pow+0xa28>)
 8005cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cb2:	4620      	mov	r0, r4
 8005cb4:	460d      	mov	r5, r1
 8005cb6:	f7fa fc9f 	bl	80005f8 <__aeabi_dmul>
 8005cba:	4642      	mov	r2, r8
 8005cbc:	e9cd 0100 	strd	r0, r1, [sp]
 8005cc0:	464b      	mov	r3, r9
 8005cc2:	4620      	mov	r0, r4
 8005cc4:	4629      	mov	r1, r5
 8005cc6:	f7fa fadf 	bl	8000288 <__aeabi_dsub>
 8005cca:	4602      	mov	r2, r0
 8005ccc:	460b      	mov	r3, r1
 8005cce:	4630      	mov	r0, r6
 8005cd0:	4639      	mov	r1, r7
 8005cd2:	f7fa fad9 	bl	8000288 <__aeabi_dsub>
 8005cd6:	a374      	add	r3, pc, #464	@ (adr r3, 8005ea8 <__ieee754_pow+0xa30>)
 8005cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cdc:	f7fa fc8c 	bl	80005f8 <__aeabi_dmul>
 8005ce0:	a373      	add	r3, pc, #460	@ (adr r3, 8005eb0 <__ieee754_pow+0xa38>)
 8005ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ce6:	4680      	mov	r8, r0
 8005ce8:	4689      	mov	r9, r1
 8005cea:	4620      	mov	r0, r4
 8005cec:	4629      	mov	r1, r5
 8005cee:	f7fa fc83 	bl	80005f8 <__aeabi_dmul>
 8005cf2:	4602      	mov	r2, r0
 8005cf4:	460b      	mov	r3, r1
 8005cf6:	4640      	mov	r0, r8
 8005cf8:	4649      	mov	r1, r9
 8005cfa:	f7fa fac7 	bl	800028c <__adddf3>
 8005cfe:	4604      	mov	r4, r0
 8005d00:	460d      	mov	r5, r1
 8005d02:	4602      	mov	r2, r0
 8005d04:	460b      	mov	r3, r1
 8005d06:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d0a:	f7fa fabf 	bl	800028c <__adddf3>
 8005d0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d12:	4680      	mov	r8, r0
 8005d14:	4689      	mov	r9, r1
 8005d16:	f7fa fab7 	bl	8000288 <__aeabi_dsub>
 8005d1a:	4602      	mov	r2, r0
 8005d1c:	460b      	mov	r3, r1
 8005d1e:	4620      	mov	r0, r4
 8005d20:	4629      	mov	r1, r5
 8005d22:	f7fa fab1 	bl	8000288 <__aeabi_dsub>
 8005d26:	4642      	mov	r2, r8
 8005d28:	4606      	mov	r6, r0
 8005d2a:	460f      	mov	r7, r1
 8005d2c:	464b      	mov	r3, r9
 8005d2e:	4640      	mov	r0, r8
 8005d30:	4649      	mov	r1, r9
 8005d32:	f7fa fc61 	bl	80005f8 <__aeabi_dmul>
 8005d36:	a360      	add	r3, pc, #384	@ (adr r3, 8005eb8 <__ieee754_pow+0xa40>)
 8005d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d3c:	4604      	mov	r4, r0
 8005d3e:	460d      	mov	r5, r1
 8005d40:	f7fa fc5a 	bl	80005f8 <__aeabi_dmul>
 8005d44:	a35e      	add	r3, pc, #376	@ (adr r3, 8005ec0 <__ieee754_pow+0xa48>)
 8005d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d4a:	f7fa fa9d 	bl	8000288 <__aeabi_dsub>
 8005d4e:	4622      	mov	r2, r4
 8005d50:	462b      	mov	r3, r5
 8005d52:	f7fa fc51 	bl	80005f8 <__aeabi_dmul>
 8005d56:	a35c      	add	r3, pc, #368	@ (adr r3, 8005ec8 <__ieee754_pow+0xa50>)
 8005d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d5c:	f7fa fa96 	bl	800028c <__adddf3>
 8005d60:	4622      	mov	r2, r4
 8005d62:	462b      	mov	r3, r5
 8005d64:	f7fa fc48 	bl	80005f8 <__aeabi_dmul>
 8005d68:	a359      	add	r3, pc, #356	@ (adr r3, 8005ed0 <__ieee754_pow+0xa58>)
 8005d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d6e:	f7fa fa8b 	bl	8000288 <__aeabi_dsub>
 8005d72:	4622      	mov	r2, r4
 8005d74:	462b      	mov	r3, r5
 8005d76:	f7fa fc3f 	bl	80005f8 <__aeabi_dmul>
 8005d7a:	a357      	add	r3, pc, #348	@ (adr r3, 8005ed8 <__ieee754_pow+0xa60>)
 8005d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d80:	f7fa fa84 	bl	800028c <__adddf3>
 8005d84:	4622      	mov	r2, r4
 8005d86:	462b      	mov	r3, r5
 8005d88:	f7fa fc36 	bl	80005f8 <__aeabi_dmul>
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	460b      	mov	r3, r1
 8005d90:	4640      	mov	r0, r8
 8005d92:	4649      	mov	r1, r9
 8005d94:	f7fa fa78 	bl	8000288 <__aeabi_dsub>
 8005d98:	4604      	mov	r4, r0
 8005d9a:	460d      	mov	r5, r1
 8005d9c:	4602      	mov	r2, r0
 8005d9e:	460b      	mov	r3, r1
 8005da0:	4640      	mov	r0, r8
 8005da2:	4649      	mov	r1, r9
 8005da4:	f7fa fc28 	bl	80005f8 <__aeabi_dmul>
 8005da8:	2200      	movs	r2, #0
 8005daa:	e9cd 0100 	strd	r0, r1, [sp]
 8005dae:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005db2:	4620      	mov	r0, r4
 8005db4:	4629      	mov	r1, r5
 8005db6:	f7fa fa67 	bl	8000288 <__aeabi_dsub>
 8005dba:	4602      	mov	r2, r0
 8005dbc:	460b      	mov	r3, r1
 8005dbe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005dc2:	f7fa fd43 	bl	800084c <__aeabi_ddiv>
 8005dc6:	4632      	mov	r2, r6
 8005dc8:	4604      	mov	r4, r0
 8005dca:	460d      	mov	r5, r1
 8005dcc:	463b      	mov	r3, r7
 8005dce:	4640      	mov	r0, r8
 8005dd0:	4649      	mov	r1, r9
 8005dd2:	f7fa fc11 	bl	80005f8 <__aeabi_dmul>
 8005dd6:	4632      	mov	r2, r6
 8005dd8:	463b      	mov	r3, r7
 8005dda:	f7fa fa57 	bl	800028c <__adddf3>
 8005dde:	4602      	mov	r2, r0
 8005de0:	460b      	mov	r3, r1
 8005de2:	4620      	mov	r0, r4
 8005de4:	4629      	mov	r1, r5
 8005de6:	f7fa fa4f 	bl	8000288 <__aeabi_dsub>
 8005dea:	4642      	mov	r2, r8
 8005dec:	464b      	mov	r3, r9
 8005dee:	f7fa fa4b 	bl	8000288 <__aeabi_dsub>
 8005df2:	460b      	mov	r3, r1
 8005df4:	4602      	mov	r2, r0
 8005df6:	493b      	ldr	r1, [pc, #236]	@ (8005ee4 <__ieee754_pow+0xa6c>)
 8005df8:	2000      	movs	r0, #0
 8005dfa:	f7fa fa45 	bl	8000288 <__aeabi_dsub>
 8005dfe:	ec41 0b10 	vmov	d0, r0, r1
 8005e02:	ee10 3a90 	vmov	r3, s1
 8005e06:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8005e0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e0e:	da30      	bge.n	8005e72 <__ieee754_pow+0x9fa>
 8005e10:	4650      	mov	r0, sl
 8005e12:	f000 f87d 	bl	8005f10 <scalbn>
 8005e16:	ec51 0b10 	vmov	r0, r1, d0
 8005e1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e1e:	f7ff bbd2 	b.w	80055c6 <__ieee754_pow+0x14e>
 8005e22:	4c31      	ldr	r4, [pc, #196]	@ (8005ee8 <__ieee754_pow+0xa70>)
 8005e24:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8005e28:	42a3      	cmp	r3, r4
 8005e2a:	d91a      	bls.n	8005e62 <__ieee754_pow+0x9ea>
 8005e2c:	4b2f      	ldr	r3, [pc, #188]	@ (8005eec <__ieee754_pow+0xa74>)
 8005e2e:	440b      	add	r3, r1
 8005e30:	4303      	orrs	r3, r0
 8005e32:	d009      	beq.n	8005e48 <__ieee754_pow+0x9d0>
 8005e34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	f7fa fe4e 	bl	8000adc <__aeabi_dcmplt>
 8005e40:	3800      	subs	r0, #0
 8005e42:	bf18      	it	ne
 8005e44:	2001      	movne	r0, #1
 8005e46:	e42b      	b.n	80056a0 <__ieee754_pow+0x228>
 8005e48:	4642      	mov	r2, r8
 8005e4a:	464b      	mov	r3, r9
 8005e4c:	f7fa fa1c 	bl	8000288 <__aeabi_dsub>
 8005e50:	4632      	mov	r2, r6
 8005e52:	463b      	mov	r3, r7
 8005e54:	f7fa fe56 	bl	8000b04 <__aeabi_dcmpge>
 8005e58:	2800      	cmp	r0, #0
 8005e5a:	d1eb      	bne.n	8005e34 <__ieee754_pow+0x9bc>
 8005e5c:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8005efc <__ieee754_pow+0xa84>
 8005e60:	e6f7      	b.n	8005c52 <__ieee754_pow+0x7da>
 8005e62:	469a      	mov	sl, r3
 8005e64:	4b22      	ldr	r3, [pc, #136]	@ (8005ef0 <__ieee754_pow+0xa78>)
 8005e66:	459a      	cmp	sl, r3
 8005e68:	f63f aef3 	bhi.w	8005c52 <__ieee754_pow+0x7da>
 8005e6c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8005e70:	e715      	b.n	8005c9e <__ieee754_pow+0x826>
 8005e72:	ec51 0b10 	vmov	r0, r1, d0
 8005e76:	4619      	mov	r1, r3
 8005e78:	e7cf      	b.n	8005e1a <__ieee754_pow+0x9a2>
 8005e7a:	491a      	ldr	r1, [pc, #104]	@ (8005ee4 <__ieee754_pow+0xa6c>)
 8005e7c:	2000      	movs	r0, #0
 8005e7e:	f7ff bb18 	b.w	80054b2 <__ieee754_pow+0x3a>
 8005e82:	2000      	movs	r0, #0
 8005e84:	2100      	movs	r1, #0
 8005e86:	f7ff bb14 	b.w	80054b2 <__ieee754_pow+0x3a>
 8005e8a:	4630      	mov	r0, r6
 8005e8c:	4639      	mov	r1, r7
 8005e8e:	f7ff bb10 	b.w	80054b2 <__ieee754_pow+0x3a>
 8005e92:	460c      	mov	r4, r1
 8005e94:	f7ff bb5e 	b.w	8005554 <__ieee754_pow+0xdc>
 8005e98:	2400      	movs	r4, #0
 8005e9a:	f7ff bb49 	b.w	8005530 <__ieee754_pow+0xb8>
 8005e9e:	bf00      	nop
 8005ea0:	00000000 	.word	0x00000000
 8005ea4:	3fe62e43 	.word	0x3fe62e43
 8005ea8:	fefa39ef 	.word	0xfefa39ef
 8005eac:	3fe62e42 	.word	0x3fe62e42
 8005eb0:	0ca86c39 	.word	0x0ca86c39
 8005eb4:	be205c61 	.word	0xbe205c61
 8005eb8:	72bea4d0 	.word	0x72bea4d0
 8005ebc:	3e663769 	.word	0x3e663769
 8005ec0:	c5d26bf1 	.word	0xc5d26bf1
 8005ec4:	3ebbbd41 	.word	0x3ebbbd41
 8005ec8:	af25de2c 	.word	0xaf25de2c
 8005ecc:	3f11566a 	.word	0x3f11566a
 8005ed0:	16bebd93 	.word	0x16bebd93
 8005ed4:	3f66c16c 	.word	0x3f66c16c
 8005ed8:	5555553e 	.word	0x5555553e
 8005edc:	3fc55555 	.word	0x3fc55555
 8005ee0:	fff00000 	.word	0xfff00000
 8005ee4:	3ff00000 	.word	0x3ff00000
 8005ee8:	4090cbff 	.word	0x4090cbff
 8005eec:	3f6f3400 	.word	0x3f6f3400
 8005ef0:	3fe00000 	.word	0x3fe00000
 8005ef4:	652b82fe 	.word	0x652b82fe
 8005ef8:	3c971547 	.word	0x3c971547
 8005efc:	4090cc00 	.word	0x4090cc00

08005f00 <fabs>:
 8005f00:	ec51 0b10 	vmov	r0, r1, d0
 8005f04:	4602      	mov	r2, r0
 8005f06:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8005f0a:	ec43 2b10 	vmov	d0, r2, r3
 8005f0e:	4770      	bx	lr

08005f10 <scalbn>:
 8005f10:	b570      	push	{r4, r5, r6, lr}
 8005f12:	ec55 4b10 	vmov	r4, r5, d0
 8005f16:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8005f1a:	4606      	mov	r6, r0
 8005f1c:	462b      	mov	r3, r5
 8005f1e:	b991      	cbnz	r1, 8005f46 <scalbn+0x36>
 8005f20:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8005f24:	4323      	orrs	r3, r4
 8005f26:	d03d      	beq.n	8005fa4 <scalbn+0x94>
 8005f28:	4b35      	ldr	r3, [pc, #212]	@ (8006000 <scalbn+0xf0>)
 8005f2a:	4620      	mov	r0, r4
 8005f2c:	4629      	mov	r1, r5
 8005f2e:	2200      	movs	r2, #0
 8005f30:	f7fa fb62 	bl	80005f8 <__aeabi_dmul>
 8005f34:	4b33      	ldr	r3, [pc, #204]	@ (8006004 <scalbn+0xf4>)
 8005f36:	429e      	cmp	r6, r3
 8005f38:	4604      	mov	r4, r0
 8005f3a:	460d      	mov	r5, r1
 8005f3c:	da0f      	bge.n	8005f5e <scalbn+0x4e>
 8005f3e:	a328      	add	r3, pc, #160	@ (adr r3, 8005fe0 <scalbn+0xd0>)
 8005f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f44:	e01e      	b.n	8005f84 <scalbn+0x74>
 8005f46:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8005f4a:	4291      	cmp	r1, r2
 8005f4c:	d10b      	bne.n	8005f66 <scalbn+0x56>
 8005f4e:	4622      	mov	r2, r4
 8005f50:	4620      	mov	r0, r4
 8005f52:	4629      	mov	r1, r5
 8005f54:	f7fa f99a 	bl	800028c <__adddf3>
 8005f58:	4604      	mov	r4, r0
 8005f5a:	460d      	mov	r5, r1
 8005f5c:	e022      	b.n	8005fa4 <scalbn+0x94>
 8005f5e:	460b      	mov	r3, r1
 8005f60:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8005f64:	3936      	subs	r1, #54	@ 0x36
 8005f66:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8005f6a:	4296      	cmp	r6, r2
 8005f6c:	dd0d      	ble.n	8005f8a <scalbn+0x7a>
 8005f6e:	2d00      	cmp	r5, #0
 8005f70:	a11d      	add	r1, pc, #116	@ (adr r1, 8005fe8 <scalbn+0xd8>)
 8005f72:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005f76:	da02      	bge.n	8005f7e <scalbn+0x6e>
 8005f78:	a11d      	add	r1, pc, #116	@ (adr r1, 8005ff0 <scalbn+0xe0>)
 8005f7a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005f7e:	a31a      	add	r3, pc, #104	@ (adr r3, 8005fe8 <scalbn+0xd8>)
 8005f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f84:	f7fa fb38 	bl	80005f8 <__aeabi_dmul>
 8005f88:	e7e6      	b.n	8005f58 <scalbn+0x48>
 8005f8a:	1872      	adds	r2, r6, r1
 8005f8c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8005f90:	428a      	cmp	r2, r1
 8005f92:	dcec      	bgt.n	8005f6e <scalbn+0x5e>
 8005f94:	2a00      	cmp	r2, #0
 8005f96:	dd08      	ble.n	8005faa <scalbn+0x9a>
 8005f98:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8005f9c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8005fa0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005fa4:	ec45 4b10 	vmov	d0, r4, r5
 8005fa8:	bd70      	pop	{r4, r5, r6, pc}
 8005faa:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8005fae:	da08      	bge.n	8005fc2 <scalbn+0xb2>
 8005fb0:	2d00      	cmp	r5, #0
 8005fb2:	a10b      	add	r1, pc, #44	@ (adr r1, 8005fe0 <scalbn+0xd0>)
 8005fb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005fb8:	dac1      	bge.n	8005f3e <scalbn+0x2e>
 8005fba:	a10f      	add	r1, pc, #60	@ (adr r1, 8005ff8 <scalbn+0xe8>)
 8005fbc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005fc0:	e7bd      	b.n	8005f3e <scalbn+0x2e>
 8005fc2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8005fc6:	3236      	adds	r2, #54	@ 0x36
 8005fc8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8005fcc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005fd0:	4620      	mov	r0, r4
 8005fd2:	4b0d      	ldr	r3, [pc, #52]	@ (8006008 <scalbn+0xf8>)
 8005fd4:	4629      	mov	r1, r5
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	e7d4      	b.n	8005f84 <scalbn+0x74>
 8005fda:	bf00      	nop
 8005fdc:	f3af 8000 	nop.w
 8005fe0:	c2f8f359 	.word	0xc2f8f359
 8005fe4:	01a56e1f 	.word	0x01a56e1f
 8005fe8:	8800759c 	.word	0x8800759c
 8005fec:	7e37e43c 	.word	0x7e37e43c
 8005ff0:	8800759c 	.word	0x8800759c
 8005ff4:	fe37e43c 	.word	0xfe37e43c
 8005ff8:	c2f8f359 	.word	0xc2f8f359
 8005ffc:	81a56e1f 	.word	0x81a56e1f
 8006000:	43500000 	.word	0x43500000
 8006004:	ffff3cb0 	.word	0xffff3cb0
 8006008:	3c900000 	.word	0x3c900000

0800600c <with_errno>:
 800600c:	b510      	push	{r4, lr}
 800600e:	ed2d 8b02 	vpush	{d8}
 8006012:	eeb0 8a40 	vmov.f32	s16, s0
 8006016:	eef0 8a60 	vmov.f32	s17, s1
 800601a:	4604      	mov	r4, r0
 800601c:	f7fd f938 	bl	8003290 <__errno>
 8006020:	eeb0 0a48 	vmov.f32	s0, s16
 8006024:	eef0 0a68 	vmov.f32	s1, s17
 8006028:	ecbd 8b02 	vpop	{d8}
 800602c:	6004      	str	r4, [r0, #0]
 800602e:	bd10      	pop	{r4, pc}

08006030 <xflow>:
 8006030:	4603      	mov	r3, r0
 8006032:	b507      	push	{r0, r1, r2, lr}
 8006034:	ec51 0b10 	vmov	r0, r1, d0
 8006038:	b183      	cbz	r3, 800605c <xflow+0x2c>
 800603a:	4602      	mov	r2, r0
 800603c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006040:	e9cd 2300 	strd	r2, r3, [sp]
 8006044:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006048:	f7fa fad6 	bl	80005f8 <__aeabi_dmul>
 800604c:	ec41 0b10 	vmov	d0, r0, r1
 8006050:	2022      	movs	r0, #34	@ 0x22
 8006052:	b003      	add	sp, #12
 8006054:	f85d eb04 	ldr.w	lr, [sp], #4
 8006058:	f7ff bfd8 	b.w	800600c <with_errno>
 800605c:	4602      	mov	r2, r0
 800605e:	460b      	mov	r3, r1
 8006060:	e7ee      	b.n	8006040 <xflow+0x10>
 8006062:	0000      	movs	r0, r0
 8006064:	0000      	movs	r0, r0
	...

08006068 <__math_uflow>:
 8006068:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8006070 <__math_uflow+0x8>
 800606c:	f7ff bfe0 	b.w	8006030 <xflow>
 8006070:	00000000 	.word	0x00000000
 8006074:	10000000 	.word	0x10000000

08006078 <__math_oflow>:
 8006078:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8006080 <__math_oflow+0x8>
 800607c:	f7ff bfd8 	b.w	8006030 <xflow>
 8006080:	00000000 	.word	0x00000000
 8006084:	70000000 	.word	0x70000000

08006088 <__ieee754_sqrt>:
 8006088:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800608c:	4a68      	ldr	r2, [pc, #416]	@ (8006230 <__ieee754_sqrt+0x1a8>)
 800608e:	ec55 4b10 	vmov	r4, r5, d0
 8006092:	43aa      	bics	r2, r5
 8006094:	462b      	mov	r3, r5
 8006096:	4621      	mov	r1, r4
 8006098:	d110      	bne.n	80060bc <__ieee754_sqrt+0x34>
 800609a:	4622      	mov	r2, r4
 800609c:	4620      	mov	r0, r4
 800609e:	4629      	mov	r1, r5
 80060a0:	f7fa faaa 	bl	80005f8 <__aeabi_dmul>
 80060a4:	4602      	mov	r2, r0
 80060a6:	460b      	mov	r3, r1
 80060a8:	4620      	mov	r0, r4
 80060aa:	4629      	mov	r1, r5
 80060ac:	f7fa f8ee 	bl	800028c <__adddf3>
 80060b0:	4604      	mov	r4, r0
 80060b2:	460d      	mov	r5, r1
 80060b4:	ec45 4b10 	vmov	d0, r4, r5
 80060b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060bc:	2d00      	cmp	r5, #0
 80060be:	dc0e      	bgt.n	80060de <__ieee754_sqrt+0x56>
 80060c0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80060c4:	4322      	orrs	r2, r4
 80060c6:	d0f5      	beq.n	80060b4 <__ieee754_sqrt+0x2c>
 80060c8:	b19d      	cbz	r5, 80060f2 <__ieee754_sqrt+0x6a>
 80060ca:	4622      	mov	r2, r4
 80060cc:	4620      	mov	r0, r4
 80060ce:	4629      	mov	r1, r5
 80060d0:	f7fa f8da 	bl	8000288 <__aeabi_dsub>
 80060d4:	4602      	mov	r2, r0
 80060d6:	460b      	mov	r3, r1
 80060d8:	f7fa fbb8 	bl	800084c <__aeabi_ddiv>
 80060dc:	e7e8      	b.n	80060b0 <__ieee754_sqrt+0x28>
 80060de:	152a      	asrs	r2, r5, #20
 80060e0:	d115      	bne.n	800610e <__ieee754_sqrt+0x86>
 80060e2:	2000      	movs	r0, #0
 80060e4:	e009      	b.n	80060fa <__ieee754_sqrt+0x72>
 80060e6:	0acb      	lsrs	r3, r1, #11
 80060e8:	3a15      	subs	r2, #21
 80060ea:	0549      	lsls	r1, r1, #21
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d0fa      	beq.n	80060e6 <__ieee754_sqrt+0x5e>
 80060f0:	e7f7      	b.n	80060e2 <__ieee754_sqrt+0x5a>
 80060f2:	462a      	mov	r2, r5
 80060f4:	e7fa      	b.n	80060ec <__ieee754_sqrt+0x64>
 80060f6:	005b      	lsls	r3, r3, #1
 80060f8:	3001      	adds	r0, #1
 80060fa:	02dc      	lsls	r4, r3, #11
 80060fc:	d5fb      	bpl.n	80060f6 <__ieee754_sqrt+0x6e>
 80060fe:	1e44      	subs	r4, r0, #1
 8006100:	1b12      	subs	r2, r2, r4
 8006102:	f1c0 0420 	rsb	r4, r0, #32
 8006106:	fa21 f404 	lsr.w	r4, r1, r4
 800610a:	4323      	orrs	r3, r4
 800610c:	4081      	lsls	r1, r0
 800610e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006112:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8006116:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800611a:	07d2      	lsls	r2, r2, #31
 800611c:	bf5c      	itt	pl
 800611e:	005b      	lslpl	r3, r3, #1
 8006120:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8006124:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006128:	bf58      	it	pl
 800612a:	0049      	lslpl	r1, r1, #1
 800612c:	2600      	movs	r6, #0
 800612e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8006132:	106d      	asrs	r5, r5, #1
 8006134:	0049      	lsls	r1, r1, #1
 8006136:	2016      	movs	r0, #22
 8006138:	4632      	mov	r2, r6
 800613a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800613e:	1917      	adds	r7, r2, r4
 8006140:	429f      	cmp	r7, r3
 8006142:	bfde      	ittt	le
 8006144:	193a      	addle	r2, r7, r4
 8006146:	1bdb      	suble	r3, r3, r7
 8006148:	1936      	addle	r6, r6, r4
 800614a:	0fcf      	lsrs	r7, r1, #31
 800614c:	3801      	subs	r0, #1
 800614e:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8006152:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8006156:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800615a:	d1f0      	bne.n	800613e <__ieee754_sqrt+0xb6>
 800615c:	4604      	mov	r4, r0
 800615e:	2720      	movs	r7, #32
 8006160:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8006164:	429a      	cmp	r2, r3
 8006166:	eb00 0e0c 	add.w	lr, r0, ip
 800616a:	db02      	blt.n	8006172 <__ieee754_sqrt+0xea>
 800616c:	d113      	bne.n	8006196 <__ieee754_sqrt+0x10e>
 800616e:	458e      	cmp	lr, r1
 8006170:	d811      	bhi.n	8006196 <__ieee754_sqrt+0x10e>
 8006172:	f1be 0f00 	cmp.w	lr, #0
 8006176:	eb0e 000c 	add.w	r0, lr, ip
 800617a:	da42      	bge.n	8006202 <__ieee754_sqrt+0x17a>
 800617c:	2800      	cmp	r0, #0
 800617e:	db40      	blt.n	8006202 <__ieee754_sqrt+0x17a>
 8006180:	f102 0801 	add.w	r8, r2, #1
 8006184:	1a9b      	subs	r3, r3, r2
 8006186:	458e      	cmp	lr, r1
 8006188:	bf88      	it	hi
 800618a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800618e:	eba1 010e 	sub.w	r1, r1, lr
 8006192:	4464      	add	r4, ip
 8006194:	4642      	mov	r2, r8
 8006196:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800619a:	3f01      	subs	r7, #1
 800619c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 80061a0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80061a4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80061a8:	d1dc      	bne.n	8006164 <__ieee754_sqrt+0xdc>
 80061aa:	4319      	orrs	r1, r3
 80061ac:	d01b      	beq.n	80061e6 <__ieee754_sqrt+0x15e>
 80061ae:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8006234 <__ieee754_sqrt+0x1ac>
 80061b2:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8006238 <__ieee754_sqrt+0x1b0>
 80061b6:	e9da 0100 	ldrd	r0, r1, [sl]
 80061ba:	e9db 2300 	ldrd	r2, r3, [fp]
 80061be:	f7fa f863 	bl	8000288 <__aeabi_dsub>
 80061c2:	e9da 8900 	ldrd	r8, r9, [sl]
 80061c6:	4602      	mov	r2, r0
 80061c8:	460b      	mov	r3, r1
 80061ca:	4640      	mov	r0, r8
 80061cc:	4649      	mov	r1, r9
 80061ce:	f7fa fc8f 	bl	8000af0 <__aeabi_dcmple>
 80061d2:	b140      	cbz	r0, 80061e6 <__ieee754_sqrt+0x15e>
 80061d4:	f1b4 3fff 	cmp.w	r4, #4294967295
 80061d8:	e9da 0100 	ldrd	r0, r1, [sl]
 80061dc:	e9db 2300 	ldrd	r2, r3, [fp]
 80061e0:	d111      	bne.n	8006206 <__ieee754_sqrt+0x17e>
 80061e2:	3601      	adds	r6, #1
 80061e4:	463c      	mov	r4, r7
 80061e6:	1072      	asrs	r2, r6, #1
 80061e8:	0863      	lsrs	r3, r4, #1
 80061ea:	07f1      	lsls	r1, r6, #31
 80061ec:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 80061f0:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 80061f4:	bf48      	it	mi
 80061f6:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 80061fa:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 80061fe:	4618      	mov	r0, r3
 8006200:	e756      	b.n	80060b0 <__ieee754_sqrt+0x28>
 8006202:	4690      	mov	r8, r2
 8006204:	e7be      	b.n	8006184 <__ieee754_sqrt+0xfc>
 8006206:	f7fa f841 	bl	800028c <__adddf3>
 800620a:	e9da 8900 	ldrd	r8, r9, [sl]
 800620e:	4602      	mov	r2, r0
 8006210:	460b      	mov	r3, r1
 8006212:	4640      	mov	r0, r8
 8006214:	4649      	mov	r1, r9
 8006216:	f7fa fc61 	bl	8000adc <__aeabi_dcmplt>
 800621a:	b120      	cbz	r0, 8006226 <__ieee754_sqrt+0x19e>
 800621c:	1ca0      	adds	r0, r4, #2
 800621e:	bf08      	it	eq
 8006220:	3601      	addeq	r6, #1
 8006222:	3402      	adds	r4, #2
 8006224:	e7df      	b.n	80061e6 <__ieee754_sqrt+0x15e>
 8006226:	1c63      	adds	r3, r4, #1
 8006228:	f023 0401 	bic.w	r4, r3, #1
 800622c:	e7db      	b.n	80061e6 <__ieee754_sqrt+0x15e>
 800622e:	bf00      	nop
 8006230:	7ff00000 	.word	0x7ff00000
 8006234:	200001d8 	.word	0x200001d8
 8006238:	200001d0 	.word	0x200001d0

0800623c <_init>:
 800623c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800623e:	bf00      	nop
 8006240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006242:	bc08      	pop	{r3}
 8006244:	469e      	mov	lr, r3
 8006246:	4770      	bx	lr

08006248 <_fini>:
 8006248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800624a:	bf00      	nop
 800624c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800624e:	bc08      	pop	{r3}
 8006250:	469e      	mov	lr, r3
 8006252:	4770      	bx	lr
