$date
	Fri Jul 05 10:13:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_detector $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module detector0 $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var parameter 3 % S0 $end
$var parameter 3 & S01 $end
$var parameter 3 ' S011 $end
$var parameter 3 ( S0110 $end
$var parameter 3 ) S_default $end
$var reg 1 ! out $end
$var reg 3 * state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 )
b100 (
b11 '
b10 &
b1 %
$end
#0
$dumpvars
b0 *
1$
0#
0"
0!
$end
#5
1"
#10
0"
0$
#15
b1 *
1"
#20
0"
1#
#25
b10 *
1"
#30
0"
0#
#35
b1 *
1"
#40
0"
#45
1"
#50
0"
1#
#55
b10 *
1"
#60
0"
0#
#65
b1 *
1"
#70
0"
1#
#75
b10 *
1"
#80
0"
#85
b11 *
1"
#90
0"
0#
#95
1!
b100 *
1"
#100
0"
#105
0!
b1 *
1"
#110
0"
1#
#115
b10 *
1"
#120
0"
0#
#125
b1 *
1"
#130
0"
1#
#135
b10 *
1"
#140
0"
#145
b11 *
1"
#150
0"
0#
#155
1!
b100 *
1"
#160
0"
#165
0!
b1 *
1"
#170
0"
1#
#175
b10 *
1"
#180
0"
0#
#185
b1 *
1"
#190
0"
1#
#195
b10 *
1"
#200
0"
#205
b11 *
1"
#210
0"
0#
#215
1!
b100 *
1"
#220
0"
#225
0!
b1 *
1"
#230
0"
1#
#235
b10 *
1"
#240
0"
0#
#245
b1 *
1"
#250
0"
1#
#255
b10 *
1"
#260
0"
#265
b11 *
1"
#270
0"
0#
#275
1!
b100 *
1"
#280
0"
#285
0!
b1 *
1"
#290
0"
1#
#295
b10 *
1"
#300
0"
0#
#305
b1 *
1"
#310
0"
1#
#315
b10 *
1"
#320
0"
#325
b11 *
1"
#330
0"
0#
#335
1!
b100 *
1"
#340
0"
#345
0!
b1 *
1"
#350
0"
1#
#355
b10 *
1"
#360
0"
0#
#365
b1 *
1"
#370
0"
1#
#375
b10 *
1"
#380
0"
#385
b11 *
1"
#390
0"
0#
#395
1!
b100 *
1"
#400
0"
#405
0!
b1 *
1"
#410
0"
1#
#415
b10 *
1"
#420
0"
0#
#425
b1 *
1"
#430
0"
1#
#435
b10 *
1"
#440
0"
#445
b11 *
1"
#450
0"
#455
b0 *
1"
#460
0"
#465
1"
#470
0"
#475
1"
#480
0"
#485
1"
#490
0"
#495
1"
#500
0"
