\hypertarget{uart__macros_8h}{}\doxysection{uart\+\_\+macros.\+h File Reference}
\label{uart__macros_8h}\index{uart\_macros.h@{uart\_macros.h}}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{uart__macros_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__uart__macros_ga3685c78b9bd6dd0fa3861807e24a4e1b}{C\+O\+M1\+\_\+\+I\+RQ}}~4
\begin{DoxyCompactList}\small\item\em C\+O\+M1 I\+RQ line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gab02d84052a299a0c207a8ea4c1a5636d}{C\+O\+M2\+\_\+\+I\+RQ}}~3
\begin{DoxyCompactList}\small\item\em C\+O\+M2 I\+RQ line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gaff2bfed027a9e9c4a9e89485a63356ad}{C\+O\+M1\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+DR}}~0x3\+F8
\begin{DoxyCompactList}\small\item\em C\+O\+M1 base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga7f5d5e060aebe6d83877539cc6131df7}{C\+O\+M2\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+DR}}~0x2\+F8
\begin{DoxyCompactList}\small\item\em C\+O\+M2 base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga5cde2938b7cce9ed7e3cd155cdb8d87d}{U\+A\+R\+T\+\_\+\+D\+E\+L\+AY}}~1000
\begin{DoxyCompactList}\small\item\em Uart delay. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gaa6f7e7a9f4551d6151f9d45362118a50}{R\+BR}}~0
\begin{DoxyCompactList}\small\item\em Reciever buffer register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga5e9787adf3c9afcc4b781e85bb545b35}{T\+HR}}~0
\begin{DoxyCompactList}\small\item\em Transmiter Holding register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga3e27fa35f9febccdc4a0c28a5c8cffbb}{I\+ER}}~1
\begin{DoxyCompactList}\small\item\em Interrupt enable register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga67004975983f9c99226d63db17ba74c4}{I\+IR}}~2
\begin{DoxyCompactList}\small\item\em Interrupt identification register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga264b36b13386e3f62fe69e04711bc006}{F\+CR}}~2
\begin{DoxyCompactList}\small\item\em F\+I\+FO control register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga851cb396b6eaa97346364a772b439f37}{L\+CR}}~3
\begin{DoxyCompactList}\small\item\em Line control register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga65364db1603cde6f6533cb61bcfcf553}{M\+CR}}~4
\begin{DoxyCompactList}\small\item\em Modem control register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gad51d51aee21f6cc77d4955221aee3dcb}{L\+SR}}~5
\begin{DoxyCompactList}\small\item\em Line Status register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gad4806a0bfd996121bc27d2466393207e}{M\+SR}}~6
\begin{DoxyCompactList}\small\item\em Modem status register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gabaed93a16a0cde13f32bc4dc48b96804}{SR}}~7
\item 
\#define \mbox{\hyperlink{group__uart__macros_gaa4fab8f53c2e021c4bc01fbdabf73aae}{D\+DL}}~0
\begin{DoxyCompactList}\small\item\em Divisor latch lsb. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga3b48b12dc65f62dd40ab1163fe7997fb}{D\+LM}}~1
\begin{DoxyCompactList}\small\item\em Divisor latch msb. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga73e53ed43608476435ef72b77e9fcff2}{R\+\_\+\+R\+E\+A\+DY}}~B\+IT(0)
\begin{DoxyCompactList}\small\item\em Reciever ready. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gae76411a7f7d8d0472dd04b5a40fabd2d}{O\+R\+\_\+\+E\+RR}}~B\+IT(1)
\begin{DoxyCompactList}\small\item\em Overrun error. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga307ab71673e26ec42b28a3bca05d4cb5}{P\+A\+R\+\_\+\+E\+RR}}~B\+IT(2)
\begin{DoxyCompactList}\small\item\em Parity error. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga9ec2433f1512238d52b9ce20832e6d69}{F\+R\+A\+M\+\_\+\+E\+RR}}~B\+IT(3)
\begin{DoxyCompactList}\small\item\em Framing error. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga632353c1e42f09c0454d8229be921cff}{B\+R\+E\+A\+K\+\_\+\+I\+NT}}~B\+IT(4)
\begin{DoxyCompactList}\small\item\em Break interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga33733890a47129b179b129b5c535cd88}{T\+R\+A\+N\+S\+\_\+\+H\+O\+L\+D\+\_\+\+E\+M\+P\+TY}}~B\+IT(5)
\begin{DoxyCompactList}\small\item\em Transmiter holding register empty. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gaeb95d42c061e6b6ab0b74039773253e2}{T\+R\+A\+N\+S\+\_\+\+E\+M\+P\+TY}}~B\+IT(6)
\begin{DoxyCompactList}\small\item\em Transmiter empty. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga4f139b06f232e8e36f4e44e1af958b26}{S\+E\+R\+\_\+\+N\+O\+\_\+\+I\+N\+T\+\_\+\+P\+E\+ND}}~B\+IT(0)
\begin{DoxyCompactList}\small\item\em No interrupt pending. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga57912ff27e6b123b86821203a0338760}{I\+N\+T\+\_\+\+ID}}~(B\+IT(1) $\vert$ B\+IT(2) $\vert$ B\+IT(3))
\begin{DoxyCompactList}\small\item\em Interrupt ID. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gaf31ac802856e009abe2ddbf5f576b5b5}{S\+E\+R\+\_\+\+R\+X\+\_\+\+I\+NT}}~B\+IT(2)
\begin{DoxyCompactList}\small\item\em RX interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gaae9bbc63a611173f4d97b93676ee1896}{S\+E\+R\+\_\+\+T\+X\+\_\+\+I\+NT}}~B\+IT(1)
\begin{DoxyCompactList}\small\item\em TX interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga993808083719f529c10c50ca219705fe}{S\+E\+R\+\_\+\+R\+L\+S\+\_\+\+I\+NT}}~(B\+IT(1) $\vert$ B\+IT(2))
\begin{DoxyCompactList}\small\item\em R\+LS interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gaa89721a9ac2ac45528b0dd6d2dcb5c88}{S\+E\+R\+\_\+\+C\+H\+A\+R\+\_\+\+T\+O\+\_\+\+I\+NT}}~(B\+IT(2) $\vert$ B\+IT(3))
\begin{DoxyCompactList}\small\item\em Character timeout interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga02026cc2c2cd126fd246e66f44dc200b}{B\+I\+T\+\_\+\+N\+O\+\_\+8}}~B\+IT(1) $\vert$ B\+IT(0)
\begin{DoxyCompactList}\small\item\em 8 bits per char \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_gacd3f5826418502dc75bf24613116b784}{B\+I\+T\+\_\+\+S\+T\+O\+P\+\_\+2}}~B\+IT(2)
\begin{DoxyCompactList}\small\item\em 2 stop bits \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga61f87fc121be3f2b989761005a040f28}{E\+V\+E\+N\+\_\+\+P\+AR}}~B\+IT(3) $\vert$ B\+IT(4)
\begin{DoxyCompactList}\small\item\em Even parity. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga458513c9345ac65d78ab18d0f7224cba}{R\+E\+C\+\_\+\+D\+A\+T\+A\+\_\+\+A\+V\+A\+I\+L\+\_\+\+I\+NT}}~B\+IT(0)
\begin{DoxyCompactList}\small\item\em Enable Data vailable interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga4fd297b3bc8f071688419c89a566c589}{T\+R\+A\+N\+S\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+I\+NT}}~B\+IT(1)
\begin{DoxyCompactList}\small\item\em Enable Transmiter empty interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga0c4a16da460d1be58298987b9aec0ed2}{R\+L\+S\+\_\+\+I\+NT}}~B\+IT(2)
\begin{DoxyCompactList}\small\item\em Enable R\+LS change interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga1d6cbfc6d6c4f535285694e74fe5cf4d}{E\+N\+\_\+\+F\+I\+FO}}~B\+IT(0)
\begin{DoxyCompactList}\small\item\em Enable fifo. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga3528dc24ddaef5ca46b2d96ee577f8fc}{E\+M\+P\+T\+Y\+\_\+\+RX}}~B\+IT(1)
\begin{DoxyCompactList}\small\item\em Empty rx\+\_\+fifo. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga5de05e002372317f5c8ac1f228448461}{E\+M\+P\+T\+Y\+\_\+\+TX}}~B\+IT(2)
\begin{DoxyCompactList}\small\item\em Empty tx\+\_\+fifo. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__uart__macros_ga2dd13c37fa3ef642685751c2f41ae8dd}{T\+R\+I\+G\+\_\+\+L\+E\+V\+E\+L\+\_\+8}}~B\+IT(7)
\begin{DoxyCompactList}\small\item\em Trigger level of 8 bits. \end{DoxyCompactList}\end{DoxyCompactItemize}
