foreach  one  $DESIGN_LIST {
    read_verilog  $one
}

***** Assign Problem Avoidance *****
set_fix_multiple_port_nets –all –constants –buffer_constants [get_designs *]


***** Floating Port Removing *****
remove_unconnected_ports –blast_buses [get_cells –hierarchical *]

***** Chang Naming Rule *****
set bus_inference_style {%s[%d]}
set bus_naming_style {%s[%d]}
set hdlout_internal_busses true
change_names -hierarchy -rule verilog
define_name_rules name_rule -allowed "A-Z a-z 0-9 _" -max_length 255 -type cell
define_name_rules name_rule -allowed "A-Z a-z 0-9 _[]" -max_length 255 -type net
define name rules name rule define_name_rules name_rule -map {{"\\*cell\\*""cell"}}
define_name_rules name_rule -case_insensitive
change_names -hierarchy -rules name_rule
