#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001ff5dfcf560 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ff5df7f030 .scope module, "tb_shift_add_multiplier" "tb_shift_add_multiplier" 3 1;
 .timescale 0 0;
v000001ff5e0b3b40_0 .var "b", 7 0;
v000001ff5e0b31e0_0 .var "clk", 0 0;
v000001ff5e0b2600_0 .net "d_end", 0 0, v000001ff5e01dc30_0;  1 drivers
v000001ff5e0b2c40_0 .var "q", 7 0;
v000001ff5e0b26a0_0 .net "result", 15 0, L_000001ff5e0b3280;  1 drivers
v000001ff5e0b2740_0 .var "rst", 0 0;
S_000001ff5df7f1c0 .scope task, "test" "test" 3 23, 3 23 0, S_000001ff5df7f030;
 .timescale 0 0;
v000001ff5dfb73a0_0 .var "multiplicador", 7 0;
v000001ff5dfb7580_0 .var "multiplicando", 7 0;
v000001ff5dfb7120_0 .var "resultado_esperado", 15 0;
E_000001ff5dfcaab0 .event anyedge, v000001ff5e01dc30_0;
TD_tb_shift_add_multiplier.test ;
    %load/vec4 v000001ff5dfb73a0_0;
    %store/vec4 v000001ff5e0b2c40_0, 0, 8;
    %load/vec4 v000001ff5dfb7580_0;
    %store/vec4 v000001ff5e0b3b40_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff5e0b2740_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff5e0b2740_0, 0, 1;
    %delay 10, 0;
T_0.0 ;
    %load/vec4 v000001ff5e0b2600_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_000001ff5dfcaab0;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v000001ff5e0b26a0_0;
    %load/vec4 v000001ff5dfb7120_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %vpi_call/w 3 36 "$display", "Multiplicacao de: %d x %d = %d esta CORRETO", v000001ff5e0b3b40_0, v000001ff5e0b2c40_0, v000001ff5e0b26a0_0 {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call/w 3 38 "$display", "Multiplicacao de: %d x %d = %d esta ERRADO // Esperava-se: %d", v000001ff5e0b2c40_0, v000001ff5e0b3b40_0, v000001ff5e0b26a0_0, v000001ff5dfb7120_0 {0 0 0};
T_0.3 ;
    %delay 20, 0;
    %end;
S_000001ff5df837d0 .scope module, "uut" "shift_add_multiplier" 3 7, 4 1 0, S_000001ff5df7f030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /INPUT 8 "q";
    .port_info 4 /OUTPUT 16 "result";
    .port_info 5 /OUTPUT 1 "d_end";
enum000001ff5e098bb0 .enum2/s (32)
   "idle" 0,
   "ready" 1,
   "verify" 2,
   "add" 3,
   "shift" 4,
   "done" 5
 ;
v000001ff5e01dff0_0 .net *"_ivl_17", 7 0, L_000001ff5e0b27e0;  1 drivers
v000001ff5e01e8b0_0 .var "a", 8 0;
v000001ff5e01daf0_0 .var "a_ctrl", 1 0;
v000001ff5e01d7d0_0 .net "a_eq_b", 0 0, v000001ff5e01d690_0;  1 drivers
v000001ff5e01cd30_0 .net "a_out", 8 0, v000001ff5e0130d0_0;  1 drivers
v000001ff5e01ea90_0 .net "a_ser_out", 0 0, v000001ff5e0147f0_0;  1 drivers
v000001ff5e01e4f0_0 .net "b", 7 0, v000001ff5e0b3b40_0;  1 drivers
v000001ff5e01db90_0 .var "b_ctrl", 1 0;
v000001ff5e01e090_0 .net "b_out", 7 0, v000001ff5e013b70_0;  1 drivers
v000001ff5e01ce70_0 .var "b_ser_in", 0 0;
v000001ff5e01d2d0_0 .net "b_ser_out", 0 0, v000001ff5e0135d0_0;  1 drivers
v000001ff5e01e130_0 .net "c_end", 0 0, L_000001ff5e0b35a0;  1 drivers
v000001ff5e01d410_0 .net "c_out", 0 0, v000001ff5e01e270_0;  1 drivers
v000001ff5e01e3b0_0 .net "c_ripple", 0 0, v000001ff5e01d4b0_0;  1 drivers
v000001ff5e01cf10_0 .net "clk", 0 0, v000001ff5e0b31e0_0;  1 drivers
v000001ff5e01dc30_0 .var "d_end", 0 0;
v000001ff5e01d550_0 .net "data_out", 3 0, L_000001ff5df911e0;  1 drivers
v000001ff5e01d870_0 .var "en_counter", 0 0;
v000001ff5e01e1d0_0 .net "f", 7 0, L_000001ff5e0b38c0;  1 drivers
v000001ff5e0b2380_0 .var "load_counter", 0 0;
v000001ff5e0b2420_0 .net "q", 7 0, v000001ff5e0b2c40_0;  1 drivers
v000001ff5e0b3dc0_0 .var "q_ctrl", 1 0;
v000001ff5e0b33c0_0 .net "q_out", 7 0, v000001ff5e013350_0;  1 drivers
v000001ff5e0b2e20_0 .net "q_ser_out", 0 0, v000001ff5e014a70_0;  1 drivers
v000001ff5e0b2240_0 .net "result", 15 0, L_000001ff5e0b3280;  alias, 1 drivers
v000001ff5e0b24c0_0 .net "rst", 0 0, v000001ff5e0b2740_0;  1 drivers
v000001ff5e0b3d20_0 .var/2s "state_next", 31 0;
v000001ff5e0b3aa0_0 .var/2s "state_reg", 31 0;
E_000001ff5dfcaa70/0 .event anyedge, v000001ff5e0b3aa0_0, v000001ff5e014110_0, v000001ff5e01e270_0, v000001ff5e01e950_0;
E_000001ff5dfcaa70/1 .event anyedge, v000001ff5e013df0_0;
E_000001ff5dfcaa70 .event/or E_000001ff5dfcaa70/0, E_000001ff5dfcaa70/1;
L_000001ff5e0b3000 .part v000001ff5e0130d0_0, 0, 1;
L_000001ff5e0b2560 .part v000001ff5e0130d0_0, 0, 8;
L_000001ff5e0b27e0 .part v000001ff5e0130d0_0, 0, 8;
L_000001ff5e0b3280 .concat [ 8 8 0 0], v000001ff5e013350_0, L_000001ff5e0b27e0;
S_000001ff5df83960 .scope module, "A" "shift_register" 4 30, 5 1 0, S_000001ff5df837d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "ctrl";
    .port_info 3 /INPUT 9 "parallel_in";
    .port_info 4 /INPUT 1 "ser_in";
    .port_info 5 /OUTPUT 9 "parallel_out";
    .port_info 6 /OUTPUT 1 "ser_out";
P_000001ff5dfcaaf0 .param/l "N" 0 5 1, +C4<00000000000000000000000000001001>;
v000001ff5e0144d0_0 .net "clk", 0 0, v000001ff5e0b31e0_0;  alias, 1 drivers
v000001ff5e013030_0 .net "ctrl", 1 0, v000001ff5e01daf0_0;  1 drivers
v000001ff5e014890_0 .net "parallel_in", 8 0, v000001ff5e01e8b0_0;  1 drivers
v000001ff5e0133f0_0 .net "parallel_out", 8 0, v000001ff5e0130d0_0;  alias, 1 drivers
v000001ff5e012f90_0 .var "r_next", 8 0;
v000001ff5e0130d0_0 .var "r_reg", 8 0;
v000001ff5e013cb0_0 .net "rst", 0 0, v000001ff5e0b2740_0;  alias, 1 drivers
L_000001ff5e0b4838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ff5e013670_0 .net "ser_in", 0 0, L_000001ff5e0b4838;  1 drivers
v000001ff5e0147f0_0 .var "ser_out", 0 0;
v000001ff5e014570_0 .var "ser_value", 0 0;
E_000001ff5dfcb4f0/0 .event anyedge, v000001ff5e013030_0, v000001ff5e014890_0, v000001ff5e0130d0_0, v000001ff5e0130d0_0;
E_000001ff5dfcb4f0/1 .event anyedge, v000001ff5e013670_0, v000001ff5e0130d0_0, v000001ff5e0130d0_0, v000001ff5e0130d0_0;
E_000001ff5dfcb4f0 .event/or E_000001ff5dfcb4f0/0, E_000001ff5dfcb4f0/1;
E_000001ff5dfca970 .event posedge, v000001ff5e013cb0_0, v000001ff5e0144d0_0;
S_000001ff5df90220 .scope module, "B" "shift_register" 4 40, 5 1 0, S_000001ff5df837d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "ctrl";
    .port_info 3 /INPUT 8 "parallel_in";
    .port_info 4 /INPUT 1 "ser_in";
    .port_info 5 /OUTPUT 8 "parallel_out";
    .port_info 6 /OUTPUT 1 "ser_out";
P_000001ff5dfcb130 .param/l "N" 0 5 1, +C4<00000000000000000000000000001000>;
v000001ff5e012e50_0 .net "clk", 0 0, v000001ff5e0b31e0_0;  alias, 1 drivers
v000001ff5e012ef0_0 .net "ctrl", 1 0, v000001ff5e01db90_0;  1 drivers
v000001ff5e013170_0 .net "parallel_in", 7 0, v000001ff5e0b3b40_0;  alias, 1 drivers
v000001ff5e013d50_0 .net "parallel_out", 7 0, v000001ff5e013b70_0;  alias, 1 drivers
v000001ff5e014930_0 .var "r_next", 7 0;
v000001ff5e013b70_0 .var "r_reg", 7 0;
v000001ff5e013710_0 .net "rst", 0 0, v000001ff5e0b2740_0;  alias, 1 drivers
v000001ff5e012c70_0 .net "ser_in", 0 0, v000001ff5e01ce70_0;  1 drivers
v000001ff5e0135d0_0 .var "ser_out", 0 0;
v000001ff5e013210_0 .var "ser_value", 0 0;
E_000001ff5dfcadf0/0 .event anyedge, v000001ff5e012ef0_0, v000001ff5e013170_0, v000001ff5e013b70_0, v000001ff5e013b70_0;
E_000001ff5dfcadf0/1 .event anyedge, v000001ff5e012c70_0, v000001ff5e013b70_0, v000001ff5e013b70_0, v000001ff5e013b70_0;
E_000001ff5dfcadf0 .event/or E_000001ff5dfcadf0/0, E_000001ff5dfcadf0/1;
S_000001ff5df903b0 .scope module, "Q" "shift_register" 4 50, 5 1 0, S_000001ff5df837d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "ctrl";
    .port_info 3 /INPUT 8 "parallel_in";
    .port_info 4 /INPUT 1 "ser_in";
    .port_info 5 /OUTPUT 8 "parallel_out";
    .port_info 6 /OUTPUT 1 "ser_out";
P_000001ff5dfca7b0 .param/l "N" 0 5 1, +C4<00000000000000000000000000001000>;
v000001ff5e014b10_0 .net "clk", 0 0, v000001ff5e0b31e0_0;  alias, 1 drivers
v000001ff5e0132b0_0 .net "ctrl", 1 0, v000001ff5e0b3dc0_0;  1 drivers
v000001ff5e013ad0_0 .net "parallel_in", 7 0, v000001ff5e0b2c40_0;  alias, 1 drivers
v000001ff5e014110_0 .net "parallel_out", 7 0, v000001ff5e013350_0;  alias, 1 drivers
v000001ff5e0149d0_0 .var "r_next", 7 0;
v000001ff5e013350_0 .var "r_reg", 7 0;
v000001ff5e0137b0_0 .net "rst", 0 0, v000001ff5e0b2740_0;  alias, 1 drivers
v000001ff5e013490_0 .net "ser_in", 0 0, L_000001ff5e0b3000;  1 drivers
v000001ff5e014a70_0 .var "ser_out", 0 0;
v000001ff5e012d10_0 .var "ser_value", 0 0;
E_000001ff5dfcafb0/0 .event anyedge, v000001ff5e0132b0_0, v000001ff5e013ad0_0, v000001ff5e013350_0, v000001ff5e013350_0;
E_000001ff5dfcafb0/1 .event anyedge, v000001ff5e013490_0, v000001ff5e013350_0, v000001ff5e013350_0, v000001ff5e013350_0;
E_000001ff5dfcafb0 .event/or E_000001ff5dfcafb0/0, E_000001ff5dfcafb0/1;
S_000001ff5df778c0 .scope module, "count" "counter" 4 60, 6 1 0, S_000001ff5df837d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "up_down";
    .port_info 5 /INPUT 4 "data_in";
    .port_info 6 /OUTPUT 4 "data_out";
    .port_info 7 /OUTPUT 1 "c_end";
P_000001ff5dfcaf70 .param/l "N" 0 6 1, +C4<00000000000000000000000000000100>;
L_000001ff5df911e0 .functor BUFZ 4, v000001ff5e013990_0, C4<0000>, C4<0000>, C4<0000>;
v000001ff5e013530_0 .net *"_ivl_0", 31 0, L_000001ff5e0b3e60;  1 drivers
L_000001ff5e0b4880 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff5e013c10_0 .net *"_ivl_3", 27 0, L_000001ff5e0b4880;  1 drivers
L_000001ff5e0b48c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff5e012db0_0 .net/2u *"_ivl_4", 31 0, L_000001ff5e0b48c8;  1 drivers
v000001ff5e013df0_0 .net "c_end", 0 0, L_000001ff5e0b35a0;  alias, 1 drivers
v000001ff5e013e90_0 .net "clk", 0 0, v000001ff5e0b31e0_0;  alias, 1 drivers
L_000001ff5e0b4958 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v000001ff5e013f30_0 .net "data_in", 3 0, L_000001ff5e0b4958;  1 drivers
v000001ff5e013850_0 .net "data_out", 3 0, L_000001ff5df911e0;  alias, 1 drivers
v000001ff5e014430_0 .net "en", 0 0, v000001ff5e01d870_0;  1 drivers
v000001ff5e014250_0 .net "load", 0 0, v000001ff5e0b2380_0;  1 drivers
v000001ff5e0138f0_0 .var "r_next", 3 0;
v000001ff5e013990_0 .var "r_reg", 3 0;
v000001ff5e013fd0_0 .net "rst", 0 0, v000001ff5e0b2740_0;  alias, 1 drivers
L_000001ff5e0b4910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ff5e013a30_0 .net "up_down", 0 0, L_000001ff5e0b4910;  1 drivers
E_000001ff5dfca870/0 .event anyedge, v000001ff5e013990_0, v000001ff5e014250_0, v000001ff5e013f30_0, v000001ff5e014430_0;
E_000001ff5dfca870/1 .event anyedge, v000001ff5e013a30_0;
E_000001ff5dfca870 .event/or E_000001ff5dfca870/0, E_000001ff5dfca870/1;
L_000001ff5e0b3e60 .concat [ 4 28 0 0], v000001ff5e013990_0, L_000001ff5e0b4880;
L_000001ff5e0b35a0 .cmp/eq 32, L_000001ff5e0b3e60, L_000001ff5e0b48c8;
S_000001ff5df77a50 .scope module, "operation" "ula_8_bits" 4 71, 7 1 0, S_000001ff5df837d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "b";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 4 "s";
    .port_info 3 /INPUT 1 "m";
    .port_info 4 /INPUT 1 "c_in";
    .port_info 5 /OUTPUT 8 "f";
    .port_info 6 /OUTPUT 1 "a_eq_b";
    .port_info 7 /OUTPUT 1 "c_out";
    .port_info 8 /OUTPUT 1 "c_ripple";
v000001ff5e01eb30_0 .net "a", 7 0, L_000001ff5e0b2560;  1 drivers
v000001ff5e01d690_0 .var "a_eq_b", 0 0;
v000001ff5e01d5f0_0 .net "b", 7 0, v000001ff5e013b70_0;  alias, 1 drivers
L_000001ff5e0b4b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ff5e01cdd0_0 .net "c_in", 0 0, L_000001ff5e0b4b50;  1 drivers
v000001ff5e01d730_0 .net "c_out", 0 0, v000001ff5e01e270_0;  alias, 1 drivers
v000001ff5e01d050_0 .net "c_ripple", 0 0, v000001ff5e01d4b0_0;  alias, 1 drivers
v000001ff5e01e950_0 .net "f", 7 0, L_000001ff5e0b38c0;  alias, 1 drivers
v000001ff5e01d9b0_0 .net "lsb_a_eq_b", 0 0, L_000001ff5e0b2d80;  1 drivers
v000001ff5e01df50_0 .net "lsb_f", 3 0, v000001ff5e01cfb0_0;  1 drivers
L_000001ff5e0b4b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ff5e01e810_0 .net "m", 0 0, L_000001ff5e0b4b08;  1 drivers
v000001ff5e01d0f0_0 .net "msb_a_eq_b", 0 0, L_000001ff5e0b3960;  1 drivers
v000001ff5e01e450_0 .net "msb_f", 3 0, v000001ff5e01de10_0;  1 drivers
L_000001ff5e0b4ac0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001ff5e01e590_0 .net "s", 3 0, L_000001ff5e0b4ac0;  1 drivers
L_000001ff5e0b38c0 .concat [ 4 4 0 0], v000001ff5e01cfb0_0, v000001ff5e01de10_0;
L_000001ff5e0b2ec0 .part v000001ff5e013b70_0, 0, 4;
L_000001ff5e0b3c80 .part L_000001ff5e0b2560, 0, 4;
L_000001ff5e0b2060 .part v000001ff5e013b70_0, 4, 4;
L_000001ff5e0b2100 .part L_000001ff5e0b2560, 4, 4;
S_000001ff5df71830 .scope module, "lsb" "ula_74181" 7 18, 8 1 0, S_000001ff5df77a50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "b";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "s";
    .port_info 3 /INPUT 1 "m";
    .port_info 4 /INPUT 1 "c_in";
    .port_info 5 /OUTPUT 4 "f";
    .port_info 6 /OUTPUT 1 "a_eq_b";
    .port_info 7 /OUTPUT 1 "c_out";
v000001ff5e0141b0_0 .net *"_ivl_0", 0 0, L_000001ff5e0b3be0;  1 drivers
L_000001ff5e0b49a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ff5e0142f0_0 .net/2u *"_ivl_2", 0 0, L_000001ff5e0b49a0;  1 drivers
L_000001ff5e0b49e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ff5e014390_0 .net/2u *"_ivl_4", 0 0, L_000001ff5e0b49e8;  1 drivers
v000001ff5e014610_0 .net "a", 3 0, L_000001ff5e0b3c80;  1 drivers
v000001ff5e0146b0_0 .net "a_eq_b", 0 0, L_000001ff5e0b2d80;  alias, 1 drivers
v000001ff5e014750_0 .net "b", 3 0, L_000001ff5e0b2ec0;  1 drivers
v000001ff5e01deb0_0 .net "c_in", 0 0, L_000001ff5e0b4b50;  alias, 1 drivers
v000001ff5e01d4b0_0 .var "c_out", 0 0;
v000001ff5e01cfb0_0 .var "f", 3 0;
v000001ff5e01d190_0 .net "m", 0 0, L_000001ff5e0b4b08;  alias, 1 drivers
v000001ff5e01d370_0 .var "result", 4 0;
v000001ff5e01cc90_0 .net "s", 3 0, L_000001ff5e0b4ac0;  alias, 1 drivers
E_000001ff5dfcabb0/0 .event anyedge, v000001ff5e01d190_0, v000001ff5e01cc90_0, v000001ff5e014610_0, v000001ff5e014750_0;
E_000001ff5dfcabb0/1 .event anyedge, v000001ff5e01deb0_0, v000001ff5e01d370_0, v000001ff5e01d370_0;
E_000001ff5dfcabb0 .event/or E_000001ff5dfcabb0/0, E_000001ff5dfcabb0/1;
L_000001ff5e0b3be0 .cmp/eq 4, L_000001ff5e0b3c80, L_000001ff5e0b2ec0;
L_000001ff5e0b2d80 .functor MUXZ 1, L_000001ff5e0b49e8, L_000001ff5e0b49a0, L_000001ff5e0b3be0, C4<>;
S_000001ff5df719c0 .scope module, "msb" "ula_74181" 7 29, 8 1 0, S_000001ff5df77a50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "b";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "s";
    .port_info 3 /INPUT 1 "m";
    .port_info 4 /INPUT 1 "c_in";
    .port_info 5 /OUTPUT 4 "f";
    .port_info 6 /OUTPUT 1 "a_eq_b";
    .port_info 7 /OUTPUT 1 "c_out";
v000001ff5e01e6d0_0 .net *"_ivl_0", 0 0, L_000001ff5e0b3f00;  1 drivers
L_000001ff5e0b4a30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ff5e01e630_0 .net/2u *"_ivl_2", 0 0, L_000001ff5e0b4a30;  1 drivers
L_000001ff5e0b4a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ff5e01dcd0_0 .net/2u *"_ivl_4", 0 0, L_000001ff5e0b4a78;  1 drivers
v000001ff5e01e770_0 .net "a", 3 0, L_000001ff5e0b2100;  1 drivers
v000001ff5e01e9f0_0 .net "a_eq_b", 0 0, L_000001ff5e0b3960;  alias, 1 drivers
v000001ff5e01dd70_0 .net "b", 3 0, L_000001ff5e0b2060;  1 drivers
v000001ff5e01d230_0 .net "c_in", 0 0, v000001ff5e01d4b0_0;  alias, 1 drivers
v000001ff5e01e270_0 .var "c_out", 0 0;
v000001ff5e01de10_0 .var "f", 3 0;
v000001ff5e01d910_0 .net "m", 0 0, L_000001ff5e0b4b08;  alias, 1 drivers
v000001ff5e01e310_0 .var "result", 4 0;
v000001ff5e01da50_0 .net "s", 3 0, L_000001ff5e0b4ac0;  alias, 1 drivers
E_000001ff5dfca6b0/0 .event anyedge, v000001ff5e01d190_0, v000001ff5e01cc90_0, v000001ff5e01e770_0, v000001ff5e01dd70_0;
E_000001ff5dfca6b0/1 .event anyedge, v000001ff5e01d4b0_0, v000001ff5e01e310_0, v000001ff5e01e310_0;
E_000001ff5dfca6b0 .event/or E_000001ff5dfca6b0/0, E_000001ff5dfca6b0/1;
L_000001ff5e0b3f00 .cmp/eq 4, L_000001ff5e0b2100, L_000001ff5e0b2060;
L_000001ff5e0b3960 .functor MUXZ 1, L_000001ff5e0b4a78, L_000001ff5e0b4a30, L_000001ff5e0b3f00, C4<>;
    .scope S_000001ff5df83960;
T_1 ;
    %wait E_000001ff5dfca970;
    %load/vec4 v000001ff5e013cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ff5e0130d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff5e0147f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ff5e014570_0;
    %assign/vec4 v000001ff5e0147f0_0, 0;
    %load/vec4 v000001ff5e012f90_0;
    %assign/vec4 v000001ff5e0130d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ff5df83960;
T_2 ;
Ewait_0 .event/or E_000001ff5dfcb4f0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff5e014570_0, 0, 1;
    %load/vec4 v000001ff5e013030_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %load/vec4 v000001ff5e0130d0_0;
    %store/vec4 v000001ff5e012f90_0, 0, 9;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v000001ff5e014890_0;
    %store/vec4 v000001ff5e012f90_0, 0, 9;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v000001ff5e0130d0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v000001ff5e014570_0, 0, 1;
    %load/vec4 v000001ff5e0130d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001ff5e013670_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ff5e012f90_0, 0, 9;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v000001ff5e0130d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001ff5e014570_0, 0, 1;
    %load/vec4 v000001ff5e013670_0;
    %load/vec4 v000001ff5e0130d0_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ff5e012f90_0, 0, 9;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v000001ff5e0130d0_0;
    %store/vec4 v000001ff5e012f90_0, 0, 9;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001ff5df90220;
T_3 ;
    %wait E_000001ff5dfca970;
    %load/vec4 v000001ff5e013710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ff5e013b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff5e0135d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ff5e013210_0;
    %assign/vec4 v000001ff5e0135d0_0, 0;
    %load/vec4 v000001ff5e014930_0;
    %assign/vec4 v000001ff5e013b70_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ff5df90220;
T_4 ;
Ewait_1 .event/or E_000001ff5dfcadf0, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff5e013210_0, 0, 1;
    %load/vec4 v000001ff5e012ef0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %load/vec4 v000001ff5e013b70_0;
    %store/vec4 v000001ff5e014930_0, 0, 8;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v000001ff5e013170_0;
    %store/vec4 v000001ff5e014930_0, 0, 8;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000001ff5e013b70_0;
    %parti/s 1, 7, 4;
    %store/vec4 v000001ff5e013210_0, 0, 1;
    %load/vec4 v000001ff5e013b70_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001ff5e012c70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ff5e014930_0, 0, 8;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v000001ff5e013b70_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001ff5e013210_0, 0, 1;
    %load/vec4 v000001ff5e012c70_0;
    %load/vec4 v000001ff5e013b70_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ff5e014930_0, 0, 8;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v000001ff5e013b70_0;
    %store/vec4 v000001ff5e014930_0, 0, 8;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001ff5df903b0;
T_5 ;
    %wait E_000001ff5dfca970;
    %load/vec4 v000001ff5e0137b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ff5e013350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff5e014a70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001ff5e012d10_0;
    %assign/vec4 v000001ff5e014a70_0, 0;
    %load/vec4 v000001ff5e0149d0_0;
    %assign/vec4 v000001ff5e013350_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ff5df903b0;
T_6 ;
Ewait_2 .event/or E_000001ff5dfcafb0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff5e012d10_0, 0, 1;
    %load/vec4 v000001ff5e0132b0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %load/vec4 v000001ff5e013350_0;
    %store/vec4 v000001ff5e0149d0_0, 0, 8;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v000001ff5e013ad0_0;
    %store/vec4 v000001ff5e0149d0_0, 0, 8;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v000001ff5e013350_0;
    %parti/s 1, 7, 4;
    %store/vec4 v000001ff5e012d10_0, 0, 1;
    %load/vec4 v000001ff5e013350_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001ff5e013490_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ff5e0149d0_0, 0, 8;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v000001ff5e013350_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001ff5e012d10_0, 0, 1;
    %load/vec4 v000001ff5e013490_0;
    %load/vec4 v000001ff5e013350_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ff5e0149d0_0, 0, 8;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v000001ff5e013350_0;
    %store/vec4 v000001ff5e0149d0_0, 0, 8;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ff5df778c0;
T_7 ;
    %wait E_000001ff5dfca970;
    %load/vec4 v000001ff5e013fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff5e013990_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001ff5e0138f0_0;
    %assign/vec4 v000001ff5e013990_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ff5df778c0;
T_8 ;
Ewait_3 .event/or E_000001ff5dfca870, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001ff5e013990_0;
    %store/vec4 v000001ff5e0138f0_0, 0, 4;
    %load/vec4 v000001ff5e014250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001ff5e013f30_0;
    %store/vec4 v000001ff5e0138f0_0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001ff5e014430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001ff5e013a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v000001ff5e013990_0;
    %addi 1, 0, 4;
    %store/vec4 v000001ff5e0138f0_0, 0, 4;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v000001ff5e013990_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v000001ff5e013990_0;
    %subi 1, 0, 4;
    %store/vec4 v000001ff5e0138f0_0, 0, 4;
T_8.6 ;
T_8.5 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001ff5df71830;
T_9 ;
Ewait_4 .event/or E_000001ff5dfcabb0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000001ff5e01d190_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v000001ff5e01cc90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %jmp T_9.19;
T_9.3 ;
    %load/vec4 v000001ff5e014610_0;
    %inv;
    %store/vec4 v000001ff5e01cfb0_0, 0, 4;
    %jmp T_9.19;
T_9.4 ;
    %load/vec4 v000001ff5e014610_0;
    %load/vec4 v000001ff5e014750_0;
    %or;
    %inv;
    %store/vec4 v000001ff5e01cfb0_0, 0, 4;
    %jmp T_9.19;
T_9.5 ;
    %load/vec4 v000001ff5e014610_0;
    %inv;
    %load/vec4 v000001ff5e014750_0;
    %and;
    %store/vec4 v000001ff5e01cfb0_0, 0, 4;
    %jmp T_9.19;
T_9.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff5e01cfb0_0, 0, 4;
    %jmp T_9.19;
T_9.7 ;
    %load/vec4 v000001ff5e014610_0;
    %load/vec4 v000001ff5e014750_0;
    %and;
    %inv;
    %store/vec4 v000001ff5e01cfb0_0, 0, 4;
    %jmp T_9.19;
T_9.8 ;
    %load/vec4 v000001ff5e014750_0;
    %inv;
    %store/vec4 v000001ff5e01cfb0_0, 0, 4;
    %jmp T_9.19;
T_9.9 ;
    %load/vec4 v000001ff5e014610_0;
    %load/vec4 v000001ff5e014750_0;
    %xor;
    %store/vec4 v000001ff5e01cfb0_0, 0, 4;
    %jmp T_9.19;
T_9.10 ;
    %load/vec4 v000001ff5e014610_0;
    %load/vec4 v000001ff5e014750_0;
    %inv;
    %and;
    %store/vec4 v000001ff5e01cfb0_0, 0, 4;
    %jmp T_9.19;
T_9.11 ;
    %load/vec4 v000001ff5e014610_0;
    %inv;
    %load/vec4 v000001ff5e014750_0;
    %or;
    %store/vec4 v000001ff5e01cfb0_0, 0, 4;
    %jmp T_9.19;
T_9.12 ;
    %load/vec4 v000001ff5e014610_0;
    %load/vec4 v000001ff5e014750_0;
    %xor;
    %inv;
    %store/vec4 v000001ff5e01cfb0_0, 0, 4;
    %jmp T_9.19;
T_9.13 ;
    %load/vec4 v000001ff5e014750_0;
    %store/vec4 v000001ff5e01cfb0_0, 0, 4;
    %jmp T_9.19;
T_9.14 ;
    %load/vec4 v000001ff5e014610_0;
    %load/vec4 v000001ff5e014750_0;
    %and;
    %store/vec4 v000001ff5e01cfb0_0, 0, 4;
    %jmp T_9.19;
T_9.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ff5e01cfb0_0, 0, 4;
    %jmp T_9.19;
T_9.16 ;
    %load/vec4 v000001ff5e014610_0;
    %load/vec4 v000001ff5e014750_0;
    %inv;
    %or;
    %store/vec4 v000001ff5e01cfb0_0, 0, 4;
    %jmp T_9.19;
T_9.17 ;
    %load/vec4 v000001ff5e014610_0;
    %load/vec4 v000001ff5e014750_0;
    %or;
    %store/vec4 v000001ff5e01cfb0_0, 0, 4;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v000001ff5e014610_0;
    %store/vec4 v000001ff5e01cfb0_0, 0, 4;
    %jmp T_9.19;
T_9.19 ;
    %pop/vec4 1;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v000001ff5e01cc90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.31, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.32, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.33, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.34, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.35, 6;
    %jmp T_9.36;
T_9.20 ;
    %load/vec4 v000001ff5e014610_0;
    %pad/u 5;
    %store/vec4 v000001ff5e01d370_0, 0, 5;
    %jmp T_9.36;
T_9.21 ;
    %load/vec4 v000001ff5e014610_0;
    %pad/u 5;
    %load/vec4 v000001ff5e014750_0;
    %pad/u 5;
    %add;
    %store/vec4 v000001ff5e01d370_0, 0, 5;
    %jmp T_9.36;
T_9.22 ;
    %load/vec4 v000001ff5e014610_0;
    %pad/u 5;
    %load/vec4 v000001ff5e014750_0;
    %pad/u 5;
    %inv;
    %add;
    %store/vec4 v000001ff5e01d370_0, 0, 5;
    %jmp T_9.36;
T_9.23 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v000001ff5e01d370_0, 0, 5;
    %jmp T_9.36;
T_9.24 ;
    %load/vec4 v000001ff5e014610_0;
    %pad/u 5;
    %load/vec4 v000001ff5e014610_0;
    %pad/u 5;
    %load/vec4 v000001ff5e014750_0;
    %pad/u 5;
    %inv;
    %and;
    %add;
    %store/vec4 v000001ff5e01d370_0, 0, 5;
    %jmp T_9.36;
T_9.25 ;
    %load/vec4 v000001ff5e014610_0;
    %pad/u 5;
    %load/vec4 v000001ff5e014750_0;
    %pad/u 5;
    %or;
    %load/vec4 v000001ff5e014610_0;
    %pad/u 5;
    %load/vec4 v000001ff5e014750_0;
    %pad/u 5;
    %inv;
    %and;
    %add;
    %store/vec4 v000001ff5e01d370_0, 0, 5;
    %jmp T_9.36;
T_9.26 ;
    %load/vec4 v000001ff5e014610_0;
    %pad/u 5;
    %load/vec4 v000001ff5e014750_0;
    %pad/u 5;
    %sub;
    %subi 1, 0, 5;
    %store/vec4 v000001ff5e01d370_0, 0, 5;
    %jmp T_9.36;
T_9.27 ;
    %load/vec4 v000001ff5e014610_0;
    %pad/u 5;
    %load/vec4 v000001ff5e014750_0;
    %pad/u 5;
    %inv;
    %and;
    %subi 1, 0, 5;
    %store/vec4 v000001ff5e01d370_0, 0, 5;
    %jmp T_9.36;
T_9.28 ;
    %load/vec4 v000001ff5e014610_0;
    %pad/u 5;
    %load/vec4 v000001ff5e014610_0;
    %pad/u 5;
    %load/vec4 v000001ff5e014750_0;
    %pad/u 5;
    %and;
    %add;
    %store/vec4 v000001ff5e01d370_0, 0, 5;
    %jmp T_9.36;
T_9.29 ;
    %load/vec4 v000001ff5e014610_0;
    %pad/u 5;
    %load/vec4 v000001ff5e014750_0;
    %pad/u 5;
    %add;
    %store/vec4 v000001ff5e01d370_0, 0, 5;
    %jmp T_9.36;
T_9.30 ;
    %load/vec4 v000001ff5e014610_0;
    %pad/u 5;
    %load/vec4 v000001ff5e014750_0;
    %pad/u 5;
    %inv;
    %or;
    %load/vec4 v000001ff5e014610_0;
    %pad/u 5;
    %load/vec4 v000001ff5e014750_0;
    %pad/u 5;
    %and;
    %add;
    %store/vec4 v000001ff5e01d370_0, 0, 5;
    %jmp T_9.36;
T_9.31 ;
    %load/vec4 v000001ff5e014610_0;
    %pad/u 5;
    %load/vec4 v000001ff5e014750_0;
    %pad/u 5;
    %and;
    %subi 1, 0, 5;
    %store/vec4 v000001ff5e01d370_0, 0, 5;
    %jmp T_9.36;
T_9.32 ;
    %load/vec4 v000001ff5e014610_0;
    %pad/u 5;
    %load/vec4 v000001ff5e014610_0;
    %pad/u 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v000001ff5e01d370_0, 0, 5;
    %jmp T_9.36;
T_9.33 ;
    %load/vec4 v000001ff5e014610_0;
    %pad/u 5;
    %load/vec4 v000001ff5e014750_0;
    %pad/u 5;
    %or;
    %load/vec4 v000001ff5e014610_0;
    %pad/u 5;
    %add;
    %store/vec4 v000001ff5e01d370_0, 0, 5;
    %jmp T_9.36;
T_9.34 ;
    %load/vec4 v000001ff5e014610_0;
    %pad/u 5;
    %load/vec4 v000001ff5e014750_0;
    %pad/u 5;
    %inv;
    %or;
    %load/vec4 v000001ff5e014610_0;
    %pad/u 5;
    %add;
    %store/vec4 v000001ff5e01d370_0, 0, 5;
    %jmp T_9.36;
T_9.35 ;
    %load/vec4 v000001ff5e014610_0;
    %pad/u 5;
    %subi 1, 0, 5;
    %store/vec4 v000001ff5e01d370_0, 0, 5;
    %jmp T_9.36;
T_9.36 ;
    %pop/vec4 1;
    %load/vec4 v000001ff5e01deb0_0;
    %inv;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.37, 6;
    %load/vec4 v000001ff5e01d370_0;
    %store/vec4 v000001ff5e01d370_0, 0, 5;
    %jmp T_9.39;
T_9.37 ;
    %load/vec4 v000001ff5e01d370_0;
    %addi 1, 0, 5;
    %store/vec4 v000001ff5e01d370_0, 0, 5;
    %jmp T_9.39;
T_9.39 ;
    %pop/vec4 1;
    %load/vec4 v000001ff5e01d370_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000001ff5e01cfb0_0, 0, 4;
    %load/vec4 v000001ff5e01d370_0;
    %parti/s 1, 4, 4;
    %store/vec4 v000001ff5e01d4b0_0, 0, 1;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001ff5df719c0;
T_10 ;
Ewait_5 .event/or E_000001ff5dfca6b0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v000001ff5e01d910_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v000001ff5e01da50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %jmp T_10.19;
T_10.3 ;
    %load/vec4 v000001ff5e01e770_0;
    %inv;
    %store/vec4 v000001ff5e01de10_0, 0, 4;
    %jmp T_10.19;
T_10.4 ;
    %load/vec4 v000001ff5e01e770_0;
    %load/vec4 v000001ff5e01dd70_0;
    %or;
    %inv;
    %store/vec4 v000001ff5e01de10_0, 0, 4;
    %jmp T_10.19;
T_10.5 ;
    %load/vec4 v000001ff5e01e770_0;
    %inv;
    %load/vec4 v000001ff5e01dd70_0;
    %and;
    %store/vec4 v000001ff5e01de10_0, 0, 4;
    %jmp T_10.19;
T_10.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff5e01de10_0, 0, 4;
    %jmp T_10.19;
T_10.7 ;
    %load/vec4 v000001ff5e01e770_0;
    %load/vec4 v000001ff5e01dd70_0;
    %and;
    %inv;
    %store/vec4 v000001ff5e01de10_0, 0, 4;
    %jmp T_10.19;
T_10.8 ;
    %load/vec4 v000001ff5e01dd70_0;
    %inv;
    %store/vec4 v000001ff5e01de10_0, 0, 4;
    %jmp T_10.19;
T_10.9 ;
    %load/vec4 v000001ff5e01e770_0;
    %load/vec4 v000001ff5e01dd70_0;
    %xor;
    %store/vec4 v000001ff5e01de10_0, 0, 4;
    %jmp T_10.19;
T_10.10 ;
    %load/vec4 v000001ff5e01e770_0;
    %load/vec4 v000001ff5e01dd70_0;
    %inv;
    %and;
    %store/vec4 v000001ff5e01de10_0, 0, 4;
    %jmp T_10.19;
T_10.11 ;
    %load/vec4 v000001ff5e01e770_0;
    %inv;
    %load/vec4 v000001ff5e01dd70_0;
    %or;
    %store/vec4 v000001ff5e01de10_0, 0, 4;
    %jmp T_10.19;
T_10.12 ;
    %load/vec4 v000001ff5e01e770_0;
    %load/vec4 v000001ff5e01dd70_0;
    %xor;
    %inv;
    %store/vec4 v000001ff5e01de10_0, 0, 4;
    %jmp T_10.19;
T_10.13 ;
    %load/vec4 v000001ff5e01dd70_0;
    %store/vec4 v000001ff5e01de10_0, 0, 4;
    %jmp T_10.19;
T_10.14 ;
    %load/vec4 v000001ff5e01e770_0;
    %load/vec4 v000001ff5e01dd70_0;
    %and;
    %store/vec4 v000001ff5e01de10_0, 0, 4;
    %jmp T_10.19;
T_10.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ff5e01de10_0, 0, 4;
    %jmp T_10.19;
T_10.16 ;
    %load/vec4 v000001ff5e01e770_0;
    %load/vec4 v000001ff5e01dd70_0;
    %inv;
    %or;
    %store/vec4 v000001ff5e01de10_0, 0, 4;
    %jmp T_10.19;
T_10.17 ;
    %load/vec4 v000001ff5e01e770_0;
    %load/vec4 v000001ff5e01dd70_0;
    %or;
    %store/vec4 v000001ff5e01de10_0, 0, 4;
    %jmp T_10.19;
T_10.18 ;
    %load/vec4 v000001ff5e01e770_0;
    %store/vec4 v000001ff5e01de10_0, 0, 4;
    %jmp T_10.19;
T_10.19 ;
    %pop/vec4 1;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v000001ff5e01da50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.27, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.28, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.29, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.31, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.32, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.33, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.34, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.35, 6;
    %jmp T_10.36;
T_10.20 ;
    %load/vec4 v000001ff5e01e770_0;
    %pad/u 5;
    %store/vec4 v000001ff5e01e310_0, 0, 5;
    %jmp T_10.36;
T_10.21 ;
    %load/vec4 v000001ff5e01e770_0;
    %pad/u 5;
    %load/vec4 v000001ff5e01dd70_0;
    %pad/u 5;
    %add;
    %store/vec4 v000001ff5e01e310_0, 0, 5;
    %jmp T_10.36;
T_10.22 ;
    %load/vec4 v000001ff5e01e770_0;
    %pad/u 5;
    %load/vec4 v000001ff5e01dd70_0;
    %pad/u 5;
    %inv;
    %add;
    %store/vec4 v000001ff5e01e310_0, 0, 5;
    %jmp T_10.36;
T_10.23 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v000001ff5e01e310_0, 0, 5;
    %jmp T_10.36;
T_10.24 ;
    %load/vec4 v000001ff5e01e770_0;
    %pad/u 5;
    %load/vec4 v000001ff5e01e770_0;
    %pad/u 5;
    %load/vec4 v000001ff5e01dd70_0;
    %pad/u 5;
    %inv;
    %and;
    %add;
    %store/vec4 v000001ff5e01e310_0, 0, 5;
    %jmp T_10.36;
T_10.25 ;
    %load/vec4 v000001ff5e01e770_0;
    %pad/u 5;
    %load/vec4 v000001ff5e01dd70_0;
    %pad/u 5;
    %or;
    %load/vec4 v000001ff5e01e770_0;
    %pad/u 5;
    %load/vec4 v000001ff5e01dd70_0;
    %pad/u 5;
    %inv;
    %and;
    %add;
    %store/vec4 v000001ff5e01e310_0, 0, 5;
    %jmp T_10.36;
T_10.26 ;
    %load/vec4 v000001ff5e01e770_0;
    %pad/u 5;
    %load/vec4 v000001ff5e01dd70_0;
    %pad/u 5;
    %sub;
    %subi 1, 0, 5;
    %store/vec4 v000001ff5e01e310_0, 0, 5;
    %jmp T_10.36;
T_10.27 ;
    %load/vec4 v000001ff5e01e770_0;
    %pad/u 5;
    %load/vec4 v000001ff5e01dd70_0;
    %pad/u 5;
    %inv;
    %and;
    %subi 1, 0, 5;
    %store/vec4 v000001ff5e01e310_0, 0, 5;
    %jmp T_10.36;
T_10.28 ;
    %load/vec4 v000001ff5e01e770_0;
    %pad/u 5;
    %load/vec4 v000001ff5e01e770_0;
    %pad/u 5;
    %load/vec4 v000001ff5e01dd70_0;
    %pad/u 5;
    %and;
    %add;
    %store/vec4 v000001ff5e01e310_0, 0, 5;
    %jmp T_10.36;
T_10.29 ;
    %load/vec4 v000001ff5e01e770_0;
    %pad/u 5;
    %load/vec4 v000001ff5e01dd70_0;
    %pad/u 5;
    %add;
    %store/vec4 v000001ff5e01e310_0, 0, 5;
    %jmp T_10.36;
T_10.30 ;
    %load/vec4 v000001ff5e01e770_0;
    %pad/u 5;
    %load/vec4 v000001ff5e01dd70_0;
    %pad/u 5;
    %inv;
    %or;
    %load/vec4 v000001ff5e01e770_0;
    %pad/u 5;
    %load/vec4 v000001ff5e01dd70_0;
    %pad/u 5;
    %and;
    %add;
    %store/vec4 v000001ff5e01e310_0, 0, 5;
    %jmp T_10.36;
T_10.31 ;
    %load/vec4 v000001ff5e01e770_0;
    %pad/u 5;
    %load/vec4 v000001ff5e01dd70_0;
    %pad/u 5;
    %and;
    %subi 1, 0, 5;
    %store/vec4 v000001ff5e01e310_0, 0, 5;
    %jmp T_10.36;
T_10.32 ;
    %load/vec4 v000001ff5e01e770_0;
    %pad/u 5;
    %load/vec4 v000001ff5e01e770_0;
    %pad/u 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v000001ff5e01e310_0, 0, 5;
    %jmp T_10.36;
T_10.33 ;
    %load/vec4 v000001ff5e01e770_0;
    %pad/u 5;
    %load/vec4 v000001ff5e01dd70_0;
    %pad/u 5;
    %or;
    %load/vec4 v000001ff5e01e770_0;
    %pad/u 5;
    %add;
    %store/vec4 v000001ff5e01e310_0, 0, 5;
    %jmp T_10.36;
T_10.34 ;
    %load/vec4 v000001ff5e01e770_0;
    %pad/u 5;
    %load/vec4 v000001ff5e01dd70_0;
    %pad/u 5;
    %inv;
    %or;
    %load/vec4 v000001ff5e01e770_0;
    %pad/u 5;
    %add;
    %store/vec4 v000001ff5e01e310_0, 0, 5;
    %jmp T_10.36;
T_10.35 ;
    %load/vec4 v000001ff5e01e770_0;
    %pad/u 5;
    %subi 1, 0, 5;
    %store/vec4 v000001ff5e01e310_0, 0, 5;
    %jmp T_10.36;
T_10.36 ;
    %pop/vec4 1;
    %load/vec4 v000001ff5e01d230_0;
    %inv;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.37, 6;
    %load/vec4 v000001ff5e01e310_0;
    %store/vec4 v000001ff5e01e310_0, 0, 5;
    %jmp T_10.39;
T_10.37 ;
    %load/vec4 v000001ff5e01e310_0;
    %addi 1, 0, 5;
    %store/vec4 v000001ff5e01e310_0, 0, 5;
    %jmp T_10.39;
T_10.39 ;
    %pop/vec4 1;
    %load/vec4 v000001ff5e01e310_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000001ff5e01de10_0, 0, 4;
    %load/vec4 v000001ff5e01e310_0;
    %parti/s 1, 4, 4;
    %store/vec4 v000001ff5e01e270_0, 0, 1;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001ff5df837d0;
T_11 ;
    %wait E_000001ff5dfca970;
    %load/vec4 v000001ff5e0b24c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ff5e0b3aa0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001ff5e0b3d20_0;
    %assign/vec4 v000001ff5e0b3aa0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ff5df837d0;
T_12 ;
Ewait_6 .event/or E_000001ff5dfcaa70, E_0x0;
    %wait Ewait_6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ff5e01daf0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ff5e01db90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ff5e0b3dc0_0, 0, 2;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001ff5e01e8b0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff5e0b2380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff5e01d870_0, 0, 1;
    %load/vec4 v000001ff5e0b3aa0_0;
    %store/vec4 v000001ff5e0b3d20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff5e01dc30_0, 0, 1;
    %load/vec4 v000001ff5e0b3aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff5e0b3d20_0, 0, 32;
    %jmp T_12.6;
T_12.0 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ff5e01daf0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ff5e01db90_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ff5e0b3dc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff5e0b2380_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001ff5e0b3d20_0, 0, 32;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v000001ff5e0b33c0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.7, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001ff5e0b3d20_0, 0, 32;
    %jmp T_12.8;
T_12.7 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001ff5e0b3d20_0, 0, 32;
T_12.8 ;
    %jmp T_12.6;
T_12.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ff5e01daf0_0, 0, 2;
    %load/vec4 v000001ff5e01d410_0;
    %load/vec4 v000001ff5e01e1d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ff5e01e8b0_0, 0, 9;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001ff5e0b3d20_0, 0, 32;
    %jmp T_12.6;
T_12.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ff5e01daf0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ff5e0b3dc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff5e01d870_0, 0, 1;
    %load/vec4 v000001ff5e01e130_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.9, 4;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001ff5e0b3d20_0, 0, 32;
    %jmp T_12.10;
T_12.9 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001ff5e0b3d20_0, 0, 32;
T_12.10 ;
    %jmp T_12.6;
T_12.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff5e01dc30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff5e0b3d20_0, 0, 32;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001ff5df7f030;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff5e0b31e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff5e0b31e0_0, 0, 1;
    %delay 10, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_000001ff5df7f030;
T_14 ;
    %vpi_call/w 3 44 "$dumpfile", "shift_add_multiplier.vcd" {0 0 0};
    %vpi_call/w 3 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ff5df7f030 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ff5dfb73a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ff5dfb7580_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ff5dfb7120_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.test, S_000001ff5df7f1c0;
    %join;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001ff5dfb73a0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001ff5dfb7580_0, 0, 8;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v000001ff5dfb7120_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.test, S_000001ff5df7f1c0;
    %join;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001ff5dfb73a0_0, 0, 8;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v000001ff5dfb7580_0, 0, 8;
    %pushi/vec4 120, 0, 16;
    %store/vec4 v000001ff5dfb7120_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.test, S_000001ff5df7f1c0;
    %join;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v000001ff5dfb73a0_0, 0, 8;
    %pushi/vec4 201, 0, 8;
    %store/vec4 v000001ff5dfb7580_0, 0, 8;
    %pushi/vec4 25527, 0, 16;
    %store/vec4 v000001ff5dfb7120_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.test, S_000001ff5df7f1c0;
    %join;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001ff5dfb73a0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001ff5dfb7580_0, 0, 8;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v000001ff5dfb7120_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.test, S_000001ff5df7f1c0;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001ff5dfb73a0_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001ff5dfb7580_0, 0, 8;
    %pushi/vec4 16, 0, 16;
    %store/vec4 v000001ff5dfb7120_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.test, S_000001ff5df7f1c0;
    %join;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001ff5dfb73a0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001ff5dfb7580_0, 0, 8;
    %pushi/vec4 64, 0, 16;
    %store/vec4 v000001ff5dfb7120_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.test, S_000001ff5df7f1c0;
    %join;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v000001ff5dfb73a0_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v000001ff5dfb7580_0, 0, 8;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000001ff5dfb7120_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.test, S_000001ff5df7f1c0;
    %join;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v000001ff5dfb73a0_0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v000001ff5dfb7580_0, 0, 8;
    %pushi/vec4 1024, 0, 16;
    %store/vec4 v000001ff5dfb7120_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.test, S_000001ff5df7f1c0;
    %join;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v000001ff5dfb73a0_0, 0, 8;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v000001ff5dfb7580_0, 0, 8;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v000001ff5dfb7120_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.test, S_000001ff5df7f1c0;
    %join;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v000001ff5dfb73a0_0, 0, 8;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v000001ff5dfb7580_0, 0, 8;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v000001ff5dfb7120_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.test, S_000001ff5df7f1c0;
    %join;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v000001ff5dfb73a0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v000001ff5dfb7580_0, 0, 8;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v000001ff5dfb7120_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.test, S_000001ff5df7f1c0;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001ff5dfb73a0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001ff5dfb7580_0, 0, 8;
    %pushi/vec4 65025, 0, 16;
    %store/vec4 v000001ff5dfb7120_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.test, S_000001ff5df7f1c0;
    %join;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "tb_shift_add_multiplier.sv";
    "shift_add_multiplier.sv";
    "shift_register.sv";
    "counter.sv";
    "ula_8_bits.sv";
    "ula_74181.sv";
