<profile>

<section name = "Vitis HLS Report for 'dense'" level="0">
<item name = "Date">Tue Dec 17 23:49:27 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">CNN</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010-clg400-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.968 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2001, 2001, 20.010 us, 20.010 us, 2001, 2001, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_Pipeline_1_fu_60">dense_Pipeline_1, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_dense_Pipeline_dense_for_flat_fu_66">dense_Pipeline_dense_for_flat, 1971, 1971, 19.710 us, 19.710 us, 1971, 1971, no</column>
<column name="grp_dense_Pipeline_VITIS_LOOP_50_2_fu_94">dense_Pipeline_VITIS_LOOP_50_2, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">20, 5, 1311, 1279, -</column>
<column name="Memory">0, -, 64, 5, 0</column>
<column name="Multiplexer">-, -, -, 120, -</column>
<column name="Register">-, -, 20, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">16, 6, 3, 7, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_dense_Pipeline_1_fu_60">dense_Pipeline_1, 0, 0, 6, 53, 0</column>
<column name="grp_dense_Pipeline_VITIS_LOOP_50_2_fu_94">dense_Pipeline_VITIS_LOOP_50_2, 0, 0, 7, 75, 0</column>
<column name="grp_dense_Pipeline_dense_for_flat_fu_66">dense_Pipeline_dense_for_flat, 20, 5, 1298, 1101, 0</column>
<column name="mul_2ns_9ns_10_1_1_U429">mul_2ns_9ns_10_1_1, 0, 0, 0, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dense_array_U">dense_dense_array_RAM_AUTO_1R1W, 0, 64, 5, 0, 10, 32, 1, 320</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 8, 1, 8</column>
<column name="dense_array_address0">17, 4, 4, 16</column>
<column name="dense_array_ce0">17, 4, 1, 4</column>
<column name="dense_array_ce1">9, 2, 1, 2</column>
<column name="dense_array_d0">13, 3, 32, 96</column>
<column name="dense_array_we0">13, 3, 1, 3</column>
<column name="dense_to_softmax_streams_0_write">9, 2, 1, 2</column>
<column name="flat_to_dense_streams_0_read">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="grp_dense_Pipeline_1_fu_60_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dense_Pipeline_VITIS_LOOP_50_2_fu_94_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dense_Pipeline_dense_for_flat_fu_66_ap_start_reg">1, 0, 1, 0</column>
<column name="mul_reg_111">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dense, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dense, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dense, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dense, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dense, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dense, return value</column>
<column name="flat_to_dense_streams_0_dout">in, 32, ap_fifo, flat_to_dense_streams_0, pointer</column>
<column name="flat_to_dense_streams_0_empty_n">in, 1, ap_fifo, flat_to_dense_streams_0, pointer</column>
<column name="flat_to_dense_streams_0_read">out, 1, ap_fifo, flat_to_dense_streams_0, pointer</column>
<column name="filter">in, 2, ap_none, filter, scalar</column>
<column name="dense_to_softmax_streams_0_din">out, 32, ap_fifo, dense_to_softmax_streams_0, pointer</column>
<column name="dense_to_softmax_streams_0_full_n">in, 1, ap_fifo, dense_to_softmax_streams_0, pointer</column>
<column name="dense_to_softmax_streams_0_write">out, 1, ap_fifo, dense_to_softmax_streams_0, pointer</column>
</table>
</item>
</section>
</profile>
