{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 23:08:55 2013 " "Info: Processing started: Mon Mar 18 23:08:55 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KatPro -c KatPro " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off KatPro -c KatPro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file rom/rom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Info: Found entity 1: rom" {  } { { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rom/rom_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_mem-SYN " "Info: Found design unit 1: rom_mem-SYN" {  } { { "rom/rom_mem.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom_mem.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom_mem " "Info: Found entity 1: rom_mem" {  } { { "rom/rom_mem.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom_mem.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/bus_14_to_10.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file rom/bus_14_to_10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bus_14_to_10 " "Info: Found entity 1: bus_14_to_10" {  } { { "rom/bus_14_to_10.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/bus_14_to_10.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/latch_8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file common/latch_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_8-SYN " "Info: Found design unit 1: latch_8-SYN" {  } { { "common/latch_8.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/common/latch_8.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 latch_8 " "Info: Found entity 1: latch_8" {  } { { "common/latch_8.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/common/latch_8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/sub_addr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file common/sub_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_addr-SYN " "Info: Found design unit 1: sub_addr-SYN" {  } { { "common/sub_addr.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/common/sub_addr.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sub_addr " "Info: Found entity 1: sub_addr" {  } { { "common/sub_addr.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/common/sub_addr.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/const_256.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rom/const_256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const_256-SYN " "Info: Found design unit 1: const_256-SYN" {  } { { "rom/const_256.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/const_256.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 const_256 " "Info: Found entity 1: const_256" {  } { { "rom/const_256.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/const_256.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/latch_14.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file common/latch_14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_14-SYN " "Info: Found design unit 1: latch_14-SYN" {  } { { "common/latch_14.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/common/latch_14.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 latch_14 " "Info: Found entity 1: latch_14" {  } { { "common/latch_14.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/common/latch_14.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/switch_singl_8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file common/switch_singl_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_singl_8-SYN " "Info: Found design unit 1: switch_singl_8-SYN" {  } { { "common/switch_singl_8.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/common/switch_singl_8.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 switch_singl_8 " "Info: Found entity 1: switch_singl_8" {  } { { "common/switch_singl_8.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/common/switch_singl_8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "rom " "Info: Elaborating entity \"rom\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_singl_8 switch_singl_8:inst11 " "Info: Elaborating entity \"switch_singl_8\" for hierarchy \"switch_singl_8:inst11\"" {  } { { "rom/rom.bdf" "inst11" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 96 928 1024 136 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri switch_singl_8:inst11\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"switch_singl_8:inst11\|lpm_bustri:lpm_bustri_component\"" {  } { { "common/switch_singl_8.vhd" "lpm_bustri_component" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/common/switch_singl_8.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "switch_singl_8:inst11\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"switch_singl_8:inst11\|lpm_bustri:lpm_bustri_component\"" {  } { { "common/switch_singl_8.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/common/switch_singl_8.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switch_singl_8:inst11\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"switch_singl_8:inst11\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "common/switch_singl_8.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/common/switch_singl_8.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_8 latch_8:inst8 " "Info: Elaborating entity \"latch_8\" for hierarchy \"latch_8:inst8\"" {  } { { "rom/rom.bdf" "inst8" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 88 752 912 168 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch latch_8:inst8\|lpm_latch:lpm_latch_component " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"latch_8:inst8\|lpm_latch:lpm_latch_component\"" {  } { { "common/latch_8.vhd" "lpm_latch_component" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/common/latch_8.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "latch_8:inst8\|lpm_latch:lpm_latch_component " "Info: Elaborated megafunction instantiation \"latch_8:inst8\|lpm_latch:lpm_latch_component\"" {  } { { "common/latch_8.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/common/latch_8.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "latch_8:inst8\|lpm_latch:lpm_latch_component " "Info: Instantiated megafunction \"latch_8:inst8\|lpm_latch:lpm_latch_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_LATCH " "Info: Parameter \"lpm_type\" = \"LPM_LATCH\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "common/latch_8.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/common/latch_8.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mem rom_mem:inst " "Info: Elaborating entity \"rom_mem\" for hierarchy \"rom_mem:inst\"" {  } { { "rom/rom.bdf" "inst" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 80 576 736 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_mem:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"rom_mem:inst\|altsyncram:altsyncram_component\"" {  } { { "rom/rom_mem.vhd" "altsyncram_component" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom_mem.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_mem:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"rom_mem:inst\|altsyncram:altsyncram_component\"" {  } { { "rom/rom_mem.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom_mem.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_mem:inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"rom_mem:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./rom/rom_data.hex " "Info: Parameter \"init_file\" = \"./rom/rom_data.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 768 " "Info: Parameter \"numwords_a\" = \"768\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom/rom_mem.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom_mem.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jr71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jr71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jr71 " "Info: Found entity 1: altsyncram_jr71" {  } { { "db/altsyncram_jr71.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/altsyncram_jr71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jr71 rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated " "Info: Elaborating entity \"altsyncram_jr71\" for hierarchy \"rom_mem:inst\|altsyncram:altsyncram_component\|altsyncram_jr71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_14 latch_14:inst4 " "Info: Elaborating entity \"latch_14\" for hierarchy \"latch_14:inst4\"" {  } { { "rom/rom.bdf" "inst4" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 80 104 264 160 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch latch_14:inst4\|lpm_latch:lpm_latch_component " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"latch_14:inst4\|lpm_latch:lpm_latch_component\"" {  } { { "common/latch_14.vhd" "lpm_latch_component" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/common/latch_14.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "latch_14:inst4\|lpm_latch:lpm_latch_component " "Info: Elaborated megafunction instantiation \"latch_14:inst4\|lpm_latch:lpm_latch_component\"" {  } { { "common/latch_14.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/common/latch_14.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "latch_14:inst4\|lpm_latch:lpm_latch_component " "Info: Instantiated megafunction \"latch_14:inst4\|lpm_latch:lpm_latch_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_LATCH " "Info: Parameter \"lpm_type\" = \"LPM_LATCH\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Info: Parameter \"lpm_width\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "common/latch_14.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/common/latch_14.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_14_to_10 bus_14_to_10:inst10 " "Info: Elaborating entity \"bus_14_to_10\" for hierarchy \"bus_14_to_10:inst10\"" {  } { { "rom/rom.bdf" "inst10" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 80 352 496 176 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_addr bus_14_to_10:inst10\|sub_addr:inst11 " "Info: Elaborating entity \"sub_addr\" for hierarchy \"bus_14_to_10:inst10\|sub_addr:inst11\"" {  } { { "rom/bus_14_to_10.bdf" "inst11" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/bus_14_to_10.bdf" { { 160 360 520 256 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bus_14_to_10:inst10\|sub_addr:inst11\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"bus_14_to_10:inst10\|sub_addr:inst11\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "common/sub_addr.vhd" "lpm_add_sub_component" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/common/sub_addr.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bus_14_to_10:inst10\|sub_addr:inst11\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"bus_14_to_10:inst10\|sub_addr:inst11\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "common/sub_addr.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/common/sub_addr.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bus_14_to_10:inst10\|sub_addr:inst11\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"bus_14_to_10:inst10\|sub_addr:inst11\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Info: Parameter \"lpm_width\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "common/sub_addr.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/common/sub_addr.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_snh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_snh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_snh " "Info: Found entity 1: add_sub_snh" {  } { { "db/add_sub_snh.tdf" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/db/add_sub_snh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_snh bus_14_to_10:inst10\|sub_addr:inst11\|lpm_add_sub:lpm_add_sub_component\|add_sub_snh:auto_generated " "Info: Elaborating entity \"add_sub_snh\" for hierarchy \"bus_14_to_10:inst10\|sub_addr:inst11\|lpm_add_sub:lpm_add_sub_component\|add_sub_snh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_256 bus_14_to_10:inst10\|const_256:inst12 " "Info: Elaborating entity \"const_256\" for hierarchy \"bus_14_to_10:inst10\|const_256:inst12\"" {  } { { "rom/bus_14_to_10.bdf" "inst12" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/bus_14_to_10.bdf" { { 208 272 336 256 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bus_14_to_10:inst10\|const_256:inst12\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"bus_14_to_10:inst10\|const_256:inst12\|lpm_constant:lpm_constant_component\"" {  } { { "rom/const_256.vhd" "lpm_constant_component" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/const_256.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bus_14_to_10:inst10\|const_256:inst12\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"bus_14_to_10:inst10\|const_256:inst12\|lpm_constant:lpm_constant_component\"" {  } { { "rom/const_256.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/const_256.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bus_14_to_10:inst10\|const_256:inst12\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"bus_14_to_10:inst10\|const_256:inst12\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 256 " "Info: Parameter \"lpm_cvalue\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Info: Parameter \"lpm_width\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom/const_256.vhd" "" { Text "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/const_256.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Warning: Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[7\] " "Warning (15610): No output dependent on input pin \"ctrl\[7\]\"" {  } { { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 560 8 176 576 "ctrl\[7..0\]" "" } { 508 280 293 568 "ctrl\[0\]" "" } { 416 360 373 568 "ctrl\[1\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[6\] " "Warning (15610): No output dependent on input pin \"ctrl\[6\]\"" {  } { { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 560 8 176 576 "ctrl\[7..0\]" "" } { 508 280 293 568 "ctrl\[0\]" "" } { 416 360 373 568 "ctrl\[1\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[5\] " "Warning (15610): No output dependent on input pin \"ctrl\[5\]\"" {  } { { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 560 8 176 576 "ctrl\[7..0\]" "" } { 508 280 293 568 "ctrl\[0\]" "" } { 416 360 373 568 "ctrl\[1\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[4\] " "Warning (15610): No output dependent on input pin \"ctrl\[4\]\"" {  } { { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 560 8 176 576 "ctrl\[7..0\]" "" } { 508 280 293 568 "ctrl\[0\]" "" } { 416 360 373 568 "ctrl\[1\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[3\] " "Warning (15610): No output dependent on input pin \"ctrl\[3\]\"" {  } { { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 560 8 176 576 "ctrl\[7..0\]" "" } { 508 280 293 568 "ctrl\[0\]" "" } { 416 360 373 568 "ctrl\[1\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[2\] " "Warning (15610): No output dependent on input pin \"ctrl\[2\]\"" {  } { { "rom/rom.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/rom/rom.bdf" { { 560 8 176 576 "ctrl\[7..0\]" "" } { 508 280 293 568 "ctrl\[0\]" "" } { 416 360 373 568 "ctrl\[1\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Info: Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Info: Implemented 27 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 18 23:08:59 2013 " "Info: Processing ended: Mon Mar 18 23:08:59 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
