Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Oct 11 09:13:50 2024
| Host         : Ashutosh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file feedforward_nn_timing_summary_routed.rpt -pb feedforward_nn_timing_summary_routed.pb -rpx feedforward_nn_timing_summary_routed.rpx -warn_on_violation
| Design       : feedforward_nn
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   14          inf        0.000                      0                   14           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in1[2]
                            (input port)
  Destination:            out2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.805ns  (logic 7.981ns (42.438%)  route 10.825ns (57.562%))
  Logic Levels:           15  (CARRY4=6 IBUF=1 LUT2=3 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  in1[2] (IN)
                         net (fo=0)                   0.000     0.000    in1[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  in1_IBUF[2]_inst/O
                         net (fo=4, routed)           2.265     3.201    in1_IBUF[2]
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.124     3.325 r  out1_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.000     3.325    out1_OBUF[6]_inst_i_53_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     3.677 r  out1_OBUF[6]_inst_i_50/O[3]
                         net (fo=1, routed)           0.864     4.540    out1_OBUF[6]_inst_i_50_n_4
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.307     4.847 r  out1_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000     4.847    out1_OBUF[6]_inst_i_47_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.248 r  out1_OBUF[6]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.248    out1_OBUF[6]_inst_i_37_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.470 r  out1_OBUF[6]_inst_i_33/O[0]
                         net (fo=2, routed)           0.957     6.427    PCIN[4]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.299     6.726 r  out1_OBUF[6]_inst_i_25/O
                         net (fo=2, routed)           1.129     7.855    out1_OBUF[6]_inst_i_25_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124     7.979 r  out1_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.000     7.979    out1_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.622 f  out1_OBUF[6]_inst_i_13/O[3]
                         net (fo=16, routed)          1.249     9.872    out1_OBUF[6]_inst_i_13_n_4
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.307    10.179 r  out2_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.353    10.532    out2_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.058 r  out2_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.058    out2_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.392 r  out2_OBUF[6]_inst_i_2/O[1]
                         net (fo=2, routed)           0.810    12.202    out2_OBUF[6]_inst_i_2_n_6
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.303    12.505 r  out2_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           1.058    13.563    out2_OBUF[5]_inst_i_2_n_0
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.152    13.715 r  out2_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.139    15.854    out2_OBUF[3]
    W10                  OBUF (Prop_obuf_I_O)         2.951    18.805 r  out2_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.805    out2[3]
    W10                                                               r  out2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[2]
                            (input port)
  Destination:            out2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.774ns  (logic 8.051ns (42.883%)  route 10.723ns (57.117%))
  Logic Levels:           15  (CARRY4=6 IBUF=1 LUT2=3 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  in1[2] (IN)
                         net (fo=0)                   0.000     0.000    in1[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  in1_IBUF[2]_inst/O
                         net (fo=4, routed)           2.265     3.201    in1_IBUF[2]
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.124     3.325 r  out1_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.000     3.325    out1_OBUF[6]_inst_i_53_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     3.677 r  out1_OBUF[6]_inst_i_50/O[3]
                         net (fo=1, routed)           0.864     4.540    out1_OBUF[6]_inst_i_50_n_4
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.307     4.847 r  out1_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000     4.847    out1_OBUF[6]_inst_i_47_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.248 r  out1_OBUF[6]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.248    out1_OBUF[6]_inst_i_37_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.470 r  out1_OBUF[6]_inst_i_33/O[0]
                         net (fo=2, routed)           0.957     6.427    PCIN[4]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.299     6.726 r  out1_OBUF[6]_inst_i_25/O
                         net (fo=2, routed)           1.129     7.855    out1_OBUF[6]_inst_i_25_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124     7.979 r  out1_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.000     7.979    out1_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.622 f  out1_OBUF[6]_inst_i_13/O[3]
                         net (fo=16, routed)          1.249     9.872    out1_OBUF[6]_inst_i_13_n_4
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.307    10.179 r  out2_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.353    10.532    out2_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.058 r  out2_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.058    out2_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.392 r  out2_OBUF[6]_inst_i_2/O[1]
                         net (fo=2, routed)           0.810    12.202    out2_OBUF[6]_inst_i_2_n_6
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.303    12.505 r  out2_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.854    13.359    out2_OBUF[5]_inst_i_2_n_0
    SLICE_X2Y27          LUT4 (Prop_lut4_I1_O)        0.150    13.509 r  out2_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.242    15.750    out2_OBUF[1]
    W12                  OBUF (Prop_obuf_I_O)         3.023    18.774 r  out2_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.774    out2[1]
    W12                                                               r  out2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[2]
                            (input port)
  Destination:            out2[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.752ns  (logic 7.984ns (42.578%)  route 10.768ns (57.422%))
  Logic Levels:           15  (CARRY4=6 IBUF=1 LUT2=3 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  in1[2] (IN)
                         net (fo=0)                   0.000     0.000    in1[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  in1_IBUF[2]_inst/O
                         net (fo=4, routed)           2.265     3.201    in1_IBUF[2]
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.124     3.325 r  out1_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.000     3.325    out1_OBUF[6]_inst_i_53_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     3.677 r  out1_OBUF[6]_inst_i_50/O[3]
                         net (fo=1, routed)           0.864     4.540    out1_OBUF[6]_inst_i_50_n_4
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.307     4.847 r  out1_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000     4.847    out1_OBUF[6]_inst_i_47_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.248 r  out1_OBUF[6]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.248    out1_OBUF[6]_inst_i_37_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.470 r  out1_OBUF[6]_inst_i_33/O[0]
                         net (fo=2, routed)           0.957     6.427    PCIN[4]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.299     6.726 r  out1_OBUF[6]_inst_i_25/O
                         net (fo=2, routed)           1.129     7.855    out1_OBUF[6]_inst_i_25_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124     7.979 r  out1_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.000     7.979    out1_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.622 f  out1_OBUF[6]_inst_i_13/O[3]
                         net (fo=16, routed)          1.249     9.872    out1_OBUF[6]_inst_i_13_n_4
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.307    10.179 r  out2_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.353    10.532    out2_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.058 r  out2_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.058    out2_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.392 r  out2_OBUF[6]_inst_i_2/O[1]
                         net (fo=2, routed)           0.810    12.202    out2_OBUF[6]_inst_i_2_n_6
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.303    12.505 r  out2_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.871    13.376    out2_OBUF[5]_inst_i_2_n_0
    SLICE_X2Y27          LUT4 (Prop_lut4_I1_O)        0.152    13.528 r  out2_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.269    15.797    out2_OBUF[5]
    W8                   OBUF (Prop_obuf_I_O)         2.955    18.752 r  out2_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.752    out2[5]
    W8                                                                r  out2[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[2]
                            (input port)
  Destination:            out2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.744ns  (logic 7.825ns (41.747%)  route 10.919ns (58.253%))
  Logic Levels:           15  (CARRY4=6 IBUF=1 LUT2=3 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  in1[2] (IN)
                         net (fo=0)                   0.000     0.000    in1[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  in1_IBUF[2]_inst/O
                         net (fo=4, routed)           2.265     3.201    in1_IBUF[2]
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.124     3.325 r  out1_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.000     3.325    out1_OBUF[6]_inst_i_53_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     3.677 r  out1_OBUF[6]_inst_i_50/O[3]
                         net (fo=1, routed)           0.864     4.540    out1_OBUF[6]_inst_i_50_n_4
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.307     4.847 r  out1_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000     4.847    out1_OBUF[6]_inst_i_47_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.248 r  out1_OBUF[6]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.248    out1_OBUF[6]_inst_i_37_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.470 r  out1_OBUF[6]_inst_i_33/O[0]
                         net (fo=2, routed)           0.957     6.427    PCIN[4]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.299     6.726 r  out1_OBUF[6]_inst_i_25/O
                         net (fo=2, routed)           1.129     7.855    out1_OBUF[6]_inst_i_25_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124     7.979 r  out1_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.000     7.979    out1_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.622 f  out1_OBUF[6]_inst_i_13/O[3]
                         net (fo=16, routed)          1.249     9.872    out1_OBUF[6]_inst_i_13_n_4
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.307    10.179 r  out2_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.353    10.532    out2_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.058 r  out2_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.058    out2_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.392 r  out2_OBUF[6]_inst_i_2/O[1]
                         net (fo=2, routed)           0.810    12.202    out2_OBUF[6]_inst_i_2_n_6
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.303    12.505 r  out2_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           1.058    13.563    out2_OBUF[5]_inst_i_2_n_0
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124    13.687 r  out2_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.234    15.921    out2_OBUF[2]
    V12                  OBUF (Prop_obuf_I_O)         2.824    18.744 r  out2_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.744    out2[2]
    V12                                                               r  out2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[0]
                            (input port)
  Destination:            out1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.407ns  (logic 8.810ns (47.862%)  route 9.597ns (52.138%))
  Logic Levels:           16  (CARRY4=7 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  in1[0] (IN)
                         net (fo=0)                   0.000     0.000    in1[0]
    U7                   IBUF (Prop_ibuf_I_O)         0.915     0.915 r  in1_IBUF[0]_inst/O
                         net (fo=5, routed)           1.643     2.558    in1_IBUF[0]
    SLICE_X0Y19          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     3.068 r  out2_OBUF[3]_inst_i_31/O[0]
                         net (fo=1, routed)           0.912     3.980    p_0_in[1]
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.295     4.275 r  out2_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000     4.275    out2_OBUF[3]_inst_i_23_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.853 r  out2_OBUF[3]_inst_i_11/O[2]
                         net (fo=2, routed)           0.857     5.710    PCOUT[2]
    SLICE_X3Y23          LUT4 (Prop_lut4_I3_O)        0.301     6.011 r  out2_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000     6.011    out2_OBUF[3]_inst_i_13_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.409 r  out2_OBUF[3]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.409    out2_OBUF[3]_inst_i_8_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.743 r  out2_OBUF[3]_inst_i_9/O[1]
                         net (fo=5, routed)           0.901     7.644    out2_OBUF[3]_inst_i_9_n_6
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.303     7.947 r  out2_OBUF[3]_inst_i_10/O
                         net (fo=2, routed)           0.408     8.356    out2_OBUF[3]_inst_i_10_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I4_O)        0.124     8.480 r  out1_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000     8.480    out1_OBUF[3]_inst_i_11_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.120 r  out1_OBUF[3]_inst_i_3/O[3]
                         net (fo=2, routed)           1.218    10.337    out1_OBUF[3]_inst_i_3_n_4
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.306    10.643 r  out1_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000    10.643    out1_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.044 r  out1_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.044    out1_OBUF[3]_inst_i_2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.378 r  out1_OBUF[6]_inst_i_2/O[1]
                         net (fo=2, routed)           0.975    12.353    x[5]
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.303    12.656 r  out1_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.815    13.471    out1_OBUF[5]_inst_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I1_O)        0.152    13.623 r  out1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.867    15.491    out1_OBUF[3]
    AB12                 OBUF (Prop_obuf_I_O)         2.916    18.407 r  out1_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.407    out1[3]
    AB12                                                              r  out1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[2]
                            (input port)
  Destination:            out2[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.363ns  (logic 7.754ns (42.228%)  route 10.609ns (57.772%))
  Logic Levels:           15  (CARRY4=6 IBUF=1 LUT2=3 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  in1[2] (IN)
                         net (fo=0)                   0.000     0.000    in1[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  in1_IBUF[2]_inst/O
                         net (fo=4, routed)           2.265     3.201    in1_IBUF[2]
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.124     3.325 r  out1_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.000     3.325    out1_OBUF[6]_inst_i_53_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     3.677 r  out1_OBUF[6]_inst_i_50/O[3]
                         net (fo=1, routed)           0.864     4.540    out1_OBUF[6]_inst_i_50_n_4
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.307     4.847 r  out1_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000     4.847    out1_OBUF[6]_inst_i_47_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.248 r  out1_OBUF[6]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.248    out1_OBUF[6]_inst_i_37_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.470 r  out1_OBUF[6]_inst_i_33/O[0]
                         net (fo=2, routed)           0.957     6.427    PCIN[4]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.299     6.726 r  out1_OBUF[6]_inst_i_25/O
                         net (fo=2, routed)           1.129     7.855    out1_OBUF[6]_inst_i_25_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124     7.979 r  out1_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.000     7.979    out1_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.622 f  out1_OBUF[6]_inst_i_13/O[3]
                         net (fo=16, routed)          1.249     9.872    out1_OBUF[6]_inst_i_13_n_4
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.307    10.179 r  out2_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.353    10.532    out2_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.058 r  out2_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.058    out2_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.392 r  out2_OBUF[6]_inst_i_2/O[1]
                         net (fo=2, routed)           0.810    12.202    out2_OBUF[6]_inst_i_2_n_6
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.303    12.505 r  out2_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.871    13.376    out2_OBUF[5]_inst_i_2_n_0
    SLICE_X2Y27          LUT4 (Prop_lut4_I1_O)        0.124    13.500 r  out2_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.110    15.610    out2_OBUF[4]
    W11                  OBUF (Prop_obuf_I_O)         2.753    18.363 r  out2_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.363    out2[4]
    W11                                                               r  out2[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[2]
                            (input port)
  Destination:            out2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.317ns  (logic 7.766ns (42.399%)  route 10.551ns (57.601%))
  Logic Levels:           15  (CARRY4=6 IBUF=1 LUT2=3 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  in1[2] (IN)
                         net (fo=0)                   0.000     0.000    in1[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  in1_IBUF[2]_inst/O
                         net (fo=4, routed)           2.265     3.201    in1_IBUF[2]
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.124     3.325 r  out1_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.000     3.325    out1_OBUF[6]_inst_i_53_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     3.677 r  out1_OBUF[6]_inst_i_50/O[3]
                         net (fo=1, routed)           0.864     4.540    out1_OBUF[6]_inst_i_50_n_4
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.307     4.847 r  out1_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000     4.847    out1_OBUF[6]_inst_i_47_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.248 r  out1_OBUF[6]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.248    out1_OBUF[6]_inst_i_37_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.470 r  out1_OBUF[6]_inst_i_33/O[0]
                         net (fo=2, routed)           0.957     6.427    PCIN[4]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.299     6.726 r  out1_OBUF[6]_inst_i_25/O
                         net (fo=2, routed)           1.129     7.855    out1_OBUF[6]_inst_i_25_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124     7.979 r  out1_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.000     7.979    out1_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.622 f  out1_OBUF[6]_inst_i_13/O[3]
                         net (fo=16, routed)          1.249     9.872    out1_OBUF[6]_inst_i_13_n_4
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.307    10.179 r  out2_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.353    10.532    out2_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.058 r  out2_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.058    out2_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.392 r  out2_OBUF[6]_inst_i_2/O[1]
                         net (fo=2, routed)           0.810    12.202    out2_OBUF[6]_inst_i_2_n_6
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.303    12.505 r  out2_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.854    13.359    out2_OBUF[5]_inst_i_2_n_0
    SLICE_X2Y27          LUT4 (Prop_lut4_I1_O)        0.124    13.483 r  out2_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.069    15.552    out2_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         2.765    18.317 r  out2_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.317    out2[0]
    U12                                                               r  out2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[0]
                            (input port)
  Destination:            out1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.240ns  (logic 8.783ns (48.150%)  route 9.458ns (51.850%))
  Logic Levels:           16  (CARRY4=7 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  in1[0] (IN)
                         net (fo=0)                   0.000     0.000    in1[0]
    U7                   IBUF (Prop_ibuf_I_O)         0.915     0.915 r  in1_IBUF[0]_inst/O
                         net (fo=5, routed)           1.643     2.558    in1_IBUF[0]
    SLICE_X0Y19          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     3.068 r  out2_OBUF[3]_inst_i_31/O[0]
                         net (fo=1, routed)           0.912     3.980    p_0_in[1]
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.295     4.275 r  out2_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000     4.275    out2_OBUF[3]_inst_i_23_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.853 r  out2_OBUF[3]_inst_i_11/O[2]
                         net (fo=2, routed)           0.857     5.710    PCOUT[2]
    SLICE_X3Y23          LUT4 (Prop_lut4_I3_O)        0.301     6.011 r  out2_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000     6.011    out2_OBUF[3]_inst_i_13_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.409 r  out2_OBUF[3]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.409    out2_OBUF[3]_inst_i_8_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.743 r  out2_OBUF[3]_inst_i_9/O[1]
                         net (fo=5, routed)           0.901     7.644    out2_OBUF[3]_inst_i_9_n_6
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.303     7.947 r  out2_OBUF[3]_inst_i_10/O
                         net (fo=2, routed)           0.408     8.356    out2_OBUF[3]_inst_i_10_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I4_O)        0.124     8.480 r  out1_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000     8.480    out1_OBUF[3]_inst_i_11_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.120 r  out1_OBUF[3]_inst_i_3/O[3]
                         net (fo=2, routed)           1.218    10.337    out1_OBUF[3]_inst_i_3_n_4
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.306    10.643 r  out1_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000    10.643    out1_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.044 r  out1_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.044    out1_OBUF[3]_inst_i_2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.378 r  out1_OBUF[6]_inst_i_2/O[1]
                         net (fo=2, routed)           0.975    12.353    x[5]
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.303    12.656 r  out1_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.823    13.479    out1_OBUF[5]_inst_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I1_O)        0.146    13.625 r  out1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.720    15.345    out1_OBUF[0]
    AB10                 OBUF (Prop_obuf_I_O)         2.895    18.240 r  out1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.240    out1[0]
    AB10                                                              r  out1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[0]
                            (input port)
  Destination:            out1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.022ns  (logic 8.574ns (47.578%)  route 9.447ns (52.422%))
  Logic Levels:           16  (CARRY4=7 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  in1[0] (IN)
                         net (fo=0)                   0.000     0.000    in1[0]
    U7                   IBUF (Prop_ibuf_I_O)         0.915     0.915 r  in1_IBUF[0]_inst/O
                         net (fo=5, routed)           1.643     2.558    in1_IBUF[0]
    SLICE_X0Y19          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     3.068 r  out2_OBUF[3]_inst_i_31/O[0]
                         net (fo=1, routed)           0.912     3.980    p_0_in[1]
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.295     4.275 r  out2_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000     4.275    out2_OBUF[3]_inst_i_23_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.853 r  out2_OBUF[3]_inst_i_11/O[2]
                         net (fo=2, routed)           0.857     5.710    PCOUT[2]
    SLICE_X3Y23          LUT4 (Prop_lut4_I3_O)        0.301     6.011 r  out2_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000     6.011    out2_OBUF[3]_inst_i_13_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.409 r  out2_OBUF[3]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.409    out2_OBUF[3]_inst_i_8_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.743 r  out2_OBUF[3]_inst_i_9/O[1]
                         net (fo=5, routed)           0.901     7.644    out2_OBUF[3]_inst_i_9_n_6
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.303     7.947 r  out2_OBUF[3]_inst_i_10/O
                         net (fo=2, routed)           0.408     8.356    out2_OBUF[3]_inst_i_10_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I4_O)        0.124     8.480 r  out1_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000     8.480    out1_OBUF[3]_inst_i_11_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.120 r  out1_OBUF[3]_inst_i_3/O[3]
                         net (fo=2, routed)           1.218    10.337    out1_OBUF[3]_inst_i_3_n_4
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.306    10.643 r  out1_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000    10.643    out1_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.044 r  out1_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.044    out1_OBUF[3]_inst_i_2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.378 r  out1_OBUF[6]_inst_i_2/O[1]
                         net (fo=2, routed)           0.975    12.353    x[5]
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.303    12.656 r  out1_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.815    13.471    out1_OBUF[5]_inst_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I1_O)        0.124    13.595 r  out1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.718    15.313    out1_OBUF[2]
    AA11                 OBUF (Prop_obuf_I_O)         2.708    18.022 r  out1_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.022    out1[2]
    AA11                                                              r  out1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[0]
                            (input port)
  Destination:            out1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.021ns  (logic 8.579ns (47.603%)  route 9.443ns (52.397%))
  Logic Levels:           16  (CARRY4=7 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  in1[0] (IN)
                         net (fo=0)                   0.000     0.000    in1[0]
    U7                   IBUF (Prop_ibuf_I_O)         0.915     0.915 r  in1_IBUF[0]_inst/O
                         net (fo=5, routed)           1.643     2.558    in1_IBUF[0]
    SLICE_X0Y19          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     3.068 r  out2_OBUF[3]_inst_i_31/O[0]
                         net (fo=1, routed)           0.912     3.980    p_0_in[1]
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.295     4.275 r  out2_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000     4.275    out2_OBUF[3]_inst_i_23_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.853 r  out2_OBUF[3]_inst_i_11/O[2]
                         net (fo=2, routed)           0.857     5.710    PCOUT[2]
    SLICE_X3Y23          LUT4 (Prop_lut4_I3_O)        0.301     6.011 r  out2_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000     6.011    out2_OBUF[3]_inst_i_13_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.409 r  out2_OBUF[3]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.409    out2_OBUF[3]_inst_i_8_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.743 r  out2_OBUF[3]_inst_i_9/O[1]
                         net (fo=5, routed)           0.901     7.644    out2_OBUF[3]_inst_i_9_n_6
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.303     7.947 r  out2_OBUF[3]_inst_i_10/O
                         net (fo=2, routed)           0.408     8.356    out2_OBUF[3]_inst_i_10_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I4_O)        0.124     8.480 r  out1_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000     8.480    out1_OBUF[3]_inst_i_11_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.120 r  out1_OBUF[3]_inst_i_3/O[3]
                         net (fo=2, routed)           1.218    10.337    out1_OBUF[3]_inst_i_3_n_4
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.306    10.643 r  out1_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000    10.643    out1_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.044 r  out1_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.044    out1_OBUF[3]_inst_i_2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.378 r  out1_OBUF[6]_inst_i_2/O[1]
                         net (fo=2, routed)           0.975    12.353    x[5]
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.303    12.656 r  out1_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.823    13.479    out1_OBUF[5]_inst_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I1_O)        0.124    13.603 r  out1_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.705    15.308    out1_OBUF[1]
    AB11                 OBUF (Prop_obuf_I_O)         2.713    18.021 r  out1_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.021    out1[1]
    AB11                                                              r  out1[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in4[6]
                            (input port)
  Destination:            out1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.231ns  (logic 1.918ns (59.353%)  route 1.313ns (40.647%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  in4[6] (IN)
                         net (fo=0)                   0.000     0.000    in4[6]
    Y11                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  in4_IBUF[6]_inst/O
                         net (fo=5, routed)           0.489     0.749    in4_IBUF[6]
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.045     0.794 r  out1_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.000     0.794    out1_OBUF[6]_inst_i_27_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.858 r  out1_OBUF[6]_inst_i_13/O[3]
                         net (fo=16, routed)          0.234     1.092    out1_OBUF[6]_inst_i_13_n_4
    SLICE_X5Y26          LUT3 (Prop_lut3_I1_O)        0.111     1.203 r  out1_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     1.203    out1_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.318 r  out1_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.318    out1_OBUF[3]_inst_i_2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.383 r  out1_OBUF[6]_inst_i_2/O[2]
                         net (fo=7, routed)           0.161     1.544    x[6]
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.108     1.652 r  out1_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.430     2.082    out1_OBUF[6]
    U10                  OBUF (Prop_obuf_I_O)         1.149     3.231 r  out1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.231    out1[6]
    U10                                                               r  out1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in4[6]
                            (input port)
  Destination:            out1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.323ns  (logic 2.020ns (60.784%)  route 1.303ns (39.216%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  in4[6] (IN)
                         net (fo=0)                   0.000     0.000    in4[6]
    Y11                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  in4_IBUF[6]_inst/O
                         net (fo=5, routed)           0.489     0.749    in4_IBUF[6]
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.045     0.794 r  out1_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.000     0.794    out1_OBUF[6]_inst_i_27_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.858 r  out1_OBUF[6]_inst_i_13/O[3]
                         net (fo=16, routed)          0.234     1.092    out1_OBUF[6]_inst_i_13_n_4
    SLICE_X5Y26          LUT3 (Prop_lut3_I1_O)        0.111     1.203 r  out1_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     1.203    out1_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.318 r  out1_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.318    out1_OBUF[3]_inst_i_2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.408 f  out1_OBUF[6]_inst_i_2/O[3]
                         net (fo=7, routed)           0.236     1.644    x[7]
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.110     1.754 r  out1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.345     2.099    out1_OBUF[2]
    AA11                 OBUF (Prop_obuf_I_O)         1.225     3.323 r  out1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.323    out1[2]
    AA11                                                              r  out1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in4[6]
                            (input port)
  Destination:            out1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.326ns  (logic 2.024ns (60.866%)  route 1.301ns (39.134%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  in4[6] (IN)
                         net (fo=0)                   0.000     0.000    in4[6]
    Y11                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  in4_IBUF[6]_inst/O
                         net (fo=5, routed)           0.489     0.749    in4_IBUF[6]
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.045     0.794 r  out1_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.000     0.794    out1_OBUF[6]_inst_i_27_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.858 r  out1_OBUF[6]_inst_i_13/O[3]
                         net (fo=16, routed)          0.234     1.092    out1_OBUF[6]_inst_i_13_n_4
    SLICE_X5Y26          LUT3 (Prop_lut3_I1_O)        0.111     1.203 r  out1_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     1.203    out1_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.318 r  out1_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.318    out1_OBUF[3]_inst_i_2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.408 f  out1_OBUF[6]_inst_i_2/O[3]
                         net (fo=7, routed)           0.232     1.640    x[7]
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.110     1.750 r  out1_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.347     2.097    out1_OBUF[1]
    AB11                 OBUF (Prop_obuf_I_O)         1.229     3.326 r  out1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.326    out1[1]
    AB11                                                              r  out1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in4[0]
                            (input port)
  Destination:            out1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.327ns  (logic 1.869ns (56.185%)  route 1.458ns (43.815%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  in4[0] (IN)
                         net (fo=0)                   0.000     0.000    in4[0]
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  in4_IBUF[0]_inst/O
                         net (fo=16, routed)          0.576     0.774    in4_IBUF[0]
    SLICE_X2Y23          LUT3 (Prop_lut3_I1_O)        0.045     0.819 r  out1_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000     0.819    out1_OBUF[3]_inst_i_22_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.889 r  out1_OBUF[3]_inst_i_13/O[0]
                         net (fo=9, routed)           0.255     1.145    out1_OBUF[3]_inst_i_13_n_7
    SLICE_X5Y26          LUT3 (Prop_lut3_I2_O)        0.105     1.250 r  out1_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.250    out1_OBUF[3]_inst_i_7_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.320 r  out1_OBUF[3]_inst_i_2/O[0]
                         net (fo=2, routed)           0.275     1.595    x[0]
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.108     1.703 r  out1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.351     2.054    out1_OBUF[0]
    AB10                 OBUF (Prop_obuf_I_O)         1.273     3.327 r  out1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.327    out1[0]
    AB10                                                              r  out1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in4[6]
                            (input port)
  Destination:            out1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.367ns  (logic 1.933ns (57.395%)  route 1.435ns (42.605%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  in4[6] (IN)
                         net (fo=0)                   0.000     0.000    in4[6]
    Y11                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  in4_IBUF[6]_inst/O
                         net (fo=5, routed)           0.489     0.749    in4_IBUF[6]
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.045     0.794 r  out1_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.000     0.794    out1_OBUF[6]_inst_i_27_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.858 r  out1_OBUF[6]_inst_i_13/O[3]
                         net (fo=16, routed)          0.234     1.092    out1_OBUF[6]_inst_i_13_n_4
    SLICE_X5Y26          LUT3 (Prop_lut3_I1_O)        0.111     1.203 r  out1_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     1.203    out1_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.266 r  out1_OBUF[3]_inst_i_2/O[3]
                         net (fo=2, routed)           0.296     1.562    x[3]
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.108     1.670 r  out1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.416     2.086    out1_OBUF[3]
    AB12                 OBUF (Prop_obuf_I_O)         1.281     3.367 r  out1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.367    out1[3]
    AB12                                                              r  out1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in4[2]
                            (input port)
  Destination:            out2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.407ns  (logic 2.074ns (60.875%)  route 1.333ns (39.125%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  in4[2] (IN)
                         net (fo=0)                   0.000     0.000    in4[2]
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  in4_IBUF[2]_inst/O
                         net (fo=13, routed)          0.507     0.711    in4_IBUF[2]
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.045     0.756 r  out1_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.000     0.756    out1_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.867 r  out1_OBUF[3]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.867    out1_OBUF[3]_inst_i_13_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.920 r  out1_OBUF[6]_inst_i_13/O[0]
                         net (fo=4, routed)           0.156     1.076    out1_OBUF[6]_inst_i_13_n_7
    SLICE_X3Y26          LUT4 (Prop_lut4_I0_O)        0.105     1.181 r  out2_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.181    out2_OBUF[6]_inst_i_8_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     1.347 f  out2_OBUF[6]_inst_i_2/O[3]
                         net (fo=7, routed)           0.178     1.525    out2_OBUF[6]_inst_i_2_n_4
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.110     1.635 r  out2_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.492     2.127    out2_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         1.280     3.407 r  out2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.407    out2[0]
    U12                                                               r  out2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in4[6]
                            (input port)
  Destination:            out1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.412ns  (logic 1.914ns (56.106%)  route 1.498ns (43.894%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  in4[6] (IN)
                         net (fo=0)                   0.000     0.000    in4[6]
    Y11                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  in4_IBUF[6]_inst/O
                         net (fo=5, routed)           0.489     0.749    in4_IBUF[6]
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.045     0.794 r  out1_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.000     0.794    out1_OBUF[6]_inst_i_27_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.858 r  out1_OBUF[6]_inst_i_13/O[3]
                         net (fo=16, routed)          0.234     1.092    out1_OBUF[6]_inst_i_13_n_4
    SLICE_X5Y26          LUT3 (Prop_lut3_I1_O)        0.111     1.203 r  out1_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     1.203    out1_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.266 r  out1_OBUF[3]_inst_i_2/O[3]
                         net (fo=2, routed)           0.245     1.511    x[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.110     1.621 r  out1_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.101     1.722    out1_OBUF[5]_inst_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I1_O)        0.045     1.767 r  out1_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.429     2.196    out1_OBUF[4]
    AA12                 OBUF (Prop_obuf_I_O)         1.216     3.412 r  out1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.412    out1[4]
    AA12                                                              r  out1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in4[2]
                            (input port)
  Destination:            out2[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.419ns  (logic 2.063ns (60.333%)  route 1.356ns (39.667%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  in4[2] (IN)
                         net (fo=0)                   0.000     0.000    in4[2]
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  in4_IBUF[2]_inst/O
                         net (fo=13, routed)          0.507     0.711    in4_IBUF[2]
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.045     0.756 r  out1_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.000     0.756    out1_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.867 r  out1_OBUF[3]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.867    out1_OBUF[3]_inst_i_13_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.920 r  out1_OBUF[6]_inst_i_13/O[0]
                         net (fo=4, routed)           0.156     1.076    out1_OBUF[6]_inst_i_13_n_7
    SLICE_X3Y26          LUT4 (Prop_lut4_I0_O)        0.105     1.181 r  out2_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.181    out2_OBUF[6]_inst_i_8_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     1.347 f  out2_OBUF[6]_inst_i_2/O[3]
                         net (fo=7, routed)           0.182     1.529    out2_OBUF[6]_inst_i_2_n_4
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.110     1.639 r  out2_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.511     2.150    out2_OBUF[4]
    W11                  OBUF (Prop_obuf_I_O)         1.268     3.419 r  out2_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.419    out2[4]
    W11                                                               r  out2[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in4[2]
                            (input port)
  Destination:            out2[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.431ns  (logic 2.041ns (59.483%)  route 1.390ns (40.517%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  in4[2] (IN)
                         net (fo=0)                   0.000     0.000    in4[2]
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  in4_IBUF[2]_inst/O
                         net (fo=13, routed)          0.507     0.711    in4_IBUF[2]
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.045     0.756 r  out1_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.000     0.756    out1_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.867 r  out1_OBUF[3]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.867    out1_OBUF[3]_inst_i_13_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.920 r  out1_OBUF[6]_inst_i_13/O[0]
                         net (fo=4, routed)           0.156     1.076    out1_OBUF[6]_inst_i_13_n_7
    SLICE_X3Y26          LUT4 (Prop_lut4_I0_O)        0.105     1.181 r  out2_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.181    out2_OBUF[6]_inst_i_8_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     1.347 f  out2_OBUF[6]_inst_i_2/O[3]
                         net (fo=7, routed)           0.129     1.476    out2_OBUF[6]_inst_i_2_n_4
    SLICE_X2Y27          LUT2 (Prop_lut2_I0_O)        0.110     1.586 r  out2_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.598     2.184    out2_OBUF[6]
    V8                   OBUF (Prop_obuf_I_O)         1.247     3.431 r  out2_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.431    out2[6]
    V8                                                                r  out2[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in4[2]
                            (input port)
  Destination:            out1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.444ns  (logic 1.930ns (56.030%)  route 1.515ns (43.970%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  in4[2] (IN)
                         net (fo=0)                   0.000     0.000    in4[2]
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  in4_IBUF[2]_inst/O
                         net (fo=13, routed)          0.507     0.711    in4_IBUF[2]
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.045     0.756 r  out1_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.000     0.756    out1_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.867 r  out1_OBUF[3]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.867    out1_OBUF[3]_inst_i_13_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.920 r  out1_OBUF[6]_inst_i_13/O[0]
                         net (fo=4, routed)           0.225     1.145    out1_OBUF[6]_inst_i_13_n_7
    SLICE_X5Y27          LUT3 (Prop_lut3_I2_O)        0.105     1.250 r  out1_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.250    out1_OBUF[6]_inst_i_6_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.356 r  out1_OBUF[6]_inst_i_2/O[1]
                         net (fo=2, routed)           0.295     1.651    x[5]
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.105     1.756 r  out1_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.487     2.244    out1_OBUF[5]
    U9                   OBUF (Prop_obuf_I_O)         1.201     3.444 r  out1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.444    out1[5]
    U9                                                                r  out1[5] (OUT)
  -------------------------------------------------------------------    -------------------





