{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1431724416921 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "chip EP4CGX150DF31I7AD " "Selected device EP4CGX150DF31I7AD for design \"chip\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1431724416989 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1431724417066 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1431724417077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1431724417077 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1431724417452 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1431724417483 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31C7 " "Device EP4CGX150DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1431724418327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1431724418327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1431724418327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1431724418327 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1431724418327 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 8129 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1431724418358 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 8131 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1431724418358 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 8133 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1431724418358 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 8135 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1431724418358 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 8137 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1431724418358 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1431724418358 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1431724418358 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1431724418389 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 5 " "No exact pin location assignment(s) for 5 pins of 5 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ser_out " "Pin ser_out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ser_out } } } { "../chip.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/chip.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ser_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431724421890 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_div_4 " "Pin clk_div_4 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { clk_div_4 } } } { "../chip.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/chip.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431724421890 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_n " "Pin reset_n not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { reset_n } } } { "../chip.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/chip.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431724421890 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ser_clk " "Pin ser_clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ser_clk } } } { "../chip.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/chip.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ser_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431724421890 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ser_in " "Pin ser_in not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ser_in } } } { "../chip.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/chip.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ser_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431724421890 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1431724421890 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "chip.sdc " "Synopsys Design Constraints File file not found: 'chip.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1431724422608 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1431724422608 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1431724422639 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1431724422639 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1431724422639 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ser_clk~input (placed in PIN W15 (CLKIO13, DIFFCLK_7n, REFCLK2n)) " "Automatically promoted node ser_clk~input (placed in PIN W15 (CLKIO13, DIFFCLK_7n, REFCLK2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1431724422811 ""}  } { { "../chip.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/chip.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ser_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 8123 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1431724422811 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "framer:UU2\|clk_div_8  " "Automatically promoted node framer:UU2\|clk_div_8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1431724422811 ""}  } { { "../framer.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/framer.v" 15 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { framer:UU2|clk_div_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 970 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1431724422811 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "framer:UU2\|clk_div_4  " "Automatically promoted node framer:UU2\|clk_div_4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1431724422811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div_4~output " "Destination node clk_div_4~output" {  } { { "../chip.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/chip.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div_4~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 8121 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1431724422811 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1431724422811 ""}  } { { "../framer.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/framer.v" 14 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { framer:UU2|clk_div_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 968 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1431724422811 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN V15 (CLKIO12, DIFFCLK_7p, REFCLK2p)) " "Automatically promoted node reset_n~input (placed in PIN V15 (CLKIO12, DIFFCLK_7p, REFCLK2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1431724422811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "framer:UU2\|clk_div_4 " "Destination node framer:UU2\|clk_div_4" {  } { { "../framer.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/framer.v" 14 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { framer:UU2|clk_div_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 968 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1431724422811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "QueueController:UU3\|nmb_pkts_que\[2\]\[2\] " "Destination node QueueController:UU3\|nmb_pkts_que\[2\]\[2\]" {  } { { "../QueueController.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/QueueController.v" 178 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { QueueController:UU3|nmb_pkts_que[2][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 344 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1431724422811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "QueueController:UU3\|nmb_pkts_que\[1\]\[1\] " "Destination node QueueController:UU3\|nmb_pkts_que\[1\]\[1\]" {  } { { "../QueueController.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/QueueController.v" 178 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { QueueController:UU3|nmb_pkts_que[1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 350 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1431724422811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "QueueController:UU3\|nmb_pkts_que\[2\]\[1\] " "Destination node QueueController:UU3\|nmb_pkts_que\[2\]\[1\]" {  } { { "../QueueController.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/QueueController.v" 178 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { QueueController:UU3|nmb_pkts_que[2][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 345 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1431724422811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "QueueController:UU3\|nmb_pkts_que\[0\]\[1\] " "Destination node QueueController:UU3\|nmb_pkts_que\[0\]\[1\]" {  } { { "../QueueController.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/QueueController.v" 178 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { QueueController:UU3|nmb_pkts_que[0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 355 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1431724422811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "QueueController:UU3\|nmb_pkts_que\[3\]\[1\] " "Destination node QueueController:UU3\|nmb_pkts_que\[3\]\[1\]" {  } { { "../QueueController.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/QueueController.v" 178 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { QueueController:UU3|nmb_pkts_que[3][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 340 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1431724422811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "QueueController:UU3\|nmb_pkts_que\[2\]\[0\] " "Destination node QueueController:UU3\|nmb_pkts_que\[2\]\[0\]" {  } { { "../QueueController.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/QueueController.v" 178 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { QueueController:UU3|nmb_pkts_que[2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 346 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1431724422811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "QueueController:UU3\|nmb_pkts_que\[1\]\[0\] " "Destination node QueueController:UU3\|nmb_pkts_que\[1\]\[0\]" {  } { { "../QueueController.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/QueueController.v" 178 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { QueueController:UU3|nmb_pkts_que[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 351 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1431724422811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "QueueController:UU3\|nmb_pkts_que\[0\]\[0\] " "Destination node QueueController:UU3\|nmb_pkts_que\[0\]\[0\]" {  } { { "../QueueController.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/QueueController.v" 178 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { QueueController:UU3|nmb_pkts_que[0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 356 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1431724422811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "QueueController:UU3\|nmb_pkts_que\[3\]\[0\] " "Destination node QueueController:UU3\|nmb_pkts_que\[3\]\[0\]" {  } { { "../QueueController.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/QueueController.v" 178 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { QueueController:UU3|nmb_pkts_que[3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 341 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1431724422811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1431724422811 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1431724422811 ""}  } { { "../chip.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/chip.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 8122 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1431724422811 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1431724423702 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1431724423702 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1431724423702 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1431724423702 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1431724423718 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1431724423733 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1431724423733 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1431724423733 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1431724423858 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1431724423874 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1431724423874 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 1 2 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 1 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1431724423874 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1431724423874 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1431724423874 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1431724423874 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1431724423874 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1431724423874 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1431724423874 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1431724423874 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 82 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  82 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1431724423874 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 66 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1431724423874 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 69 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1431724423874 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 80 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1431724423874 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1431724423874 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 81 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1431724423874 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1431724423874 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1431724423874 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1431724423874 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1431724423874 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431724424014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1431724433905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431724434811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1431724434858 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1431724443500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431724443500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1431724444281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X82_Y57 X93_Y68 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X82_Y57 to location X93_Y68" {  } { { "loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X82_Y57 to location X93_Y68"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X82_Y57 to location X93_Y68"} 82 57 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1431724450921 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1431724450921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431724455593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1431724455593 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1431724455593 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.58 " "Total time spent on timing analysis during the Fitter is 2.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1431724455733 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1431724455858 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1431724456608 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1431724456718 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1431724457452 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431724458139 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 2.5 V V15 " "Pin reset_n uses I/O standard 2.5 V at V15" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { reset_n } } } { "../chip.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/chip.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431724460639 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ser_clk 2.5 V W15 " "Pin ser_clk uses I/O standard 2.5 V at W15" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ser_clk } } } { "../chip.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/chip.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ser_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/Verilog Final/v1.0.10/synthesize/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431724460639 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1431724460639 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Documents/Verilog Final/v1.0.10/synthesize/output_files/chip.fit.smsg " "Generated suppressed messages file E:/Documents/Verilog Final/v1.0.10/synthesize/output_files/chip.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1431724460937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "832 " "Peak virtual memory: 832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431724463249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 15 17:14:23 2015 " "Processing ended: Fri May 15 17:14:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431724463249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431724463249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431724463249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1431724463249 ""}
