
WithForce_1.00.34.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00023468  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004218  08023738  08023738  00024738  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08027950  08027950  00028950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08027958  08027958  00028958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0802795c  0802795c  0002895c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000067c  24000000  08027960  00029000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000d12c  24000680  08027fdc  00029680  2**5
                  ALLOC
  8 ._user_heap_stack 00006404  2400d7ac  08027fdc  000297ac  2**0
                  ALLOC
  9 .my_d2_section 00001040  30000000  30000000  0002a000  2**5
                  CONTENTS, ALLOC, LOAD, DATA
 10 .my_d3_section 00000000  38000000  38000000  0002f120  2**0
                  CONTENTS
 11 .my_nocache_section 00002be5  30004000  30004000  0002c000  2**5
                  CONTENTS, ALLOC, LOAD, DATA
 12 .my_nocache_d3 00000120  38003000  38003000  0002f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 13 .ARM.attributes 0000002e  00000000  00000000  0002f120  2**0
                  CONTENTS, READONLY
 14 .debug_info   00079b3d  00000000  00000000  0002f14e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000cbc8  00000000  00000000  000a8c8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loclists 0003b7b8  00000000  00000000  000b5853  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00003b98  00000000  00000000  000f1010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00003eeb  00000000  00000000  000f4ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  000462ec  00000000  00000000  000f8a93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00071442  00000000  00000000  0013ed7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0019d4e5  00000000  00000000  001b01c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  0034d6a6  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000c000  00000000  00000000  0034d6ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 0000006f  00000000  00000000  003596ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000680 	.word	0x24000680
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08023720 	.word	0x08023720

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000684 	.word	0x24000684
 800030c:	08023720 	.word	0x08023720

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b988 	b.w	80006e8 <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	468e      	mov	lr, r1
 80003f8:	4604      	mov	r4, r0
 80003fa:	4688      	mov	r8, r1
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d14a      	bne.n	8000496 <__udivmoddi4+0xa6>
 8000400:	428a      	cmp	r2, r1
 8000402:	4617      	mov	r7, r2
 8000404:	d962      	bls.n	80004cc <__udivmoddi4+0xdc>
 8000406:	fab2 f682 	clz	r6, r2
 800040a:	b14e      	cbz	r6, 8000420 <__udivmoddi4+0x30>
 800040c:	f1c6 0320 	rsb	r3, r6, #32
 8000410:	fa01 f806 	lsl.w	r8, r1, r6
 8000414:	fa20 f303 	lsr.w	r3, r0, r3
 8000418:	40b7      	lsls	r7, r6
 800041a:	ea43 0808 	orr.w	r8, r3, r8
 800041e:	40b4      	lsls	r4, r6
 8000420:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000424:	fa1f fc87 	uxth.w	ip, r7
 8000428:	fbb8 f1fe 	udiv	r1, r8, lr
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000432:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000436:	fb01 f20c 	mul.w	r2, r1, ip
 800043a:	429a      	cmp	r2, r3
 800043c:	d909      	bls.n	8000452 <__udivmoddi4+0x62>
 800043e:	18fb      	adds	r3, r7, r3
 8000440:	f101 30ff 	add.w	r0, r1, #4294967295
 8000444:	f080 80ea 	bcs.w	800061c <__udivmoddi4+0x22c>
 8000448:	429a      	cmp	r2, r3
 800044a:	f240 80e7 	bls.w	800061c <__udivmoddi4+0x22c>
 800044e:	3902      	subs	r1, #2
 8000450:	443b      	add	r3, r7
 8000452:	1a9a      	subs	r2, r3, r2
 8000454:	b2a3      	uxth	r3, r4
 8000456:	fbb2 f0fe 	udiv	r0, r2, lr
 800045a:	fb0e 2210 	mls	r2, lr, r0, r2
 800045e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000462:	fb00 fc0c 	mul.w	ip, r0, ip
 8000466:	459c      	cmp	ip, r3
 8000468:	d909      	bls.n	800047e <__udivmoddi4+0x8e>
 800046a:	18fb      	adds	r3, r7, r3
 800046c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000470:	f080 80d6 	bcs.w	8000620 <__udivmoddi4+0x230>
 8000474:	459c      	cmp	ip, r3
 8000476:	f240 80d3 	bls.w	8000620 <__udivmoddi4+0x230>
 800047a:	443b      	add	r3, r7
 800047c:	3802      	subs	r0, #2
 800047e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000482:	eba3 030c 	sub.w	r3, r3, ip
 8000486:	2100      	movs	r1, #0
 8000488:	b11d      	cbz	r5, 8000492 <__udivmoddi4+0xa2>
 800048a:	40f3      	lsrs	r3, r6
 800048c:	2200      	movs	r2, #0
 800048e:	e9c5 3200 	strd	r3, r2, [r5]
 8000492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000496:	428b      	cmp	r3, r1
 8000498:	d905      	bls.n	80004a6 <__udivmoddi4+0xb6>
 800049a:	b10d      	cbz	r5, 80004a0 <__udivmoddi4+0xb0>
 800049c:	e9c5 0100 	strd	r0, r1, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	4608      	mov	r0, r1
 80004a4:	e7f5      	b.n	8000492 <__udivmoddi4+0xa2>
 80004a6:	fab3 f183 	clz	r1, r3
 80004aa:	2900      	cmp	r1, #0
 80004ac:	d146      	bne.n	800053c <__udivmoddi4+0x14c>
 80004ae:	4573      	cmp	r3, lr
 80004b0:	d302      	bcc.n	80004b8 <__udivmoddi4+0xc8>
 80004b2:	4282      	cmp	r2, r0
 80004b4:	f200 8105 	bhi.w	80006c2 <__udivmoddi4+0x2d2>
 80004b8:	1a84      	subs	r4, r0, r2
 80004ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80004be:	2001      	movs	r0, #1
 80004c0:	4690      	mov	r8, r2
 80004c2:	2d00      	cmp	r5, #0
 80004c4:	d0e5      	beq.n	8000492 <__udivmoddi4+0xa2>
 80004c6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ca:	e7e2      	b.n	8000492 <__udivmoddi4+0xa2>
 80004cc:	2a00      	cmp	r2, #0
 80004ce:	f000 8090 	beq.w	80005f2 <__udivmoddi4+0x202>
 80004d2:	fab2 f682 	clz	r6, r2
 80004d6:	2e00      	cmp	r6, #0
 80004d8:	f040 80a4 	bne.w	8000624 <__udivmoddi4+0x234>
 80004dc:	1a8a      	subs	r2, r1, r2
 80004de:	0c03      	lsrs	r3, r0, #16
 80004e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e4:	b280      	uxth	r0, r0
 80004e6:	b2bc      	uxth	r4, r7
 80004e8:	2101      	movs	r1, #1
 80004ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80004f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004f6:	fb04 f20c 	mul.w	r2, r4, ip
 80004fa:	429a      	cmp	r2, r3
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x11e>
 80004fe:	18fb      	adds	r3, r7, r3
 8000500:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000504:	d202      	bcs.n	800050c <__udivmoddi4+0x11c>
 8000506:	429a      	cmp	r2, r3
 8000508:	f200 80e0 	bhi.w	80006cc <__udivmoddi4+0x2dc>
 800050c:	46c4      	mov	ip, r8
 800050e:	1a9b      	subs	r3, r3, r2
 8000510:	fbb3 f2fe 	udiv	r2, r3, lr
 8000514:	fb0e 3312 	mls	r3, lr, r2, r3
 8000518:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800051c:	fb02 f404 	mul.w	r4, r2, r4
 8000520:	429c      	cmp	r4, r3
 8000522:	d907      	bls.n	8000534 <__udivmoddi4+0x144>
 8000524:	18fb      	adds	r3, r7, r3
 8000526:	f102 30ff 	add.w	r0, r2, #4294967295
 800052a:	d202      	bcs.n	8000532 <__udivmoddi4+0x142>
 800052c:	429c      	cmp	r4, r3
 800052e:	f200 80ca 	bhi.w	80006c6 <__udivmoddi4+0x2d6>
 8000532:	4602      	mov	r2, r0
 8000534:	1b1b      	subs	r3, r3, r4
 8000536:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800053a:	e7a5      	b.n	8000488 <__udivmoddi4+0x98>
 800053c:	f1c1 0620 	rsb	r6, r1, #32
 8000540:	408b      	lsls	r3, r1
 8000542:	fa22 f706 	lsr.w	r7, r2, r6
 8000546:	431f      	orrs	r7, r3
 8000548:	fa0e f401 	lsl.w	r4, lr, r1
 800054c:	fa20 f306 	lsr.w	r3, r0, r6
 8000550:	fa2e fe06 	lsr.w	lr, lr, r6
 8000554:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000558:	4323      	orrs	r3, r4
 800055a:	fa00 f801 	lsl.w	r8, r0, r1
 800055e:	fa1f fc87 	uxth.w	ip, r7
 8000562:	fbbe f0f9 	udiv	r0, lr, r9
 8000566:	0c1c      	lsrs	r4, r3, #16
 8000568:	fb09 ee10 	mls	lr, r9, r0, lr
 800056c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000570:	fb00 fe0c 	mul.w	lr, r0, ip
 8000574:	45a6      	cmp	lr, r4
 8000576:	fa02 f201 	lsl.w	r2, r2, r1
 800057a:	d909      	bls.n	8000590 <__udivmoddi4+0x1a0>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000582:	f080 809c 	bcs.w	80006be <__udivmoddi4+0x2ce>
 8000586:	45a6      	cmp	lr, r4
 8000588:	f240 8099 	bls.w	80006be <__udivmoddi4+0x2ce>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	eba4 040e 	sub.w	r4, r4, lr
 8000594:	fa1f fe83 	uxth.w	lr, r3
 8000598:	fbb4 f3f9 	udiv	r3, r4, r9
 800059c:	fb09 4413 	mls	r4, r9, r3, r4
 80005a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80005a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80005a8:	45a4      	cmp	ip, r4
 80005aa:	d908      	bls.n	80005be <__udivmoddi4+0x1ce>
 80005ac:	193c      	adds	r4, r7, r4
 80005ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80005b2:	f080 8082 	bcs.w	80006ba <__udivmoddi4+0x2ca>
 80005b6:	45a4      	cmp	ip, r4
 80005b8:	d97f      	bls.n	80006ba <__udivmoddi4+0x2ca>
 80005ba:	3b02      	subs	r3, #2
 80005bc:	443c      	add	r4, r7
 80005be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005c2:	eba4 040c 	sub.w	r4, r4, ip
 80005c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ca:	4564      	cmp	r4, ip
 80005cc:	4673      	mov	r3, lr
 80005ce:	46e1      	mov	r9, ip
 80005d0:	d362      	bcc.n	8000698 <__udivmoddi4+0x2a8>
 80005d2:	d05f      	beq.n	8000694 <__udivmoddi4+0x2a4>
 80005d4:	b15d      	cbz	r5, 80005ee <__udivmoddi4+0x1fe>
 80005d6:	ebb8 0203 	subs.w	r2, r8, r3
 80005da:	eb64 0409 	sbc.w	r4, r4, r9
 80005de:	fa04 f606 	lsl.w	r6, r4, r6
 80005e2:	fa22 f301 	lsr.w	r3, r2, r1
 80005e6:	431e      	orrs	r6, r3
 80005e8:	40cc      	lsrs	r4, r1
 80005ea:	e9c5 6400 	strd	r6, r4, [r5]
 80005ee:	2100      	movs	r1, #0
 80005f0:	e74f      	b.n	8000492 <__udivmoddi4+0xa2>
 80005f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005f6:	0c01      	lsrs	r1, r0, #16
 80005f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005fc:	b280      	uxth	r0, r0
 80005fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000602:	463b      	mov	r3, r7
 8000604:	4638      	mov	r0, r7
 8000606:	463c      	mov	r4, r7
 8000608:	46b8      	mov	r8, r7
 800060a:	46be      	mov	lr, r7
 800060c:	2620      	movs	r6, #32
 800060e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000612:	eba2 0208 	sub.w	r2, r2, r8
 8000616:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800061a:	e766      	b.n	80004ea <__udivmoddi4+0xfa>
 800061c:	4601      	mov	r1, r0
 800061e:	e718      	b.n	8000452 <__udivmoddi4+0x62>
 8000620:	4610      	mov	r0, r2
 8000622:	e72c      	b.n	800047e <__udivmoddi4+0x8e>
 8000624:	f1c6 0220 	rsb	r2, r6, #32
 8000628:	fa2e f302 	lsr.w	r3, lr, r2
 800062c:	40b7      	lsls	r7, r6
 800062e:	40b1      	lsls	r1, r6
 8000630:	fa20 f202 	lsr.w	r2, r0, r2
 8000634:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000638:	430a      	orrs	r2, r1
 800063a:	fbb3 f8fe 	udiv	r8, r3, lr
 800063e:	b2bc      	uxth	r4, r7
 8000640:	fb0e 3318 	mls	r3, lr, r8, r3
 8000644:	0c11      	lsrs	r1, r2, #16
 8000646:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800064a:	fb08 f904 	mul.w	r9, r8, r4
 800064e:	40b0      	lsls	r0, r6
 8000650:	4589      	cmp	r9, r1
 8000652:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000656:	b280      	uxth	r0, r0
 8000658:	d93e      	bls.n	80006d8 <__udivmoddi4+0x2e8>
 800065a:	1879      	adds	r1, r7, r1
 800065c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000660:	d201      	bcs.n	8000666 <__udivmoddi4+0x276>
 8000662:	4589      	cmp	r9, r1
 8000664:	d81f      	bhi.n	80006a6 <__udivmoddi4+0x2b6>
 8000666:	eba1 0109 	sub.w	r1, r1, r9
 800066a:	fbb1 f9fe 	udiv	r9, r1, lr
 800066e:	fb09 f804 	mul.w	r8, r9, r4
 8000672:	fb0e 1119 	mls	r1, lr, r9, r1
 8000676:	b292      	uxth	r2, r2
 8000678:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800067c:	4542      	cmp	r2, r8
 800067e:	d229      	bcs.n	80006d4 <__udivmoddi4+0x2e4>
 8000680:	18ba      	adds	r2, r7, r2
 8000682:	f109 31ff 	add.w	r1, r9, #4294967295
 8000686:	d2c4      	bcs.n	8000612 <__udivmoddi4+0x222>
 8000688:	4542      	cmp	r2, r8
 800068a:	d2c2      	bcs.n	8000612 <__udivmoddi4+0x222>
 800068c:	f1a9 0102 	sub.w	r1, r9, #2
 8000690:	443a      	add	r2, r7
 8000692:	e7be      	b.n	8000612 <__udivmoddi4+0x222>
 8000694:	45f0      	cmp	r8, lr
 8000696:	d29d      	bcs.n	80005d4 <__udivmoddi4+0x1e4>
 8000698:	ebbe 0302 	subs.w	r3, lr, r2
 800069c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80006a0:	3801      	subs	r0, #1
 80006a2:	46e1      	mov	r9, ip
 80006a4:	e796      	b.n	80005d4 <__udivmoddi4+0x1e4>
 80006a6:	eba7 0909 	sub.w	r9, r7, r9
 80006aa:	4449      	add	r1, r9
 80006ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80006b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b4:	fb09 f804 	mul.w	r8, r9, r4
 80006b8:	e7db      	b.n	8000672 <__udivmoddi4+0x282>
 80006ba:	4673      	mov	r3, lr
 80006bc:	e77f      	b.n	80005be <__udivmoddi4+0x1ce>
 80006be:	4650      	mov	r0, sl
 80006c0:	e766      	b.n	8000590 <__udivmoddi4+0x1a0>
 80006c2:	4608      	mov	r0, r1
 80006c4:	e6fd      	b.n	80004c2 <__udivmoddi4+0xd2>
 80006c6:	443b      	add	r3, r7
 80006c8:	3a02      	subs	r2, #2
 80006ca:	e733      	b.n	8000534 <__udivmoddi4+0x144>
 80006cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006d0:	443b      	add	r3, r7
 80006d2:	e71c      	b.n	800050e <__udivmoddi4+0x11e>
 80006d4:	4649      	mov	r1, r9
 80006d6:	e79c      	b.n	8000612 <__udivmoddi4+0x222>
 80006d8:	eba1 0109 	sub.w	r1, r1, r9
 80006dc:	46c4      	mov	ip, r8
 80006de:	fbb1 f9fe 	udiv	r9, r1, lr
 80006e2:	fb09 f804 	mul.w	r8, r9, r4
 80006e6:	e7c4      	b.n	8000672 <__udivmoddi4+0x282>

080006e8 <__aeabi_idiv0>:
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop

080006ec <v_ADS111X_RdDone>:


static void v_FSR_Convert_Handler();

void v_ADS111X_RdDone(uint8_t u8_addr, uint8_t* pu8_arr, uint16_t u16_cnt){
	if(u8_addr == ADDR_FSR_LEFT){
 80006ec:	2890      	cmp	r0, #144	@ 0x90
 80006ee:	d01e      	beq.n	800072e <v_ADS111X_RdDone+0x42>
		u16_fsr_in_left = (u16_fsr_in_left + 1) & 7;

		i_toutAct_L = 0;
	}
	else{
		u16_fsr_right = (pu8_arr[0] << 8) & 0xFF00;
 80006f0:	780b      	ldrb	r3, [r1, #0]
 80006f2:	021b      	lsls	r3, r3, #8
 80006f4:	4a1d      	ldr	r2, [pc, #116]	@ (800076c <v_ADS111X_RdDone+0x80>)
 80006f6:	8013      	strh	r3, [r2, #0]
		u16_fsr_right |= pu8_arr[1] & 0x00FF;
 80006f8:	7849      	ldrb	r1, [r1, #1]
 80006fa:	430b      	orrs	r3, r1
 80006fc:	8013      	strh	r3, [r2, #0]

		b_fsr_right = true;
 80006fe:	4a1c      	ldr	r2, [pc, #112]	@ (8000770 <v_ADS111X_RdDone+0x84>)
 8000700:	2101      	movs	r1, #1
 8000702:	7011      	strb	r1, [r2, #0]

		u16_fsr_adc_right[u16_fsr_in_right] = u16_fsr_right;
 8000704:	4a1b      	ldr	r2, [pc, #108]	@ (8000774 <v_ADS111X_RdDone+0x88>)
 8000706:	8812      	ldrh	r2, [r2, #0]
 8000708:	491b      	ldr	r1, [pc, #108]	@ (8000778 <v_ADS111X_RdDone+0x8c>)
 800070a:	f821 3012 	strh.w	r3, [r1, r2, lsl #1]
		if(u16_fsr_cnt_right < 8){u16_fsr_cnt_right++;}
 800070e:	4b1b      	ldr	r3, [pc, #108]	@ (800077c <v_ADS111X_RdDone+0x90>)
 8000710:	881b      	ldrh	r3, [r3, #0]
 8000712:	2b07      	cmp	r3, #7
 8000714:	d802      	bhi.n	800071c <v_ADS111X_RdDone+0x30>
 8000716:	3301      	adds	r3, #1
 8000718:	4918      	ldr	r1, [pc, #96]	@ (800077c <v_ADS111X_RdDone+0x90>)
 800071a:	800b      	strh	r3, [r1, #0]
		u16_fsr_in_right = (u16_fsr_in_right + 1) & 7;
 800071c:	3201      	adds	r2, #1
 800071e:	f002 0207 	and.w	r2, r2, #7
 8000722:	4b14      	ldr	r3, [pc, #80]	@ (8000774 <v_ADS111X_RdDone+0x88>)
 8000724:	801a      	strh	r2, [r3, #0]

		i_toutAct_R = 0;
 8000726:	4b16      	ldr	r3, [pc, #88]	@ (8000780 <v_ADS111X_RdDone+0x94>)
 8000728:	2200      	movs	r2, #0
 800072a:	601a      	str	r2, [r3, #0]
	}
	b_fsr_rdDone = true;
}
 800072c:	4770      	bx	lr
		u16_fsr_left = (pu8_arr[0] << 8) & 0xFF00;
 800072e:	780b      	ldrb	r3, [r1, #0]
 8000730:	021b      	lsls	r3, r3, #8
 8000732:	4a14      	ldr	r2, [pc, #80]	@ (8000784 <v_ADS111X_RdDone+0x98>)
 8000734:	8013      	strh	r3, [r2, #0]
		u16_fsr_left |= pu8_arr[1] & 0x00FF;
 8000736:	7849      	ldrb	r1, [r1, #1]
 8000738:	430b      	orrs	r3, r1
 800073a:	8013      	strh	r3, [r2, #0]
		b_fsr_left = true;
 800073c:	4a12      	ldr	r2, [pc, #72]	@ (8000788 <v_ADS111X_RdDone+0x9c>)
 800073e:	2101      	movs	r1, #1
 8000740:	7011      	strb	r1, [r2, #0]
		u16_fsr_adc_left[u16_fsr_in_left] = u16_fsr_left;
 8000742:	4a12      	ldr	r2, [pc, #72]	@ (800078c <v_ADS111X_RdDone+0xa0>)
 8000744:	8812      	ldrh	r2, [r2, #0]
 8000746:	4912      	ldr	r1, [pc, #72]	@ (8000790 <v_ADS111X_RdDone+0xa4>)
 8000748:	f821 3012 	strh.w	r3, [r1, r2, lsl #1]
		if(u16_fsr_cnt_left < 8){u16_fsr_cnt_left++;}
 800074c:	4b11      	ldr	r3, [pc, #68]	@ (8000794 <v_ADS111X_RdDone+0xa8>)
 800074e:	881b      	ldrh	r3, [r3, #0]
 8000750:	2b07      	cmp	r3, #7
 8000752:	d802      	bhi.n	800075a <v_ADS111X_RdDone+0x6e>
 8000754:	3301      	adds	r3, #1
 8000756:	490f      	ldr	r1, [pc, #60]	@ (8000794 <v_ADS111X_RdDone+0xa8>)
 8000758:	800b      	strh	r3, [r1, #0]
		u16_fsr_in_left = (u16_fsr_in_left + 1) & 7;
 800075a:	3201      	adds	r2, #1
 800075c:	f002 0207 	and.w	r2, r2, #7
 8000760:	4b0a      	ldr	r3, [pc, #40]	@ (800078c <v_ADS111X_RdDone+0xa0>)
 8000762:	801a      	strh	r2, [r3, #0]
		i_toutAct_L = 0;
 8000764:	4b0c      	ldr	r3, [pc, #48]	@ (8000798 <v_ADS111X_RdDone+0xac>)
 8000766:	2200      	movs	r2, #0
 8000768:	601a      	str	r2, [r3, #0]
 800076a:	4770      	bx	lr
 800076c:	240006f2 	.word	0x240006f2
 8000770:	240006f0 	.word	0x240006f0
 8000774:	240006ec 	.word	0x240006ec
 8000778:	240006cc 	.word	0x240006cc
 800077c:	240006c6 	.word	0x240006c6
 8000780:	240006bc 	.word	0x240006bc
 8000784:	240006f4 	.word	0x240006f4
 8000788:	240006f1 	.word	0x240006f1
 800078c:	240006ee 	.word	0x240006ee
 8000790:	240006dc 	.word	0x240006dc
 8000794:	240006c8 	.word	0x240006c8
 8000798:	240006c0 	.word	0x240006c0

0800079c <v_ADS111X_WrDone>:


void v_ADS111X_WrDone(uint8_t u8_addr){
	if(u8_addr == ADDR_FSR_LEFT){i_toutAct_L = 0;}
 800079c:	2890      	cmp	r0, #144	@ 0x90
 800079e:	bf0c      	ite	eq
 80007a0:	4b02      	ldreq	r3, [pc, #8]	@ (80007ac <v_ADS111X_WrDone+0x10>)
	else						{i_toutAct_R = 0;}
 80007a2:	4b03      	ldrne	r3, [pc, #12]	@ (80007b0 <v_ADS111X_WrDone+0x14>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
	b_fsr_wrDone = true;
}
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	240006c0 	.word	0x240006c0
 80007b0:	240006bc 	.word	0x240006bc

080007b4 <i_FSR_Write>:



int i_FSR_Write(uint8_t u8_addr, uint16_t u16_memAddr, uint8_t* pu8, uint16_t u16_cnt){
 80007b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007b6:	4604      	mov	r4, r0
 80007b8:	460d      	mov	r5, r1
 80007ba:	4616      	mov	r6, r2
 80007bc:	461f      	mov	r7, r3
	if(u8_addr == ADDR_FSR_LEFT){
 80007be:	2890      	cmp	r0, #144	@ 0x90
 80007c0:	d00d      	beq.n	80007de <i_FSR_Write+0x2a>
		i_toutAct_L = 1;
		u32_toutRef_L = u32_Tim_1msGet();
	}
	else{
		i_toutAct_R = 1;
 80007c2:	4b0b      	ldr	r3, [pc, #44]	@ (80007f0 <i_FSR_Write+0x3c>)
 80007c4:	2201      	movs	r2, #1
 80007c6:	601a      	str	r2, [r3, #0]
		u32_toutRef_R = u32_Tim_1msGet();
 80007c8:	f019 fbc2 	bl	8019f50 <u32_Tim_1msGet>
 80007cc:	4b09      	ldr	r3, [pc, #36]	@ (80007f4 <i_FSR_Write+0x40>)
 80007ce:	6018      	str	r0, [r3, #0]
	}
	return i_I2C2_Write(u8_addr, u16_memAddr, pu8, u16_cnt);
 80007d0:	463b      	mov	r3, r7
 80007d2:	4632      	mov	r2, r6
 80007d4:	4629      	mov	r1, r5
 80007d6:	4620      	mov	r0, r4
 80007d8:	f018 fe1e 	bl	8019418 <i_I2C2_Write>
}
 80007dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		i_toutAct_L = 1;
 80007de:	4b06      	ldr	r3, [pc, #24]	@ (80007f8 <i_FSR_Write+0x44>)
 80007e0:	2201      	movs	r2, #1
 80007e2:	601a      	str	r2, [r3, #0]
		u32_toutRef_L = u32_Tim_1msGet();
 80007e4:	f019 fbb4 	bl	8019f50 <u32_Tim_1msGet>
 80007e8:	4b04      	ldr	r3, [pc, #16]	@ (80007fc <i_FSR_Write+0x48>)
 80007ea:	6018      	str	r0, [r3, #0]
 80007ec:	e7f0      	b.n	80007d0 <i_FSR_Write+0x1c>
 80007ee:	bf00      	nop
 80007f0:	240006bc 	.word	0x240006bc
 80007f4:	240006b4 	.word	0x240006b4
 80007f8:	240006c0 	.word	0x240006c0
 80007fc:	240006b8 	.word	0x240006b8

08000800 <i_FSR_Read>:

int i_FSR_Read(uint8_t u8_addr, uint16_t u16_memAddr, uint16_t u16_cnt){
 8000800:	b570      	push	{r4, r5, r6, lr}
 8000802:	4604      	mov	r4, r0
 8000804:	460d      	mov	r5, r1
 8000806:	4616      	mov	r6, r2
	if(u8_addr == ADDR_FSR_LEFT){
 8000808:	2890      	cmp	r0, #144	@ 0x90
 800080a:	d00c      	beq.n	8000826 <i_FSR_Read+0x26>
		i_toutAct_L = 1;
		u32_toutRef_L = u32_Tim_1msGet();
	}
	else{
		i_toutAct_R = 1;
 800080c:	4b0a      	ldr	r3, [pc, #40]	@ (8000838 <i_FSR_Read+0x38>)
 800080e:	2201      	movs	r2, #1
 8000810:	601a      	str	r2, [r3, #0]
		u32_toutRef_R = u32_Tim_1msGet();
 8000812:	f019 fb9d 	bl	8019f50 <u32_Tim_1msGet>
 8000816:	4b09      	ldr	r3, [pc, #36]	@ (800083c <i_FSR_Read+0x3c>)
 8000818:	6018      	str	r0, [r3, #0]
	}
	return i_I2C2_Read(u8_addr, u16_memAddr, u16_cnt);
 800081a:	4632      	mov	r2, r6
 800081c:	4629      	mov	r1, r5
 800081e:	4620      	mov	r0, r4
 8000820:	f018 fe36 	bl	8019490 <i_I2C2_Read>
}
 8000824:	bd70      	pop	{r4, r5, r6, pc}
		i_toutAct_L = 1;
 8000826:	4b06      	ldr	r3, [pc, #24]	@ (8000840 <i_FSR_Read+0x40>)
 8000828:	2201      	movs	r2, #1
 800082a:	601a      	str	r2, [r3, #0]
		u32_toutRef_L = u32_Tim_1msGet();
 800082c:	f019 fb90 	bl	8019f50 <u32_Tim_1msGet>
 8000830:	4b04      	ldr	r3, [pc, #16]	@ (8000844 <i_FSR_Read+0x44>)
 8000832:	6018      	str	r0, [r3, #0]
 8000834:	e7f1      	b.n	800081a <i_FSR_Read+0x1a>
 8000836:	bf00      	nop
 8000838:	240006bc 	.word	0x240006bc
 800083c:	240006b4 	.word	0x240006b4
 8000840:	240006c0 	.word	0x240006c0
 8000844:	240006b8 	.word	0x240006b8

08000848 <v_FSR_Tout_Handler>:


//place in main
void v_FSR_Tout_Handler(){
 8000848:	b508      	push	{r3, lr}
	//if left active
	if(i_toutAct_L && _b_Tim_Is_OVR(u32_Tim_1msGet(), u32_toutRef_L, 2000)){
 800084a:	4b1b      	ldr	r3, [pc, #108]	@ (80008b8 <v_FSR_Tout_Handler+0x70>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	b91b      	cbnz	r3, 8000858 <v_FSR_Tout_Handler+0x10>
		v_Mode_Set_Error(modeERR_FSR);
		v_Mode_SetNext(modeERROR);
	}

	//if right active
	if(i_toutAct_R && _b_Tim_Is_OVR(u32_Tim_1msGet(), u32_toutRef_R, 2000)){
 8000850:	4b1a      	ldr	r3, [pc, #104]	@ (80008bc <v_FSR_Tout_Handler+0x74>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	b9c3      	cbnz	r3, 8000888 <v_FSR_Tout_Handler+0x40>
		i_toutAct_R = 0;
		e_fsr_config = COMM_STAT_ERR;
		v_Mode_Set_Error(modeERR_FSR);
		v_Mode_SetNext(modeERROR);
	}
}
 8000856:	bd08      	pop	{r3, pc}
	if(i_toutAct_L && _b_Tim_Is_OVR(u32_Tim_1msGet(), u32_toutRef_L, 2000)){
 8000858:	f019 fb7a 	bl	8019f50 <u32_Tim_1msGet>
 800085c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000860:	4b17      	ldr	r3, [pc, #92]	@ (80008c0 <v_FSR_Tout_Handler+0x78>)
 8000862:	6819      	ldr	r1, [r3, #0]
 8000864:	f01c ff60 	bl	801d728 <_b_Tim_Is_OVR>
 8000868:	2800      	cmp	r0, #0
 800086a:	d0f1      	beq.n	8000850 <v_FSR_Tout_Handler+0x8>
		i_toutAct_L = 0;
 800086c:	4b12      	ldr	r3, [pc, #72]	@ (80008b8 <v_FSR_Tout_Handler+0x70>)
 800086e:	2200      	movs	r2, #0
 8000870:	601a      	str	r2, [r3, #0]
		e_fsr_config = COMM_STAT_ERR;
 8000872:	4b14      	ldr	r3, [pc, #80]	@ (80008c4 <v_FSR_Tout_Handler+0x7c>)
 8000874:	2203      	movs	r2, #3
 8000876:	701a      	strb	r2, [r3, #0]
		v_Mode_Set_Error(modeERR_FSR);
 8000878:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800087c:	f01a ff1c 	bl	801b6b8 <v_Mode_Set_Error>
		v_Mode_SetNext(modeERROR);
 8000880:	2008      	movs	r0, #8
 8000882:	f01a ff01 	bl	801b688 <v_Mode_SetNext>
 8000886:	e7e3      	b.n	8000850 <v_FSR_Tout_Handler+0x8>
	if(i_toutAct_R && _b_Tim_Is_OVR(u32_Tim_1msGet(), u32_toutRef_R, 2000)){
 8000888:	f019 fb62 	bl	8019f50 <u32_Tim_1msGet>
 800088c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000890:	4b0d      	ldr	r3, [pc, #52]	@ (80008c8 <v_FSR_Tout_Handler+0x80>)
 8000892:	6819      	ldr	r1, [r3, #0]
 8000894:	f01c ff48 	bl	801d728 <_b_Tim_Is_OVR>
 8000898:	2800      	cmp	r0, #0
 800089a:	d0dc      	beq.n	8000856 <v_FSR_Tout_Handler+0xe>
		i_toutAct_R = 0;
 800089c:	4b07      	ldr	r3, [pc, #28]	@ (80008bc <v_FSR_Tout_Handler+0x74>)
 800089e:	2200      	movs	r2, #0
 80008a0:	601a      	str	r2, [r3, #0]
		e_fsr_config = COMM_STAT_ERR;
 80008a2:	4b08      	ldr	r3, [pc, #32]	@ (80008c4 <v_FSR_Tout_Handler+0x7c>)
 80008a4:	2203      	movs	r2, #3
 80008a6:	701a      	strb	r2, [r3, #0]
		v_Mode_Set_Error(modeERR_FSR);
 80008a8:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80008ac:	f01a ff04 	bl	801b6b8 <v_Mode_Set_Error>
		v_Mode_SetNext(modeERROR);
 80008b0:	2008      	movs	r0, #8
 80008b2:	f01a fee9 	bl	801b688 <v_Mode_SetNext>
}
 80008b6:	e7ce      	b.n	8000856 <v_FSR_Tout_Handler+0xe>
 80008b8:	240006c0 	.word	0x240006c0
 80008bc:	240006bc 	.word	0x240006bc
 80008c0:	240006b8 	.word	0x240006b8
 80008c4:	240006c4 	.word	0x240006c4
 80008c8:	240006b4 	.word	0x240006b4

080008cc <v_FSR_Deinit>:


void v_FSR_Deinit(){
	e_fsr_config = COMM_STAT_READY;
 80008cc:	4b01      	ldr	r3, [pc, #4]	@ (80008d4 <v_FSR_Deinit+0x8>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	701a      	strb	r2, [r3, #0]
}
 80008d2:	4770      	bx	lr
 80008d4:	240006c4 	.word	0x240006c4

080008d8 <e_FSR_Ready>:

e_COMM_STAT_t e_FSR_Ready(){
 80008d8:	b510      	push	{r4, lr}
 80008da:	b082      	sub	sp, #8
	static uint32_t timRef, timItv;
	static uint16_t mask;
	if(e_fsr_config == COMM_STAT_READY){
 80008dc:	4b21      	ldr	r3, [pc, #132]	@ (8000964 <e_FSR_Ready+0x8c>)
 80008de:	781c      	ldrb	r4, [r3, #0]
 80008e0:	b124      	cbz	r4, 80008ec <e_FSR_Ready+0x14>
			else{
				timItv = 10;
			}
		}
	}
	return e_fsr_config;
 80008e2:	4b20      	ldr	r3, [pc, #128]	@ (8000964 <e_FSR_Ready+0x8c>)
 80008e4:	781c      	ldrb	r4, [r3, #0]
}
 80008e6:	4620      	mov	r0, r4
 80008e8:	b002      	add	sp, #8
 80008ea:	bd10      	pop	{r4, pc}
		if(_b_Tim_Is_OVR(u32_Tim_1msGet(), timRef, timItv)){
 80008ec:	f019 fb30 	bl	8019f50 <u32_Tim_1msGet>
 80008f0:	4b1d      	ldr	r3, [pc, #116]	@ (8000968 <e_FSR_Ready+0x90>)
 80008f2:	681a      	ldr	r2, [r3, #0]
 80008f4:	4b1d      	ldr	r3, [pc, #116]	@ (800096c <e_FSR_Ready+0x94>)
 80008f6:	6819      	ldr	r1, [r3, #0]
 80008f8:	f01c ff16 	bl	801d728 <_b_Tim_Is_OVR>
 80008fc:	2800      	cmp	r0, #0
 80008fe:	d0f0      	beq.n	80008e2 <e_FSR_Ready+0xa>
			timRef = u32_Tim_1msGet();
 8000900:	f019 fb26 	bl	8019f50 <u32_Tim_1msGet>
 8000904:	4b19      	ldr	r3, [pc, #100]	@ (800096c <e_FSR_Ready+0x94>)
 8000906:	6018      	str	r0, [r3, #0]
			uint8_t arr[4] = {0,};
 8000908:	2300      	movs	r3, #0
 800090a:	9301      	str	r3, [sp, #4]
			arr[0] = (uint8_t)(ADS111X_CONFIG_VAL >> 8);
 800090c:	23c2      	movs	r3, #194	@ 0xc2
 800090e:	f88d 3004 	strb.w	r3, [sp, #4]
			arr[1] = (uint8_t)ADS111X_CONFIG_VAL;
 8000912:	2383      	movs	r3, #131	@ 0x83
 8000914:	f88d 3005 	strb.w	r3, [sp, #5]
			if(!mask){
 8000918:	4b15      	ldr	r3, [pc, #84]	@ (8000970 <e_FSR_Ready+0x98>)
 800091a:	881b      	ldrh	r3, [r3, #0]
 800091c:	b953      	cbnz	r3, 8000934 <e_FSR_Ready+0x5c>
				if(i_FSR_Write(ADDR_FSR_LEFT, ADS111X_REG_CONFIG, arr, 2) == COMM_STAT_OK){
 800091e:	2302      	movs	r3, #2
 8000920:	aa01      	add	r2, sp, #4
 8000922:	2101      	movs	r1, #1
 8000924:	2090      	movs	r0, #144	@ 0x90
 8000926:	f7ff ff45 	bl	80007b4 <i_FSR_Write>
 800092a:	2801      	cmp	r0, #1
 800092c:	d10e      	bne.n	800094c <e_FSR_Ready+0x74>
					mask  = 1;
 800092e:	4b10      	ldr	r3, [pc, #64]	@ (8000970 <e_FSR_Ready+0x98>)
 8000930:	2201      	movs	r2, #1
 8000932:	801a      	strh	r2, [r3, #0]
			if(i_FSR_Write(ADDR_FSR_RIGHT, ADS111X_REG_CONFIG, arr, 2) == COMM_STAT_OK){
 8000934:	2302      	movs	r3, #2
 8000936:	aa01      	add	r2, sp, #4
 8000938:	2101      	movs	r1, #1
 800093a:	2092      	movs	r0, #146	@ 0x92
 800093c:	f7ff ff3a 	bl	80007b4 <i_FSR_Write>
 8000940:	2801      	cmp	r0, #1
 8000942:	d007      	beq.n	8000954 <e_FSR_Ready+0x7c>
				timItv = 10;
 8000944:	4b08      	ldr	r3, [pc, #32]	@ (8000968 <e_FSR_Ready+0x90>)
 8000946:	220a      	movs	r2, #10
 8000948:	601a      	str	r2, [r3, #0]
 800094a:	e7ca      	b.n	80008e2 <e_FSR_Ready+0xa>
					timItv = 10;
 800094c:	4b06      	ldr	r3, [pc, #24]	@ (8000968 <e_FSR_Ready+0x90>)
 800094e:	220a      	movs	r2, #10
 8000950:	601a      	str	r2, [r3, #0]
					return false;
 8000952:	e7c8      	b.n	80008e6 <e_FSR_Ready+0xe>
				mask = 0;
 8000954:	4b06      	ldr	r3, [pc, #24]	@ (8000970 <e_FSR_Ready+0x98>)
 8000956:	2200      	movs	r2, #0
 8000958:	801a      	strh	r2, [r3, #0]
				e_fsr_config = COMM_STAT_DONE;
 800095a:	4b02      	ldr	r3, [pc, #8]	@ (8000964 <e_FSR_Ready+0x8c>)
 800095c:	2204      	movs	r2, #4
 800095e:	701a      	strb	r2, [r3, #0]
 8000960:	e7bf      	b.n	80008e2 <e_FSR_Ready+0xa>
 8000962:	bf00      	nop
 8000964:	240006c4 	.word	0x240006c4
 8000968:	240006ac 	.word	0x240006ac
 800096c:	240006b0 	.word	0x240006b0
 8000970:	240006a8 	.word	0x240006a8

08000974 <v_FSR_Data_Handler>:





void v_FSR_Data_Handler(){
 8000974:	b508      	push	{r3, lr}
	static uint32_t timRef, timItv;
	static uint16_t mask;
	if(e_fsr_config != COMM_STAT_DONE){return;}
 8000976:	4b1b      	ldr	r3, [pc, #108]	@ (80009e4 <v_FSR_Data_Handler+0x70>)
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	2b04      	cmp	r3, #4
 800097c:	d000      	beq.n	8000980 <v_FSR_Data_Handler+0xc>
			timItv = 10;
			return;
		}
	}
	//v_FSR_Convert_Handler();
}
 800097e:	bd08      	pop	{r3, pc}
	if(_b_Tim_Is_OVR(u32_Tim_1msGet(), timRef, timItv)){
 8000980:	f019 fae6 	bl	8019f50 <u32_Tim_1msGet>
 8000984:	4b18      	ldr	r3, [pc, #96]	@ (80009e8 <v_FSR_Data_Handler+0x74>)
 8000986:	681a      	ldr	r2, [r3, #0]
 8000988:	4b18      	ldr	r3, [pc, #96]	@ (80009ec <v_FSR_Data_Handler+0x78>)
 800098a:	6819      	ldr	r1, [r3, #0]
 800098c:	f01c fecc 	bl	801d728 <_b_Tim_Is_OVR>
 8000990:	2800      	cmp	r0, #0
 8000992:	d0f4      	beq.n	800097e <v_FSR_Data_Handler+0xa>
		timRef = u32_Tim_1msGet();
 8000994:	f019 fadc 	bl	8019f50 <u32_Tim_1msGet>
 8000998:	4b14      	ldr	r3, [pc, #80]	@ (80009ec <v_FSR_Data_Handler+0x78>)
 800099a:	6018      	str	r0, [r3, #0]
		if(!mask){
 800099c:	4b14      	ldr	r3, [pc, #80]	@ (80009f0 <v_FSR_Data_Handler+0x7c>)
 800099e:	881b      	ldrh	r3, [r3, #0]
 80009a0:	b94b      	cbnz	r3, 80009b6 <v_FSR_Data_Handler+0x42>
			if(i_FSR_Read(ADDR_FSR_LEFT, ADS111X_REG_CONVERT, 2) == COMM_STAT_OK){
 80009a2:	2202      	movs	r2, #2
 80009a4:	2100      	movs	r1, #0
 80009a6:	2090      	movs	r0, #144	@ 0x90
 80009a8:	f7ff ff2a 	bl	8000800 <i_FSR_Read>
 80009ac:	2801      	cmp	r0, #1
 80009ae:	d110      	bne.n	80009d2 <v_FSR_Data_Handler+0x5e>
				mask  = 1;
 80009b0:	4b0f      	ldr	r3, [pc, #60]	@ (80009f0 <v_FSR_Data_Handler+0x7c>)
 80009b2:	2201      	movs	r2, #1
 80009b4:	801a      	strh	r2, [r3, #0]
		if(i_FSR_Read(ADDR_FSR_RIGHT, ADS111X_REG_CONVERT, 2) == COMM_STAT_OK){
 80009b6:	2202      	movs	r2, #2
 80009b8:	2100      	movs	r1, #0
 80009ba:	2092      	movs	r0, #146	@ 0x92
 80009bc:	f7ff ff20 	bl	8000800 <i_FSR_Read>
 80009c0:	2801      	cmp	r0, #1
 80009c2:	d10a      	bne.n	80009da <v_FSR_Data_Handler+0x66>
			mask  = 0;
 80009c4:	4b0a      	ldr	r3, [pc, #40]	@ (80009f0 <v_FSR_Data_Handler+0x7c>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	801a      	strh	r2, [r3, #0]
			timItv = 100;
 80009ca:	4b07      	ldr	r3, [pc, #28]	@ (80009e8 <v_FSR_Data_Handler+0x74>)
 80009cc:	2264      	movs	r2, #100	@ 0x64
 80009ce:	601a      	str	r2, [r3, #0]
 80009d0:	e7d5      	b.n	800097e <v_FSR_Data_Handler+0xa>
				timItv = 10;
 80009d2:	4b05      	ldr	r3, [pc, #20]	@ (80009e8 <v_FSR_Data_Handler+0x74>)
 80009d4:	220a      	movs	r2, #10
 80009d6:	601a      	str	r2, [r3, #0]
				return;
 80009d8:	e7d1      	b.n	800097e <v_FSR_Data_Handler+0xa>
			timItv = 10;
 80009da:	4b03      	ldr	r3, [pc, #12]	@ (80009e8 <v_FSR_Data_Handler+0x74>)
 80009dc:	220a      	movs	r2, #10
 80009de:	601a      	str	r2, [r3, #0]
			return;
 80009e0:	e7cd      	b.n	800097e <v_FSR_Data_Handler+0xa>
 80009e2:	bf00      	nop
 80009e4:	240006c4 	.word	0x240006c4
 80009e8:	240006a0 	.word	0x240006a0
 80009ec:	240006a4 	.word	0x240006a4
 80009f0:	2400069c 	.word	0x2400069c

080009f4 <u16_FSR_Get_Left>:
}


uint16_t u16_FSR_Get_Left(){
	return u16_fsr_left;
}
 80009f4:	4b01      	ldr	r3, [pc, #4]	@ (80009fc <u16_FSR_Get_Left+0x8>)
 80009f6:	8818      	ldrh	r0, [r3, #0]
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop
 80009fc:	240006f4 	.word	0x240006f4

08000a00 <u16_FSR_Get_Right>:

uint16_t u16_FSR_Get_Right(){
	return u16_fsr_right;
}
 8000a00:	4b01      	ldr	r3, [pc, #4]	@ (8000a08 <u16_FSR_Get_Right+0x8>)
 8000a02:	8818      	ldrh	r0, [r3, #0]
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	240006f2 	.word	0x240006f2

08000a0c <v_AS6221_Write_DoneHandler>:
 * - modify	: -
 * note
 * - place in i2c write done handler
 */
void v_AS6221_Write_DoneHandler(uint8_t u8_addr){
	if(u8_addr == ADDR_TEMP_INDOOR){
 8000a0c:	2890      	cmp	r0, #144	@ 0x90
		e_temp_in_evt = COMM_STAT_DONE;
 8000a0e:	bf0c      	ite	eq
 8000a10:	4b02      	ldreq	r3, [pc, #8]	@ (8000a1c <v_AS6221_Write_DoneHandler+0x10>)
	}
	else{
		e_temp_out_evt = COMM_STAT_DONE;
 8000a12:	4b03      	ldrne	r3, [pc, #12]	@ (8000a20 <v_AS6221_Write_DoneHandler+0x14>)
 8000a14:	2204      	movs	r2, #4
 8000a16:	701a      	strb	r2, [r3, #0]
	}
}
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	24000706 	.word	0x24000706
 8000a20:	24000705 	.word	0x24000705

08000a24 <v_AS6221_Read_DoneHandler>:
 * - modify	: -
 * note
 * - place in i2c read done handler
 */
void v_AS6221_Read_DoneHandler(uint8_t u8_addr, uint8_t* pu8_arr, uint16_t u16_len){
	if(u8_addr == ADDR_TEMP_INDOOR){
 8000a24:	2890      	cmp	r0, #144	@ 0x90
 8000a26:	d013      	beq.n	8000a50 <v_AS6221_Read_DoneHandler+0x2c>
		u16_tempIn |= pu8_arr[1];
		tempInDoor = u16_tempIn * TEMP_LSB_UNIT;
		e_temp_in_evt = COMM_STAT_DONE;
	}
	else{
		u16_tempOut = pu8_arr[0] << 8;
 8000a28:	780b      	ldrb	r3, [r1, #0]
 8000a2a:	021b      	lsls	r3, r3, #8
 8000a2c:	4a12      	ldr	r2, [pc, #72]	@ (8000a78 <v_AS6221_Read_DoneHandler+0x54>)
 8000a2e:	8013      	strh	r3, [r2, #0]
		u16_tempOut |= pu8_arr[1];
 8000a30:	7849      	ldrb	r1, [r1, #1]
 8000a32:	430b      	orrs	r3, r1
 8000a34:	8013      	strh	r3, [r2, #0]
		tempOutDoor = u16_tempOut * TEMP_LSB_UNIT;
 8000a36:	ee07 3a10 	vmov	s14, r3
 8000a3a:	eeba 7bec 	vcvt.f64.s32	d7, d7, #7
 8000a3e:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8000a42:	4b0e      	ldr	r3, [pc, #56]	@ (8000a7c <v_AS6221_Read_DoneHandler+0x58>)
 8000a44:	ed83 7a00 	vstr	s14, [r3]
		e_temp_out_evt = COMM_STAT_DONE;
 8000a48:	4b0d      	ldr	r3, [pc, #52]	@ (8000a80 <v_AS6221_Read_DoneHandler+0x5c>)
 8000a4a:	2204      	movs	r2, #4
 8000a4c:	701a      	strb	r2, [r3, #0]
	}
}
 8000a4e:	4770      	bx	lr
		u16_tempIn = pu8_arr[0] << 8;
 8000a50:	780b      	ldrb	r3, [r1, #0]
 8000a52:	021b      	lsls	r3, r3, #8
 8000a54:	4a0b      	ldr	r2, [pc, #44]	@ (8000a84 <v_AS6221_Read_DoneHandler+0x60>)
 8000a56:	8013      	strh	r3, [r2, #0]
		u16_tempIn |= pu8_arr[1];
 8000a58:	7849      	ldrb	r1, [r1, #1]
 8000a5a:	430b      	orrs	r3, r1
 8000a5c:	8013      	strh	r3, [r2, #0]
		tempInDoor = u16_tempIn * TEMP_LSB_UNIT;
 8000a5e:	ee07 3a10 	vmov	s14, r3
 8000a62:	eeba 7bec 	vcvt.f64.s32	d7, d7, #7
 8000a66:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8000a6a:	4b07      	ldr	r3, [pc, #28]	@ (8000a88 <v_AS6221_Read_DoneHandler+0x64>)
 8000a6c:	ed83 7a00 	vstr	s14, [r3]
		e_temp_in_evt = COMM_STAT_DONE;
 8000a70:	4b06      	ldr	r3, [pc, #24]	@ (8000a8c <v_AS6221_Read_DoneHandler+0x68>)
 8000a72:	2204      	movs	r2, #4
 8000a74:	701a      	strb	r2, [r3, #0]
 8000a76:	4770      	bx	lr
 8000a78:	2400071a 	.word	0x2400071a
 8000a7c:	24000714 	.word	0x24000714
 8000a80:	24000705 	.word	0x24000705
 8000a84:	24000718 	.word	0x24000718
 8000a88:	24000710 	.word	0x24000710
 8000a8c:	24000706 	.word	0x24000706

08000a90 <i_Temp_InOut_Write>:




int i_Temp_InOut_Write(uint8_t u8_addr, uint16_t u16_memAddr, uint8_t* pu8, uint16_t u16_cnt){
 8000a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a92:	4604      	mov	r4, r0
 8000a94:	460d      	mov	r5, r1
 8000a96:	4616      	mov	r6, r2
 8000a98:	461f      	mov	r7, r3
	if(u8_addr == ADDR_TEMP_INDOOR){
 8000a9a:	2890      	cmp	r0, #144	@ 0x90
 8000a9c:	d00d      	beq.n	8000aba <i_Temp_InOut_Write+0x2a>
		u32_toutRef_In = u32_Tim_1msGet();
		e_temp_in_evt = COMM_STAT_BUSY;
	}
	else{
		u32_toutRef_Out = u32_Tim_1msGet();
 8000a9e:	f019 fa57 	bl	8019f50 <u32_Tim_1msGet>
 8000aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8000acc <i_Temp_InOut_Write+0x3c>)
 8000aa4:	6018      	str	r0, [r3, #0]
		e_temp_out_evt = COMM_STAT_BUSY;
 8000aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ad0 <i_Temp_InOut_Write+0x40>)
 8000aa8:	2202      	movs	r2, #2
 8000aaa:	701a      	strb	r2, [r3, #0]
	}
	return i_I2C1_Write(u8_addr, u16_memAddr, pu8, u16_cnt);
 8000aac:	463b      	mov	r3, r7
 8000aae:	4632      	mov	r2, r6
 8000ab0:	4629      	mov	r1, r5
 8000ab2:	4620      	mov	r0, r4
 8000ab4:	f018 fc3c 	bl	8019330 <i_I2C1_Write>
}
 8000ab8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		u32_toutRef_In = u32_Tim_1msGet();
 8000aba:	f019 fa49 	bl	8019f50 <u32_Tim_1msGet>
 8000abe:	4b05      	ldr	r3, [pc, #20]	@ (8000ad4 <i_Temp_InOut_Write+0x44>)
 8000ac0:	6018      	str	r0, [r3, #0]
		e_temp_in_evt = COMM_STAT_BUSY;
 8000ac2:	4b05      	ldr	r3, [pc, #20]	@ (8000ad8 <i_Temp_InOut_Write+0x48>)
 8000ac4:	2202      	movs	r2, #2
 8000ac6:	701a      	strb	r2, [r3, #0]
 8000ac8:	e7f0      	b.n	8000aac <i_Temp_InOut_Write+0x1c>
 8000aca:	bf00      	nop
 8000acc:	24000708 	.word	0x24000708
 8000ad0:	24000705 	.word	0x24000705
 8000ad4:	2400070c 	.word	0x2400070c
 8000ad8:	24000706 	.word	0x24000706

08000adc <i_Temp_InOut_Read>:


int i_Temp_InOut_Read(uint8_t u8_addr, uint16_t u16_memAddr, uint16_t u16_cnt){
 8000adc:	b570      	push	{r4, r5, r6, lr}
 8000ade:	4604      	mov	r4, r0
 8000ae0:	460d      	mov	r5, r1
 8000ae2:	4616      	mov	r6, r2
	if(u8_addr == ADDR_TEMP_INDOOR){
 8000ae4:	2890      	cmp	r0, #144	@ 0x90
 8000ae6:	d00c      	beq.n	8000b02 <i_Temp_InOut_Read+0x26>
		u32_toutRef_In = u32_Tim_1msGet();
		e_temp_in_evt = COMM_STAT_BUSY;
	}
	else{
		u32_toutRef_Out = u32_Tim_1msGet();
 8000ae8:	f019 fa32 	bl	8019f50 <u32_Tim_1msGet>
 8000aec:	4b09      	ldr	r3, [pc, #36]	@ (8000b14 <i_Temp_InOut_Read+0x38>)
 8000aee:	6018      	str	r0, [r3, #0]
		e_temp_out_evt = COMM_STAT_BUSY;
 8000af0:	4b09      	ldr	r3, [pc, #36]	@ (8000b18 <i_Temp_InOut_Read+0x3c>)
 8000af2:	2202      	movs	r2, #2
 8000af4:	701a      	strb	r2, [r3, #0]
	}
	return i_I2C1_Read(u8_addr, u16_memAddr, u16_cnt);
 8000af6:	4632      	mov	r2, r6
 8000af8:	4629      	mov	r1, r5
 8000afa:	4620      	mov	r0, r4
 8000afc:	f018 fc54 	bl	80193a8 <i_I2C1_Read>
}
 8000b00:	bd70      	pop	{r4, r5, r6, pc}
		u32_toutRef_In = u32_Tim_1msGet();
 8000b02:	f019 fa25 	bl	8019f50 <u32_Tim_1msGet>
 8000b06:	4b05      	ldr	r3, [pc, #20]	@ (8000b1c <i_Temp_InOut_Read+0x40>)
 8000b08:	6018      	str	r0, [r3, #0]
		e_temp_in_evt = COMM_STAT_BUSY;
 8000b0a:	4b05      	ldr	r3, [pc, #20]	@ (8000b20 <i_Temp_InOut_Read+0x44>)
 8000b0c:	2202      	movs	r2, #2
 8000b0e:	701a      	strb	r2, [r3, #0]
 8000b10:	e7f1      	b.n	8000af6 <i_Temp_InOut_Read+0x1a>
 8000b12:	bf00      	nop
 8000b14:	24000708 	.word	0x24000708
 8000b18:	24000705 	.word	0x24000705
 8000b1c:	2400070c 	.word	0x2400070c
 8000b20:	24000706 	.word	0x24000706

08000b24 <v_Temp_InOut_Tout_Handler>:

static e_COMM_STAT_t e_temp_inout_config;

void v_Temp_InOut_Tout_Handler(){
 8000b24:	b508      	push	{r3, lr}
	if((e_temp_in_evt == COMM_STAT_BUSY) && _b_Tim_Is_OVR(u32_Tim_1msGet(), u32_toutRef_In, 2000)){
 8000b26:	4b1b      	ldr	r3, [pc, #108]	@ (8000b94 <v_Temp_InOut_Tout_Handler+0x70>)
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	2b02      	cmp	r3, #2
 8000b2c:	d004      	beq.n	8000b38 <v_Temp_InOut_Tout_Handler+0x14>
		e_temp_inout_config = COMM_STAT_ERR;
		v_Mode_Set_Error(modeERR_TEMP_OUT);
		v_Mode_SetNext(modeERROR);
	}

	if((e_temp_out_evt == COMM_STAT_BUSY) && _b_Tim_Is_OVR(u32_Tim_1msGet(), u32_toutRef_Out, 2000)){
 8000b2e:	4b1a      	ldr	r3, [pc, #104]	@ (8000b98 <v_Temp_InOut_Tout_Handler+0x74>)
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	2b02      	cmp	r3, #2
 8000b34:	d017      	beq.n	8000b66 <v_Temp_InOut_Tout_Handler+0x42>
		e_temp_out_evt = COMM_STAT_READY;
		e_temp_inout_config = COMM_STAT_ERR;
		v_Mode_Set_Error(modeERR_TEMP_OUT);
		v_Mode_SetNext(modeERROR);
	}
}
 8000b36:	bd08      	pop	{r3, pc}
	if((e_temp_in_evt == COMM_STAT_BUSY) && _b_Tim_Is_OVR(u32_Tim_1msGet(), u32_toutRef_In, 2000)){
 8000b38:	f019 fa0a 	bl	8019f50 <u32_Tim_1msGet>
 8000b3c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000b40:	4b16      	ldr	r3, [pc, #88]	@ (8000b9c <v_Temp_InOut_Tout_Handler+0x78>)
 8000b42:	6819      	ldr	r1, [r3, #0]
 8000b44:	f01c fdf0 	bl	801d728 <_b_Tim_Is_OVR>
 8000b48:	2800      	cmp	r0, #0
 8000b4a:	d0f0      	beq.n	8000b2e <v_Temp_InOut_Tout_Handler+0xa>
		e_temp_in_evt = COMM_STAT_READY;
 8000b4c:	4b11      	ldr	r3, [pc, #68]	@ (8000b94 <v_Temp_InOut_Tout_Handler+0x70>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	701a      	strb	r2, [r3, #0]
		e_temp_inout_config = COMM_STAT_ERR;
 8000b52:	4b13      	ldr	r3, [pc, #76]	@ (8000ba0 <v_Temp_InOut_Tout_Handler+0x7c>)
 8000b54:	2203      	movs	r2, #3
 8000b56:	701a      	strb	r2, [r3, #0]
		v_Mode_Set_Error(modeERR_TEMP_OUT);
 8000b58:	2002      	movs	r0, #2
 8000b5a:	f01a fdad 	bl	801b6b8 <v_Mode_Set_Error>
		v_Mode_SetNext(modeERROR);
 8000b5e:	2008      	movs	r0, #8
 8000b60:	f01a fd92 	bl	801b688 <v_Mode_SetNext>
 8000b64:	e7e3      	b.n	8000b2e <v_Temp_InOut_Tout_Handler+0xa>
	if((e_temp_out_evt == COMM_STAT_BUSY) && _b_Tim_Is_OVR(u32_Tim_1msGet(), u32_toutRef_Out, 2000)){
 8000b66:	f019 f9f3 	bl	8019f50 <u32_Tim_1msGet>
 8000b6a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ba4 <v_Temp_InOut_Tout_Handler+0x80>)
 8000b70:	6819      	ldr	r1, [r3, #0]
 8000b72:	f01c fdd9 	bl	801d728 <_b_Tim_Is_OVR>
 8000b76:	2800      	cmp	r0, #0
 8000b78:	d0dd      	beq.n	8000b36 <v_Temp_InOut_Tout_Handler+0x12>
		e_temp_out_evt = COMM_STAT_READY;
 8000b7a:	4b07      	ldr	r3, [pc, #28]	@ (8000b98 <v_Temp_InOut_Tout_Handler+0x74>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	701a      	strb	r2, [r3, #0]
		e_temp_inout_config = COMM_STAT_ERR;
 8000b80:	4b07      	ldr	r3, [pc, #28]	@ (8000ba0 <v_Temp_InOut_Tout_Handler+0x7c>)
 8000b82:	2203      	movs	r2, #3
 8000b84:	701a      	strb	r2, [r3, #0]
		v_Mode_Set_Error(modeERR_TEMP_OUT);
 8000b86:	2002      	movs	r0, #2
 8000b88:	f01a fd96 	bl	801b6b8 <v_Mode_Set_Error>
		v_Mode_SetNext(modeERROR);
 8000b8c:	2008      	movs	r0, #8
 8000b8e:	f01a fd7b 	bl	801b688 <v_Mode_SetNext>
}
 8000b92:	e7d0      	b.n	8000b36 <v_Temp_InOut_Tout_Handler+0x12>
 8000b94:	24000706 	.word	0x24000706
 8000b98:	24000705 	.word	0x24000705
 8000b9c:	2400070c 	.word	0x2400070c
 8000ba0:	24000704 	.word	0x24000704
 8000ba4:	24000708 	.word	0x24000708

08000ba8 <v_Temp_InOut_Deinit>:
 * 0	: Reserved	0
 */
#define AS6221_CONFIG_POR	0x40A0

void v_Temp_InOut_Deinit(){
	e_temp_inout_config = COMM_STAT_READY;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	4a03      	ldr	r2, [pc, #12]	@ (8000bb8 <v_Temp_InOut_Deinit+0x10>)
 8000bac:	7013      	strb	r3, [r2, #0]
	e_temp_in_evt = COMM_STAT_READY;
 8000bae:	4a03      	ldr	r2, [pc, #12]	@ (8000bbc <v_Temp_InOut_Deinit+0x14>)
 8000bb0:	7013      	strb	r3, [r2, #0]
	e_temp_out_evt = COMM_STAT_READY;
 8000bb2:	4a03      	ldr	r2, [pc, #12]	@ (8000bc0 <v_Temp_InOut_Deinit+0x18>)
 8000bb4:	7013      	strb	r3, [r2, #0]
}
 8000bb6:	4770      	bx	lr
 8000bb8:	24000704 	.word	0x24000704
 8000bbc:	24000706 	.word	0x24000706
 8000bc0:	24000705 	.word	0x24000705

08000bc4 <e_Temp_InOut_Ready>:

e_COMM_STAT_t e_Temp_InOut_Ready(){
	static int config;
	uint8_t wr[4];

	if(e_temp_inout_config == COMM_STAT_READY){
 8000bc4:	4b24      	ldr	r3, [pc, #144]	@ (8000c58 <e_Temp_InOut_Ready+0x94>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d142      	bne.n	8000c52 <e_Temp_InOut_Ready+0x8e>
e_COMM_STAT_t e_Temp_InOut_Ready(){
 8000bcc:	b500      	push	{lr}
 8000bce:	b083      	sub	sp, #12
		wr[0] = AS6221_CONFIG_POR >> 8;
 8000bd0:	2340      	movs	r3, #64	@ 0x40
 8000bd2:	f88d 3004 	strb.w	r3, [sp, #4]
		wr[1] = AS6221_CONFIG_POR & 0x00FF;
 8000bd6:	23a0      	movs	r3, #160	@ 0xa0
 8000bd8:	f88d 3005 	strb.w	r3, [sp, #5]
		if(!(config & 0x01) && e_temp_in_evt != COMM_STAT_BUSY){
 8000bdc:	4b1f      	ldr	r3, [pc, #124]	@ (8000c5c <e_Temp_InOut_Ready+0x98>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	f013 0f01 	tst.w	r3, #1
 8000be4:	d103      	bne.n	8000bee <e_Temp_InOut_Ready+0x2a>
 8000be6:	4b1e      	ldr	r3, [pc, #120]	@ (8000c60 <e_Temp_InOut_Ready+0x9c>)
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	2b02      	cmp	r3, #2
 8000bec:	d111      	bne.n	8000c12 <e_Temp_InOut_Ready+0x4e>
			if(i_Temp_InOut_Write(ADDR_TEMP_INDOOR, AS6221_REG_CONFIG, wr, 2) == COMM_STAT_OK){
				config |= 0x01;
			}
		}
		if(!(config & 0x02) && e_temp_out_evt != COMM_STAT_BUSY){
 8000bee:	4b1b      	ldr	r3, [pc, #108]	@ (8000c5c <e_Temp_InOut_Ready+0x98>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	f013 0f02 	tst.w	r3, #2
 8000bf6:	d103      	bne.n	8000c00 <e_Temp_InOut_Ready+0x3c>
 8000bf8:	4b1a      	ldr	r3, [pc, #104]	@ (8000c64 <e_Temp_InOut_Ready+0xa0>)
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	2b02      	cmp	r3, #2
 8000bfe:	d116      	bne.n	8000c2e <e_Temp_InOut_Ready+0x6a>
			if(i_Temp_InOut_Write(ADDR_TEMP_OUTDOOR, AS6221_REG_CONFIG, wr, 2) == COMM_STAT_OK){
				config |= 0x02;
			}
		}
		if(config == 0x03){
 8000c00:	4b16      	ldr	r3, [pc, #88]	@ (8000c5c <e_Temp_InOut_Ready+0x98>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	2b03      	cmp	r3, #3
 8000c06:	d020      	beq.n	8000c4a <e_Temp_InOut_Ready+0x86>
			e_temp_inout_config = COMM_STAT_DONE;
		}
	}
	return e_temp_inout_config;
}
 8000c08:	4b13      	ldr	r3, [pc, #76]	@ (8000c58 <e_Temp_InOut_Ready+0x94>)
 8000c0a:	7818      	ldrb	r0, [r3, #0]
 8000c0c:	b003      	add	sp, #12
 8000c0e:	f85d fb04 	ldr.w	pc, [sp], #4
			if(i_Temp_InOut_Write(ADDR_TEMP_INDOOR, AS6221_REG_CONFIG, wr, 2) == COMM_STAT_OK){
 8000c12:	2302      	movs	r3, #2
 8000c14:	aa01      	add	r2, sp, #4
 8000c16:	2101      	movs	r1, #1
 8000c18:	2090      	movs	r0, #144	@ 0x90
 8000c1a:	f7ff ff39 	bl	8000a90 <i_Temp_InOut_Write>
 8000c1e:	2801      	cmp	r0, #1
 8000c20:	d1e5      	bne.n	8000bee <e_Temp_InOut_Ready+0x2a>
				config |= 0x01;
 8000c22:	4a0e      	ldr	r2, [pc, #56]	@ (8000c5c <e_Temp_InOut_Ready+0x98>)
 8000c24:	6813      	ldr	r3, [r2, #0]
 8000c26:	f043 0301 	orr.w	r3, r3, #1
 8000c2a:	6013      	str	r3, [r2, #0]
 8000c2c:	e7df      	b.n	8000bee <e_Temp_InOut_Ready+0x2a>
			if(i_Temp_InOut_Write(ADDR_TEMP_OUTDOOR, AS6221_REG_CONFIG, wr, 2) == COMM_STAT_OK){
 8000c2e:	2302      	movs	r3, #2
 8000c30:	aa01      	add	r2, sp, #4
 8000c32:	2101      	movs	r1, #1
 8000c34:	2092      	movs	r0, #146	@ 0x92
 8000c36:	f7ff ff2b 	bl	8000a90 <i_Temp_InOut_Write>
 8000c3a:	2801      	cmp	r0, #1
 8000c3c:	d1e0      	bne.n	8000c00 <e_Temp_InOut_Ready+0x3c>
				config |= 0x02;
 8000c3e:	4a07      	ldr	r2, [pc, #28]	@ (8000c5c <e_Temp_InOut_Ready+0x98>)
 8000c40:	6813      	ldr	r3, [r2, #0]
 8000c42:	f043 0302 	orr.w	r3, r3, #2
 8000c46:	6013      	str	r3, [r2, #0]
 8000c48:	e7da      	b.n	8000c00 <e_Temp_InOut_Ready+0x3c>
			e_temp_inout_config = COMM_STAT_DONE;
 8000c4a:	4b03      	ldr	r3, [pc, #12]	@ (8000c58 <e_Temp_InOut_Ready+0x94>)
 8000c4c:	2204      	movs	r2, #4
 8000c4e:	701a      	strb	r2, [r3, #0]
 8000c50:	e7da      	b.n	8000c08 <e_Temp_InOut_Ready+0x44>
}
 8000c52:	4b01      	ldr	r3, [pc, #4]	@ (8000c58 <e_Temp_InOut_Ready+0x94>)
 8000c54:	7818      	ldrb	r0, [r3, #0]
 8000c56:	4770      	bx	lr
 8000c58:	24000704 	.word	0x24000704
 8000c5c:	24000700 	.word	0x24000700
 8000c60:	24000706 	.word	0x24000706
 8000c64:	24000705 	.word	0x24000705

08000c68 <v_Temp_InOut_Handler>:




void v_Temp_InOut_Handler(){
 8000c68:	b508      	push	{r3, lr}
	static uint32_t timRef;
	static uint32_t timItv;
	static uint16_t mask;
	if(_b_Tim_Is_OVR(u32_Tim_1msGet(), timRef, timItv)){
 8000c6a:	f019 f971 	bl	8019f50 <u32_Tim_1msGet>
 8000c6e:	4b25      	ldr	r3, [pc, #148]	@ (8000d04 <v_Temp_InOut_Handler+0x9c>)
 8000c70:	681a      	ldr	r2, [r3, #0]
 8000c72:	4b25      	ldr	r3, [pc, #148]	@ (8000d08 <v_Temp_InOut_Handler+0xa0>)
 8000c74:	6819      	ldr	r1, [r3, #0]
 8000c76:	f01c fd57 	bl	801d728 <_b_Tim_Is_OVR>
 8000c7a:	b1c0      	cbz	r0, 8000cae <v_Temp_InOut_Handler+0x46>
		if(mask == 0x00){
 8000c7c:	4b23      	ldr	r3, [pc, #140]	@ (8000d0c <v_Temp_InOut_Handler+0xa4>)
 8000c7e:	881b      	ldrh	r3, [r3, #0]
 8000c80:	b1b3      	cbz	r3, 8000cb0 <v_Temp_InOut_Handler+0x48>
			timRef = u32_Tim_1msGet();
			timItv = 0;
		}
		if(!(mask & 0x01) && e_temp_in_evt != COMM_STAT_BUSY){
 8000c82:	4b22      	ldr	r3, [pc, #136]	@ (8000d0c <v_Temp_InOut_Handler+0xa4>)
 8000c84:	881b      	ldrh	r3, [r3, #0]
 8000c86:	f013 0f01 	tst.w	r3, #1
 8000c8a:	d103      	bne.n	8000c94 <v_Temp_InOut_Handler+0x2c>
 8000c8c:	4b20      	ldr	r3, [pc, #128]	@ (8000d10 <v_Temp_InOut_Handler+0xa8>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	2b02      	cmp	r3, #2
 8000c92:	d115      	bne.n	8000cc0 <v_Temp_InOut_Handler+0x58>
			if(i_Temp_InOut_Read(ADDR_TEMP_INDOOR, AS6221_REG_TVAL, 2) == COMM_STAT_OK){
				mask |= 0x01;
			}
		}
		if(!(mask & 0x02) && e_temp_out_evt != COMM_STAT_BUSY){
 8000c94:	4b1d      	ldr	r3, [pc, #116]	@ (8000d0c <v_Temp_InOut_Handler+0xa4>)
 8000c96:	881b      	ldrh	r3, [r3, #0]
 8000c98:	f013 0f02 	tst.w	r3, #2
 8000c9c:	d103      	bne.n	8000ca6 <v_Temp_InOut_Handler+0x3e>
 8000c9e:	4b1d      	ldr	r3, [pc, #116]	@ (8000d14 <v_Temp_InOut_Handler+0xac>)
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	2b02      	cmp	r3, #2
 8000ca4:	d119      	bne.n	8000cda <v_Temp_InOut_Handler+0x72>
			if(i_Temp_InOut_Read(ADDR_TEMP_OUTDOOR, AS6221_REG_TVAL, 2) == COMM_STAT_OK){
				mask |= 0x02;
			}
		}
		if(mask == 0x03){
 8000ca6:	4b19      	ldr	r3, [pc, #100]	@ (8000d0c <v_Temp_InOut_Handler+0xa4>)
 8000ca8:	881b      	ldrh	r3, [r3, #0]
 8000caa:	2b03      	cmp	r3, #3
 8000cac:	d022      	beq.n	8000cf4 <v_Temp_InOut_Handler+0x8c>
			mask = 0x00;
			timItv = 100;
		}
	}
}
 8000cae:	bd08      	pop	{r3, pc}
			timRef = u32_Tim_1msGet();
 8000cb0:	f019 f94e 	bl	8019f50 <u32_Tim_1msGet>
 8000cb4:	4b14      	ldr	r3, [pc, #80]	@ (8000d08 <v_Temp_InOut_Handler+0xa0>)
 8000cb6:	6018      	str	r0, [r3, #0]
			timItv = 0;
 8000cb8:	4b12      	ldr	r3, [pc, #72]	@ (8000d04 <v_Temp_InOut_Handler+0x9c>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	601a      	str	r2, [r3, #0]
 8000cbe:	e7e0      	b.n	8000c82 <v_Temp_InOut_Handler+0x1a>
			if(i_Temp_InOut_Read(ADDR_TEMP_INDOOR, AS6221_REG_TVAL, 2) == COMM_STAT_OK){
 8000cc0:	2202      	movs	r2, #2
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	2090      	movs	r0, #144	@ 0x90
 8000cc6:	f7ff ff09 	bl	8000adc <i_Temp_InOut_Read>
 8000cca:	2801      	cmp	r0, #1
 8000ccc:	d1e2      	bne.n	8000c94 <v_Temp_InOut_Handler+0x2c>
				mask |= 0x01;
 8000cce:	4a0f      	ldr	r2, [pc, #60]	@ (8000d0c <v_Temp_InOut_Handler+0xa4>)
 8000cd0:	8813      	ldrh	r3, [r2, #0]
 8000cd2:	f043 0301 	orr.w	r3, r3, #1
 8000cd6:	8013      	strh	r3, [r2, #0]
 8000cd8:	e7dc      	b.n	8000c94 <v_Temp_InOut_Handler+0x2c>
			if(i_Temp_InOut_Read(ADDR_TEMP_OUTDOOR, AS6221_REG_TVAL, 2) == COMM_STAT_OK){
 8000cda:	2202      	movs	r2, #2
 8000cdc:	2100      	movs	r1, #0
 8000cde:	2092      	movs	r0, #146	@ 0x92
 8000ce0:	f7ff fefc 	bl	8000adc <i_Temp_InOut_Read>
 8000ce4:	2801      	cmp	r0, #1
 8000ce6:	d1de      	bne.n	8000ca6 <v_Temp_InOut_Handler+0x3e>
				mask |= 0x02;
 8000ce8:	4a08      	ldr	r2, [pc, #32]	@ (8000d0c <v_Temp_InOut_Handler+0xa4>)
 8000cea:	8813      	ldrh	r3, [r2, #0]
 8000cec:	f043 0302 	orr.w	r3, r3, #2
 8000cf0:	8013      	strh	r3, [r2, #0]
 8000cf2:	e7d8      	b.n	8000ca6 <v_Temp_InOut_Handler+0x3e>
			mask = 0x00;
 8000cf4:	4b05      	ldr	r3, [pc, #20]	@ (8000d0c <v_Temp_InOut_Handler+0xa4>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	801a      	strh	r2, [r3, #0]
			timItv = 100;
 8000cfa:	4b02      	ldr	r3, [pc, #8]	@ (8000d04 <v_Temp_InOut_Handler+0x9c>)
 8000cfc:	2264      	movs	r2, #100	@ 0x64
 8000cfe:	601a      	str	r2, [r3, #0]
}
 8000d00:	e7d5      	b.n	8000cae <v_Temp_InOut_Handler+0x46>
 8000d02:	bf00      	nop
 8000d04:	240006f8 	.word	0x240006f8
 8000d08:	240006fc 	.word	0x240006fc
 8000d0c:	240006f6 	.word	0x240006f6
 8000d10:	24000706 	.word	0x24000706
 8000d14:	24000705 	.word	0x24000705

08000d18 <f_Temp_In_Get>:



float f_Temp_In_Get(){
	return tempInDoor;
}
 8000d18:	4b01      	ldr	r3, [pc, #4]	@ (8000d20 <f_Temp_In_Get+0x8>)
 8000d1a:	ed93 0a00 	vldr	s0, [r3]
 8000d1e:	4770      	bx	lr
 8000d20:	24000710 	.word	0x24000710

08000d24 <f_Temp_Out_Get>:

float f_Temp_Out_Get(){
	return tempOutDoor;
}
 8000d24:	4b01      	ldr	r3, [pc, #4]	@ (8000d2c <f_Temp_Out_Get+0x8>)
 8000d26:	ed93 0a00 	vldr	s0, [r3]
 8000d2a:	4770      	bx	lr
 8000d2c:	24000714 	.word	0x24000714

08000d30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d34:	b08c      	sub	sp, #48	@ 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d36:	2400      	movs	r4, #0
 8000d38:	9407      	str	r4, [sp, #28]
 8000d3a:	9408      	str	r4, [sp, #32]
 8000d3c:	9409      	str	r4, [sp, #36]	@ 0x24
 8000d3e:	940a      	str	r4, [sp, #40]	@ 0x28
 8000d40:	940b      	str	r4, [sp, #44]	@ 0x2c
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d42:	4b66      	ldr	r3, [pc, #408]	@ (8000edc <MX_GPIO_Init+0x1ac>)
 8000d44:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000d48:	f042 0210 	orr.w	r2, r2, #16
 8000d4c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000d50:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000d54:	f002 0210 	and.w	r2, r2, #16
 8000d58:	9201      	str	r2, [sp, #4]
 8000d5a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d5c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000d60:	f042 0204 	orr.w	r2, r2, #4
 8000d64:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000d68:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000d6c:	f002 0204 	and.w	r2, r2, #4
 8000d70:	9202      	str	r2, [sp, #8]
 8000d72:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d74:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000d78:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000d7c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000d80:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000d84:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000d88:	9203      	str	r2, [sp, #12]
 8000d8a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d8c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000d90:	f042 0201 	orr.w	r2, r2, #1
 8000d94:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000d98:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000d9c:	f002 0201 	and.w	r2, r2, #1
 8000da0:	9204      	str	r2, [sp, #16]
 8000da2:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000da4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000da8:	f042 0202 	orr.w	r2, r2, #2
 8000dac:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000db0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000db4:	f002 0202 	and.w	r2, r2, #2
 8000db8:	9205      	str	r2, [sp, #20]
 8000dba:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dbc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000dc0:	f042 0208 	orr.w	r2, r2, #8
 8000dc4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000dc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dcc:	f003 0308 	and.w	r3, r3, #8
 8000dd0:	9306      	str	r3, [sp, #24]
 8000dd2:	9b06      	ldr	r3, [sp, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DO_12VA_EN_Pin|DO_PAD_EN_Pin|DO_FAN_EN_Pin|DO_ACT_TOF1_SHUT_Pin, GPIO_PIN_RESET);
 8000dd4:	f8df 8118 	ldr.w	r8, [pc, #280]	@ 8000ef0 <MX_GPIO_Init+0x1c0>
 8000dd8:	4622      	mov	r2, r4
 8000dda:	f24e 0110 	movw	r1, #57360	@ 0xe010
 8000dde:	4640      	mov	r0, r8
 8000de0:	f006 fa56 	bl	8007290 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DO_TOF2_SHUT_Pin|DO_AUDIO_SHDN_Pin|DO_I2C5_ADD_Pin, GPIO_PIN_RESET);
 8000de4:	4e3e      	ldr	r6, [pc, #248]	@ (8000ee0 <MX_GPIO_Init+0x1b0>)
 8000de6:	4622      	mov	r2, r4
 8000de8:	f44f 6150 	mov.w	r1, #3328	@ 0xd00
 8000dec:	4630      	mov	r0, r6
 8000dee:	f006 fa4f 	bl	8007290 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DO_CTRL_LED2_Pin|DO_EXT_IO1_Pin|DO_EXT_IO2_Pin|DO_EXT_IO3_Pin
 8000df2:	4d3c      	ldr	r5, [pc, #240]	@ (8000ee4 <MX_GPIO_Init+0x1b4>)
 8000df4:	4622      	mov	r2, r4
 8000df6:	f241 010f 	movw	r1, #4111	@ 0x100f
 8000dfa:	4628      	mov	r0, r5
 8000dfc:	f006 fa48 	bl	8007290 <HAL_GPIO_WritePin>
                          |DO_EXT_IO4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DO_12VA_EN_Pin DO_PAD_EN_Pin DO_FAN_EN_Pin DO_ACT_TOF1_SHUT_Pin */
  GPIO_InitStruct.Pin = DO_12VA_EN_Pin|DO_PAD_EN_Pin|DO_FAN_EN_Pin|DO_ACT_TOF1_SHUT_Pin;
 8000e00:	f24e 0310 	movw	r3, #57360	@ 0xe010
 8000e04:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e06:	2701      	movs	r7, #1
 8000e08:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0a:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e0c:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e0e:	a907      	add	r1, sp, #28
 8000e10:	4640      	mov	r0, r8
 8000e12:	f006 f88f 	bl	8006f34 <HAL_GPIO_Init>

  /*Configure GPIO pin : DI_ACT_TOF1_GPIO_Pin */
  GPIO_InitStruct.Pin = DI_ACT_TOF1_GPIO_Pin;
 8000e16:	f04f 0880 	mov.w	r8, #128	@ 0x80
 8000e1a:	f8cd 801c 	str.w	r8, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e1e:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e20:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(DI_ACT_TOF1_GPIO_GPIO_Port, &GPIO_InitStruct);
 8000e22:	a907      	add	r1, sp, #28
 8000e24:	4830      	ldr	r0, [pc, #192]	@ (8000ee8 <MX_GPIO_Init+0x1b8>)
 8000e26:	f006 f885 	bl	8006f34 <HAL_GPIO_Init>

  /*Configure GPIO pins : DI_IMUR_INT_Pin DI_IMUL_INT_Pin */
  GPIO_InitStruct.Pin = DI_IMUR_INT_Pin|DI_IMUL_INT_Pin;
 8000e2a:	2306      	movs	r3, #6
 8000e2c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e2e:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e30:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e32:	a907      	add	r1, sp, #28
 8000e34:	482d      	ldr	r0, [pc, #180]	@ (8000eec <MX_GPIO_Init+0x1bc>)
 8000e36:	f006 f87d 	bl	8006f34 <HAL_GPIO_Init>

  /*Configure GPIO pin : DI_TOF2_GPIO_Pin */
  GPIO_InitStruct.Pin = DI_TOF2_GPIO_Pin;
 8000e3a:	f8cd 801c 	str.w	r8, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e3e:	f44f 1804 	mov.w	r8, #2162688	@ 0x210000
 8000e42:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e46:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(DI_TOF2_GPIO_GPIO_Port, &GPIO_InitStruct);
 8000e48:	a907      	add	r1, sp, #28
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	f006 f872 	bl	8006f34 <HAL_GPIO_Init>

  /*Configure GPIO pins : DO_TOF2_SHUT_Pin DO_AUDIO_SHDN_Pin DO_I2C5_ADD_Pin */
  GPIO_InitStruct.Pin = DO_TOF2_SHUT_Pin|DO_AUDIO_SHDN_Pin|DO_I2C5_ADD_Pin;
 8000e50:	f44f 6350 	mov.w	r3, #3328	@ 0xd00
 8000e54:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e56:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e58:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5a:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e5c:	a907      	add	r1, sp, #28
 8000e5e:	4630      	mov	r0, r6
 8000e60:	f006 f868 	bl	8006f34 <HAL_GPIO_Init>

  /*Configure GPIO pin : DI_CTRL_SW1_Pin */
  GPIO_InitStruct.Pin = DI_CTRL_SW1_Pin;
 8000e64:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e68:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e6a:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6c:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(DI_CTRL_SW1_GPIO_Port, &GPIO_InitStruct);
 8000e6e:	a907      	add	r1, sp, #28
 8000e70:	4630      	mov	r0, r6
 8000e72:	f006 f85f 	bl	8006f34 <HAL_GPIO_Init>

  /*Configure GPIO pins : DO_CTRL_LED2_Pin DO_EXT_IO1_Pin DO_EXT_IO2_Pin DO_EXT_IO3_Pin
                           DO_EXT_IO4_Pin */
  GPIO_InitStruct.Pin = DO_CTRL_LED2_Pin|DO_EXT_IO1_Pin|DO_EXT_IO2_Pin|DO_EXT_IO3_Pin
 8000e76:	f241 030f 	movw	r3, #4111	@ 0x100f
 8000e7a:	9307      	str	r3, [sp, #28]
                          |DO_EXT_IO4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e7c:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7e:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e80:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e82:	a907      	add	r1, sp, #28
 8000e84:	4628      	mov	r0, r5
 8000e86:	f006 f855 	bl	8006f34 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXTI14_PWR_Pin */
  GPIO_InitStruct.Pin = EXTI14_PWR_Pin;
 8000e8a:	f44f 4680 	mov.w	r6, #16384	@ 0x4000
 8000e8e:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e90:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e94:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(EXTI14_PWR_GPIO_Port, &GPIO_InitStruct);
 8000e96:	a907      	add	r1, sp, #28
 8000e98:	4628      	mov	r0, r5
 8000e9a:	f006 f84b 	bl	8006f34 <HAL_GPIO_Init>

  /*Configure GPIO pins : DI_CTRL_SW2_Pin DI_DET_SD_Pin */
  GPIO_InitStruct.Pin = DI_CTRL_SW2_Pin|DI_DET_SD_Pin;
 8000e9e:	f248 0320 	movw	r3, #32800	@ 0x8020
 8000ea2:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ea4:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea6:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ea8:	a907      	add	r1, sp, #28
 8000eaa:	4628      	mov	r0, r5
 8000eac:	f006 f842 	bl	8006f34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI14_PWR_EXTI_IRQn, 4, 0);
 8000eb0:	4622      	mov	r2, r4
 8000eb2:	2104      	movs	r1, #4
 8000eb4:	2028      	movs	r0, #40	@ 0x28
 8000eb6:	f003 fbf1 	bl	800469c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI14_PWR_EXTI_IRQn);
 8000eba:	2028      	movs	r0, #40	@ 0x28
 8000ebc:	f003 fc22 	bl	8004704 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  HAL_GPIO_DeInit(EXTI14_PWR_GPIO_Port, EXTI14_PWR_Pin);
 8000ec0:	4631      	mov	r1, r6
 8000ec2:	4628      	mov	r0, r5
 8000ec4:	f006 f932 	bl	800712c <HAL_GPIO_DeInit>
  GPIO_InitStruct.Pin = EXTI14_PWR_Pin;
 8000ec8:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eca:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ecc:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(EXTI14_PWR_GPIO_Port, &GPIO_InitStruct);
 8000ece:	a907      	add	r1, sp, #28
 8000ed0:	4628      	mov	r0, r5
 8000ed2:	f006 f82f 	bl	8006f34 <HAL_GPIO_Init>
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ed6:	b00c      	add	sp, #48	@ 0x30
 8000ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000edc:	58024400 	.word	0x58024400
 8000ee0:	58021000 	.word	0x58021000
 8000ee4:	58020c00 	.word	0x58020c00
 8000ee8:	58020000 	.word	0x58020000
 8000eec:	58020400 	.word	0x58020400
 8000ef0:	58020800 	.word	0x58020800

08000ef4 <MX_TIM7_Init>:
{
 8000ef4:	b500      	push	{lr}
 8000ef6:	b085      	sub	sp, #20
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ef8:	2300      	movs	r3, #0
 8000efa:	9301      	str	r3, [sp, #4]
 8000efc:	9302      	str	r3, [sp, #8]
 8000efe:	9303      	str	r3, [sp, #12]
  htim7.Instance = TIM7;
 8000f00:	480d      	ldr	r0, [pc, #52]	@ (8000f38 <MX_TIM7_Init+0x44>)
 8000f02:	4a0e      	ldr	r2, [pc, #56]	@ (8000f3c <MX_TIM7_Init+0x48>)
 8000f04:	6002      	str	r2, [r0, #0]
  htim7.Init.Prescaler = 191;
 8000f06:	22bf      	movs	r2, #191	@ 0xbf
 8000f08:	6042      	str	r2, [r0, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f0a:	6083      	str	r3, [r0, #8]
  htim7.Init.Period = 99;
 8000f0c:	2363      	movs	r3, #99	@ 0x63
 8000f0e:	60c3      	str	r3, [r0, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f10:	2380      	movs	r3, #128	@ 0x80
 8000f12:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000f14:	f00c fb5e 	bl	800d5d4 <HAL_TIM_Base_Init>
 8000f18:	b950      	cbnz	r0, 8000f30 <MX_TIM7_Init+0x3c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f1e:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000f20:	a901      	add	r1, sp, #4
 8000f22:	4805      	ldr	r0, [pc, #20]	@ (8000f38 <MX_TIM7_Init+0x44>)
 8000f24:	f00d f93a 	bl	800e19c <HAL_TIMEx_MasterConfigSynchronization>
 8000f28:	b920      	cbnz	r0, 8000f34 <MX_TIM7_Init+0x40>
}
 8000f2a:	b005      	add	sp, #20
 8000f2c:	f85d fb04 	ldr.w	pc, [sp], #4
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f30:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f32:	e7fe      	b.n	8000f32 <MX_TIM7_Init+0x3e>
 8000f34:	b672      	cpsid	i
 8000f36:	e7fe      	b.n	8000f36 <MX_TIM7_Init+0x42>
 8000f38:	24000b68 	.word	0x24000b68
 8000f3c:	40001400 	.word	0x40001400

08000f40 <MX_TIM4_Init>:
{
 8000f40:	b500      	push	{lr}
 8000f42:	b08f      	sub	sp, #60	@ 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f44:	2300      	movs	r3, #0
 8000f46:	930a      	str	r3, [sp, #40]	@ 0x28
 8000f48:	930b      	str	r3, [sp, #44]	@ 0x2c
 8000f4a:	930c      	str	r3, [sp, #48]	@ 0x30
 8000f4c:	930d      	str	r3, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f4e:	9307      	str	r3, [sp, #28]
 8000f50:	9308      	str	r3, [sp, #32]
 8000f52:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f54:	9300      	str	r3, [sp, #0]
 8000f56:	9301      	str	r3, [sp, #4]
 8000f58:	9302      	str	r3, [sp, #8]
 8000f5a:	9303      	str	r3, [sp, #12]
 8000f5c:	9304      	str	r3, [sp, #16]
 8000f5e:	9305      	str	r3, [sp, #20]
 8000f60:	9306      	str	r3, [sp, #24]
  htim4.Instance = TIM4;
 8000f62:	481e      	ldr	r0, [pc, #120]	@ (8000fdc <MX_TIM4_Init+0x9c>)
 8000f64:	4a1e      	ldr	r2, [pc, #120]	@ (8000fe0 <MX_TIM4_Init+0xa0>)
 8000f66:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 0;
 8000f68:	6043      	str	r3, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f6a:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 240 - 1;
 8000f6c:	22ef      	movs	r2, #239	@ 0xef
 8000f6e:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f70:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f72:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000f74:	f00c fb2e 	bl	800d5d4 <HAL_TIM_Base_Init>
 8000f78:	bb28      	cbnz	r0, 8000fc6 <MX_TIM4_Init+0x86>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f7e:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000f80:	a90a      	add	r1, sp, #40	@ 0x28
 8000f82:	4816      	ldr	r0, [pc, #88]	@ (8000fdc <MX_TIM4_Init+0x9c>)
 8000f84:	f00c fc72 	bl	800d86c <HAL_TIM_ConfigClockSource>
 8000f88:	b9f8      	cbnz	r0, 8000fca <MX_TIM4_Init+0x8a>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000f8a:	4814      	ldr	r0, [pc, #80]	@ (8000fdc <MX_TIM4_Init+0x9c>)
 8000f8c:	f00c fb52 	bl	800d634 <HAL_TIM_PWM_Init>
 8000f90:	b9e8      	cbnz	r0, 8000fce <MX_TIM4_Init+0x8e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f92:	2300      	movs	r3, #0
 8000f94:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f96:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000f98:	a907      	add	r1, sp, #28
 8000f9a:	4810      	ldr	r0, [pc, #64]	@ (8000fdc <MX_TIM4_Init+0x9c>)
 8000f9c:	f00d f8fe 	bl	800e19c <HAL_TIMEx_MasterConfigSynchronization>
 8000fa0:	b9b8      	cbnz	r0, 8000fd2 <MX_TIM4_Init+0x92>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fa2:	2360      	movs	r3, #96	@ 0x60
 8000fa4:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 0;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	9301      	str	r3, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000faa:	9302      	str	r3, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fac:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000fae:	2204      	movs	r2, #4
 8000fb0:	4669      	mov	r1, sp
 8000fb2:	480a      	ldr	r0, [pc, #40]	@ (8000fdc <MX_TIM4_Init+0x9c>)
 8000fb4:	f00c fbb0 	bl	800d718 <HAL_TIM_PWM_ConfigChannel>
 8000fb8:	b968      	cbnz	r0, 8000fd6 <MX_TIM4_Init+0x96>
  HAL_TIM_MspPostInit(&htim4);
 8000fba:	4808      	ldr	r0, [pc, #32]	@ (8000fdc <MX_TIM4_Init+0x9c>)
 8000fbc:	f001 fbba 	bl	8002734 <HAL_TIM_MspPostInit>
}
 8000fc0:	b00f      	add	sp, #60	@ 0x3c
 8000fc2:	f85d fb04 	ldr.w	pc, [sp], #4
 8000fc6:	b672      	cpsid	i
  while (1)
 8000fc8:	e7fe      	b.n	8000fc8 <MX_TIM4_Init+0x88>
 8000fca:	b672      	cpsid	i
 8000fcc:	e7fe      	b.n	8000fcc <MX_TIM4_Init+0x8c>
 8000fce:	b672      	cpsid	i
 8000fd0:	e7fe      	b.n	8000fd0 <MX_TIM4_Init+0x90>
 8000fd2:	b672      	cpsid	i
 8000fd4:	e7fe      	b.n	8000fd4 <MX_TIM4_Init+0x94>
 8000fd6:	b672      	cpsid	i
 8000fd8:	e7fe      	b.n	8000fd8 <MX_TIM4_Init+0x98>
 8000fda:	bf00      	nop
 8000fdc:	24000bb4 	.word	0x24000bb4
 8000fe0:	40000800 	.word	0x40000800

08000fe4 <SystemClock_Config>:
{
 8000fe4:	b500      	push	{lr}
 8000fe6:	b09d      	sub	sp, #116	@ 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fe8:	224c      	movs	r2, #76	@ 0x4c
 8000fea:	2100      	movs	r1, #0
 8000fec:	a809      	add	r0, sp, #36	@ 0x24
 8000fee:	f020 f933 	bl	8021258 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ff2:	2220      	movs	r2, #32
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	a801      	add	r0, sp, #4
 8000ff8:	f020 f92e 	bl	8021258 <memset>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000ffc:	2002      	movs	r0, #2
 8000ffe:	f008 f871 	bl	80090e4 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001002:	2300      	movs	r3, #0
 8001004:	9300      	str	r3, [sp, #0]
 8001006:	4b22      	ldr	r3, [pc, #136]	@ (8001090 <SystemClock_Config+0xac>)
 8001008:	699a      	ldr	r2, [r3, #24]
 800100a:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 800100e:	619a      	str	r2, [r3, #24]
 8001010:	699b      	ldr	r3, [r3, #24]
 8001012:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001016:	9300      	str	r3, [sp, #0]
 8001018:	9b00      	ldr	r3, [sp, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800101a:	4a1d      	ldr	r2, [pc, #116]	@ (8001090 <SystemClock_Config+0xac>)
 800101c:	6993      	ldr	r3, [r2, #24]
 800101e:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8001022:	d0fb      	beq.n	800101c <SystemClock_Config+0x38>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001024:	2309      	movs	r3, #9
 8001026:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001028:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800102c:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800102e:	2201      	movs	r2, #1
 8001030:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001032:	2302      	movs	r3, #2
 8001034:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001036:	9313      	str	r3, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001038:	9214      	str	r2, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 96;
 800103a:	2260      	movs	r2, #96	@ 0x60
 800103c:	9215      	str	r2, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800103e:	9316      	str	r3, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 125;
 8001040:	227d      	movs	r2, #125	@ 0x7d
 8001042:	9217      	str	r2, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001044:	9318      	str	r3, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001046:	230c      	movs	r3, #12
 8001048:	9319      	str	r3, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800104a:	2300      	movs	r3, #0
 800104c:	931a      	str	r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800104e:	931b      	str	r3, [sp, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001050:	a809      	add	r0, sp, #36	@ 0x24
 8001052:	f008 f86f 	bl	8009134 <HAL_RCC_OscConfig>
 8001056:	b9b8      	cbnz	r0, 8001088 <SystemClock_Config+0xa4>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001058:	233f      	movs	r3, #63	@ 0x3f
 800105a:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800105c:	2303      	movs	r3, #3
 800105e:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001060:	2300      	movs	r3, #0
 8001062:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001064:	2308      	movs	r3, #8
 8001066:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV16;
 8001068:	2370      	movs	r3, #112	@ 0x70
 800106a:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800106c:	2340      	movs	r3, #64	@ 0x40
 800106e:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001070:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001074:	9207      	str	r2, [sp, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001076:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001078:	2102      	movs	r1, #2
 800107a:	a801      	add	r0, sp, #4
 800107c:	f008 fc48 	bl	8009910 <HAL_RCC_ClockConfig>
 8001080:	b920      	cbnz	r0, 800108c <SystemClock_Config+0xa8>
}
 8001082:	b01d      	add	sp, #116	@ 0x74
 8001084:	f85d fb04 	ldr.w	pc, [sp], #4
 8001088:	b672      	cpsid	i
  while (1)
 800108a:	e7fe      	b.n	800108a <SystemClock_Config+0xa6>
 800108c:	b672      	cpsid	i
 800108e:	e7fe      	b.n	800108e <SystemClock_Config+0xaa>
 8001090:	58024800 	.word	0x58024800

08001094 <PeriphCommonClock_Config>:
{
 8001094:	b500      	push	{lr}
 8001096:	b0af      	sub	sp, #188	@ 0xbc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001098:	2298      	movs	r2, #152	@ 0x98
 800109a:	2100      	movs	r1, #0
 800109c:	a808      	add	r0, sp, #32
 800109e:	f020 f8db 	bl	8021258 <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_SDMMC;
 80010a2:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 80010a6:	2300      	movs	r3, #0
 80010a8:	e9cd 2300 	strd	r2, r3, [sp]
  PeriphClkInitStruct.PLL2.PLL2M = 1;
 80010ac:	2301      	movs	r3, #1
 80010ae:	9302      	str	r3, [sp, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 24;
 80010b0:	2218      	movs	r2, #24
 80010b2:	9203      	str	r2, [sp, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 80010b4:	2202      	movs	r2, #2
 80010b6:	9204      	str	r2, [sp, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80010b8:	9205      	str	r2, [sp, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 1;
 80010ba:	9306      	str	r3, [sp, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80010bc:	23c0      	movs	r3, #192	@ 0xc0
 80010be:	9307      	str	r3, [sp, #28]
  PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL2;
 80010c0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010c4:	9314      	str	r3, [sp, #80]	@ 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010c6:	4668      	mov	r0, sp
 80010c8:	f008 fec0 	bl	8009e4c <HAL_RCCEx_PeriphCLKConfig>
 80010cc:	b910      	cbnz	r0, 80010d4 <PeriphCommonClock_Config+0x40>
}
 80010ce:	b02f      	add	sp, #188	@ 0xbc
 80010d0:	f85d fb04 	ldr.w	pc, [sp], #4
 80010d4:	b672      	cpsid	i
  while (1)
 80010d6:	e7fe      	b.n	80010d6 <PeriphCommonClock_Config+0x42>

080010d8 <main>:
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b09e      	sub	sp, #120	@ 0x78
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80010dc:	2400      	movs	r4, #0
 80010de:	940b      	str	r4, [sp, #44]	@ 0x2c
 80010e0:	940c      	str	r4, [sp, #48]	@ 0x30
 80010e2:	940d      	str	r4, [sp, #52]	@ 0x34
 80010e4:	940e      	str	r4, [sp, #56]	@ 0x38
  HAL_MPU_Disable();
 80010e6:	f003 fb53 	bl	8004790 <HAL_MPU_Disable>
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80010ea:	2301      	movs	r3, #1
 80010ec:	f88d 302c 	strb.w	r3, [sp, #44]	@ 0x2c
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80010f0:	f88d 402d 	strb.w	r4, [sp, #45]	@ 0x2d
  MPU_InitStruct.BaseAddress = 0x0;
 80010f4:	940c      	str	r4, [sp, #48]	@ 0x30
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80010f6:	221f      	movs	r2, #31
 80010f8:	f88d 2034 	strb.w	r2, [sp, #52]	@ 0x34
  MPU_InitStruct.SubRegionDisable = 0x87;
 80010fc:	2287      	movs	r2, #135	@ 0x87
 80010fe:	f88d 2035 	strb.w	r2, [sp, #53]	@ 0x35
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001102:	f88d 4036 	strb.w	r4, [sp, #54]	@ 0x36
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001106:	f88d 4037 	strb.w	r4, [sp, #55]	@ 0x37
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800110a:	f88d 3038 	strb.w	r3, [sp, #56]	@ 0x38
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800110e:	f88d 3039 	strb.w	r3, [sp, #57]	@ 0x39
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001112:	f88d 403a 	strb.w	r4, [sp, #58]	@ 0x3a
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001116:	f88d 403b 	strb.w	r4, [sp, #59]	@ 0x3b
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800111a:	a80b      	add	r0, sp, #44	@ 0x2c
 800111c:	f003 fb56 	bl	80047cc <HAL_MPU_ConfigRegion>
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001120:	2004      	movs	r0, #4
 8001122:	f003 fb43 	bl	80047ac <HAL_MPU_Enable>
  HAL_Init();
 8001126:	f002 f81b 	bl	8003160 <HAL_Init>
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800112a:	4bd1      	ldr	r3, [pc, #836]	@ (8001470 <main+0x398>)
 800112c:	695b      	ldr	r3, [r3, #20]
 800112e:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8001132:	d128      	bne.n	8001186 <main+0xae>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8001134:	4bce      	ldr	r3, [pc, #824]	@ (8001470 <main+0x398>)
 8001136:	f8c3 4084 	str.w	r4, [r3, #132]	@ 0x84
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800113a:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 800113e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001142:	f3c3 06c9 	ubfx	r6, r3, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001146:	f3c3 334e 	ubfx	r3, r3, #13, #15
 800114a:	015c      	lsls	r4, r3, #5
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800114c:	f643 75e0 	movw	r5, #16352	@ 0x3fe0
 8001150:	48c7      	ldr	r0, [pc, #796]	@ (8001470 <main+0x398>)
 8001152:	ea04 0105 	and.w	r1, r4, r5
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001156:	4633      	mov	r3, r6
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001158:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
 800115c:	f8c0 2260 	str.w	r2, [r0, #608]	@ 0x260
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8001160:	3b01      	subs	r3, #1
 8001162:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001166:	d1f7      	bne.n	8001158 <main+0x80>
    } while(sets-- != 0U);
 8001168:	3c20      	subs	r4, #32
 800116a:	f114 0f20 	cmn.w	r4, #32
 800116e:	d1f0      	bne.n	8001152 <main+0x7a>
 8001170:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001174:	4abe      	ldr	r2, [pc, #760]	@ (8001470 <main+0x398>)
 8001176:	6953      	ldr	r3, [r2, #20]
 8001178:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800117c:	6153      	str	r3, [r2, #20]
 800117e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001182:	f3bf 8f6f 	isb	sy
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001186:	4bba      	ldr	r3, [pc, #744]	@ (8001470 <main+0x398>)
 8001188:	695b      	ldr	r3, [r3, #20]
 800118a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800118e:	d113      	bne.n	80011b8 <main+0xe0>
  __ASM volatile ("dsb 0xF":::"memory");
 8001190:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001194:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001198:	4bb5      	ldr	r3, [pc, #724]	@ (8001470 <main+0x398>)
 800119a:	2200      	movs	r2, #0
 800119c:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80011a0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80011a4:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80011a8:	695a      	ldr	r2, [r3, #20]
 80011aa:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80011ae:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80011b0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80011b4:	f3bf 8f6f 	isb	sy
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80011b8:	2300      	movs	r3, #0
 80011ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 80011bc:	930c      	str	r3, [sp, #48]	@ 0x30
 80011be:	930d      	str	r3, [sp, #52]	@ 0x34
 80011c0:	930e      	str	r3, [sp, #56]	@ 0x38
  __ASM volatile ("dsb 0xF":::"memory");
 80011c2:	f3bf 8f4f 	dsb	sy
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 80011c6:	4bab      	ldr	r3, [pc, #684]	@ (8001474 <main+0x39c>)
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80011c8:	49a9      	ldr	r1, [pc, #676]	@ (8001470 <main+0x398>)
        op_addr += __SCB_DCACHE_LINE_SIZE;
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 80011ca:	4aab      	ldr	r2, [pc, #684]	@ (8001478 <main+0x3a0>)
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80011cc:	f8c1 3268 	str.w	r3, [r1, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 80011d0:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d1fa      	bne.n	80011cc <main+0xf4>
 80011d6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80011da:	f3bf 8f6f 	isb	sy
  HAL_MPU_Disable();  //  
 80011de:	f003 fad7 	bl	8004790 <HAL_MPU_Disable>
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 80011e2:	2301      	movs	r3, #1
 80011e4:	f88d 302c 	strb.w	r3, [sp, #44]	@ 0x2c
  MPU_InitStruct.BaseAddress      = 0x30004000;
 80011e8:	4aa2      	ldr	r2, [pc, #648]	@ (8001474 <main+0x39c>)
 80011ea:	920c      	str	r2, [sp, #48]	@ 0x30
  MPU_InitStruct.Size             = MPU_REGION_SIZE_16KB;
 80011ec:	220d      	movs	r2, #13
 80011ee:	f88d 2034 	strb.w	r2, [sp, #52]	@ 0x34
  MPU_InitStruct.Number           = MPU_REGION_NUMBER1;
 80011f2:	f88d 302d 	strb.w	r3, [sp, #45]	@ 0x2d
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL0;
 80011f6:	2400      	movs	r4, #0
 80011f8:	f88d 4036 	strb.w	r4, [sp, #54]	@ 0x36
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80011fc:	2303      	movs	r3, #3
 80011fe:	f88d 3037 	strb.w	r3, [sp, #55]	@ 0x37
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_NOT_BUFFERABLE;
 8001202:	f88d 403b 	strb.w	r4, [sp, #59]	@ 0x3b
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_NOT_CACHEABLE;
 8001206:	f88d 403a 	strb.w	r4, [sp, #58]	@ 0x3a
  MPU_InitStruct.IsShareable      = MPU_ACCESS_NOT_SHAREABLE;
 800120a:	f88d 4039 	strb.w	r4, [sp, #57]	@ 0x39
  MPU_InitStruct.SubRegionDisable = 0x00;
 800120e:	f88d 4035 	strb.w	r4, [sp, #53]	@ 0x35
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001212:	f88d 4038 	strb.w	r4, [sp, #56]	@ 0x38
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001216:	a80b      	add	r0, sp, #44	@ 0x2c
 8001218:	f003 fad8 	bl	80047cc <HAL_MPU_ConfigRegion>
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);  //  
 800121c:	2004      	movs	r0, #4
 800121e:	f003 fac5 	bl	80047ac <HAL_MPU_Enable>
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001222:	940b      	str	r4, [sp, #44]	@ 0x2c
 8001224:	940c      	str	r4, [sp, #48]	@ 0x30
 8001226:	940d      	str	r4, [sp, #52]	@ 0x34
 8001228:	940e      	str	r4, [sp, #56]	@ 0x38
  __ASM volatile ("dsb 0xF":::"memory");
 800122a:	f3bf 8f4f 	dsb	sy
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 800122e:	4b93      	ldr	r3, [pc, #588]	@ (800147c <main+0x3a4>)
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8001230:	498f      	ldr	r1, [pc, #572]	@ (8001470 <main+0x398>)
      } while ( op_size > 0 );
 8001232:	4a93      	ldr	r2, [pc, #588]	@ (8001480 <main+0x3a8>)
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8001234:	f8c1 3268 	str.w	r3, [r1, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8001238:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 800123a:	4293      	cmp	r3, r2
 800123c:	d1fa      	bne.n	8001234 <main+0x15c>
 800123e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001242:	f3bf 8f6f 	isb	sy
  HAL_MPU_Disable();  //  
 8001246:	f003 faa3 	bl	8004790 <HAL_MPU_Disable>
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 800124a:	2601      	movs	r6, #1
 800124c:	f88d 602c 	strb.w	r6, [sp, #44]	@ 0x2c
  MPU_InitStruct.BaseAddress      = 0x38003000;
 8001250:	4b8a      	ldr	r3, [pc, #552]	@ (800147c <main+0x3a4>)
 8001252:	930c      	str	r3, [sp, #48]	@ 0x30
  MPU_InitStruct.Size             = MPU_REGION_SIZE_4KB;
 8001254:	f04f 090b 	mov.w	r9, #11
 8001258:	f88d 9034 	strb.w	r9, [sp, #52]	@ 0x34
  MPU_InitStruct.Number           = MPU_REGION_NUMBER2;
 800125c:	f04f 0802 	mov.w	r8, #2
 8001260:	f88d 802d 	strb.w	r8, [sp, #45]	@ 0x2d
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL0;
 8001264:	2400      	movs	r4, #0
 8001266:	f88d 4036 	strb.w	r4, [sp, #54]	@ 0x36
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800126a:	2703      	movs	r7, #3
 800126c:	f88d 7037 	strb.w	r7, [sp, #55]	@ 0x37
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_NOT_BUFFERABLE;
 8001270:	f88d 403b 	strb.w	r4, [sp, #59]	@ 0x3b
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_NOT_CACHEABLE;
 8001274:	f88d 403a 	strb.w	r4, [sp, #58]	@ 0x3a
  MPU_InitStruct.IsShareable      = MPU_ACCESS_NOT_SHAREABLE;
 8001278:	f88d 4039 	strb.w	r4, [sp, #57]	@ 0x39
  MPU_InitStruct.SubRegionDisable = 0x00;
 800127c:	f88d 4035 	strb.w	r4, [sp, #53]	@ 0x35
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001280:	f88d 4038 	strb.w	r4, [sp, #56]	@ 0x38
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001284:	a80b      	add	r0, sp, #44	@ 0x2c
 8001286:	f003 faa1 	bl	80047cc <HAL_MPU_ConfigRegion>
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);  //  
 800128a:	2004      	movs	r0, #4
 800128c:	f003 fa8e 	bl	80047ac <HAL_MPU_Enable>
  SystemClock_Config();
 8001290:	f7ff fea8 	bl	8000fe4 <SystemClock_Config>
  PeriphCommonClock_Config();
 8001294:	f7ff fefe 	bl	8001094 <PeriphCommonClock_Config>
  DWT_Init();
 8001298:	f018 fe66 	bl	8019f68 <DWT_Init>
  v_AUDIO_Init();					//low
 800129c:	f018 fc0e 	bl	8019abc <v_AUDIO_Init>
  v_I2C1_Pin_Deinit();
 80012a0:	f018 fc68 	bl	8019b74 <v_I2C1_Pin_Deinit>
  v_I2C2_Pin_Deinit();
 80012a4:	f018 fc9a 	bl	8019bdc <v_I2C2_Pin_Deinit>
  v_I2C3_Pin_Deinit();
 80012a8:	f018 fcd2 	bl	8019c50 <v_I2C3_Pin_Deinit>
  v_I2C4_Pin_Deinit();
 80012ac:	f018 fd1e 	bl	8019cec <v_I2C4_Pin_Deinit>
  v_I2C5_Pin_Deinit();
 80012b0:	f018 fd56 	bl	8019d60 <v_I2C5_Pin_Deinit>
  MX_GPIO_Init();
 80012b4:	f7ff fd3c 	bl	8000d30 <MX_GPIO_Init>
  v_IO_Disable_12V();
 80012b8:	f018 fbd2 	bl	8019a60 <v_IO_Disable_12V>
  HAL_Delay(2000);
 80012bc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80012c0:	f001 ff8e 	bl	80031e0 <HAL_Delay>
  MX_GPIO_Init();
 80012c4:	f7ff fd34 	bl	8000d30 <MX_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012c8:	4d6e      	ldr	r5, [pc, #440]	@ (8001484 <main+0x3ac>)
 80012ca:	f8d5 30d8 	ldr.w	r3, [r5, #216]	@ 0xd8
 80012ce:	4333      	orrs	r3, r6
 80012d0:	f8c5 30d8 	str.w	r3, [r5, #216]	@ 0xd8
 80012d4:	f8d5 30d8 	ldr.w	r3, [r5, #216]	@ 0xd8
 80012d8:	4033      	ands	r3, r6
 80012da:	9302      	str	r3, [sp, #8]
 80012dc:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80012de:	f8d5 30d8 	ldr.w	r3, [r5, #216]	@ 0xd8
 80012e2:	ea43 0308 	orr.w	r3, r3, r8
 80012e6:	f8c5 30d8 	str.w	r3, [r5, #216]	@ 0xd8
 80012ea:	f8d5 30d8 	ldr.w	r3, [r5, #216]	@ 0xd8
 80012ee:	ea03 0308 	and.w	r3, r3, r8
 80012f2:	9303      	str	r3, [sp, #12]
 80012f4:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 4, 0);
 80012f6:	4622      	mov	r2, r4
 80012f8:	2104      	movs	r1, #4
 80012fa:	4648      	mov	r0, r9
 80012fc:	f003 f9ce 	bl	800469c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001300:	4648      	mov	r0, r9
 8001302:	f003 f9ff 	bl	8004704 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 3, 0);
 8001306:	4622      	mov	r2, r4
 8001308:	4639      	mov	r1, r7
 800130a:	200c      	movs	r0, #12
 800130c:	f003 f9c6 	bl	800469c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001310:	200c      	movs	r0, #12
 8001312:	f003 f9f7 	bl	8004704 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 4, 0);
 8001316:	4622      	mov	r2, r4
 8001318:	2104      	movs	r1, #4
 800131a:	200d      	movs	r0, #13
 800131c:	f003 f9be 	bl	800469c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001320:	200d      	movs	r0, #13
 8001322:	f003 f9ef 	bl	8004704 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 1, 0);
 8001326:	4622      	mov	r2, r4
 8001328:	4631      	mov	r1, r6
 800132a:	200e      	movs	r0, #14
 800132c:	f003 f9b6 	bl	800469c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001330:	200e      	movs	r0, #14
 8001332:	f003 f9e7 	bl	8004704 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 1, 0);
 8001336:	4622      	mov	r2, r4
 8001338:	4631      	mov	r1, r6
 800133a:	200f      	movs	r0, #15
 800133c:	f003 f9ae 	bl	800469c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001340:	200f      	movs	r0, #15
 8001342:	f003 f9df 	bl	8004704 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 3, 0);
 8001346:	4622      	mov	r2, r4
 8001348:	4639      	mov	r1, r7
 800134a:	2010      	movs	r0, #16
 800134c:	f003 f9a6 	bl	800469c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001350:	2010      	movs	r0, #16
 8001352:	f003 f9d7 	bl	8004704 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001356:	4622      	mov	r2, r4
 8001358:	4621      	mov	r1, r4
 800135a:	2011      	movs	r0, #17
 800135c:	f003 f99e 	bl	800469c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001360:	2011      	movs	r0, #17
 8001362:	f003 f9cf 	bl	8004704 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 3, 0);
 8001366:	4622      	mov	r2, r4
 8001368:	4639      	mov	r1, r7
 800136a:	2039      	movs	r0, #57	@ 0x39
 800136c:	f003 f996 	bl	800469c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001370:	2039      	movs	r0, #57	@ 0x39
 8001372:	f003 f9c7 	bl	8004704 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 1, 0);
 8001376:	4622      	mov	r2, r4
 8001378:	4631      	mov	r1, r6
 800137a:	203a      	movs	r0, #58	@ 0x3a
 800137c:	f003 f98e 	bl	800469c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001380:	203a      	movs	r0, #58	@ 0x3a
 8001382:	f003 f9bf 	bl	8004704 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 4, 0);
 8001386:	4622      	mov	r2, r4
 8001388:	2104      	movs	r1, #4
 800138a:	203b      	movs	r0, #59	@ 0x3b
 800138c:	f003 f986 	bl	800469c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001390:	203b      	movs	r0, #59	@ 0x3b
 8001392:	f003 f9b7 	bl	8004704 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 8001396:	4622      	mov	r2, r4
 8001398:	4621      	mov	r1, r4
 800139a:	203c      	movs	r0, #60	@ 0x3c
 800139c:	f003 f97e 	bl	800469c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80013a0:	203c      	movs	r0, #60	@ 0x3c
 80013a2:	f003 f9af 	bl	8004704 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 80013a6:	4622      	mov	r2, r4
 80013a8:	4621      	mov	r1, r4
 80013aa:	2044      	movs	r0, #68	@ 0x44
 80013ac:	f003 f976 	bl	800469c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80013b0:	2044      	movs	r0, #68	@ 0x44
 80013b2:	f003 f9a7 	bl	8004704 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 1, 0);
 80013b6:	4622      	mov	r2, r4
 80013b8:	4631      	mov	r1, r6
 80013ba:	2045      	movs	r0, #69	@ 0x45
 80013bc:	f003 f96e 	bl	800469c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80013c0:	2045      	movs	r0, #69	@ 0x45
 80013c2:	f003 f99f 	bl	8004704 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 1, 0);
 80013c6:	4622      	mov	r2, r4
 80013c8:	4631      	mov	r1, r6
 80013ca:	2046      	movs	r0, #70	@ 0x46
 80013cc:	f003 f966 	bl	800469c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80013d0:	2046      	movs	r0, #70	@ 0x46
 80013d2:	f003 f997 	bl	8004704 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_BDMA_CLK_ENABLE();
 80013d6:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 80013da:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013de:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 80013e2:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 80013e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013ea:	9301      	str	r3, [sp, #4]
 80013ec:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(BDMA_Channel0_IRQn, 4, 0);
 80013ee:	4622      	mov	r2, r4
 80013f0:	2104      	movs	r1, #4
 80013f2:	2081      	movs	r0, #129	@ 0x81
 80013f4:	f003 f952 	bl	800469c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(BDMA_Channel0_IRQn);
 80013f8:	2081      	movs	r0, #129	@ 0x81
 80013fa:	f003 f983 	bl	8004704 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(BDMA_Channel1_IRQn, 4, 0);
 80013fe:	4622      	mov	r2, r4
 8001400:	2104      	movs	r1, #4
 8001402:	2082      	movs	r0, #130	@ 0x82
 8001404:	f003 f94a 	bl	800469c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(BDMA_Channel1_IRQn);
 8001408:	2082      	movs	r0, #130	@ 0x82
 800140a:	f003 f97b 	bl	8004704 <HAL_NVIC_EnableIRQ>
  hsai_BlockA1.Instance = SAI1_Block_A;
 800140e:	481e      	ldr	r0, [pc, #120]	@ (8001488 <main+0x3b0>)
 8001410:	4b1e      	ldr	r3, [pc, #120]	@ (800148c <main+0x3b4>)
 8001412:	6003      	str	r3, [r0, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8001414:	6044      	str	r4, [r0, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8001416:	6084      	str	r4, [r0, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLE;
 8001418:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800141c:	6143      	str	r3, [r0, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 800141e:	6184      	str	r4, [r0, #24]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_HF;
 8001420:	f8c0 801c 	str.w	r8, [r0, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_MCKDIV;
 8001424:	6204      	str	r4, [r0, #32]
  hsai_BlockA1.Init.Mckdiv = 0;
 8001426:	6244      	str	r4, [r0, #36]	@ 0x24
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001428:	60c4      	str	r4, [r0, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800142a:	62c4      	str	r4, [r0, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 800142c:	6304      	str	r4, [r0, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_RELEASED;
 800142e:	2310      	movs	r3, #16
 8001430:	6343      	str	r3, [r0, #52]	@ 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001432:	4643      	mov	r3, r8
 8001434:	4622      	mov	r2, r4
 8001436:	4621      	mov	r1, r4
 8001438:	f00a fa76 	bl	800b928 <HAL_SAI_InitProtocol>
 800143c:	2800      	cmp	r0, #0
 800143e:	f040 839c 	bne.w	8001b7a <main+0xaa2>
  hsai_BlockB1.Instance = SAI1_Block_B;
 8001442:	4813      	ldr	r0, [pc, #76]	@ (8001490 <main+0x3b8>)
 8001444:	4b13      	ldr	r3, [pc, #76]	@ (8001494 <main+0x3bc>)
 8001446:	6003      	str	r3, [r0, #0]
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_TX;
 8001448:	2302      	movs	r3, #2
 800144a:	6043      	str	r3, [r0, #4]
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 800144c:	2201      	movs	r2, #1
 800144e:	6082      	str	r2, [r0, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLE;
 8001450:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001454:	6142      	str	r2, [r0, #20]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_HF;
 8001456:	61c3      	str	r3, [r0, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001458:	2100      	movs	r1, #0
 800145a:	60c1      	str	r1, [r0, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 800145c:	62c1      	str	r1, [r0, #44]	@ 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 800145e:	6301      	str	r1, [r0, #48]	@ 0x30
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001460:	6341      	str	r1, [r0, #52]	@ 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockB1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001462:	460a      	mov	r2, r1
 8001464:	f00a fa60 	bl	800b928 <HAL_SAI_InitProtocol>
 8001468:	2800      	cmp	r0, #0
 800146a:	f040 8388 	bne.w	8001b7e <main+0xaa6>
 800146e:	e013      	b.n	8001498 <main+0x3c0>
 8001470:	e000ed00 	.word	0xe000ed00
 8001474:	30004000 	.word	0x30004000
 8001478:	30008000 	.word	0x30008000
 800147c:	38003000 	.word	0x38003000
 8001480:	38004000 	.word	0x38004000
 8001484:	58024400 	.word	0x58024400
 8001488:	24000e9c 	.word	0x24000e9c
 800148c:	40015804 	.word	0x40015804
 8001490:	24000e04 	.word	0x24000e04
 8001494:	40015824 	.word	0x40015824
  ADC_MultiModeTypeDef multimode = {0};
 8001498:	2400      	movs	r4, #0
 800149a:	9407      	str	r4, [sp, #28]
 800149c:	9408      	str	r4, [sp, #32]
 800149e:	9409      	str	r4, [sp, #36]	@ 0x24
  ADC_ChannelConfTypeDef sConfig = {0};
 80014a0:	2224      	movs	r2, #36	@ 0x24
 80014a2:	4621      	mov	r1, r4
 80014a4:	a80b      	add	r0, sp, #44	@ 0x2c
 80014a6:	f01f fed7 	bl	8021258 <memset>
  hadc1.Instance = ADC1;
 80014aa:	48a7      	ldr	r0, [pc, #668]	@ (8001748 <main+0x670>)
 80014ac:	4ba7      	ldr	r3, [pc, #668]	@ (800174c <main+0x674>)
 80014ae:	6003      	str	r3, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80014b0:	6044      	str	r4, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014b2:	2208      	movs	r2, #8
 80014b4:	6082      	str	r2, [r0, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80014b6:	2301      	movs	r3, #1
 80014b8:	6103      	str	r3, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80014ba:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80014bc:	7604      	strb	r4, [r0, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014be:	7644      	strb	r4, [r0, #25]
  hadc1.Init.NbrOfConversion = 3;
 80014c0:	2203      	movs	r2, #3
 80014c2:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014c4:	f880 4020 	strb.w	r4, [r0, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014c8:	6284      	str	r4, [r0, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014ca:	62c4      	str	r4, [r0, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80014cc:	6302      	str	r2, [r0, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80014ce:	63c4      	str	r4, [r0, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80014d0:	6404      	str	r4, [r0, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 80014d2:	f880 4044 	strb.w	r4, [r0, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 80014d6:	6483      	str	r3, [r0, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014d8:	f002 fe8c 	bl	80041f4 <HAL_ADC_Init>
 80014dc:	2800      	cmp	r0, #0
 80014de:	f040 8350 	bne.w	8001b82 <main+0xaaa>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80014e2:	2300      	movs	r3, #0
 80014e4:	9307      	str	r3, [sp, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80014e6:	a907      	add	r1, sp, #28
 80014e8:	4897      	ldr	r0, [pc, #604]	@ (8001748 <main+0x670>)
 80014ea:	f003 f833 	bl	8004554 <HAL_ADCEx_MultiModeConfigChannel>
 80014ee:	2800      	cmp	r0, #0
 80014f0:	f040 8349 	bne.w	8001b86 <main+0xaae>
  sConfig.Channel = ADC_CHANNEL_3;
 80014f4:	4b96      	ldr	r3, [pc, #600]	@ (8001750 <main+0x678>)
 80014f6:	930b      	str	r3, [sp, #44]	@ 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014f8:	2306      	movs	r3, #6
 80014fa:	930c      	str	r3, [sp, #48]	@ 0x30
  sConfig.SamplingTime = ADC_SAMPLETIME_387CYCLES_5;
 80014fc:	930d      	str	r3, [sp, #52]	@ 0x34
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80014fe:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001502:	930e      	str	r3, [sp, #56]	@ 0x38
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001504:	2304      	movs	r3, #4
 8001506:	930f      	str	r3, [sp, #60]	@ 0x3c
  sConfig.Offset = 0;
 8001508:	2300      	movs	r3, #0
 800150a:	9310      	str	r3, [sp, #64]	@ 0x40
  sConfig.OffsetSignedSaturation = DISABLE;
 800150c:	f88d 304d 	strb.w	r3, [sp, #77]	@ 0x4d
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001510:	a90b      	add	r1, sp, #44	@ 0x2c
 8001512:	488d      	ldr	r0, [pc, #564]	@ (8001748 <main+0x670>)
 8001514:	f002 f842 	bl	800359c <HAL_ADC_ConfigChannel>
 8001518:	2800      	cmp	r0, #0
 800151a:	f040 8336 	bne.w	8001b8a <main+0xab2>
  sConfig.Channel = ADC_CHANNEL_10;
 800151e:	4b8d      	ldr	r3, [pc, #564]	@ (8001754 <main+0x67c>)
 8001520:	930b      	str	r3, [sp, #44]	@ 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001522:	230c      	movs	r3, #12
 8001524:	930c      	str	r3, [sp, #48]	@ 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001526:	a90b      	add	r1, sp, #44	@ 0x2c
 8001528:	4887      	ldr	r0, [pc, #540]	@ (8001748 <main+0x670>)
 800152a:	f002 f837 	bl	800359c <HAL_ADC_ConfigChannel>
 800152e:	2800      	cmp	r0, #0
 8001530:	f040 832d 	bne.w	8001b8e <main+0xab6>
  sConfig.Channel = ADC_CHANNEL_11;
 8001534:	4b88      	ldr	r3, [pc, #544]	@ (8001758 <main+0x680>)
 8001536:	930b      	str	r3, [sp, #44]	@ 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001538:	2312      	movs	r3, #18
 800153a:	930c      	str	r3, [sp, #48]	@ 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800153c:	a90b      	add	r1, sp, #44	@ 0x2c
 800153e:	4882      	ldr	r0, [pc, #520]	@ (8001748 <main+0x670>)
 8001540:	f002 f82c 	bl	800359c <HAL_ADC_ConfigChannel>
 8001544:	2800      	cmp	r0, #0
 8001546:	f040 8324 	bne.w	8001b92 <main+0xaba>
  ADC_ChannelConfTypeDef sConfig = {0};
 800154a:	2224      	movs	r2, #36	@ 0x24
 800154c:	2100      	movs	r1, #0
 800154e:	a80b      	add	r0, sp, #44	@ 0x2c
 8001550:	f01f fe82 	bl	8021258 <memset>
  hadc3.Instance = ADC3;
 8001554:	4881      	ldr	r0, [pc, #516]	@ (800175c <main+0x684>)
 8001556:	4b82      	ldr	r3, [pc, #520]	@ (8001760 <main+0x688>)
 8001558:	6003      	str	r3, [r0, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800155a:	2300      	movs	r3, #0
 800155c:	6043      	str	r3, [r0, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800155e:	2208      	movs	r2, #8
 8001560:	6082      	str	r2, [r0, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 8001562:	60c3      	str	r3, [r0, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001564:	2101      	movs	r1, #1
 8001566:	6101      	str	r1, [r0, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001568:	6142      	str	r2, [r0, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800156a:	7603      	strb	r3, [r0, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800156c:	7643      	strb	r3, [r0, #25]
  hadc3.Init.NbrOfConversion = 3;
 800156e:	2203      	movs	r2, #3
 8001570:	61c2      	str	r2, [r0, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001572:	f880 3020 	strb.w	r3, [r0, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001576:	6283      	str	r3, [r0, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001578:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800157a:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 800157e:	6343      	str	r3, [r0, #52]	@ 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8001580:	6302      	str	r2, [r0, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001582:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001584:	6403      	str	r3, [r0, #64]	@ 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 8001586:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
  hadc3.Init.Oversampling.Ratio = ADC3_OVERSAMPLING_RATIO_2;
 800158a:	6483      	str	r3, [r0, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800158c:	f002 fe32 	bl	80041f4 <HAL_ADC_Init>
 8001590:	2800      	cmp	r0, #0
 8001592:	f040 8300 	bne.w	8001b96 <main+0xabe>
  sConfig.Channel = ADC_CHANNEL_0;
 8001596:	2301      	movs	r3, #1
 8001598:	930b      	str	r3, [sp, #44]	@ 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800159a:	2306      	movs	r3, #6
 800159c:	930c      	str	r3, [sp, #48]	@ 0x30
  sConfig.SamplingTime = ADC3_SAMPLETIME_247CYCLES_5;
 800159e:	930d      	str	r3, [sp, #52]	@ 0x34
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80015a0:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80015a4:	930e      	str	r3, [sp, #56]	@ 0x38
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80015a6:	2304      	movs	r3, #4
 80015a8:	930f      	str	r3, [sp, #60]	@ 0x3c
  sConfig.Offset = 0;
 80015aa:	2300      	movs	r3, #0
 80015ac:	9310      	str	r3, [sp, #64]	@ 0x40
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 80015ae:	9312      	str	r3, [sp, #72]	@ 0x48
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80015b0:	a90b      	add	r1, sp, #44	@ 0x2c
 80015b2:	486a      	ldr	r0, [pc, #424]	@ (800175c <main+0x684>)
 80015b4:	f001 fff2 	bl	800359c <HAL_ADC_ConfigChannel>
 80015b8:	2800      	cmp	r0, #0
 80015ba:	f040 82ee 	bne.w	8001b9a <main+0xac2>
  sConfig.Channel = ADC_CHANNEL_1;
 80015be:	4b69      	ldr	r3, [pc, #420]	@ (8001764 <main+0x68c>)
 80015c0:	930b      	str	r3, [sp, #44]	@ 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80015c2:	230c      	movs	r3, #12
 80015c4:	930c      	str	r3, [sp, #48]	@ 0x30
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80015c6:	a90b      	add	r1, sp, #44	@ 0x2c
 80015c8:	4864      	ldr	r0, [pc, #400]	@ (800175c <main+0x684>)
 80015ca:	f001 ffe7 	bl	800359c <HAL_ADC_ConfigChannel>
 80015ce:	2800      	cmp	r0, #0
 80015d0:	f040 82e5 	bne.w	8001b9e <main+0xac6>
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80015d4:	4b64      	ldr	r3, [pc, #400]	@ (8001768 <main+0x690>)
 80015d6:	930b      	str	r3, [sp, #44]	@ 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80015d8:	2312      	movs	r3, #18
 80015da:	930c      	str	r3, [sp, #48]	@ 0x30
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80015dc:	a90b      	add	r1, sp, #44	@ 0x2c
 80015de:	485f      	ldr	r0, [pc, #380]	@ (800175c <main+0x684>)
 80015e0:	f001 ffdc 	bl	800359c <HAL_ADC_ConfigChannel>
 80015e4:	2800      	cmp	r0, #0
 80015e6:	f040 82dc 	bne.w	8001ba2 <main+0xaca>
  DAC_ChannelConfTypeDef sConfig = {0};
 80015ea:	2224      	movs	r2, #36	@ 0x24
 80015ec:	2100      	movs	r1, #0
 80015ee:	a80b      	add	r0, sp, #44	@ 0x2c
 80015f0:	f01f fe32 	bl	8021258 <memset>
  hdac1.Instance = DAC1;
 80015f4:	485d      	ldr	r0, [pc, #372]	@ (800176c <main+0x694>)
 80015f6:	4b5e      	ldr	r3, [pc, #376]	@ (8001770 <main+0x698>)
 80015f8:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80015fa:	f003 f913 	bl	8004824 <HAL_DAC_Init>
 80015fe:	2800      	cmp	r0, #0
 8001600:	f040 82d1 	bne.w	8001ba6 <main+0xace>
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001604:	2200      	movs	r2, #0
 8001606:	920b      	str	r2, [sp, #44]	@ 0x2c
  sConfig.DAC_Trigger = DAC_TRIGGER_T1_TRGO;
 8001608:	2306      	movs	r3, #6
 800160a:	930c      	str	r3, [sp, #48]	@ 0x30
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800160c:	920d      	str	r2, [sp, #52]	@ 0x34
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800160e:	2301      	movs	r3, #1
 8001610:	930e      	str	r3, [sp, #56]	@ 0x38
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001612:	920f      	str	r2, [sp, #60]	@ 0x3c
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001614:	a90b      	add	r1, sp, #44	@ 0x2c
 8001616:	4855      	ldr	r0, [pc, #340]	@ (800176c <main+0x694>)
 8001618:	f003 f94e 	bl	80048b8 <HAL_DAC_ConfigChannel>
 800161c:	2800      	cmp	r0, #0
 800161e:	f040 82c4 	bne.w	8001baa <main+0xad2>
  hi2c1.Instance = I2C1;
 8001622:	4854      	ldr	r0, [pc, #336]	@ (8001774 <main+0x69c>)
 8001624:	4b54      	ldr	r3, [pc, #336]	@ (8001778 <main+0x6a0>)
 8001626:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x009032AE;
 8001628:	4b54      	ldr	r3, [pc, #336]	@ (800177c <main+0x6a4>)
 800162a:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800162c:	2300      	movs	r3, #0
 800162e:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001630:	2201      	movs	r2, #1
 8001632:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001634:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001636:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001638:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800163a:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800163c:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800163e:	f006 f827 	bl	8007690 <HAL_I2C_Init>
 8001642:	2800      	cmp	r0, #0
 8001644:	f040 82b3 	bne.w	8001bae <main+0xad6>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001648:	2100      	movs	r1, #0
 800164a:	484a      	ldr	r0, [pc, #296]	@ (8001774 <main+0x69c>)
 800164c:	f007 fc88 	bl	8008f60 <HAL_I2CEx_ConfigAnalogFilter>
 8001650:	2800      	cmp	r0, #0
 8001652:	f040 82ae 	bne.w	8001bb2 <main+0xada>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001656:	2100      	movs	r1, #0
 8001658:	4846      	ldr	r0, [pc, #280]	@ (8001774 <main+0x69c>)
 800165a:	f007 fcaf 	bl	8008fbc <HAL_I2CEx_ConfigDigitalFilter>
 800165e:	2800      	cmp	r0, #0
 8001660:	f040 82a9 	bne.w	8001bb6 <main+0xade>
  hi2c2.Instance = I2C2;
 8001664:	4846      	ldr	r0, [pc, #280]	@ (8001780 <main+0x6a8>)
 8001666:	4b47      	ldr	r3, [pc, #284]	@ (8001784 <main+0x6ac>)
 8001668:	6003      	str	r3, [r0, #0]
  hi2c2.Init.Timing = 0x009032AE;
 800166a:	4b44      	ldr	r3, [pc, #272]	@ (800177c <main+0x6a4>)
 800166c:	6043      	str	r3, [r0, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800166e:	2300      	movs	r3, #0
 8001670:	6083      	str	r3, [r0, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001672:	2201      	movs	r2, #1
 8001674:	60c2      	str	r2, [r0, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001676:	6103      	str	r3, [r0, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001678:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800167a:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800167c:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800167e:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001680:	f006 f806 	bl	8007690 <HAL_I2C_Init>
 8001684:	2800      	cmp	r0, #0
 8001686:	f040 8298 	bne.w	8001bba <main+0xae2>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800168a:	2100      	movs	r1, #0
 800168c:	483c      	ldr	r0, [pc, #240]	@ (8001780 <main+0x6a8>)
 800168e:	f007 fc67 	bl	8008f60 <HAL_I2CEx_ConfigAnalogFilter>
 8001692:	2800      	cmp	r0, #0
 8001694:	f040 8293 	bne.w	8001bbe <main+0xae6>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001698:	2100      	movs	r1, #0
 800169a:	4839      	ldr	r0, [pc, #228]	@ (8001780 <main+0x6a8>)
 800169c:	f007 fc8e 	bl	8008fbc <HAL_I2CEx_ConfigDigitalFilter>
 80016a0:	2800      	cmp	r0, #0
 80016a2:	f040 828e 	bne.w	8001bc2 <main+0xaea>
  hi2c4.Instance = I2C4;
 80016a6:	4838      	ldr	r0, [pc, #224]	@ (8001788 <main+0x6b0>)
 80016a8:	4b38      	ldr	r3, [pc, #224]	@ (800178c <main+0x6b4>)
 80016aa:	6003      	str	r3, [r0, #0]
  hi2c4.Init.Timing = 0x20C71027;
 80016ac:	4b38      	ldr	r3, [pc, #224]	@ (8001790 <main+0x6b8>)
 80016ae:	6043      	str	r3, [r0, #4]
  hi2c4.Init.OwnAddress1 = 0;
 80016b0:	2300      	movs	r3, #0
 80016b2:	6083      	str	r3, [r0, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016b4:	2201      	movs	r2, #1
 80016b6:	60c2      	str	r2, [r0, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016b8:	6103      	str	r3, [r0, #16]
  hi2c4.Init.OwnAddress2 = 0;
 80016ba:	6143      	str	r3, [r0, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80016bc:	6183      	str	r3, [r0, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016be:	61c3      	str	r3, [r0, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016c0:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80016c2:	f005 ffe5 	bl	8007690 <HAL_I2C_Init>
 80016c6:	2800      	cmp	r0, #0
 80016c8:	f040 827d 	bne.w	8001bc6 <main+0xaee>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80016cc:	2100      	movs	r1, #0
 80016ce:	482e      	ldr	r0, [pc, #184]	@ (8001788 <main+0x6b0>)
 80016d0:	f007 fc46 	bl	8008f60 <HAL_I2CEx_ConfigAnalogFilter>
 80016d4:	2800      	cmp	r0, #0
 80016d6:	f040 8278 	bne.w	8001bca <main+0xaf2>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80016da:	2100      	movs	r1, #0
 80016dc:	482a      	ldr	r0, [pc, #168]	@ (8001788 <main+0x6b0>)
 80016de:	f007 fc6d 	bl	8008fbc <HAL_I2CEx_ConfigDigitalFilter>
 80016e2:	2800      	cmp	r0, #0
 80016e4:	f040 8273 	bne.w	8001bce <main+0xaf6>
  hsd2.Instance = SDMMC2;
 80016e8:	4a2a      	ldr	r2, [pc, #168]	@ (8001794 <main+0x6bc>)
 80016ea:	4b2b      	ldr	r3, [pc, #172]	@ (8001798 <main+0x6c0>)
 80016ec:	6013      	str	r3, [r2, #0]
  hsd2.Init.ClockEdge = SDMMC_CLOCK_EDGE_FALLING;
 80016ee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016f2:	6053      	str	r3, [r2, #4]
  hsd2.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80016f4:	2300      	movs	r3, #0
 80016f6:	6093      	str	r3, [r2, #8]
  hsd2.Init.BusWide = SDMMC_BUS_WIDE_4B;
 80016f8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80016fc:	60d1      	str	r1, [r2, #12]
  hsd2.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80016fe:	6113      	str	r3, [r2, #16]
  hsd2.Init.ClockDiv = 3;
 8001700:	2103      	movs	r1, #3
 8001702:	6151      	str	r1, [r2, #20]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001704:	9307      	str	r3, [sp, #28]
 8001706:	9308      	str	r3, [sp, #32]
 8001708:	9309      	str	r3, [sp, #36]	@ 0x24
 800170a:	930a      	str	r3, [sp, #40]	@ 0x28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800170c:	9304      	str	r3, [sp, #16]
 800170e:	9305      	str	r3, [sp, #20]
 8001710:	9306      	str	r3, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001712:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001714:	930c      	str	r3, [sp, #48]	@ 0x30
 8001716:	930d      	str	r3, [sp, #52]	@ 0x34
 8001718:	930e      	str	r3, [sp, #56]	@ 0x38
 800171a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800171c:	9310      	str	r3, [sp, #64]	@ 0x40
 800171e:	9311      	str	r3, [sp, #68]	@ 0x44
  htim2.Instance = TIM2;
 8001720:	481e      	ldr	r0, [pc, #120]	@ (800179c <main+0x6c4>)
 8001722:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001726:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 1920 - 1;
 8001728:	f240 727f 	movw	r2, #1919	@ 0x77f
 800172c:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800172e:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 1000 - 1;
 8001730:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001734:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001736:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001738:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800173a:	f00b ff4b 	bl	800d5d4 <HAL_TIM_Base_Init>
 800173e:	2800      	cmp	r0, #0
 8001740:	f040 8247 	bne.w	8001bd2 <main+0xafa>
 8001744:	e02c      	b.n	80017a0 <main+0x6c8>
 8001746:	bf00      	nop
 8001748:	24001664 	.word	0x24001664
 800174c:	40022000 	.word	0x40022000
 8001750:	0c900008 	.word	0x0c900008
 8001754:	2a000400 	.word	0x2a000400
 8001758:	2e300800 	.word	0x2e300800
 800175c:	240015f4 	.word	0x240015f4
 8001760:	58026000 	.word	0x58026000
 8001764:	04300002 	.word	0x04300002
 8001768:	cb840000 	.word	0xcb840000
 800176c:	240014f0 	.word	0x240014f0
 8001770:	40007400 	.word	0x40007400
 8001774:	24001424 	.word	0x24001424
 8001778:	40005400 	.word	0x40005400
 800177c:	009032ae 	.word	0x009032ae
 8001780:	240013d0 	.word	0x240013d0
 8001784:	40005800 	.word	0x40005800
 8001788:	2400137c 	.word	0x2400137c
 800178c:	58001c00 	.word	0x58001c00
 8001790:	20c71027 	.word	0x20c71027
 8001794:	24000c98 	.word	0x24000c98
 8001798:	48022400 	.word	0x48022400
 800179c:	24000c00 	.word	0x24000c00
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017a4:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017a6:	a907      	add	r1, sp, #28
 80017a8:	48ab      	ldr	r0, [pc, #684]	@ (8001a58 <main+0x980>)
 80017aa:	f00c f85f 	bl	800d86c <HAL_TIM_ConfigClockSource>
 80017ae:	2800      	cmp	r0, #0
 80017b0:	f040 8211 	bne.w	8001bd6 <main+0xafe>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80017b4:	48a8      	ldr	r0, [pc, #672]	@ (8001a58 <main+0x980>)
 80017b6:	f00b ff3d 	bl	800d634 <HAL_TIM_PWM_Init>
 80017ba:	2800      	cmp	r0, #0
 80017bc:	f040 820d 	bne.w	8001bda <main+0xb02>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017c0:	2300      	movs	r3, #0
 80017c2:	9304      	str	r3, [sp, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017c4:	9306      	str	r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017c6:	a904      	add	r1, sp, #16
 80017c8:	48a3      	ldr	r0, [pc, #652]	@ (8001a58 <main+0x980>)
 80017ca:	f00c fce7 	bl	800e19c <HAL_TIMEx_MasterConfigSynchronization>
 80017ce:	2800      	cmp	r0, #0
 80017d0:	f040 8205 	bne.w	8001bde <main+0xb06>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017d4:	2360      	movs	r3, #96	@ 0x60
 80017d6:	930b      	str	r3, [sp, #44]	@ 0x2c
  sConfigOC.Pulse = 0;
 80017d8:	2200      	movs	r2, #0
 80017da:	920c      	str	r2, [sp, #48]	@ 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017dc:	920d      	str	r2, [sp, #52]	@ 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017de:	920f      	str	r2, [sp, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017e0:	a90b      	add	r1, sp, #44	@ 0x2c
 80017e2:	489d      	ldr	r0, [pc, #628]	@ (8001a58 <main+0x980>)
 80017e4:	f00b ff98 	bl	800d718 <HAL_TIM_PWM_ConfigChannel>
 80017e8:	2800      	cmp	r0, #0
 80017ea:	f040 81fa 	bne.w	8001be2 <main+0xb0a>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80017ee:	2204      	movs	r2, #4
 80017f0:	a90b      	add	r1, sp, #44	@ 0x2c
 80017f2:	4899      	ldr	r0, [pc, #612]	@ (8001a58 <main+0x980>)
 80017f4:	f00b ff90 	bl	800d718 <HAL_TIM_PWM_ConfigChannel>
 80017f8:	2800      	cmp	r0, #0
 80017fa:	f040 81f4 	bne.w	8001be6 <main+0xb0e>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80017fe:	2208      	movs	r2, #8
 8001800:	a90b      	add	r1, sp, #44	@ 0x2c
 8001802:	4895      	ldr	r0, [pc, #596]	@ (8001a58 <main+0x980>)
 8001804:	f00b ff88 	bl	800d718 <HAL_TIM_PWM_ConfigChannel>
 8001808:	2800      	cmp	r0, #0
 800180a:	f040 81ee 	bne.w	8001bea <main+0xb12>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800180e:	220c      	movs	r2, #12
 8001810:	a90b      	add	r1, sp, #44	@ 0x2c
 8001812:	4891      	ldr	r0, [pc, #580]	@ (8001a58 <main+0x980>)
 8001814:	f00b ff80 	bl	800d718 <HAL_TIM_PWM_ConfigChannel>
 8001818:	2800      	cmp	r0, #0
 800181a:	f040 81e8 	bne.w	8001bee <main+0xb16>
  HAL_TIM_MspPostInit(&htim2);
 800181e:	488e      	ldr	r0, [pc, #568]	@ (8001a58 <main+0x980>)
 8001820:	f000 ff88 	bl	8002734 <HAL_TIM_MspPostInit>
  MX_TIM4_Init();
 8001824:	f7ff fb8c 	bl	8000f40 <MX_TIM4_Init>
  huart4.Instance = UART4;
 8001828:	488c      	ldr	r0, [pc, #560]	@ (8001a5c <main+0x984>)
 800182a:	4b8d      	ldr	r3, [pc, #564]	@ (8001a60 <main+0x988>)
 800182c:	6003      	str	r3, [r0, #0]
  huart4.Init.BaudRate = 115200;
 800182e:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001832:	6043      	str	r3, [r0, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001834:	2300      	movs	r3, #0
 8001836:	6083      	str	r3, [r0, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001838:	60c3      	str	r3, [r0, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800183a:	6103      	str	r3, [r0, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800183c:	220c      	movs	r2, #12
 800183e:	6142      	str	r2, [r0, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001840:	6183      	str	r3, [r0, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001842:	61c3      	str	r3, [r0, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001844:	6203      	str	r3, [r0, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001846:	6243      	str	r3, [r0, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001848:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800184a:	f00d ffae 	bl	800f7aa <HAL_UART_Init>
 800184e:	2800      	cmp	r0, #0
 8001850:	f040 81cf 	bne.w	8001bf2 <main+0xb1a>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001854:	2100      	movs	r1, #0
 8001856:	4881      	ldr	r0, [pc, #516]	@ (8001a5c <main+0x984>)
 8001858:	f00e f8dc 	bl	800fa14 <HAL_UARTEx_SetTxFifoThreshold>
 800185c:	2800      	cmp	r0, #0
 800185e:	f040 81ca 	bne.w	8001bf6 <main+0xb1e>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001862:	2100      	movs	r1, #0
 8001864:	487d      	ldr	r0, [pc, #500]	@ (8001a5c <main+0x984>)
 8001866:	f00e f8fa 	bl	800fa5e <HAL_UARTEx_SetRxFifoThreshold>
 800186a:	2800      	cmp	r0, #0
 800186c:	f040 81c5 	bne.w	8001bfa <main+0xb22>
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001870:	487a      	ldr	r0, [pc, #488]	@ (8001a5c <main+0x984>)
 8001872:	f00e f8b0 	bl	800f9d6 <HAL_UARTEx_DisableFifoMode>
 8001876:	2800      	cmp	r0, #0
 8001878:	f040 81c1 	bne.w	8001bfe <main+0xb26>
  huart5.Instance = UART5;
 800187c:	4879      	ldr	r0, [pc, #484]	@ (8001a64 <main+0x98c>)
 800187e:	4b7a      	ldr	r3, [pc, #488]	@ (8001a68 <main+0x990>)
 8001880:	6003      	str	r3, [r0, #0]
  huart5.Init.BaudRate = 115200;
 8001882:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001886:	6043      	str	r3, [r0, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001888:	2300      	movs	r3, #0
 800188a:	6083      	str	r3, [r0, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800188c:	60c3      	str	r3, [r0, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800188e:	6103      	str	r3, [r0, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001890:	220c      	movs	r2, #12
 8001892:	6142      	str	r2, [r0, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001894:	6183      	str	r3, [r0, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001896:	61c3      	str	r3, [r0, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001898:	6203      	str	r3, [r0, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800189a:	6243      	str	r3, [r0, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800189c:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800189e:	f00d ff84 	bl	800f7aa <HAL_UART_Init>
 80018a2:	2800      	cmp	r0, #0
 80018a4:	f040 81ad 	bne.w	8001c02 <main+0xb2a>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018a8:	2100      	movs	r1, #0
 80018aa:	486e      	ldr	r0, [pc, #440]	@ (8001a64 <main+0x98c>)
 80018ac:	f00e f8b2 	bl	800fa14 <HAL_UARTEx_SetTxFifoThreshold>
 80018b0:	2800      	cmp	r0, #0
 80018b2:	f040 81a8 	bne.w	8001c06 <main+0xb2e>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018b6:	2100      	movs	r1, #0
 80018b8:	486a      	ldr	r0, [pc, #424]	@ (8001a64 <main+0x98c>)
 80018ba:	f00e f8d0 	bl	800fa5e <HAL_UARTEx_SetRxFifoThreshold>
 80018be:	2800      	cmp	r0, #0
 80018c0:	f040 81a3 	bne.w	8001c0a <main+0xb32>
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 80018c4:	4867      	ldr	r0, [pc, #412]	@ (8001a64 <main+0x98c>)
 80018c6:	f00e f886 	bl	800f9d6 <HAL_UARTEx_DisableFifoMode>
 80018ca:	2800      	cmp	r0, #0
 80018cc:	f040 819f 	bne.w	8001c0e <main+0xb36>
  huart8.Instance = UART8;
 80018d0:	4866      	ldr	r0, [pc, #408]	@ (8001a6c <main+0x994>)
 80018d2:	4b67      	ldr	r3, [pc, #412]	@ (8001a70 <main+0x998>)
 80018d4:	6003      	str	r3, [r0, #0]
  huart8.Init.BaudRate = 115200;
 80018d6:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80018da:	6043      	str	r3, [r0, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 80018dc:	2300      	movs	r3, #0
 80018de:	6083      	str	r3, [r0, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 80018e0:	60c3      	str	r3, [r0, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 80018e2:	6103      	str	r3, [r0, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 80018e4:	220c      	movs	r2, #12
 80018e6:	6142      	str	r2, [r0, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018e8:	6183      	str	r3, [r0, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 80018ea:	61c3      	str	r3, [r0, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018ec:	6203      	str	r3, [r0, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80018ee:	6243      	str	r3, [r0, #36]	@ 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018f0:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart8) != HAL_OK)
 80018f2:	f00d ff5a 	bl	800f7aa <HAL_UART_Init>
 80018f6:	2800      	cmp	r0, #0
 80018f8:	f040 818b 	bne.w	8001c12 <main+0xb3a>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018fc:	2100      	movs	r1, #0
 80018fe:	485b      	ldr	r0, [pc, #364]	@ (8001a6c <main+0x994>)
 8001900:	f00e f888 	bl	800fa14 <HAL_UARTEx_SetTxFifoThreshold>
 8001904:	2800      	cmp	r0, #0
 8001906:	f040 8186 	bne.w	8001c16 <main+0xb3e>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800190a:	2100      	movs	r1, #0
 800190c:	4857      	ldr	r0, [pc, #348]	@ (8001a6c <main+0x994>)
 800190e:	f00e f8a6 	bl	800fa5e <HAL_UARTEx_SetRxFifoThreshold>
 8001912:	2800      	cmp	r0, #0
 8001914:	f040 8181 	bne.w	8001c1a <main+0xb42>
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 8001918:	4854      	ldr	r0, [pc, #336]	@ (8001a6c <main+0x994>)
 800191a:	f00e f85c 	bl	800f9d6 <HAL_UARTEx_DisableFifoMode>
 800191e:	2800      	cmp	r0, #0
 8001920:	f040 817d 	bne.w	8001c1e <main+0xb46>
  huart1.Instance = USART1;
 8001924:	4853      	ldr	r0, [pc, #332]	@ (8001a74 <main+0x99c>)
 8001926:	4b54      	ldr	r3, [pc, #336]	@ (8001a78 <main+0x9a0>)
 8001928:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 800192a:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800192e:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001930:	2300      	movs	r3, #0
 8001932:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001934:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001936:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001938:	220c      	movs	r2, #12
 800193a:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800193c:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800193e:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001940:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001942:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001944:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001946:	f00d ff30 	bl	800f7aa <HAL_UART_Init>
 800194a:	2800      	cmp	r0, #0
 800194c:	f040 8169 	bne.w	8001c22 <main+0xb4a>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001950:	2100      	movs	r1, #0
 8001952:	4848      	ldr	r0, [pc, #288]	@ (8001a74 <main+0x99c>)
 8001954:	f00e f85e 	bl	800fa14 <HAL_UARTEx_SetTxFifoThreshold>
 8001958:	2800      	cmp	r0, #0
 800195a:	f040 8164 	bne.w	8001c26 <main+0xb4e>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800195e:	2100      	movs	r1, #0
 8001960:	4844      	ldr	r0, [pc, #272]	@ (8001a74 <main+0x99c>)
 8001962:	f00e f87c 	bl	800fa5e <HAL_UARTEx_SetRxFifoThreshold>
 8001966:	2800      	cmp	r0, #0
 8001968:	f040 815f 	bne.w	8001c2a <main+0xb52>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800196c:	4841      	ldr	r0, [pc, #260]	@ (8001a74 <main+0x99c>)
 800196e:	f00e f832 	bl	800f9d6 <HAL_UARTEx_DisableFifoMode>
 8001972:	2800      	cmp	r0, #0
 8001974:	f040 815b 	bne.w	8001c2e <main+0xb56>
  huart3.Instance = USART3;
 8001978:	4840      	ldr	r0, [pc, #256]	@ (8001a7c <main+0x9a4>)
 800197a:	4b41      	ldr	r3, [pc, #260]	@ (8001a80 <main+0x9a8>)
 800197c:	6003      	str	r3, [r0, #0]
  huart3.Init.BaudRate = 115200;
 800197e:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001982:	6043      	str	r3, [r0, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001984:	2300      	movs	r3, #0
 8001986:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001988:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800198a:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800198c:	220c      	movs	r2, #12
 800198e:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001990:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001992:	61c3      	str	r3, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001994:	6203      	str	r3, [r0, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001996:	6243      	str	r3, [r0, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001998:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800199a:	f00d ff06 	bl	800f7aa <HAL_UART_Init>
 800199e:	2800      	cmp	r0, #0
 80019a0:	f040 8147 	bne.w	8001c32 <main+0xb5a>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019a4:	2100      	movs	r1, #0
 80019a6:	4835      	ldr	r0, [pc, #212]	@ (8001a7c <main+0x9a4>)
 80019a8:	f00e f834 	bl	800fa14 <HAL_UARTEx_SetTxFifoThreshold>
 80019ac:	2800      	cmp	r0, #0
 80019ae:	f040 8142 	bne.w	8001c36 <main+0xb5e>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019b2:	2100      	movs	r1, #0
 80019b4:	4831      	ldr	r0, [pc, #196]	@ (8001a7c <main+0x9a4>)
 80019b6:	f00e f852 	bl	800fa5e <HAL_UARTEx_SetRxFifoThreshold>
 80019ba:	2800      	cmp	r0, #0
 80019bc:	f040 813d 	bne.w	8001c3a <main+0xb62>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80019c0:	482e      	ldr	r0, [pc, #184]	@ (8001a7c <main+0x9a4>)
 80019c2:	f00e f808 	bl	800f9d6 <HAL_UARTEx_DisableFifoMode>
 80019c6:	2800      	cmp	r0, #0
 80019c8:	f040 8139 	bne.w	8001c3e <main+0xb66>
  MX_FATFS_Init();
 80019cc:	f00f f818 	bl	8010a00 <MX_FATFS_Init>
  MX_TIM7_Init();
 80019d0:	f7ff fa90 	bl	8000ef4 <MX_TIM7_Init>
  hi2c5.Instance = I2C5;
 80019d4:	482b      	ldr	r0, [pc, #172]	@ (8001a84 <main+0x9ac>)
 80019d6:	4b2c      	ldr	r3, [pc, #176]	@ (8001a88 <main+0x9b0>)
 80019d8:	6003      	str	r3, [r0, #0]
  hi2c5.Init.Timing = 0x009032AE;
 80019da:	4b2c      	ldr	r3, [pc, #176]	@ (8001a8c <main+0x9b4>)
 80019dc:	6043      	str	r3, [r0, #4]
  hi2c5.Init.OwnAddress1 = 0;
 80019de:	2300      	movs	r3, #0
 80019e0:	6083      	str	r3, [r0, #8]
  hi2c5.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019e2:	2201      	movs	r2, #1
 80019e4:	60c2      	str	r2, [r0, #12]
  hi2c5.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019e6:	6103      	str	r3, [r0, #16]
  hi2c5.Init.OwnAddress2 = 0;
 80019e8:	6143      	str	r3, [r0, #20]
  hi2c5.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80019ea:	6183      	str	r3, [r0, #24]
  hi2c5.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019ec:	61c3      	str	r3, [r0, #28]
  hi2c5.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019ee:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c5) != HAL_OK)
 80019f0:	f005 fe4e 	bl	8007690 <HAL_I2C_Init>
 80019f4:	2800      	cmp	r0, #0
 80019f6:	f040 8124 	bne.w	8001c42 <main+0xb6a>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c5, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80019fa:	2100      	movs	r1, #0
 80019fc:	4821      	ldr	r0, [pc, #132]	@ (8001a84 <main+0x9ac>)
 80019fe:	f007 faaf 	bl	8008f60 <HAL_I2CEx_ConfigAnalogFilter>
 8001a02:	2800      	cmp	r0, #0
 8001a04:	f040 811f 	bne.w	8001c46 <main+0xb6e>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c5, 0) != HAL_OK)
 8001a08:	2100      	movs	r1, #0
 8001a0a:	481e      	ldr	r0, [pc, #120]	@ (8001a84 <main+0x9ac>)
 8001a0c:	f007 fad6 	bl	8008fbc <HAL_I2CEx_ConfigDigitalFilter>
 8001a10:	2800      	cmp	r0, #0
 8001a12:	f040 811a 	bne.w	8001c4a <main+0xb72>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a16:	2300      	movs	r3, #0
 8001a18:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001a1a:	930c      	str	r3, [sp, #48]	@ 0x30
 8001a1c:	930d      	str	r3, [sp, #52]	@ 0x34
 8001a1e:	930e      	str	r3, [sp, #56]	@ 0x38
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a20:	9307      	str	r3, [sp, #28]
 8001a22:	9308      	str	r3, [sp, #32]
 8001a24:	9309      	str	r3, [sp, #36]	@ 0x24
  htim1.Instance = TIM1;
 8001a26:	481a      	ldr	r0, [pc, #104]	@ (8001a90 <main+0x9b8>)
 8001a28:	4a1a      	ldr	r2, [pc, #104]	@ (8001a94 <main+0x9bc>)
 8001a2a:	6002      	str	r2, [r0, #0]
  htim1.Init.Prescaler = 0;
 8001a2c:	6043      	str	r3, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a2e:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 7999;
 8001a30:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001a34:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a36:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a38:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a3a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a3c:	f00b fdca 	bl	800d5d4 <HAL_TIM_Base_Init>
 8001a40:	2800      	cmp	r0, #0
 8001a42:	f040 8104 	bne.w	8001c4e <main+0xb76>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a4a:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a4c:	a90b      	add	r1, sp, #44	@ 0x2c
 8001a4e:	4810      	ldr	r0, [pc, #64]	@ (8001a90 <main+0x9b8>)
 8001a50:	f00b ff0c 	bl	800d86c <HAL_TIM_ConfigClockSource>
 8001a54:	e020      	b.n	8001a98 <main+0x9c0>
 8001a56:	bf00      	nop
 8001a58:	24000c00 	.word	0x24000c00
 8001a5c:	24000a5c 	.word	0x24000a5c
 8001a60:	40004c00 	.word	0x40004c00
 8001a64:	240009c8 	.word	0x240009c8
 8001a68:	40005000 	.word	0x40005000
 8001a6c:	24000934 	.word	0x24000934
 8001a70:	40007c00 	.word	0x40007c00
 8001a74:	240008a0 	.word	0x240008a0
 8001a78:	40011000 	.word	0x40011000
 8001a7c:	2400080c 	.word	0x2400080c
 8001a80:	40004800 	.word	0x40004800
 8001a84:	24001328 	.word	0x24001328
 8001a88:	40006400 	.word	0x40006400
 8001a8c:	009032ae 	.word	0x009032ae
 8001a90:	24000c4c 	.word	0x24000c4c
 8001a94:	40010000 	.word	0x40010000
 8001a98:	2800      	cmp	r0, #0
 8001a9a:	f040 80da 	bne.w	8001c52 <main+0xb7a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001a9e:	2320      	movs	r3, #32
 8001aa0:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aa6:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001aa8:	a907      	add	r1, sp, #28
 8001aaa:	4879      	ldr	r0, [pc, #484]	@ (8001c90 <main+0xbb8>)
 8001aac:	f00c fb76 	bl	800e19c <HAL_TIMEx_MasterConfigSynchronization>
 8001ab0:	2800      	cmp	r0, #0
 8001ab2:	f040 80d0 	bne.w	8001c56 <main+0xb7e>
  hrtc.Instance = RTC;
 8001ab6:	4877      	ldr	r0, [pc, #476]	@ (8001c94 <main+0xbbc>)
 8001ab8:	4b77      	ldr	r3, [pc, #476]	@ (8001c98 <main+0xbc0>)
 8001aba:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001abc:	2300      	movs	r3, #0
 8001abe:	6043      	str	r3, [r0, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001ac0:	227f      	movs	r2, #127	@ 0x7f
 8001ac2:	6082      	str	r2, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 8001ac4:	22ff      	movs	r2, #255	@ 0xff
 8001ac6:	60c2      	str	r2, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001ac8:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001aca:	6183      	str	r3, [r0, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001acc:	61c3      	str	r3, [r0, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001ace:	6143      	str	r3, [r0, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001ad0:	f009 fd1e 	bl	800b510 <HAL_RTC_Init>
 8001ad4:	2800      	cmp	r0, #0
 8001ad6:	f040 80c0 	bne.w	8001c5a <main+0xb82>
  hiwdg1.Instance = IWDG1;
 8001ada:	4870      	ldr	r0, [pc, #448]	@ (8001c9c <main+0xbc4>)
 8001adc:	4b70      	ldr	r3, [pc, #448]	@ (8001ca0 <main+0xbc8>)
 8001ade:	6003      	str	r3, [r0, #0]
  hiwdg1.Init.Prescaler = IWDG_PRESCALER_32;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	6043      	str	r3, [r0, #4]
  hiwdg1.Init.Window = 4095;
 8001ae4:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8001ae8:	60c3      	str	r3, [r0, #12]
  hiwdg1.Init.Reload = 1999;
 8001aea:	f240 73cf 	movw	r3, #1999	@ 0x7cf
 8001aee:	6083      	str	r3, [r0, #8]
  if (HAL_IWDG_Init(&hiwdg1) != HAL_OK)
 8001af0:	f007 fa90 	bl	8009014 <HAL_IWDG_Init>
 8001af4:	2800      	cmp	r0, #0
 8001af6:	f040 80b2 	bne.w	8001c5e <main+0xb86>
  __HAL_DBGMCU_FREEZE_IWDG1();
 8001afa:	4a6a      	ldr	r2, [pc, #424]	@ (8001ca4 <main+0xbcc>)
 8001afc:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8001afe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b02:	6553      	str	r3, [r2, #84]	@ 0x54
  HAL_FLASHEx_OBGetConfig(&OBInit);
 8001b04:	a80b      	add	r0, sp, #44	@ 0x2c
 8001b06:	f005 f9b1 	bl	8006e6c <HAL_FLASHEx_OBGetConfig>
  if(OBInit.USERConfig & FLASH_OPTSR_FZ_IWDG_STOP){
 8001b0a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8001b0c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001b10:	f040 80a7 	bne.w	8001c62 <main+0xb8a>
  v_Tim_Init();
 8001b14:	f018 fb30 	bl	801a178 <v_Tim_Init>
  v_SD_Init();
 8001b18:	f018 f992 	bl	8019e40 <v_SD_Init>
  v_IO_Init();
 8001b1c:	f017 ffb4 	bl	8019a88 <v_IO_Init>
  v_MP3_Init();
 8001b20:	f013 f90c 	bl	8014d3c <v_MP3_Init>
  v_Uart_Init();
 8001b24:	f018 fba6 	bl	801a274 <v_Uart_Init>
  v_IMU_Init();
 8001b28:	f010 fa0a 	bl	8011f40 <v_IMU_Init>
  v_ADC_Init();
 8001b2c:	f017 f9b4 	bl	8018e98 <v_ADC_Init>
  v_RGB_Init();
 8001b30:	f017 f96e 	bl	8018e10 <v_RGB_Init>
  v_Mode_Init();
 8001b34:	f01a fa2a 	bl	801bf8c <v_Mode_Init>
  v_IO_Enable_12V();
 8001b38:	f017 ff88 	bl	8019a4c <v_IO_Enable_12V>
  HAL_IWDG_Refresh(&hiwdg1);
 8001b3c:	4857      	ldr	r0, [pc, #348]	@ (8001c9c <main+0xbc4>)
 8001b3e:	f007 faa5 	bl	800908c <HAL_IWDG_Refresh>
  HAL_Delay(100);
 8001b42:	2064      	movs	r0, #100	@ 0x64
 8001b44:	f001 fb4c 	bl	80031e0 <HAL_Delay>
  if(b_MountSD())	{v_Mode_Set_MP3_Play(1);}
 8001b48:	f018 f982 	bl	8019e50 <b_MountSD>
 8001b4c:	2800      	cmp	r0, #0
 8001b4e:	f000 809a 	beq.w	8001c86 <main+0xbae>
 8001b52:	2001      	movs	r0, #1
 8001b54:	f019 fe8c 	bl	801b870 <v_Mode_Set_MP3_Play>
	  HAL_IWDG_Refresh(&hiwdg1);
 8001b58:	4c50      	ldr	r4, [pc, #320]	@ (8001c9c <main+0xbc4>)
 8001b5a:	4620      	mov	r0, r4
 8001b5c:	f007 fa96 	bl	800908c <HAL_IWDG_Refresh>
	  v_Tim_1s_Test();
 8001b60:	f018 fa46 	bl	8019ff0 <v_Tim_1s_Test>
	  v_ADC_Handler();
 8001b64:	f017 fab8 	bl	80190d8 <v_ADC_Handler>
	  v_Uart_Handler();
 8001b68:	f018 fbae 	bl	801a2c8 <v_Uart_Handler>
	  v_Key_Handler();
 8001b6c:	f019 fb92 	bl	801b294 <v_Key_Handler>
	  v_Mode_Handler();
 8001b70:	f01a faa0 	bl	801c0b4 <v_Mode_Handler>
	  v_RGB_PWM_Out();
 8001b74:	f016 ff82 	bl	8018a7c <v_RGB_PWM_Out>
  while (1)
 8001b78:	e7ef      	b.n	8001b5a <main+0xa82>
  __ASM volatile ("cpsid i" : : : "memory");
 8001b7a:	b672      	cpsid	i
  while (1)
 8001b7c:	e7fe      	b.n	8001b7c <main+0xaa4>
 8001b7e:	b672      	cpsid	i
 8001b80:	e7fe      	b.n	8001b80 <main+0xaa8>
 8001b82:	b672      	cpsid	i
 8001b84:	e7fe      	b.n	8001b84 <main+0xaac>
 8001b86:	b672      	cpsid	i
 8001b88:	e7fe      	b.n	8001b88 <main+0xab0>
 8001b8a:	b672      	cpsid	i
 8001b8c:	e7fe      	b.n	8001b8c <main+0xab4>
 8001b8e:	b672      	cpsid	i
 8001b90:	e7fe      	b.n	8001b90 <main+0xab8>
 8001b92:	b672      	cpsid	i
 8001b94:	e7fe      	b.n	8001b94 <main+0xabc>
 8001b96:	b672      	cpsid	i
 8001b98:	e7fe      	b.n	8001b98 <main+0xac0>
 8001b9a:	b672      	cpsid	i
 8001b9c:	e7fe      	b.n	8001b9c <main+0xac4>
 8001b9e:	b672      	cpsid	i
 8001ba0:	e7fe      	b.n	8001ba0 <main+0xac8>
 8001ba2:	b672      	cpsid	i
 8001ba4:	e7fe      	b.n	8001ba4 <main+0xacc>
 8001ba6:	b672      	cpsid	i
 8001ba8:	e7fe      	b.n	8001ba8 <main+0xad0>
 8001baa:	b672      	cpsid	i
 8001bac:	e7fe      	b.n	8001bac <main+0xad4>
 8001bae:	b672      	cpsid	i
 8001bb0:	e7fe      	b.n	8001bb0 <main+0xad8>
 8001bb2:	b672      	cpsid	i
 8001bb4:	e7fe      	b.n	8001bb4 <main+0xadc>
 8001bb6:	b672      	cpsid	i
 8001bb8:	e7fe      	b.n	8001bb8 <main+0xae0>
 8001bba:	b672      	cpsid	i
 8001bbc:	e7fe      	b.n	8001bbc <main+0xae4>
 8001bbe:	b672      	cpsid	i
 8001bc0:	e7fe      	b.n	8001bc0 <main+0xae8>
 8001bc2:	b672      	cpsid	i
 8001bc4:	e7fe      	b.n	8001bc4 <main+0xaec>
 8001bc6:	b672      	cpsid	i
 8001bc8:	e7fe      	b.n	8001bc8 <main+0xaf0>
 8001bca:	b672      	cpsid	i
 8001bcc:	e7fe      	b.n	8001bcc <main+0xaf4>
 8001bce:	b672      	cpsid	i
 8001bd0:	e7fe      	b.n	8001bd0 <main+0xaf8>
 8001bd2:	b672      	cpsid	i
 8001bd4:	e7fe      	b.n	8001bd4 <main+0xafc>
 8001bd6:	b672      	cpsid	i
 8001bd8:	e7fe      	b.n	8001bd8 <main+0xb00>
 8001bda:	b672      	cpsid	i
 8001bdc:	e7fe      	b.n	8001bdc <main+0xb04>
 8001bde:	b672      	cpsid	i
 8001be0:	e7fe      	b.n	8001be0 <main+0xb08>
 8001be2:	b672      	cpsid	i
 8001be4:	e7fe      	b.n	8001be4 <main+0xb0c>
 8001be6:	b672      	cpsid	i
 8001be8:	e7fe      	b.n	8001be8 <main+0xb10>
 8001bea:	b672      	cpsid	i
 8001bec:	e7fe      	b.n	8001bec <main+0xb14>
 8001bee:	b672      	cpsid	i
 8001bf0:	e7fe      	b.n	8001bf0 <main+0xb18>
 8001bf2:	b672      	cpsid	i
 8001bf4:	e7fe      	b.n	8001bf4 <main+0xb1c>
 8001bf6:	b672      	cpsid	i
 8001bf8:	e7fe      	b.n	8001bf8 <main+0xb20>
 8001bfa:	b672      	cpsid	i
 8001bfc:	e7fe      	b.n	8001bfc <main+0xb24>
 8001bfe:	b672      	cpsid	i
 8001c00:	e7fe      	b.n	8001c00 <main+0xb28>
 8001c02:	b672      	cpsid	i
 8001c04:	e7fe      	b.n	8001c04 <main+0xb2c>
 8001c06:	b672      	cpsid	i
 8001c08:	e7fe      	b.n	8001c08 <main+0xb30>
 8001c0a:	b672      	cpsid	i
 8001c0c:	e7fe      	b.n	8001c0c <main+0xb34>
 8001c0e:	b672      	cpsid	i
 8001c10:	e7fe      	b.n	8001c10 <main+0xb38>
 8001c12:	b672      	cpsid	i
 8001c14:	e7fe      	b.n	8001c14 <main+0xb3c>
 8001c16:	b672      	cpsid	i
 8001c18:	e7fe      	b.n	8001c18 <main+0xb40>
 8001c1a:	b672      	cpsid	i
 8001c1c:	e7fe      	b.n	8001c1c <main+0xb44>
 8001c1e:	b672      	cpsid	i
 8001c20:	e7fe      	b.n	8001c20 <main+0xb48>
 8001c22:	b672      	cpsid	i
 8001c24:	e7fe      	b.n	8001c24 <main+0xb4c>
 8001c26:	b672      	cpsid	i
 8001c28:	e7fe      	b.n	8001c28 <main+0xb50>
 8001c2a:	b672      	cpsid	i
 8001c2c:	e7fe      	b.n	8001c2c <main+0xb54>
 8001c2e:	b672      	cpsid	i
 8001c30:	e7fe      	b.n	8001c30 <main+0xb58>
 8001c32:	b672      	cpsid	i
 8001c34:	e7fe      	b.n	8001c34 <main+0xb5c>
 8001c36:	b672      	cpsid	i
 8001c38:	e7fe      	b.n	8001c38 <main+0xb60>
 8001c3a:	b672      	cpsid	i
 8001c3c:	e7fe      	b.n	8001c3c <main+0xb64>
 8001c3e:	b672      	cpsid	i
 8001c40:	e7fe      	b.n	8001c40 <main+0xb68>
 8001c42:	b672      	cpsid	i
 8001c44:	e7fe      	b.n	8001c44 <main+0xb6c>
 8001c46:	b672      	cpsid	i
 8001c48:	e7fe      	b.n	8001c48 <main+0xb70>
 8001c4a:	b672      	cpsid	i
 8001c4c:	e7fe      	b.n	8001c4c <main+0xb74>
 8001c4e:	b672      	cpsid	i
 8001c50:	e7fe      	b.n	8001c50 <main+0xb78>
 8001c52:	b672      	cpsid	i
 8001c54:	e7fe      	b.n	8001c54 <main+0xb7c>
 8001c56:	b672      	cpsid	i
 8001c58:	e7fe      	b.n	8001c58 <main+0xb80>
 8001c5a:	b672      	cpsid	i
 8001c5c:	e7fe      	b.n	8001c5c <main+0xb84>
 8001c5e:	b672      	cpsid	i
 8001c60:	e7fe      	b.n	8001c60 <main+0xb88>
	  HAL_FLASH_Unlock();
 8001c62:	f004 ff07 	bl	8006a74 <HAL_FLASH_Unlock>
	  HAL_FLASH_OB_Unlock();
 8001c66:	f004 ff1b 	bl	8006aa0 <HAL_FLASH_OB_Unlock>
	  OBInit.OptionType = OPTIONBYTE_USER;
 8001c6a:	2304      	movs	r3, #4
 8001c6c:	930b      	str	r3, [sp, #44]	@ 0x2c
	  OBInit.USERType = OB_USER_IWDG_STOP;
 8001c6e:	2308      	movs	r3, #8
 8001c70:	9310      	str	r3, [sp, #64]	@ 0x40
	  OBInit.USERConfig = OB_IWDG_STOP_FREEZE;
 8001c72:	2300      	movs	r3, #0
 8001c74:	9311      	str	r3, [sp, #68]	@ 0x44
	  HAL_FLASHEx_OBProgram(&OBInit);
 8001c76:	a80b      	add	r0, sp, #44	@ 0x2c
 8001c78:	f004 ffe2 	bl	8006c40 <HAL_FLASHEx_OBProgram>
	  HAL_FLASH_OB_Launch();
 8001c7c:	f004 ffca 	bl	8006c14 <HAL_FLASH_OB_Launch>
	  HAL_NVIC_SystemReset();
 8001c80:	f002 fd60 	bl	8004744 <HAL_NVIC_SystemReset>
 8001c84:	e746      	b.n	8001b14 <main+0xa3c>
  else				{v_Mode_Set_MP3_Play(0);}
 8001c86:	2000      	movs	r0, #0
 8001c88:	f019 fdf2 	bl	801b870 <v_Mode_Set_MP3_Play>
 8001c8c:	e764      	b.n	8001b58 <main+0xa80>
 8001c8e:	bf00      	nop
 8001c90:	24000c4c 	.word	0x24000c4c
 8001c94:	24000f34 	.word	0x24000f34
 8001c98:	58004000 	.word	0x58004000
 8001c9c:	24000f58 	.word	0x24000f58
 8001ca0:	58004800 	.word	0x58004800
 8001ca4:	5c001000 	.word	0x5c001000

08001ca8 <v_RTC_Write_BKUP>:
void v_RTC_Write_BKUP(uint32_t u32_wr){
 8001ca8:	b508      	push	{r3, lr}
 8001caa:	4602      	mov	r2, r0
	HAL_RTCEx_BKUPWrite(&hrtc, 0, u32_wr);
 8001cac:	2100      	movs	r1, #0
 8001cae:	4802      	ldr	r0, [pc, #8]	@ (8001cb8 <v_RTC_Write_BKUP+0x10>)
 8001cb0:	f009 fc82 	bl	800b5b8 <HAL_RTCEx_BKUPWrite>
}
 8001cb4:	bd08      	pop	{r3, pc}
 8001cb6:	bf00      	nop
 8001cb8:	24000f34 	.word	0x24000f34

08001cbc <u32_RTC_Read_BKUP>:
uint32_t u32_RTC_Read_BKUP(){
 8001cbc:	b508      	push	{r3, lr}
	return HAL_RTCEx_BKUPRead(&hrtc, 0);
 8001cbe:	2100      	movs	r1, #0
 8001cc0:	4801      	ldr	r0, [pc, #4]	@ (8001cc8 <u32_RTC_Read_BKUP+0xc>)
 8001cc2:	f009 fc7e 	bl	800b5c2 <HAL_RTCEx_BKUPRead>
}
 8001cc6:	bd08      	pop	{r3, pc}
 8001cc8:	24000f34 	.word	0x24000f34

08001ccc <v_WakeUp_Clock_Config>:
void v_WakeUp_Clock_Config(){
 8001ccc:	b508      	push	{r3, lr}
	SystemClock_Config();
 8001cce:	f7ff f989 	bl	8000fe4 <SystemClock_Config>
	HAL_ResumeTick();
 8001cd2:	f001 faa0 	bl	8003216 <HAL_ResumeTick>
	MX_TIM4_Init();
 8001cd6:	f7ff f933 	bl	8000f40 <MX_TIM4_Init>
	MX_TIM7_Init();
 8001cda:	f7ff f90b 	bl	8000ef4 <MX_TIM7_Init>
	HAL_TIM_Base_Start_IT(&htim7);
 8001cde:	4802      	ldr	r0, [pc, #8]	@ (8001ce8 <v_WakeUp_Clock_Config+0x1c>)
 8001ce0:	f00b fa3a 	bl	800d158 <HAL_TIM_Base_Start_IT>
}
 8001ce4:	bd08      	pop	{r3, pc}
 8001ce6:	bf00      	nop
 8001ce8:	24000b68 	.word	0x24000b68

08001cec <Error_Handler>:
 8001cec:	b672      	cpsid	i
  while (1)
 8001cee:	e7fe      	b.n	8001cee <Error_Handler+0x2>

08001cf0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cf0:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cf2:	4b07      	ldr	r3, [pc, #28]	@ (8001d10 <HAL_MspInit+0x20>)
 8001cf4:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8001cf8:	f042 0202 	orr.w	r2, r2, #2
 8001cfc:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 8001d00:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001d04:	f003 0302 	and.w	r3, r3, #2
 8001d08:	9301      	str	r3, [sp, #4]
 8001d0a:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d0c:	b002      	add	sp, #8
 8001d0e:	4770      	bx	lr
 8001d10:	58024400 	.word	0x58024400

08001d14 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d14:	b530      	push	{r4, r5, lr}
 8001d16:	b08b      	sub	sp, #44	@ 0x2c
 8001d18:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	9305      	str	r3, [sp, #20]
 8001d1e:	9306      	str	r3, [sp, #24]
 8001d20:	9307      	str	r3, [sp, #28]
 8001d22:	9308      	str	r3, [sp, #32]
 8001d24:	9309      	str	r3, [sp, #36]	@ 0x24
  if(hadc->Instance==ADC1)
 8001d26:	6803      	ldr	r3, [r0, #0]
 8001d28:	4a57      	ldr	r2, [pc, #348]	@ (8001e88 <HAL_ADC_MspInit+0x174>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d004      	beq.n	8001d38 <HAL_ADC_MspInit+0x24>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
    /* USER CODE BEGIN ADC1_MspInit 1 */

    /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC3)
 8001d2e:	4a57      	ldr	r2, [pc, #348]	@ (8001e8c <HAL_ADC_MspInit+0x178>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d05d      	beq.n	8001df0 <HAL_ADC_MspInit+0xdc>
    /* USER CODE BEGIN ADC3_MspInit 1 */

    /* USER CODE END ADC3_MspInit 1 */
  }

}
 8001d34:	b00b      	add	sp, #44	@ 0x2c
 8001d36:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001d38:	4b55      	ldr	r3, [pc, #340]	@ (8001e90 <HAL_ADC_MspInit+0x17c>)
 8001d3a:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8001d3e:	f042 0220 	orr.w	r2, r2, #32
 8001d42:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 8001d46:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8001d4a:	f002 0220 	and.w	r2, r2, #32
 8001d4e:	9200      	str	r2, [sp, #0]
 8001d50:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d52:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001d56:	f042 0204 	orr.w	r2, r2, #4
 8001d5a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001d5e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001d62:	f002 0204 	and.w	r2, r2, #4
 8001d66:	9201      	str	r2, [sp, #4]
 8001d68:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d6a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001d6e:	f042 0201 	orr.w	r2, r2, #1
 8001d72:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001d76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d7a:	f003 0301 	and.w	r3, r3, #1
 8001d7e:	9302      	str	r3, [sp, #8]
 8001d80:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = ADC1_INP10_HEATER_Pin|ADC1_INP11_VBAT_Pin;
 8001d82:	2503      	movs	r5, #3
 8001d84:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d86:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d88:	a905      	add	r1, sp, #20
 8001d8a:	4842      	ldr	r0, [pc, #264]	@ (8001e94 <HAL_ADC_MspInit+0x180>)
 8001d8c:	f005 f8d2 	bl	8006f34 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ADC1_INP3_ACT_COOLFAN_Pin;
 8001d90:	2340      	movs	r3, #64	@ 0x40
 8001d92:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d94:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d96:	2500      	movs	r5, #0
 8001d98:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(ADC1_INP3_ACT_COOLFAN_GPIO_Port, &GPIO_InitStruct);
 8001d9a:	a905      	add	r1, sp, #20
 8001d9c:	483e      	ldr	r0, [pc, #248]	@ (8001e98 <HAL_ADC_MspInit+0x184>)
 8001d9e:	f005 f8c9 	bl	8006f34 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream2;
 8001da2:	483e      	ldr	r0, [pc, #248]	@ (8001e9c <HAL_ADC_MspInit+0x188>)
 8001da4:	4b3e      	ldr	r3, [pc, #248]	@ (8001ea0 <HAL_ADC_MspInit+0x18c>)
 8001da6:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001da8:	2309      	movs	r3, #9
 8001daa:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001dac:	6085      	str	r5, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dae:	60c5      	str	r5, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001db0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001db4:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001db6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001dba:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001dbc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001dc0:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001dc2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001dc6:	61c3      	str	r3, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001dc8:	6205      	str	r5, [r0, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001dca:	6245      	str	r5, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001dcc:	f003 f896 	bl	8004efc <HAL_DMA_Init>
 8001dd0:	b958      	cbnz	r0, 8001dea <HAL_ADC_MspInit+0xd6>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001dd2:	4b32      	ldr	r3, [pc, #200]	@ (8001e9c <HAL_ADC_MspInit+0x188>)
 8001dd4:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001dd6:	639c      	str	r4, [r3, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 4, 0);
 8001dd8:	2200      	movs	r2, #0
 8001dda:	2104      	movs	r1, #4
 8001ddc:	2012      	movs	r0, #18
 8001dde:	f002 fc5d 	bl	800469c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001de2:	2012      	movs	r0, #18
 8001de4:	f002 fc8e 	bl	8004704 <HAL_NVIC_EnableIRQ>
 8001de8:	e7a4      	b.n	8001d34 <HAL_ADC_MspInit+0x20>
      Error_Handler();
 8001dea:	f7ff ff7f 	bl	8001cec <Error_Handler>
 8001dee:	e7f0      	b.n	8001dd2 <HAL_ADC_MspInit+0xbe>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001df0:	4b27      	ldr	r3, [pc, #156]	@ (8001e90 <HAL_ADC_MspInit+0x17c>)
 8001df2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001df6:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8001dfa:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001dfe:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001e02:	f002 7280 	and.w	r2, r2, #16777216	@ 0x1000000
 8001e06:	9203      	str	r2, [sp, #12]
 8001e08:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e0a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001e0e:	f042 0204 	orr.w	r2, r2, #4
 8001e12:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001e16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e1a:	f003 0304 	and.w	r3, r3, #4
 8001e1e:	9304      	str	r3, [sp, #16]
 8001e20:	9b04      	ldr	r3, [sp, #16]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8001e22:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 8001e26:	4608      	mov	r0, r1
 8001e28:	f001 f9fc 	bl	8003224 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 8001e2c:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
 8001e30:	4608      	mov	r0, r1
 8001e32:	f001 f9f7 	bl	8003224 <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Instance = DMA1_Stream0;
 8001e36:	481b      	ldr	r0, [pc, #108]	@ (8001ea4 <HAL_ADC_MspInit+0x190>)
 8001e38:	4b1b      	ldr	r3, [pc, #108]	@ (8001ea8 <HAL_ADC_MspInit+0x194>)
 8001e3a:	6003      	str	r3, [r0, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8001e3c:	2373      	movs	r3, #115	@ 0x73
 8001e3e:	6043      	str	r3, [r0, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e40:	2300      	movs	r3, #0
 8001e42:	6083      	str	r3, [r0, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e44:	60c3      	str	r3, [r0, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8001e46:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e4a:	6102      	str	r2, [r0, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e4c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001e50:	6142      	str	r2, [r0, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001e52:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e56:	6182      	str	r2, [r0, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8001e58:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e5c:	61c2      	str	r2, [r0, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8001e5e:	6203      	str	r3, [r0, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e60:	6243      	str	r3, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8001e62:	f003 f84b 	bl	8004efc <HAL_DMA_Init>
 8001e66:	b958      	cbnz	r0, 8001e80 <HAL_ADC_MspInit+0x16c>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8001e68:	4b0e      	ldr	r3, [pc, #56]	@ (8001ea4 <HAL_ADC_MspInit+0x190>)
 8001e6a:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001e6c:	639c      	str	r4, [r3, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC3_IRQn, 4, 0);
 8001e6e:	2200      	movs	r2, #0
 8001e70:	2104      	movs	r1, #4
 8001e72:	207f      	movs	r0, #127	@ 0x7f
 8001e74:	f002 fc12 	bl	800469c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8001e78:	207f      	movs	r0, #127	@ 0x7f
 8001e7a:	f002 fc43 	bl	8004704 <HAL_NVIC_EnableIRQ>
}
 8001e7e:	e759      	b.n	8001d34 <HAL_ADC_MspInit+0x20>
      Error_Handler();
 8001e80:	f7ff ff34 	bl	8001cec <Error_Handler>
 8001e84:	e7f0      	b.n	8001e68 <HAL_ADC_MspInit+0x154>
 8001e86:	bf00      	nop
 8001e88:	40022000 	.word	0x40022000
 8001e8c:	58026000 	.word	0x58026000
 8001e90:	58024400 	.word	0x58024400
 8001e94:	58020800 	.word	0x58020800
 8001e98:	58020000 	.word	0x58020000
 8001e9c:	2400157c 	.word	0x2400157c
 8001ea0:	40020440 	.word	0x40020440
 8001ea4:	24001504 	.word	0x24001504
 8001ea8:	40020010 	.word	0x40020010

08001eac <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001eac:	b510      	push	{r4, lr}
 8001eae:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	9303      	str	r3, [sp, #12]
 8001eb4:	9304      	str	r3, [sp, #16]
 8001eb6:	9305      	str	r3, [sp, #20]
 8001eb8:	9306      	str	r3, [sp, #24]
 8001eba:	9307      	str	r3, [sp, #28]
  if(hdac->Instance==DAC1)
 8001ebc:	6802      	ldr	r2, [r0, #0]
 8001ebe:	4b28      	ldr	r3, [pc, #160]	@ (8001f60 <HAL_DAC_MspInit+0xb4>)
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d001      	beq.n	8001ec8 <HAL_DAC_MspInit+0x1c>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8001ec4:	b008      	add	sp, #32
 8001ec6:	bd10      	pop	{r4, pc}
 8001ec8:	4604      	mov	r4, r0
    __HAL_RCC_DAC12_CLK_ENABLE();
 8001eca:	4b26      	ldr	r3, [pc, #152]	@ (8001f64 <HAL_DAC_MspInit+0xb8>)
 8001ecc:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001ed0:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8001ed4:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001ed8:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001edc:	f002 5200 	and.w	r2, r2, #536870912	@ 0x20000000
 8001ee0:	9201      	str	r2, [sp, #4]
 8001ee2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ee4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001ee8:	f042 0201 	orr.w	r2, r2, #1
 8001eec:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001ef0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ef4:	f003 0301 	and.w	r3, r3, #1
 8001ef8:	9302      	str	r3, [sp, #8]
 8001efa:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = DAC1_OUT1_AUDIO_Pin|DAC1_OUT2_AUDIO_Pin;
 8001efc:	2330      	movs	r3, #48	@ 0x30
 8001efe:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f00:	2303      	movs	r3, #3
 8001f02:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f04:	a903      	add	r1, sp, #12
 8001f06:	4818      	ldr	r0, [pc, #96]	@ (8001f68 <HAL_DAC_MspInit+0xbc>)
 8001f08:	f005 f814 	bl	8006f34 <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA2_Stream3;
 8001f0c:	4817      	ldr	r0, [pc, #92]	@ (8001f6c <HAL_DAC_MspInit+0xc0>)
 8001f0e:	4b18      	ldr	r3, [pc, #96]	@ (8001f70 <HAL_DAC_MspInit+0xc4>)
 8001f10:	6003      	str	r3, [r0, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8001f12:	2343      	movs	r3, #67	@ 0x43
 8001f14:	6043      	str	r3, [r0, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f16:	2340      	movs	r3, #64	@ 0x40
 8001f18:	6083      	str	r3, [r0, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	60c3      	str	r3, [r0, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001f1e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f22:	6102      	str	r2, [r0, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f24:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001f28:	6142      	str	r2, [r0, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001f2a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f2e:	6182      	str	r2, [r0, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8001f30:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f34:	61c2      	str	r2, [r0, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001f36:	6203      	str	r3, [r0, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f38:	6243      	str	r3, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001f3a:	f002 ffdf 	bl	8004efc <HAL_DMA_Init>
 8001f3e:	b958      	cbnz	r0, 8001f58 <HAL_DAC_MspInit+0xac>
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8001f40:	4b0a      	ldr	r3, [pc, #40]	@ (8001f6c <HAL_DAC_MspInit+0xc0>)
 8001f42:	60a3      	str	r3, [r4, #8]
 8001f44:	639c      	str	r4, [r3, #56]	@ 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001f46:	2200      	movs	r2, #0
 8001f48:	4611      	mov	r1, r2
 8001f4a:	2036      	movs	r0, #54	@ 0x36
 8001f4c:	f002 fba6 	bl	800469c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001f50:	2036      	movs	r0, #54	@ 0x36
 8001f52:	f002 fbd7 	bl	8004704 <HAL_NVIC_EnableIRQ>
}
 8001f56:	e7b5      	b.n	8001ec4 <HAL_DAC_MspInit+0x18>
      Error_Handler();
 8001f58:	f7ff fec8 	bl	8001cec <Error_Handler>
 8001f5c:	e7f0      	b.n	8001f40 <HAL_DAC_MspInit+0x94>
 8001f5e:	bf00      	nop
 8001f60:	40007400 	.word	0x40007400
 8001f64:	58024400 	.word	0x58024400
 8001f68:	58020000 	.word	0x58020000
 8001f6c:	24001478 	.word	0x24001478
 8001f70:	40020458 	.word	0x40020458

08001f74 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f74:	b570      	push	{r4, r5, r6, lr}
 8001f76:	b0bc      	sub	sp, #240	@ 0xf0
 8001f78:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	9137      	str	r1, [sp, #220]	@ 0xdc
 8001f7e:	9138      	str	r1, [sp, #224]	@ 0xe0
 8001f80:	9139      	str	r1, [sp, #228]	@ 0xe4
 8001f82:	913a      	str	r1, [sp, #232]	@ 0xe8
 8001f84:	913b      	str	r1, [sp, #236]	@ 0xec
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f86:	22b8      	movs	r2, #184	@ 0xb8
 8001f88:	a808      	add	r0, sp, #32
 8001f8a:	f01f f965 	bl	8021258 <memset>
  if(hi2c->Instance==I2C1)
 8001f8e:	6823      	ldr	r3, [r4, #0]
 8001f90:	4a7d      	ldr	r2, [pc, #500]	@ (8002188 <HAL_I2C_MspInit+0x214>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d00c      	beq.n	8001fb0 <HAL_I2C_MspInit+0x3c>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
    /* USER CODE BEGIN I2C1_MspInit 1 */

    /* USER CODE END I2C1_MspInit 1 */
  }
  else if(hi2c->Instance==I2C2)
 8001f96:	4a7d      	ldr	r2, [pc, #500]	@ (800218c <HAL_I2C_MspInit+0x218>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d07e      	beq.n	800209a <HAL_I2C_MspInit+0x126>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }
  else if(hi2c->Instance==I2C4)
 8001f9c:	4a7c      	ldr	r2, [pc, #496]	@ (8002190 <HAL_I2C_MspInit+0x21c>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	f000 810e 	beq.w	80021c0 <HAL_I2C_MspInit+0x24c>
    HAL_NVIC_EnableIRQ(I2C4_ER_IRQn);
    /* USER CODE BEGIN I2C4_MspInit 1 */

    /* USER CODE END I2C4_MspInit 1 */
  }
  else if(hi2c->Instance==I2C5)
 8001fa4:	4a7b      	ldr	r2, [pc, #492]	@ (8002194 <HAL_I2C_MspInit+0x220>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	f000 817e 	beq.w	80022a8 <HAL_I2C_MspInit+0x334>
    /* USER CODE BEGIN I2C5_MspInit 1 */

    /* USER CODE END I2C5_MspInit 1 */
  }

}
 8001fac:	b03c      	add	sp, #240	@ 0xf0
 8001fae:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001fb0:	2208      	movs	r2, #8
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fb8:	a808      	add	r0, sp, #32
 8001fba:	f007 ff47 	bl	8009e4c <HAL_RCCEx_PeriphCLKConfig>
 8001fbe:	2800      	cmp	r0, #0
 8001fc0:	d162      	bne.n	8002088 <HAL_I2C_MspInit+0x114>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fc2:	4e75      	ldr	r6, [pc, #468]	@ (8002198 <HAL_I2C_MspInit+0x224>)
 8001fc4:	f8d6 30e0 	ldr.w	r3, [r6, #224]	@ 0xe0
 8001fc8:	f043 0302 	orr.w	r3, r3, #2
 8001fcc:	f8c6 30e0 	str.w	r3, [r6, #224]	@ 0xe0
 8001fd0:	f8d6 30e0 	ldr.w	r3, [r6, #224]	@ 0xe0
 8001fd4:	f003 0302 	and.w	r3, r3, #2
 8001fd8:	9300      	str	r3, [sp, #0]
 8001fda:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = I2C1_SCL_ACT_Pin|I2C1_SDA_ACT_Pin;
 8001fdc:	23c0      	movs	r3, #192	@ 0xc0
 8001fde:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fe0:	2312      	movs	r3, #18
 8001fe2:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe4:	2500      	movs	r5, #0
 8001fe6:	9539      	str	r5, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fe8:	953a      	str	r5, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001fea:	2304      	movs	r3, #4
 8001fec:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fee:	a937      	add	r1, sp, #220	@ 0xdc
 8001ff0:	486a      	ldr	r0, [pc, #424]	@ (800219c <HAL_I2C_MspInit+0x228>)
 8001ff2:	f004 ff9f 	bl	8006f34 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ff6:	f8d6 30e8 	ldr.w	r3, [r6, #232]	@ 0xe8
 8001ffa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ffe:	f8c6 30e8 	str.w	r3, [r6, #232]	@ 0xe8
 8002002:	f8d6 30e8 	ldr.w	r3, [r6, #232]	@ 0xe8
 8002006:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800200a:	9301      	str	r3, [sp, #4]
 800200c:	9b01      	ldr	r3, [sp, #4]
    hdma_i2c1_tx.Instance = DMA2_Stream6;
 800200e:	4864      	ldr	r0, [pc, #400]	@ (80021a0 <HAL_I2C_MspInit+0x22c>)
 8002010:	4b64      	ldr	r3, [pc, #400]	@ (80021a4 <HAL_I2C_MspInit+0x230>)
 8002012:	6003      	str	r3, [r0, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 8002014:	2322      	movs	r3, #34	@ 0x22
 8002016:	6043      	str	r3, [r0, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002018:	2340      	movs	r3, #64	@ 0x40
 800201a:	6083      	str	r3, [r0, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800201c:	60c5      	str	r5, [r0, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800201e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002022:	6103      	str	r3, [r0, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002024:	6145      	str	r5, [r0, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002026:	6185      	str	r5, [r0, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002028:	61c5      	str	r5, [r0, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800202a:	6205      	str	r5, [r0, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800202c:	6245      	str	r5, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800202e:	f002 ff65 	bl	8004efc <HAL_DMA_Init>
 8002032:	bb60      	cbnz	r0, 800208e <HAL_I2C_MspInit+0x11a>
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8002034:	4b5a      	ldr	r3, [pc, #360]	@ (80021a0 <HAL_I2C_MspInit+0x22c>)
 8002036:	63a3      	str	r3, [r4, #56]	@ 0x38
 8002038:	639c      	str	r4, [r3, #56]	@ 0x38
    hdma_i2c1_rx.Instance = DMA2_Stream7;
 800203a:	485b      	ldr	r0, [pc, #364]	@ (80021a8 <HAL_I2C_MspInit+0x234>)
 800203c:	4b5b      	ldr	r3, [pc, #364]	@ (80021ac <HAL_I2C_MspInit+0x238>)
 800203e:	6003      	str	r3, [r0, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8002040:	2321      	movs	r3, #33	@ 0x21
 8002042:	6043      	str	r3, [r0, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002044:	2300      	movs	r3, #0
 8002046:	6083      	str	r3, [r0, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002048:	60c3      	str	r3, [r0, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800204a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800204e:	6102      	str	r2, [r0, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002050:	6143      	str	r3, [r0, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002052:	6183      	str	r3, [r0, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002054:	61c3      	str	r3, [r0, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002056:	6203      	str	r3, [r0, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002058:	6243      	str	r3, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800205a:	f002 ff4f 	bl	8004efc <HAL_DMA_Init>
 800205e:	b9c8      	cbnz	r0, 8002094 <HAL_I2C_MspInit+0x120>
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8002060:	4b51      	ldr	r3, [pc, #324]	@ (80021a8 <HAL_I2C_MspInit+0x234>)
 8002062:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8002064:	639c      	str	r4, [r3, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 1, 0);
 8002066:	2200      	movs	r2, #0
 8002068:	2101      	movs	r1, #1
 800206a:	201f      	movs	r0, #31
 800206c:	f002 fb16 	bl	800469c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002070:	201f      	movs	r0, #31
 8002072:	f002 fb47 	bl	8004704 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 1, 0);
 8002076:	2200      	movs	r2, #0
 8002078:	2101      	movs	r1, #1
 800207a:	2020      	movs	r0, #32
 800207c:	f002 fb0e 	bl	800469c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002080:	2020      	movs	r0, #32
 8002082:	f002 fb3f 	bl	8004704 <HAL_NVIC_EnableIRQ>
 8002086:	e791      	b.n	8001fac <HAL_I2C_MspInit+0x38>
      Error_Handler();
 8002088:	f7ff fe30 	bl	8001cec <Error_Handler>
 800208c:	e799      	b.n	8001fc2 <HAL_I2C_MspInit+0x4e>
      Error_Handler();
 800208e:	f7ff fe2d 	bl	8001cec <Error_Handler>
 8002092:	e7cf      	b.n	8002034 <HAL_I2C_MspInit+0xc0>
      Error_Handler();
 8002094:	f7ff fe2a 	bl	8001cec <Error_Handler>
 8002098:	e7e2      	b.n	8002060 <HAL_I2C_MspInit+0xec>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800209a:	2208      	movs	r2, #8
 800209c:	2300      	movs	r3, #0
 800209e:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020a2:	a808      	add	r0, sp, #32
 80020a4:	f007 fed2 	bl	8009e4c <HAL_RCCEx_PeriphCLKConfig>
 80020a8:	2800      	cmp	r0, #0
 80020aa:	d163      	bne.n	8002174 <HAL_I2C_MspInit+0x200>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ac:	4e3a      	ldr	r6, [pc, #232]	@ (8002198 <HAL_I2C_MspInit+0x224>)
 80020ae:	f8d6 30e0 	ldr.w	r3, [r6, #224]	@ 0xe0
 80020b2:	f043 0302 	orr.w	r3, r3, #2
 80020b6:	f8c6 30e0 	str.w	r3, [r6, #224]	@ 0xe0
 80020ba:	f8d6 30e0 	ldr.w	r3, [r6, #224]	@ 0xe0
 80020be:	f003 0302 	and.w	r3, r3, #2
 80020c2:	9302      	str	r3, [sp, #8]
 80020c4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = I2C2_SCL_SUB_Pin|I2C2_SDA_SUB_Pin;
 80020c6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80020ca:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020cc:	2312      	movs	r3, #18
 80020ce:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d0:	2500      	movs	r5, #0
 80020d2:	9539      	str	r5, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d4:	953a      	str	r5, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80020d6:	2304      	movs	r3, #4
 80020d8:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020da:	a937      	add	r1, sp, #220	@ 0xdc
 80020dc:	482f      	ldr	r0, [pc, #188]	@ (800219c <HAL_I2C_MspInit+0x228>)
 80020de:	f004 ff29 	bl	8006f34 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80020e2:	f8d6 30e8 	ldr.w	r3, [r6, #232]	@ 0xe8
 80020e6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80020ea:	f8c6 30e8 	str.w	r3, [r6, #232]	@ 0xe8
 80020ee:	f8d6 30e8 	ldr.w	r3, [r6, #232]	@ 0xe8
 80020f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020f6:	9303      	str	r3, [sp, #12]
 80020f8:	9b03      	ldr	r3, [sp, #12]
    hdma_i2c2_tx.Instance = DMA1_Stream3;
 80020fa:	482d      	ldr	r0, [pc, #180]	@ (80021b0 <HAL_I2C_MspInit+0x23c>)
 80020fc:	4b2d      	ldr	r3, [pc, #180]	@ (80021b4 <HAL_I2C_MspInit+0x240>)
 80020fe:	6003      	str	r3, [r0, #0]
    hdma_i2c2_tx.Init.Request = DMA_REQUEST_I2C2_TX;
 8002100:	2324      	movs	r3, #36	@ 0x24
 8002102:	6043      	str	r3, [r0, #4]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002104:	2340      	movs	r3, #64	@ 0x40
 8002106:	6083      	str	r3, [r0, #8]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002108:	60c5      	str	r5, [r0, #12]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800210a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800210e:	6103      	str	r3, [r0, #16]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002110:	6145      	str	r5, [r0, #20]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002112:	6185      	str	r5, [r0, #24]
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 8002114:	61c5      	str	r5, [r0, #28]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002116:	6205      	str	r5, [r0, #32]
    hdma_i2c2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002118:	6245      	str	r5, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 800211a:	f002 feef 	bl	8004efc <HAL_DMA_Init>
 800211e:	bb60      	cbnz	r0, 800217a <HAL_I2C_MspInit+0x206>
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 8002120:	4b23      	ldr	r3, [pc, #140]	@ (80021b0 <HAL_I2C_MspInit+0x23c>)
 8002122:	63a3      	str	r3, [r4, #56]	@ 0x38
 8002124:	639c      	str	r4, [r3, #56]	@ 0x38
    hdma_i2c2_rx.Instance = DMA1_Stream4;
 8002126:	4824      	ldr	r0, [pc, #144]	@ (80021b8 <HAL_I2C_MspInit+0x244>)
 8002128:	4b24      	ldr	r3, [pc, #144]	@ (80021bc <HAL_I2C_MspInit+0x248>)
 800212a:	6003      	str	r3, [r0, #0]
    hdma_i2c2_rx.Init.Request = DMA_REQUEST_I2C2_RX;
 800212c:	2323      	movs	r3, #35	@ 0x23
 800212e:	6043      	str	r3, [r0, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002130:	2300      	movs	r3, #0
 8002132:	6083      	str	r3, [r0, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002134:	60c3      	str	r3, [r0, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002136:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800213a:	6102      	str	r2, [r0, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800213c:	6143      	str	r3, [r0, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800213e:	6183      	str	r3, [r0, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 8002140:	61c3      	str	r3, [r0, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002142:	6203      	str	r3, [r0, #32]
    hdma_i2c2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002144:	6243      	str	r3, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 8002146:	f002 fed9 	bl	8004efc <HAL_DMA_Init>
 800214a:	b9c8      	cbnz	r0, 8002180 <HAL_I2C_MspInit+0x20c>
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 800214c:	4b1a      	ldr	r3, [pc, #104]	@ (80021b8 <HAL_I2C_MspInit+0x244>)
 800214e:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8002150:	639c      	str	r4, [r3, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 1, 0);
 8002152:	2200      	movs	r2, #0
 8002154:	2101      	movs	r1, #1
 8002156:	2021      	movs	r0, #33	@ 0x21
 8002158:	f002 faa0 	bl	800469c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800215c:	2021      	movs	r0, #33	@ 0x21
 800215e:	f002 fad1 	bl	8004704 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 1, 0);
 8002162:	2200      	movs	r2, #0
 8002164:	2101      	movs	r1, #1
 8002166:	2022      	movs	r0, #34	@ 0x22
 8002168:	f002 fa98 	bl	800469c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 800216c:	2022      	movs	r0, #34	@ 0x22
 800216e:	f002 fac9 	bl	8004704 <HAL_NVIC_EnableIRQ>
 8002172:	e71b      	b.n	8001fac <HAL_I2C_MspInit+0x38>
      Error_Handler();
 8002174:	f7ff fdba 	bl	8001cec <Error_Handler>
 8002178:	e798      	b.n	80020ac <HAL_I2C_MspInit+0x138>
      Error_Handler();
 800217a:	f7ff fdb7 	bl	8001cec <Error_Handler>
 800217e:	e7cf      	b.n	8002120 <HAL_I2C_MspInit+0x1ac>
      Error_Handler();
 8002180:	f7ff fdb4 	bl	8001cec <Error_Handler>
 8002184:	e7e2      	b.n	800214c <HAL_I2C_MspInit+0x1d8>
 8002186:	bf00      	nop
 8002188:	40005400 	.word	0x40005400
 800218c:	40005800 	.word	0x40005800
 8002190:	58001c00 	.word	0x58001c00
 8002194:	40006400 	.word	0x40006400
 8002198:	58024400 	.word	0x58024400
 800219c:	58020400 	.word	0x58020400
 80021a0:	240012b0 	.word	0x240012b0
 80021a4:	400204a0 	.word	0x400204a0
 80021a8:	24001238 	.word	0x24001238
 80021ac:	400204b8 	.word	0x400204b8
 80021b0:	240011c0 	.word	0x240011c0
 80021b4:	40020058 	.word	0x40020058
 80021b8:	24001148 	.word	0x24001148
 80021bc:	40020070 	.word	0x40020070
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 80021c0:	2210      	movs	r2, #16
 80021c2:	2300      	movs	r3, #0
 80021c4:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80021c8:	a808      	add	r0, sp, #32
 80021ca:	f007 fe3f 	bl	8009e4c <HAL_RCCEx_PeriphCLKConfig>
 80021ce:	2800      	cmp	r0, #0
 80021d0:	d161      	bne.n	8002296 <HAL_I2C_MspInit+0x322>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d2:	4e6c      	ldr	r6, [pc, #432]	@ (8002384 <HAL_I2C_MspInit+0x410>)
 80021d4:	f8d6 30e0 	ldr.w	r3, [r6, #224]	@ 0xe0
 80021d8:	f043 0302 	orr.w	r3, r3, #2
 80021dc:	f8c6 30e0 	str.w	r3, [r6, #224]	@ 0xe0
 80021e0:	f8d6 30e0 	ldr.w	r3, [r6, #224]	@ 0xe0
 80021e4:	f003 0302 	and.w	r3, r3, #2
 80021e8:	9304      	str	r3, [sp, #16]
 80021ea:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = I2C4_SCL_ACT_Pin|I2C4_SDA_ACT_Pin;
 80021ec:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80021f0:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021f2:	2312      	movs	r3, #18
 80021f4:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f6:	2500      	movs	r5, #0
 80021f8:	9539      	str	r5, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021fa:	953a      	str	r5, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C4;
 80021fc:	2306      	movs	r3, #6
 80021fe:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002200:	a937      	add	r1, sp, #220	@ 0xdc
 8002202:	4861      	ldr	r0, [pc, #388]	@ (8002388 <HAL_I2C_MspInit+0x414>)
 8002204:	f004 fe96 	bl	8006f34 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8002208:	f8d6 30f4 	ldr.w	r3, [r6, #244]	@ 0xf4
 800220c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002210:	f8c6 30f4 	str.w	r3, [r6, #244]	@ 0xf4
 8002214:	f8d6 30f4 	ldr.w	r3, [r6, #244]	@ 0xf4
 8002218:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800221c:	9305      	str	r3, [sp, #20]
 800221e:	9b05      	ldr	r3, [sp, #20]
    hdma_i2c4_tx.Instance = BDMA_Channel0;
 8002220:	485a      	ldr	r0, [pc, #360]	@ (800238c <HAL_I2C_MspInit+0x418>)
 8002222:	4b5b      	ldr	r3, [pc, #364]	@ (8002390 <HAL_I2C_MspInit+0x41c>)
 8002224:	6003      	str	r3, [r0, #0]
    hdma_i2c4_tx.Init.Request = BDMA_REQUEST_I2C4_TX;
 8002226:	230e      	movs	r3, #14
 8002228:	6043      	str	r3, [r0, #4]
    hdma_i2c4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800222a:	2340      	movs	r3, #64	@ 0x40
 800222c:	6083      	str	r3, [r0, #8]
    hdma_i2c4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800222e:	60c5      	str	r5, [r0, #12]
    hdma_i2c4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002230:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002234:	6103      	str	r3, [r0, #16]
    hdma_i2c4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002236:	6145      	str	r5, [r0, #20]
    hdma_i2c4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002238:	6185      	str	r5, [r0, #24]
    hdma_i2c4_tx.Init.Mode = DMA_NORMAL;
 800223a:	61c5      	str	r5, [r0, #28]
    hdma_i2c4_tx.Init.Priority = DMA_PRIORITY_LOW;
 800223c:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_i2c4_tx) != HAL_OK)
 800223e:	f002 fe5d 	bl	8004efc <HAL_DMA_Init>
 8002242:	bb58      	cbnz	r0, 800229c <HAL_I2C_MspInit+0x328>
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c4_tx);
 8002244:	4b51      	ldr	r3, [pc, #324]	@ (800238c <HAL_I2C_MspInit+0x418>)
 8002246:	63a3      	str	r3, [r4, #56]	@ 0x38
 8002248:	639c      	str	r4, [r3, #56]	@ 0x38
    hdma_i2c4_rx.Instance = BDMA_Channel1;
 800224a:	4852      	ldr	r0, [pc, #328]	@ (8002394 <HAL_I2C_MspInit+0x420>)
 800224c:	4b52      	ldr	r3, [pc, #328]	@ (8002398 <HAL_I2C_MspInit+0x424>)
 800224e:	6003      	str	r3, [r0, #0]
    hdma_i2c4_rx.Init.Request = BDMA_REQUEST_I2C4_RX;
 8002250:	230d      	movs	r3, #13
 8002252:	6043      	str	r3, [r0, #4]
    hdma_i2c4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002254:	2300      	movs	r3, #0
 8002256:	6083      	str	r3, [r0, #8]
    hdma_i2c4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002258:	60c3      	str	r3, [r0, #12]
    hdma_i2c4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800225a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800225e:	6102      	str	r2, [r0, #16]
    hdma_i2c4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002260:	6143      	str	r3, [r0, #20]
    hdma_i2c4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002262:	6183      	str	r3, [r0, #24]
    hdma_i2c4_rx.Init.Mode = DMA_NORMAL;
 8002264:	61c3      	str	r3, [r0, #28]
    hdma_i2c4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002266:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_i2c4_rx) != HAL_OK)
 8002268:	f002 fe48 	bl	8004efc <HAL_DMA_Init>
 800226c:	b9c8      	cbnz	r0, 80022a2 <HAL_I2C_MspInit+0x32e>
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c4_rx);
 800226e:	4b49      	ldr	r3, [pc, #292]	@ (8002394 <HAL_I2C_MspInit+0x420>)
 8002270:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8002272:	639c      	str	r4, [r3, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C4_EV_IRQn, 2, 0);
 8002274:	2200      	movs	r2, #0
 8002276:	2102      	movs	r1, #2
 8002278:	205f      	movs	r0, #95	@ 0x5f
 800227a:	f002 fa0f 	bl	800469c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_EV_IRQn);
 800227e:	205f      	movs	r0, #95	@ 0x5f
 8002280:	f002 fa40 	bl	8004704 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C4_ER_IRQn, 2, 0);
 8002284:	2200      	movs	r2, #0
 8002286:	2102      	movs	r1, #2
 8002288:	2060      	movs	r0, #96	@ 0x60
 800228a:	f002 fa07 	bl	800469c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_ER_IRQn);
 800228e:	2060      	movs	r0, #96	@ 0x60
 8002290:	f002 fa38 	bl	8004704 <HAL_NVIC_EnableIRQ>
 8002294:	e68a      	b.n	8001fac <HAL_I2C_MspInit+0x38>
      Error_Handler();
 8002296:	f7ff fd29 	bl	8001cec <Error_Handler>
 800229a:	e79a      	b.n	80021d2 <HAL_I2C_MspInit+0x25e>
      Error_Handler();
 800229c:	f7ff fd26 	bl	8001cec <Error_Handler>
 80022a0:	e7d0      	b.n	8002244 <HAL_I2C_MspInit+0x2d0>
      Error_Handler();
 80022a2:	f7ff fd23 	bl	8001cec <Error_Handler>
 80022a6:	e7e2      	b.n	800226e <HAL_I2C_MspInit+0x2fa>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C5;
 80022a8:	2208      	movs	r2, #8
 80022aa:	2300      	movs	r3, #0
 80022ac:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022b0:	a808      	add	r0, sp, #32
 80022b2:	f007 fdcb 	bl	8009e4c <HAL_RCCEx_PeriphCLKConfig>
 80022b6:	2800      	cmp	r0, #0
 80022b8:	d15b      	bne.n	8002372 <HAL_I2C_MspInit+0x3fe>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022ba:	4e32      	ldr	r6, [pc, #200]	@ (8002384 <HAL_I2C_MspInit+0x410>)
 80022bc:	f8d6 30e0 	ldr.w	r3, [r6, #224]	@ 0xe0
 80022c0:	f043 0304 	orr.w	r3, r3, #4
 80022c4:	f8c6 30e0 	str.w	r3, [r6, #224]	@ 0xe0
 80022c8:	f8d6 30e0 	ldr.w	r3, [r6, #224]	@ 0xe0
 80022cc:	f003 0304 	and.w	r3, r3, #4
 80022d0:	9306      	str	r3, [sp, #24]
 80022d2:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = I2C5_SDA_AUDIO_Pin|I2C5_SCL_AUDIO_Pin;
 80022d4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80022d8:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022da:	2312      	movs	r3, #18
 80022dc:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022de:	2500      	movs	r5, #0
 80022e0:	9539      	str	r5, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e2:	953a      	str	r5, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C5;
 80022e4:	2304      	movs	r3, #4
 80022e6:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022e8:	a937      	add	r1, sp, #220	@ 0xdc
 80022ea:	482c      	ldr	r0, [pc, #176]	@ (800239c <HAL_I2C_MspInit+0x428>)
 80022ec:	f004 fe22 	bl	8006f34 <HAL_GPIO_Init>
    __HAL_RCC_I2C5_CLK_ENABLE();
 80022f0:	f8d6 30e8 	ldr.w	r3, [r6, #232]	@ 0xe8
 80022f4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80022f8:	f8c6 30e8 	str.w	r3, [r6, #232]	@ 0xe8
 80022fc:	f8d6 30e8 	ldr.w	r3, [r6, #232]	@ 0xe8
 8002300:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002304:	9307      	str	r3, [sp, #28]
 8002306:	9b07      	ldr	r3, [sp, #28]
    hdma_i2c5_tx.Instance = DMA1_Stream2;
 8002308:	4825      	ldr	r0, [pc, #148]	@ (80023a0 <HAL_I2C_MspInit+0x42c>)
 800230a:	4b26      	ldr	r3, [pc, #152]	@ (80023a4 <HAL_I2C_MspInit+0x430>)
 800230c:	6003      	str	r3, [r0, #0]
    hdma_i2c5_tx.Init.Request = DMA_REQUEST_I2C5_TX;
 800230e:	237d      	movs	r3, #125	@ 0x7d
 8002310:	6043      	str	r3, [r0, #4]
    hdma_i2c5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002312:	2340      	movs	r3, #64	@ 0x40
 8002314:	6083      	str	r3, [r0, #8]
    hdma_i2c5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002316:	60c5      	str	r5, [r0, #12]
    hdma_i2c5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002318:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800231c:	6103      	str	r3, [r0, #16]
    hdma_i2c5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800231e:	6145      	str	r5, [r0, #20]
    hdma_i2c5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002320:	6185      	str	r5, [r0, #24]
    hdma_i2c5_tx.Init.Mode = DMA_NORMAL;
 8002322:	61c5      	str	r5, [r0, #28]
    hdma_i2c5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002324:	6205      	str	r5, [r0, #32]
    hdma_i2c5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002326:	6245      	str	r5, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c5_tx) != HAL_OK)
 8002328:	f002 fde8 	bl	8004efc <HAL_DMA_Init>
 800232c:	bb20      	cbnz	r0, 8002378 <HAL_I2C_MspInit+0x404>
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c5_tx);
 800232e:	4b1c      	ldr	r3, [pc, #112]	@ (80023a0 <HAL_I2C_MspInit+0x42c>)
 8002330:	63a3      	str	r3, [r4, #56]	@ 0x38
 8002332:	639c      	str	r4, [r3, #56]	@ 0x38
    hdma_i2c5_rx.Instance = DMA1_Stream6;
 8002334:	481c      	ldr	r0, [pc, #112]	@ (80023a8 <HAL_I2C_MspInit+0x434>)
 8002336:	4b1d      	ldr	r3, [pc, #116]	@ (80023ac <HAL_I2C_MspInit+0x438>)
 8002338:	6003      	str	r3, [r0, #0]
    hdma_i2c5_rx.Init.Request = DMA_REQUEST_I2C5_RX;
 800233a:	237c      	movs	r3, #124	@ 0x7c
 800233c:	6043      	str	r3, [r0, #4]
    hdma_i2c5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800233e:	2300      	movs	r3, #0
 8002340:	6083      	str	r3, [r0, #8]
    hdma_i2c5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002342:	60c3      	str	r3, [r0, #12]
    hdma_i2c5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002344:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002348:	6102      	str	r2, [r0, #16]
    hdma_i2c5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800234a:	6143      	str	r3, [r0, #20]
    hdma_i2c5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800234c:	6183      	str	r3, [r0, #24]
    hdma_i2c5_rx.Init.Mode = DMA_NORMAL;
 800234e:	61c3      	str	r3, [r0, #28]
    hdma_i2c5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002350:	6203      	str	r3, [r0, #32]
    hdma_i2c5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002352:	6243      	str	r3, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c5_rx) != HAL_OK)
 8002354:	f002 fdd2 	bl	8004efc <HAL_DMA_Init>
 8002358:	b988      	cbnz	r0, 800237e <HAL_I2C_MspInit+0x40a>
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c5_rx);
 800235a:	4b13      	ldr	r3, [pc, #76]	@ (80023a8 <HAL_I2C_MspInit+0x434>)
 800235c:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800235e:	639c      	str	r4, [r3, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C5_EV_IRQn, 1, 0);
 8002360:	2200      	movs	r2, #0
 8002362:	2101      	movs	r1, #1
 8002364:	209d      	movs	r0, #157	@ 0x9d
 8002366:	f002 f999 	bl	800469c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C5_EV_IRQn);
 800236a:	209d      	movs	r0, #157	@ 0x9d
 800236c:	f002 f9ca 	bl	8004704 <HAL_NVIC_EnableIRQ>
}
 8002370:	e61c      	b.n	8001fac <HAL_I2C_MspInit+0x38>
      Error_Handler();
 8002372:	f7ff fcbb 	bl	8001cec <Error_Handler>
 8002376:	e7a0      	b.n	80022ba <HAL_I2C_MspInit+0x346>
      Error_Handler();
 8002378:	f7ff fcb8 	bl	8001cec <Error_Handler>
 800237c:	e7d7      	b.n	800232e <HAL_I2C_MspInit+0x3ba>
      Error_Handler();
 800237e:	f7ff fcb5 	bl	8001cec <Error_Handler>
 8002382:	e7ea      	b.n	800235a <HAL_I2C_MspInit+0x3e6>
 8002384:	58024400 	.word	0x58024400
 8002388:	58020400 	.word	0x58020400
 800238c:	240010d0 	.word	0x240010d0
 8002390:	58025408 	.word	0x58025408
 8002394:	24001058 	.word	0x24001058
 8002398:	5802541c 	.word	0x5802541c
 800239c:	58020800 	.word	0x58020800
 80023a0:	24000fe0 	.word	0x24000fe0
 80023a4:	40020040 	.word	0x40020040
 80023a8:	24000f68 	.word	0x24000f68
 80023ac:	400200a0 	.word	0x400200a0

080023b0 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80023b0:	b538      	push	{r3, r4, r5, lr}
 80023b2:	4604      	mov	r4, r0
  if(hi2c->Instance==I2C1)
 80023b4:	6803      	ldr	r3, [r0, #0]
 80023b6:	4a42      	ldr	r2, [pc, #264]	@ (80024c0 <HAL_I2C_MspDeInit+0x110>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d009      	beq.n	80023d0 <HAL_I2C_MspDeInit+0x20>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }
  else if(hi2c->Instance==I2C2)
 80023bc:	4a41      	ldr	r2, [pc, #260]	@ (80024c4 <HAL_I2C_MspDeInit+0x114>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d023      	beq.n	800240a <HAL_I2C_MspDeInit+0x5a>
    HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }
  else if(hi2c->Instance==I2C4)
 80023c2:	4a41      	ldr	r2, [pc, #260]	@ (80024c8 <HAL_I2C_MspDeInit+0x118>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d03f      	beq.n	8002448 <HAL_I2C_MspDeInit+0x98>
    HAL_NVIC_DisableIRQ(I2C4_ER_IRQn);
    /* USER CODE BEGIN I2C4_MspDeInit 1 */

    /* USER CODE END I2C4_MspDeInit 1 */
  }
  else if(hi2c->Instance==I2C5)
 80023c8:	4a40      	ldr	r2, [pc, #256]	@ (80024cc <HAL_I2C_MspDeInit+0x11c>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d05c      	beq.n	8002488 <HAL_I2C_MspDeInit+0xd8>
    /* USER CODE BEGIN I2C5_MspDeInit 1 */

    /* USER CODE END I2C5_MspDeInit 1 */
  }

}
 80023ce:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_RCC_I2C1_CLK_DISABLE();
 80023d0:	4a3f      	ldr	r2, [pc, #252]	@ (80024d0 <HAL_I2C_MspDeInit+0x120>)
 80023d2:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
 80023d6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80023da:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
    HAL_GPIO_DeInit(I2C1_SCL_ACT_GPIO_Port, I2C1_SCL_ACT_Pin);
 80023de:	4d3d      	ldr	r5, [pc, #244]	@ (80024d4 <HAL_I2C_MspDeInit+0x124>)
 80023e0:	2140      	movs	r1, #64	@ 0x40
 80023e2:	4628      	mov	r0, r5
 80023e4:	f004 fea2 	bl	800712c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(I2C1_SDA_ACT_GPIO_Port, I2C1_SDA_ACT_Pin);
 80023e8:	2180      	movs	r1, #128	@ 0x80
 80023ea:	4628      	mov	r0, r5
 80023ec:	f004 fe9e 	bl	800712c <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hi2c->hdmatx);
 80023f0:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80023f2:	f002 ffa3 	bl	800533c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hi2c->hdmarx);
 80023f6:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80023f8:	f002 ffa0 	bl	800533c <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 80023fc:	201f      	movs	r0, #31
 80023fe:	f002 f98f 	bl	8004720 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 8002402:	2020      	movs	r0, #32
 8002404:	f002 f98c 	bl	8004720 <HAL_NVIC_DisableIRQ>
 8002408:	e7e1      	b.n	80023ce <HAL_I2C_MspDeInit+0x1e>
    __HAL_RCC_I2C2_CLK_DISABLE();
 800240a:	4a31      	ldr	r2, [pc, #196]	@ (80024d0 <HAL_I2C_MspDeInit+0x120>)
 800240c:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
 8002410:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002414:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
    HAL_GPIO_DeInit(I2C2_SCL_SUB_GPIO_Port, I2C2_SCL_SUB_Pin);
 8002418:	4d2e      	ldr	r5, [pc, #184]	@ (80024d4 <HAL_I2C_MspDeInit+0x124>)
 800241a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800241e:	4628      	mov	r0, r5
 8002420:	f004 fe84 	bl	800712c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(I2C2_SDA_SUB_GPIO_Port, I2C2_SDA_SUB_Pin);
 8002424:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002428:	4628      	mov	r0, r5
 800242a:	f004 fe7f 	bl	800712c <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hi2c->hdmatx);
 800242e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8002430:	f002 ff84 	bl	800533c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hi2c->hdmarx);
 8002434:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8002436:	f002 ff81 	bl	800533c <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 800243a:	2021      	movs	r0, #33	@ 0x21
 800243c:	f002 f970 	bl	8004720 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 8002440:	2022      	movs	r0, #34	@ 0x22
 8002442:	f002 f96d 	bl	8004720 <HAL_NVIC_DisableIRQ>
 8002446:	e7c2      	b.n	80023ce <HAL_I2C_MspDeInit+0x1e>
    __HAL_RCC_I2C4_CLK_DISABLE();
 8002448:	f502 320a 	add.w	r2, r2, #141312	@ 0x22800
 800244c:	f8d2 30f4 	ldr.w	r3, [r2, #244]	@ 0xf4
 8002450:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002454:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
    HAL_GPIO_DeInit(I2C4_SCL_ACT_GPIO_Port, I2C4_SCL_ACT_Pin);
 8002458:	4d1e      	ldr	r5, [pc, #120]	@ (80024d4 <HAL_I2C_MspDeInit+0x124>)
 800245a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800245e:	4628      	mov	r0, r5
 8002460:	f004 fe64 	bl	800712c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(I2C4_SDA_ACT_GPIO_Port, I2C4_SDA_ACT_Pin);
 8002464:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002468:	4628      	mov	r0, r5
 800246a:	f004 fe5f 	bl	800712c <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hi2c->hdmatx);
 800246e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8002470:	f002 ff64 	bl	800533c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hi2c->hdmarx);
 8002474:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8002476:	f002 ff61 	bl	800533c <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(I2C4_EV_IRQn);
 800247a:	205f      	movs	r0, #95	@ 0x5f
 800247c:	f002 f950 	bl	8004720 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C4_ER_IRQn);
 8002480:	2060      	movs	r0, #96	@ 0x60
 8002482:	f002 f94d 	bl	8004720 <HAL_NVIC_DisableIRQ>
 8002486:	e7a2      	b.n	80023ce <HAL_I2C_MspDeInit+0x1e>
    __HAL_RCC_I2C5_CLK_DISABLE();
 8002488:	4a11      	ldr	r2, [pc, #68]	@ (80024d0 <HAL_I2C_MspDeInit+0x120>)
 800248a:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
 800248e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8002492:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
    HAL_GPIO_DeInit(I2C5_SDA_AUDIO_GPIO_Port, I2C5_SDA_AUDIO_Pin);
 8002496:	4d10      	ldr	r5, [pc, #64]	@ (80024d8 <HAL_I2C_MspDeInit+0x128>)
 8002498:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800249c:	4628      	mov	r0, r5
 800249e:	f004 fe45 	bl	800712c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(I2C5_SCL_AUDIO_GPIO_Port, I2C5_SCL_AUDIO_Pin);
 80024a2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80024a6:	4628      	mov	r0, r5
 80024a8:	f004 fe40 	bl	800712c <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hi2c->hdmatx);
 80024ac:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80024ae:	f002 ff45 	bl	800533c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hi2c->hdmarx);
 80024b2:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80024b4:	f002 ff42 	bl	800533c <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(I2C5_EV_IRQn);
 80024b8:	209d      	movs	r0, #157	@ 0x9d
 80024ba:	f002 f931 	bl	8004720 <HAL_NVIC_DisableIRQ>
}
 80024be:	e786      	b.n	80023ce <HAL_I2C_MspDeInit+0x1e>
 80024c0:	40005400 	.word	0x40005400
 80024c4:	40005800 	.word	0x40005800
 80024c8:	58001c00 	.word	0x58001c00
 80024cc:	40006400 	.word	0x40006400
 80024d0:	58024400 	.word	0x58024400
 80024d4:	58020400 	.word	0x58020400
 80024d8:	58020800 	.word	0x58020800

080024dc <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80024dc:	b510      	push	{r4, lr}
 80024de:	b0ae      	sub	sp, #184	@ 0xb8
 80024e0:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80024e2:	22b8      	movs	r2, #184	@ 0xb8
 80024e4:	2100      	movs	r1, #0
 80024e6:	4668      	mov	r0, sp
 80024e8:	f01e feb6 	bl	8021258 <memset>
  if(hrtc->Instance==RTC)
 80024ec:	6822      	ldr	r2, [r4, #0]
 80024ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002524 <HAL_RTC_MspInit+0x48>)
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d001      	beq.n	80024f8 <HAL_RTC_MspInit+0x1c>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80024f4:	b02e      	add	sp, #184	@ 0xb8
 80024f6:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80024f8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80024fc:	2300      	movs	r3, #0
 80024fe:	e9cd 2300 	strd	r2, r3, [sp]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002502:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002506:	932c      	str	r3, [sp, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002508:	4668      	mov	r0, sp
 800250a:	f007 fc9f 	bl	8009e4c <HAL_RCCEx_PeriphCLKConfig>
 800250e:	b928      	cbnz	r0, 800251c <HAL_RTC_MspInit+0x40>
    __HAL_RCC_RTC_ENABLE();
 8002510:	4a05      	ldr	r2, [pc, #20]	@ (8002528 <HAL_RTC_MspInit+0x4c>)
 8002512:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8002514:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002518:	6713      	str	r3, [r2, #112]	@ 0x70
}
 800251a:	e7eb      	b.n	80024f4 <HAL_RTC_MspInit+0x18>
      Error_Handler();
 800251c:	f7ff fbe6 	bl	8001cec <Error_Handler>
 8002520:	e7f6      	b.n	8002510 <HAL_RTC_MspInit+0x34>
 8002522:	bf00      	nop
 8002524:	58004000 	.word	0x58004000
 8002528:	58024400 	.word	0x58024400

0800252c <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800252c:	b530      	push	{r4, r5, lr}
 800252e:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002530:	2300      	movs	r3, #0
 8002532:	9303      	str	r3, [sp, #12]
 8002534:	9304      	str	r3, [sp, #16]
 8002536:	9305      	str	r3, [sp, #20]
 8002538:	9306      	str	r3, [sp, #24]
 800253a:	9307      	str	r3, [sp, #28]
  if(hsd->Instance==SDMMC2)
 800253c:	6802      	ldr	r2, [r0, #0]
 800253e:	4b26      	ldr	r3, [pc, #152]	@ (80025d8 <HAL_SD_MspInit+0xac>)
 8002540:	429a      	cmp	r2, r3
 8002542:	d001      	beq.n	8002548 <HAL_SD_MspInit+0x1c>

    /* USER CODE END SDMMC2_MspInit 1 */

  }

}
 8002544:	b009      	add	sp, #36	@ 0x24
 8002546:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_SDMMC2_CLK_ENABLE();
 8002548:	4b24      	ldr	r3, [pc, #144]	@ (80025dc <HAL_SD_MspInit+0xb0>)
 800254a:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
 800254e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002552:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 8002556:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
 800255a:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 800255e:	9200      	str	r2, [sp, #0]
 8002560:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002562:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8002566:	f042 0202 	orr.w	r2, r2, #2
 800256a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800256e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8002572:	f002 0202 	and.w	r2, r2, #2
 8002576:	9201      	str	r2, [sp, #4]
 8002578:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800257a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800257e:	f042 0208 	orr.w	r2, r2, #8
 8002582:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8002586:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800258a:	f003 0308 	and.w	r3, r3, #8
 800258e:	9302      	str	r3, [sp, #8]
 8002590:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4;
 8002592:	f24c 0318 	movw	r3, #49176	@ 0xc018
 8002596:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002598:	2402      	movs	r4, #2
 800259a:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800259c:	2503      	movs	r5, #3
 800259e:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_SDMMC2;
 80025a0:	2309      	movs	r3, #9
 80025a2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025a4:	a903      	add	r1, sp, #12
 80025a6:	480e      	ldr	r0, [pc, #56]	@ (80025e0 <HAL_SD_MspInit+0xb4>)
 80025a8:	f004 fcc4 	bl	8006f34 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80025ac:	23c0      	movs	r3, #192	@ 0xc0
 80025ae:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b0:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b2:	2400      	movs	r4, #0
 80025b4:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025b6:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 80025b8:	230b      	movs	r3, #11
 80025ba:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025bc:	a903      	add	r1, sp, #12
 80025be:	4809      	ldr	r0, [pc, #36]	@ (80025e4 <HAL_SD_MspInit+0xb8>)
 80025c0:	f004 fcb8 	bl	8006f34 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SDMMC2_IRQn, 1, 0);
 80025c4:	4622      	mov	r2, r4
 80025c6:	2101      	movs	r1, #1
 80025c8:	207c      	movs	r0, #124	@ 0x7c
 80025ca:	f002 f867 	bl	800469c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC2_IRQn);
 80025ce:	207c      	movs	r0, #124	@ 0x7c
 80025d0:	f002 f898 	bl	8004704 <HAL_NVIC_EnableIRQ>
}
 80025d4:	e7b6      	b.n	8002544 <HAL_SD_MspInit+0x18>
 80025d6:	bf00      	nop
 80025d8:	48022400 	.word	0x48022400
 80025dc:	58024400 	.word	0x58024400
 80025e0:	58020400 	.word	0x58020400
 80025e4:	58020c00 	.word	0x58020c00

080025e8 <HAL_SD_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspDeInit(SD_HandleTypeDef* hsd)
{
 80025e8:	b508      	push	{r3, lr}
  if(hsd->Instance==SDMMC2)
 80025ea:	6802      	ldr	r2, [r0, #0]
 80025ec:	4b0b      	ldr	r3, [pc, #44]	@ (800261c <HAL_SD_MspDeInit+0x34>)
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d000      	beq.n	80025f4 <HAL_SD_MspDeInit+0xc>
    /* USER CODE BEGIN SDMMC2_MspDeInit 1 */

    /* USER CODE END SDMMC2_MspDeInit 1 */
  }

}
 80025f2:	bd08      	pop	{r3, pc}
    __HAL_RCC_SDMMC2_CLK_DISABLE();
 80025f4:	4a0a      	ldr	r2, [pc, #40]	@ (8002620 <HAL_SD_MspDeInit+0x38>)
 80025f6:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 80025fa:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80025fe:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4);
 8002602:	f24c 0118 	movw	r1, #49176	@ 0xc018
 8002606:	4807      	ldr	r0, [pc, #28]	@ (8002624 <HAL_SD_MspDeInit+0x3c>)
 8002608:	f004 fd90 	bl	800712c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_6|GPIO_PIN_7);
 800260c:	21c0      	movs	r1, #192	@ 0xc0
 800260e:	4806      	ldr	r0, [pc, #24]	@ (8002628 <HAL_SD_MspDeInit+0x40>)
 8002610:	f004 fd8c 	bl	800712c <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(SDMMC2_IRQn);
 8002614:	207c      	movs	r0, #124	@ 0x7c
 8002616:	f002 f883 	bl	8004720 <HAL_NVIC_DisableIRQ>
}
 800261a:	e7ea      	b.n	80025f2 <HAL_SD_MspDeInit+0xa>
 800261c:	48022400 	.word	0x48022400
 8002620:	58024400 	.word	0x58024400
 8002624:	58020400 	.word	0x58020400
 8002628:	58020c00 	.word	0x58020c00

0800262c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800262c:	b510      	push	{r4, lr}
 800262e:	b084      	sub	sp, #16
  if(htim_base->Instance==TIM1)
 8002630:	6803      	ldr	r3, [r0, #0]
 8002632:	4a3a      	ldr	r2, [pc, #232]	@ (800271c <HAL_TIM_Base_MspInit+0xf0>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d00b      	beq.n	8002650 <HAL_TIM_Base_MspInit+0x24>
 8002638:	4604      	mov	r4, r0
    __HAL_RCC_TIM1_CLK_ENABLE();
    /* USER CODE BEGIN TIM1_MspInit 1 */

    /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 800263a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800263e:	d015      	beq.n	800266c <HAL_TIM_Base_MspInit+0x40>
    __HAL_RCC_TIM2_CLK_ENABLE();
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 8002640:	4a37      	ldr	r2, [pc, #220]	@ (8002720 <HAL_TIM_Base_MspInit+0xf4>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d020      	beq.n	8002688 <HAL_TIM_Base_MspInit+0x5c>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 8002646:	4a37      	ldr	r2, [pc, #220]	@ (8002724 <HAL_TIM_Base_MspInit+0xf8>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d051      	beq.n	80026f0 <HAL_TIM_Base_MspInit+0xc4>
    /* USER CODE BEGIN TIM7_MspInit 1 */

    /* USER CODE END TIM7_MspInit 1 */
  }

}
 800264c:	b004      	add	sp, #16
 800264e:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002650:	4b35      	ldr	r3, [pc, #212]	@ (8002728 <HAL_TIM_Base_MspInit+0xfc>)
 8002652:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8002656:	f042 0201 	orr.w	r2, r2, #1
 800265a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 800265e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002662:	f003 0301 	and.w	r3, r3, #1
 8002666:	9300      	str	r3, [sp, #0]
 8002668:	9b00      	ldr	r3, [sp, #0]
 800266a:	e7ef      	b.n	800264c <HAL_TIM_Base_MspInit+0x20>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800266c:	4b2e      	ldr	r3, [pc, #184]	@ (8002728 <HAL_TIM_Base_MspInit+0xfc>)
 800266e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8002672:	f042 0201 	orr.w	r2, r2, #1
 8002676:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 800267a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800267e:	f003 0301 	and.w	r3, r3, #1
 8002682:	9301      	str	r3, [sp, #4]
 8002684:	9b01      	ldr	r3, [sp, #4]
 8002686:	e7e1      	b.n	800264c <HAL_TIM_Base_MspInit+0x20>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002688:	4b27      	ldr	r3, [pc, #156]	@ (8002728 <HAL_TIM_Base_MspInit+0xfc>)
 800268a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 800268e:	f042 0204 	orr.w	r2, r2, #4
 8002692:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8002696:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800269a:	f003 0304 	and.w	r3, r3, #4
 800269e:	9302      	str	r3, [sp, #8]
 80026a0:	9b02      	ldr	r3, [sp, #8]
    hdma_tim4_ch2.Instance = DMA2_Stream1;
 80026a2:	4822      	ldr	r0, [pc, #136]	@ (800272c <HAL_TIM_Base_MspInit+0x100>)
 80026a4:	4b22      	ldr	r3, [pc, #136]	@ (8002730 <HAL_TIM_Base_MspInit+0x104>)
 80026a6:	6003      	str	r3, [r0, #0]
    hdma_tim4_ch2.Init.Request = DMA_REQUEST_TIM4_CH2;
 80026a8:	231e      	movs	r3, #30
 80026aa:	6043      	str	r3, [r0, #4]
    hdma_tim4_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026ac:	2340      	movs	r3, #64	@ 0x40
 80026ae:	6083      	str	r3, [r0, #8]
    hdma_tim4_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80026b0:	2300      	movs	r3, #0
 80026b2:	60c3      	str	r3, [r0, #12]
    hdma_tim4_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80026b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026b8:	6102      	str	r2, [r0, #16]
    hdma_tim4_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80026ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80026be:	6142      	str	r2, [r0, #20]
    hdma_tim4_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80026c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80026c4:	6182      	str	r2, [r0, #24]
    hdma_tim4_ch2.Init.Mode = DMA_NORMAL;
 80026c6:	61c3      	str	r3, [r0, #28]
    hdma_tim4_ch2.Init.Priority = DMA_PRIORITY_LOW;
 80026c8:	6203      	str	r3, [r0, #32]
    hdma_tim4_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026ca:	6243      	str	r3, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch2) != HAL_OK)
 80026cc:	f002 fc16 	bl	8004efc <HAL_DMA_Init>
 80026d0:	b958      	cbnz	r0, 80026ea <HAL_TIM_Base_MspInit+0xbe>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim4_ch2);
 80026d2:	4b16      	ldr	r3, [pc, #88]	@ (800272c <HAL_TIM_Base_MspInit+0x100>)
 80026d4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80026d6:	639c      	str	r4, [r3, #56]	@ 0x38
    HAL_NVIC_SetPriority(TIM4_IRQn, 3, 0);
 80026d8:	2200      	movs	r2, #0
 80026da:	2103      	movs	r1, #3
 80026dc:	201e      	movs	r0, #30
 80026de:	f001 ffdd 	bl	800469c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80026e2:	201e      	movs	r0, #30
 80026e4:	f002 f80e 	bl	8004704 <HAL_NVIC_EnableIRQ>
 80026e8:	e7b0      	b.n	800264c <HAL_TIM_Base_MspInit+0x20>
      Error_Handler();
 80026ea:	f7ff faff 	bl	8001cec <Error_Handler>
 80026ee:	e7f0      	b.n	80026d2 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80026f0:	4b0d      	ldr	r3, [pc, #52]	@ (8002728 <HAL_TIM_Base_MspInit+0xfc>)
 80026f2:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80026f6:	f042 0220 	orr.w	r2, r2, #32
 80026fa:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 80026fe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002702:	f003 0320 	and.w	r3, r3, #32
 8002706:	9303      	str	r3, [sp, #12]
 8002708:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 4, 0);
 800270a:	2200      	movs	r2, #0
 800270c:	2104      	movs	r1, #4
 800270e:	2037      	movs	r0, #55	@ 0x37
 8002710:	f001 ffc4 	bl	800469c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002714:	2037      	movs	r0, #55	@ 0x37
 8002716:	f001 fff5 	bl	8004704 <HAL_NVIC_EnableIRQ>
}
 800271a:	e797      	b.n	800264c <HAL_TIM_Base_MspInit+0x20>
 800271c:	40010000 	.word	0x40010000
 8002720:	40000800 	.word	0x40000800
 8002724:	40001400 	.word	0x40001400
 8002728:	58024400 	.word	0x58024400
 800272c:	24000af0 	.word	0x24000af0
 8002730:	40020428 	.word	0x40020428

08002734 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002734:	b500      	push	{lr}
 8002736:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002738:	2300      	movs	r3, #0
 800273a:	9303      	str	r3, [sp, #12]
 800273c:	9304      	str	r3, [sp, #16]
 800273e:	9305      	str	r3, [sp, #20]
 8002740:	9306      	str	r3, [sp, #24]
 8002742:	9307      	str	r3, [sp, #28]
  if(htim->Instance==TIM2)
 8002744:	6803      	ldr	r3, [r0, #0]
 8002746:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800274a:	d005      	beq.n	8002758 <HAL_TIM_MspPostInit+0x24>

    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(htim->Instance==TIM4)
 800274c:	4a1b      	ldr	r2, [pc, #108]	@ (80027bc <HAL_TIM_MspPostInit+0x88>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d01b      	beq.n	800278a <HAL_TIM_MspPostInit+0x56>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002752:	b009      	add	sp, #36	@ 0x24
 8002754:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002758:	4b19      	ldr	r3, [pc, #100]	@ (80027c0 <HAL_TIM_MspPostInit+0x8c>)
 800275a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800275e:	f042 0201 	orr.w	r2, r2, #1
 8002762:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8002766:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800276a:	f003 0301 	and.w	r3, r3, #1
 800276e:	9301      	str	r3, [sp, #4]
 8002770:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = TIM2_CH1_HEATER_Pin|TIM2_CH2_BLOWFAN_Pin|TIM2_CH3_PAD_Pin|TIM2_CH4_ACT_COOLFAN_Pin;
 8002772:	230f      	movs	r3, #15
 8002774:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002776:	2302      	movs	r3, #2
 8002778:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800277a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800277c:	2301      	movs	r3, #1
 800277e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002780:	a903      	add	r1, sp, #12
 8002782:	4810      	ldr	r0, [pc, #64]	@ (80027c4 <HAL_TIM_MspPostInit+0x90>)
 8002784:	f004 fbd6 	bl	8006f34 <HAL_GPIO_Init>
 8002788:	e7e3      	b.n	8002752 <HAL_TIM_MspPostInit+0x1e>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800278a:	4b0d      	ldr	r3, [pc, #52]	@ (80027c0 <HAL_TIM_MspPostInit+0x8c>)
 800278c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8002790:	f042 0208 	orr.w	r2, r2, #8
 8002794:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8002798:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800279c:	f003 0308 	and.w	r3, r3, #8
 80027a0:	9302      	str	r3, [sp, #8]
 80027a2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = TIM4_CH2_CTRL_LED1_Pin;
 80027a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80027a8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027aa:	2302      	movs	r3, #2
 80027ac:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80027ae:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80027b0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(TIM4_CH2_CTRL_LED1_GPIO_Port, &GPIO_InitStruct);
 80027b2:	a903      	add	r1, sp, #12
 80027b4:	4804      	ldr	r0, [pc, #16]	@ (80027c8 <HAL_TIM_MspPostInit+0x94>)
 80027b6:	f004 fbbd 	bl	8006f34 <HAL_GPIO_Init>
}
 80027ba:	e7ca      	b.n	8002752 <HAL_TIM_MspPostInit+0x1e>
 80027bc:	40000800 	.word	0x40000800
 80027c0:	58024400 	.word	0x58024400
 80027c4:	58020000 	.word	0x58020000
 80027c8:	58020c00 	.word	0x58020c00

080027cc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027cc:	b530      	push	{r4, r5, lr}
 80027ce:	b0bf      	sub	sp, #252	@ 0xfc
 80027d0:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027d2:	2100      	movs	r1, #0
 80027d4:	9139      	str	r1, [sp, #228]	@ 0xe4
 80027d6:	913a      	str	r1, [sp, #232]	@ 0xe8
 80027d8:	913b      	str	r1, [sp, #236]	@ 0xec
 80027da:	913c      	str	r1, [sp, #240]	@ 0xf0
 80027dc:	913d      	str	r1, [sp, #244]	@ 0xf4
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80027de:	22b8      	movs	r2, #184	@ 0xb8
 80027e0:	a80a      	add	r0, sp, #40	@ 0x28
 80027e2:	f01e fd39 	bl	8021258 <memset>
  if(huart->Instance==UART4)
 80027e6:	6823      	ldr	r3, [r4, #0]
 80027e8:	4ab6      	ldr	r2, [pc, #728]	@ (8002ac4 <HAL_UART_MspInit+0x2f8>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d010      	beq.n	8002810 <HAL_UART_MspInit+0x44>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
    /* USER CODE BEGIN UART4_MspInit 1 */

    /* USER CODE END UART4_MspInit 1 */
  }
  else if(huart->Instance==UART5)
 80027ee:	4ab6      	ldr	r2, [pc, #728]	@ (8002ac8 <HAL_UART_MspInit+0x2fc>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d061      	beq.n	80028b8 <HAL_UART_MspInit+0xec>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
    /* USER CODE BEGIN UART5_MspInit 1 */

    /* USER CODE END UART5_MspInit 1 */
  }
  else if(huart->Instance==UART8)
 80027f4:	4ab5      	ldr	r2, [pc, #724]	@ (8002acc <HAL_UART_MspInit+0x300>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	f000 8099 	beq.w	800292e <HAL_UART_MspInit+0x162>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
    /* USER CODE BEGIN UART8_MspInit 1 */

    /* USER CODE END UART8_MspInit 1 */
  }
  else if(huart->Instance==USART1)
 80027fc:	4ab4      	ldr	r2, [pc, #720]	@ (8002ad0 <HAL_UART_MspInit+0x304>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	f000 80cf 	beq.w	80029a2 <HAL_UART_MspInit+0x1d6>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART3)
 8002804:	4ab3      	ldr	r2, [pc, #716]	@ (8002ad4 <HAL_UART_MspInit+0x308>)
 8002806:	4293      	cmp	r3, r2
 8002808:	f000 8120 	beq.w	8002a4c <HAL_UART_MspInit+0x280>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800280c:	b03f      	add	sp, #252	@ 0xfc
 800280e:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002810:	2202      	movs	r2, #2
 8002812:	2300      	movs	r3, #0
 8002814:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002818:	a80a      	add	r0, sp, #40	@ 0x28
 800281a:	f007 fb17 	bl	8009e4c <HAL_RCCEx_PeriphCLKConfig>
 800281e:	2800      	cmp	r0, #0
 8002820:	d144      	bne.n	80028ac <HAL_UART_MspInit+0xe0>
    __HAL_RCC_UART4_CLK_ENABLE();
 8002822:	4bad      	ldr	r3, [pc, #692]	@ (8002ad8 <HAL_UART_MspInit+0x30c>)
 8002824:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8002828:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 800282c:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8002830:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8002834:	f402 2200 	and.w	r2, r2, #524288	@ 0x80000
 8002838:	9200      	str	r2, [sp, #0]
 800283a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800283c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8002840:	f042 0201 	orr.w	r2, r2, #1
 8002844:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8002848:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800284c:	f003 0301 	and.w	r3, r3, #1
 8002850:	9301      	str	r3, [sp, #4]
 8002852:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART4_RX_DBG_Pin|UART4_TX_DBG_Pin;
 8002854:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002858:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800285a:	2302      	movs	r3, #2
 800285c:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800285e:	2500      	movs	r5, #0
 8002860:	953b      	str	r5, [sp, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002862:	953c      	str	r5, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF6_UART4;
 8002864:	2306      	movs	r3, #6
 8002866:	933d      	str	r3, [sp, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002868:	a939      	add	r1, sp, #228	@ 0xe4
 800286a:	489c      	ldr	r0, [pc, #624]	@ (8002adc <HAL_UART_MspInit+0x310>)
 800286c:	f004 fb62 	bl	8006f34 <HAL_GPIO_Init>
    hdma_uart4_tx.Instance = DMA1_Stream5;
 8002870:	489b      	ldr	r0, [pc, #620]	@ (8002ae0 <HAL_UART_MspInit+0x314>)
 8002872:	4b9c      	ldr	r3, [pc, #624]	@ (8002ae4 <HAL_UART_MspInit+0x318>)
 8002874:	6003      	str	r3, [r0, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 8002876:	2340      	movs	r3, #64	@ 0x40
 8002878:	6043      	str	r3, [r0, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800287a:	6083      	str	r3, [r0, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800287c:	60c5      	str	r5, [r0, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800287e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002882:	6103      	str	r3, [r0, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002884:	6145      	str	r5, [r0, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002886:	6185      	str	r5, [r0, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8002888:	61c5      	str	r5, [r0, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 800288a:	6205      	str	r5, [r0, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800288c:	6245      	str	r5, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 800288e:	f002 fb35 	bl	8004efc <HAL_DMA_Init>
 8002892:	b970      	cbnz	r0, 80028b2 <HAL_UART_MspInit+0xe6>
    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8002894:	4b92      	ldr	r3, [pc, #584]	@ (8002ae0 <HAL_UART_MspInit+0x314>)
 8002896:	67e3      	str	r3, [r4, #124]	@ 0x7c
 8002898:	639c      	str	r4, [r3, #56]	@ 0x38
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 800289a:	2200      	movs	r2, #0
 800289c:	2105      	movs	r1, #5
 800289e:	2034      	movs	r0, #52	@ 0x34
 80028a0:	f001 fefc 	bl	800469c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80028a4:	2034      	movs	r0, #52	@ 0x34
 80028a6:	f001 ff2d 	bl	8004704 <HAL_NVIC_EnableIRQ>
 80028aa:	e7af      	b.n	800280c <HAL_UART_MspInit+0x40>
      Error_Handler();
 80028ac:	f7ff fa1e 	bl	8001cec <Error_Handler>
 80028b0:	e7b7      	b.n	8002822 <HAL_UART_MspInit+0x56>
      Error_Handler();
 80028b2:	f7ff fa1b 	bl	8001cec <Error_Handler>
 80028b6:	e7ed      	b.n	8002894 <HAL_UART_MspInit+0xc8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 80028b8:	2202      	movs	r2, #2
 80028ba:	2300      	movs	r3, #0
 80028bc:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80028c0:	a80a      	add	r0, sp, #40	@ 0x28
 80028c2:	f007 fac3 	bl	8009e4c <HAL_RCCEx_PeriphCLKConfig>
 80028c6:	bb78      	cbnz	r0, 8002928 <HAL_UART_MspInit+0x15c>
    __HAL_RCC_UART5_CLK_ENABLE();
 80028c8:	4b83      	ldr	r3, [pc, #524]	@ (8002ad8 <HAL_UART_MspInit+0x30c>)
 80028ca:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80028ce:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80028d2:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 80028d6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80028da:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80028de:	9202      	str	r2, [sp, #8]
 80028e0:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028e2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80028e6:	f042 0202 	orr.w	r2, r2, #2
 80028ea:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80028ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028f2:	f003 0302 	and.w	r3, r3, #2
 80028f6:	9303      	str	r3, [sp, #12]
 80028f8:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = UART5_RX_RSVD_Pin|UART5_TX_RSVD_Pin;
 80028fa:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80028fe:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002900:	2302      	movs	r3, #2
 8002902:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002904:	2400      	movs	r4, #0
 8002906:	943b      	str	r4, [sp, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002908:	943c      	str	r4, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 800290a:	230e      	movs	r3, #14
 800290c:	933d      	str	r3, [sp, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800290e:	a939      	add	r1, sp, #228	@ 0xe4
 8002910:	4875      	ldr	r0, [pc, #468]	@ (8002ae8 <HAL_UART_MspInit+0x31c>)
 8002912:	f004 fb0f 	bl	8006f34 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 8002916:	4622      	mov	r2, r4
 8002918:	2105      	movs	r1, #5
 800291a:	2035      	movs	r0, #53	@ 0x35
 800291c:	f001 febe 	bl	800469c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8002920:	2035      	movs	r0, #53	@ 0x35
 8002922:	f001 feef 	bl	8004704 <HAL_NVIC_EnableIRQ>
 8002926:	e771      	b.n	800280c <HAL_UART_MspInit+0x40>
      Error_Handler();
 8002928:	f7ff f9e0 	bl	8001cec <Error_Handler>
 800292c:	e7cc      	b.n	80028c8 <HAL_UART_MspInit+0xfc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 800292e:	2202      	movs	r2, #2
 8002930:	2300      	movs	r3, #0
 8002932:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002936:	a80a      	add	r0, sp, #40	@ 0x28
 8002938:	f007 fa88 	bl	8009e4c <HAL_RCCEx_PeriphCLKConfig>
 800293c:	bb70      	cbnz	r0, 800299c <HAL_UART_MspInit+0x1d0>
    __HAL_RCC_UART8_CLK_ENABLE();
 800293e:	4b66      	ldr	r3, [pc, #408]	@ (8002ad8 <HAL_UART_MspInit+0x30c>)
 8002940:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8002944:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002948:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 800294c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8002950:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002954:	9204      	str	r2, [sp, #16]
 8002956:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002958:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800295c:	f042 0210 	orr.w	r2, r2, #16
 8002960:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8002964:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002968:	f003 0310 	and.w	r3, r3, #16
 800296c:	9305      	str	r3, [sp, #20]
 800296e:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = UART8_RX_RSVD_Pin|UART8_TX_RSVD_Pin;
 8002970:	2303      	movs	r3, #3
 8002972:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002974:	2302      	movs	r3, #2
 8002976:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002978:	2400      	movs	r4, #0
 800297a:	943b      	str	r4, [sp, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800297c:	943c      	str	r4, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 800297e:	2308      	movs	r3, #8
 8002980:	933d      	str	r3, [sp, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002982:	a939      	add	r1, sp, #228	@ 0xe4
 8002984:	4859      	ldr	r0, [pc, #356]	@ (8002aec <HAL_UART_MspInit+0x320>)
 8002986:	f004 fad5 	bl	8006f34 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART8_IRQn, 4, 0);
 800298a:	4622      	mov	r2, r4
 800298c:	2104      	movs	r1, #4
 800298e:	2053      	movs	r0, #83	@ 0x53
 8002990:	f001 fe84 	bl	800469c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
 8002994:	2053      	movs	r0, #83	@ 0x53
 8002996:	f001 feb5 	bl	8004704 <HAL_NVIC_EnableIRQ>
 800299a:	e737      	b.n	800280c <HAL_UART_MspInit+0x40>
      Error_Handler();
 800299c:	f7ff f9a6 	bl	8001cec <Error_Handler>
 80029a0:	e7cd      	b.n	800293e <HAL_UART_MspInit+0x172>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80029a2:	2201      	movs	r2, #1
 80029a4:	2300      	movs	r3, #0
 80029a6:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80029aa:	a80a      	add	r0, sp, #40	@ 0x28
 80029ac:	f007 fa4e 	bl	8009e4c <HAL_RCCEx_PeriphCLKConfig>
 80029b0:	2800      	cmp	r0, #0
 80029b2:	d145      	bne.n	8002a40 <HAL_UART_MspInit+0x274>
    __HAL_RCC_USART1_CLK_ENABLE();
 80029b4:	4b48      	ldr	r3, [pc, #288]	@ (8002ad8 <HAL_UART_MspInit+0x30c>)
 80029b6:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80029ba:	f042 0210 	orr.w	r2, r2, #16
 80029be:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80029c2:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80029c6:	f002 0210 	and.w	r2, r2, #16
 80029ca:	9206      	str	r2, [sp, #24]
 80029cc:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ce:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80029d2:	f042 0201 	orr.w	r2, r2, #1
 80029d6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80029da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029de:	f003 0301 	and.w	r3, r3, #1
 80029e2:	9307      	str	r3, [sp, #28]
 80029e4:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Pin = UART1_TX_ESP_Pin|UART1_RX_ESP_Pin;
 80029e6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80029ea:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ec:	2302      	movs	r3, #2
 80029ee:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f0:	2500      	movs	r5, #0
 80029f2:	953b      	str	r5, [sp, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029f4:	953c      	str	r5, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80029f6:	2307      	movs	r3, #7
 80029f8:	933d      	str	r3, [sp, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029fa:	a939      	add	r1, sp, #228	@ 0xe4
 80029fc:	4837      	ldr	r0, [pc, #220]	@ (8002adc <HAL_UART_MspInit+0x310>)
 80029fe:	f004 fa99 	bl	8006f34 <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA1_Stream1;
 8002a02:	483b      	ldr	r0, [pc, #236]	@ (8002af0 <HAL_UART_MspInit+0x324>)
 8002a04:	4b3b      	ldr	r3, [pc, #236]	@ (8002af4 <HAL_UART_MspInit+0x328>)
 8002a06:	6003      	str	r3, [r0, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002a08:	232a      	movs	r3, #42	@ 0x2a
 8002a0a:	6043      	str	r3, [r0, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a0c:	2340      	movs	r3, #64	@ 0x40
 8002a0e:	6083      	str	r3, [r0, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a10:	60c5      	str	r5, [r0, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a16:	6103      	str	r3, [r0, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a18:	6145      	str	r5, [r0, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a1a:	6185      	str	r5, [r0, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002a1c:	61c5      	str	r5, [r0, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002a1e:	6205      	str	r5, [r0, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a20:	6245      	str	r5, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002a22:	f002 fa6b 	bl	8004efc <HAL_DMA_Init>
 8002a26:	b970      	cbnz	r0, 8002a46 <HAL_UART_MspInit+0x27a>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002a28:	4b31      	ldr	r3, [pc, #196]	@ (8002af0 <HAL_UART_MspInit+0x324>)
 8002a2a:	67e3      	str	r3, [r4, #124]	@ 0x7c
 8002a2c:	639c      	str	r4, [r3, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8002a2e:	2200      	movs	r2, #0
 8002a30:	2103      	movs	r1, #3
 8002a32:	2025      	movs	r0, #37	@ 0x25
 8002a34:	f001 fe32 	bl	800469c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002a38:	2025      	movs	r0, #37	@ 0x25
 8002a3a:	f001 fe63 	bl	8004704 <HAL_NVIC_EnableIRQ>
 8002a3e:	e6e5      	b.n	800280c <HAL_UART_MspInit+0x40>
      Error_Handler();
 8002a40:	f7ff f954 	bl	8001cec <Error_Handler>
 8002a44:	e7b6      	b.n	80029b4 <HAL_UART_MspInit+0x1e8>
      Error_Handler();
 8002a46:	f7ff f951 	bl	8001cec <Error_Handler>
 8002a4a:	e7ed      	b.n	8002a28 <HAL_UART_MspInit+0x25c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002a4c:	2202      	movs	r2, #2
 8002a4e:	2300      	movs	r3, #0
 8002a50:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a54:	a80a      	add	r0, sp, #40	@ 0x28
 8002a56:	f007 f9f9 	bl	8009e4c <HAL_RCCEx_PeriphCLKConfig>
 8002a5a:	bb78      	cbnz	r0, 8002abc <HAL_UART_MspInit+0x2f0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002a5c:	4b1e      	ldr	r3, [pc, #120]	@ (8002ad8 <HAL_UART_MspInit+0x30c>)
 8002a5e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8002a62:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002a66:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8002a6a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8002a6e:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 8002a72:	9208      	str	r2, [sp, #32]
 8002a74:	9a08      	ldr	r2, [sp, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a76:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8002a7a:	f042 0208 	orr.w	r2, r2, #8
 8002a7e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8002a82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a86:	f003 0308 	and.w	r3, r3, #8
 8002a8a:	9309      	str	r3, [sp, #36]	@ 0x24
 8002a8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Pin = UART3_TX_RSVD_Pin|UART3_RX_RSVD_Pin;
 8002a8e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002a92:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a94:	2302      	movs	r3, #2
 8002a96:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a98:	2400      	movs	r4, #0
 8002a9a:	943b      	str	r4, [sp, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a9c:	943c      	str	r4, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002a9e:	2307      	movs	r3, #7
 8002aa0:	933d      	str	r3, [sp, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002aa2:	a939      	add	r1, sp, #228	@ 0xe4
 8002aa4:	4814      	ldr	r0, [pc, #80]	@ (8002af8 <HAL_UART_MspInit+0x32c>)
 8002aa6:	f004 fa45 	bl	8006f34 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 3, 0);
 8002aaa:	4622      	mov	r2, r4
 8002aac:	2103      	movs	r1, #3
 8002aae:	2027      	movs	r0, #39	@ 0x27
 8002ab0:	f001 fdf4 	bl	800469c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002ab4:	2027      	movs	r0, #39	@ 0x27
 8002ab6:	f001 fe25 	bl	8004704 <HAL_NVIC_EnableIRQ>
}
 8002aba:	e6a7      	b.n	800280c <HAL_UART_MspInit+0x40>
      Error_Handler();
 8002abc:	f7ff f916 	bl	8001cec <Error_Handler>
 8002ac0:	e7cc      	b.n	8002a5c <HAL_UART_MspInit+0x290>
 8002ac2:	bf00      	nop
 8002ac4:	40004c00 	.word	0x40004c00
 8002ac8:	40005000 	.word	0x40005000
 8002acc:	40007c00 	.word	0x40007c00
 8002ad0:	40011000 	.word	0x40011000
 8002ad4:	40004800 	.word	0x40004800
 8002ad8:	58024400 	.word	0x58024400
 8002adc:	58020000 	.word	0x58020000
 8002ae0:	24000794 	.word	0x24000794
 8002ae4:	40020088 	.word	0x40020088
 8002ae8:	58020400 	.word	0x58020400
 8002aec:	58021000 	.word	0x58021000
 8002af0:	2400071c 	.word	0x2400071c
 8002af4:	40020028 	.word	0x40020028
 8002af8:	58020c00 	.word	0x58020c00

08002afc <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai1_b;

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8002afc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002b00:	b0b7      	sub	sp, #220	@ 0xdc
 8002b02:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b04:	22b8      	movs	r2, #184	@ 0xb8
 8002b06:	2100      	movs	r1, #0
 8002b08:	a802      	add	r0, sp, #8
 8002b0a:	f01e fba5 	bl	8021258 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8002b0e:	6822      	ldr	r2, [r4, #0]
 8002b10:	4b69      	ldr	r3, [pc, #420]	@ (8002cb8 <HAL_SAI_MspInit+0x1bc>)
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d006      	beq.n	8002b24 <HAL_SAI_MspInit+0x28>
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);

    }
    if(hsai->Instance==SAI1_Block_B)
 8002b16:	6822      	ldr	r2, [r4, #0]
 8002b18:	4b68      	ldr	r3, [pc, #416]	@ (8002cbc <HAL_SAI_MspInit+0x1c0>)
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d06e      	beq.n	8002bfc <HAL_SAI_MspInit+0x100>
    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_b);
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_b);
    }
}
 8002b1e:	b037      	add	sp, #220	@ 0xdc
 8002b20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8002b24:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b28:	2300      	movs	r3, #0
 8002b2a:	e9cd 2302 	strd	r2, r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b2e:	a802      	add	r0, sp, #8
 8002b30:	f007 f98c 	bl	8009e4c <HAL_RCCEx_PeriphCLKConfig>
 8002b34:	2800      	cmp	r0, #0
 8002b36:	d145      	bne.n	8002bc4 <HAL_SAI_MspInit+0xc8>
    if (SAI1_client == 0)
 8002b38:	4b61      	ldr	r3, [pc, #388]	@ (8002cc0 <HAL_SAI_MspInit+0x1c4>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d044      	beq.n	8002bca <HAL_SAI_MspInit+0xce>
    SAI1_client ++;
 8002b40:	4a5f      	ldr	r2, [pc, #380]	@ (8002cc0 <HAL_SAI_MspInit+0x1c4>)
 8002b42:	6813      	ldr	r3, [r2, #0]
 8002b44:	3301      	adds	r3, #1
 8002b46:	6013      	str	r3, [r2, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5;
 8002b48:	2334      	movs	r3, #52	@ 0x34
 8002b4a:	9331      	str	r3, [sp, #196]	@ 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b4c:	f04f 0902 	mov.w	r9, #2
 8002b50:	f8cd 90c8 	str.w	r9, [sp, #200]	@ 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b54:	2500      	movs	r5, #0
 8002b56:	9533      	str	r5, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b58:	2303      	movs	r3, #3
 8002b5a:	9334      	str	r3, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8002b5c:	f04f 0806 	mov.w	r8, #6
 8002b60:	f8cd 80d4 	str.w	r8, [sp, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b64:	4f57      	ldr	r7, [pc, #348]	@ (8002cc4 <HAL_SAI_MspInit+0x1c8>)
 8002b66:	a931      	add	r1, sp, #196	@ 0xc4
 8002b68:	4638      	mov	r0, r7
 8002b6a:	f004 f9e3 	bl	8006f34 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002b6e:	2640      	movs	r6, #64	@ 0x40
 8002b70:	9631      	str	r6, [sp, #196]	@ 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b72:	f8cd 90c8 	str.w	r9, [sp, #200]	@ 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b76:	9533      	str	r5, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b78:	9534      	str	r5, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8002b7a:	f8cd 80d4 	str.w	r8, [sp, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b7e:	a931      	add	r1, sp, #196	@ 0xc4
 8002b80:	4638      	mov	r0, r7
 8002b82:	f004 f9d7 	bl	8006f34 <HAL_GPIO_Init>
    hdma_sai1_a.Instance = DMA2_Stream4;
 8002b86:	4850      	ldr	r0, [pc, #320]	@ (8002cc8 <HAL_SAI_MspInit+0x1cc>)
 8002b88:	4b50      	ldr	r3, [pc, #320]	@ (8002ccc <HAL_SAI_MspInit+0x1d0>)
 8002b8a:	6003      	str	r3, [r0, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 8002b8c:	2357      	movs	r3, #87	@ 0x57
 8002b8e:	6043      	str	r3, [r0, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b90:	6086      	str	r6, [r0, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b92:	60c5      	str	r5, [r0, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8002b94:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b98:	6103      	str	r3, [r0, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002b9a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002b9e:	6143      	str	r3, [r0, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002ba0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002ba4:	6183      	str	r3, [r0, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8002ba6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002baa:	61c3      	str	r3, [r0, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_LOW;
 8002bac:	6205      	str	r5, [r0, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002bae:	6245      	str	r5, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8002bb0:	f002 f9a4 	bl	8004efc <HAL_DMA_Init>
 8002bb4:	b9f8      	cbnz	r0, 8002bf6 <HAL_SAI_MspInit+0xfa>
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 8002bb6:	4b44      	ldr	r3, [pc, #272]	@ (8002cc8 <HAL_SAI_MspInit+0x1cc>)
 8002bb8:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
 8002bbc:	639c      	str	r4, [r3, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 8002bbe:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
 8002bc2:	e7a8      	b.n	8002b16 <HAL_SAI_MspInit+0x1a>
      Error_Handler();
 8002bc4:	f7ff f892 	bl	8001cec <Error_Handler>
 8002bc8:	e7b6      	b.n	8002b38 <HAL_SAI_MspInit+0x3c>
       __HAL_RCC_SAI1_CLK_ENABLE();
 8002bca:	4b41      	ldr	r3, [pc, #260]	@ (8002cd0 <HAL_SAI_MspInit+0x1d4>)
 8002bcc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8002bd0:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8002bd4:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8002bd8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002bdc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002be0:	9300      	str	r3, [sp, #0]
 8002be2:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(SAI1_IRQn, 0, 0);
 8002be4:	2200      	movs	r2, #0
 8002be6:	4611      	mov	r1, r2
 8002be8:	2057      	movs	r0, #87	@ 0x57
 8002bea:	f001 fd57 	bl	800469c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8002bee:	2057      	movs	r0, #87	@ 0x57
 8002bf0:	f001 fd88 	bl	8004704 <HAL_NVIC_EnableIRQ>
 8002bf4:	e7a4      	b.n	8002b40 <HAL_SAI_MspInit+0x44>
      Error_Handler();
 8002bf6:	f7ff f879 	bl	8001cec <Error_Handler>
 8002bfa:	e7dc      	b.n	8002bb6 <HAL_SAI_MspInit+0xba>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8002bfc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002c00:	2300      	movs	r3, #0
 8002c02:	e9cd 2302 	strd	r2, r3, [sp, #8]
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL;
 8002c06:	2300      	movs	r3, #0
 8002c08:	9318      	str	r3, [sp, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c0a:	a802      	add	r0, sp, #8
 8002c0c:	f007 f91e 	bl	8009e4c <HAL_RCCEx_PeriphCLKConfig>
 8002c10:	2800      	cmp	r0, #0
 8002c12:	d134      	bne.n	8002c7e <HAL_SAI_MspInit+0x182>
      if (SAI1_client == 0)
 8002c14:	4b2a      	ldr	r3, [pc, #168]	@ (8002cc0 <HAL_SAI_MspInit+0x1c4>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d033      	beq.n	8002c84 <HAL_SAI_MspInit+0x188>
    SAI1_client ++;
 8002c1c:	4a28      	ldr	r2, [pc, #160]	@ (8002cc0 <HAL_SAI_MspInit+0x1c4>)
 8002c1e:	6813      	ldr	r3, [r2, #0]
 8002c20:	3301      	adds	r3, #1
 8002c22:	6013      	str	r3, [r2, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002c24:	2308      	movs	r3, #8
 8002c26:	9331      	str	r3, [sp, #196]	@ 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c28:	2302      	movs	r3, #2
 8002c2a:	9332      	str	r3, [sp, #200]	@ 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c2c:	2500      	movs	r5, #0
 8002c2e:	9533      	str	r5, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c30:	9534      	str	r5, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8002c32:	2306      	movs	r3, #6
 8002c34:	9335      	str	r3, [sp, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002c36:	a931      	add	r1, sp, #196	@ 0xc4
 8002c38:	4822      	ldr	r0, [pc, #136]	@ (8002cc4 <HAL_SAI_MspInit+0x1c8>)
 8002c3a:	f004 f97b 	bl	8006f34 <HAL_GPIO_Init>
    hdma_sai1_b.Instance = DMA2_Stream5;
 8002c3e:	4825      	ldr	r0, [pc, #148]	@ (8002cd4 <HAL_SAI_MspInit+0x1d8>)
 8002c40:	4b25      	ldr	r3, [pc, #148]	@ (8002cd8 <HAL_SAI_MspInit+0x1dc>)
 8002c42:	6003      	str	r3, [r0, #0]
    hdma_sai1_b.Init.Request = DMA_REQUEST_SAI1_B;
 8002c44:	2358      	movs	r3, #88	@ 0x58
 8002c46:	6043      	str	r3, [r0, #4]
    hdma_sai1_b.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c48:	2340      	movs	r3, #64	@ 0x40
 8002c4a:	6083      	str	r3, [r0, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c4c:	60c5      	str	r5, [r0, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 8002c4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c52:	6103      	str	r3, [r0, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002c54:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002c58:	6143      	str	r3, [r0, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c5a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002c5e:	6183      	str	r3, [r0, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 8002c60:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c64:	61c3      	str	r3, [r0, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_LOW;
 8002c66:	6205      	str	r5, [r0, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c68:	6245      	str	r5, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 8002c6a:	f002 f947 	bl	8004efc <HAL_DMA_Init>
 8002c6e:	b9f8      	cbnz	r0, 8002cb0 <HAL_SAI_MspInit+0x1b4>
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_b);
 8002c70:	4b18      	ldr	r3, [pc, #96]	@ (8002cd4 <HAL_SAI_MspInit+0x1d8>)
 8002c72:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
 8002c76:	639c      	str	r4, [r3, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_b);
 8002c78:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
}
 8002c7c:	e74f      	b.n	8002b1e <HAL_SAI_MspInit+0x22>
      Error_Handler();
 8002c7e:	f7ff f835 	bl	8001cec <Error_Handler>
 8002c82:	e7c7      	b.n	8002c14 <HAL_SAI_MspInit+0x118>
       __HAL_RCC_SAI1_CLK_ENABLE();
 8002c84:	4b12      	ldr	r3, [pc, #72]	@ (8002cd0 <HAL_SAI_MspInit+0x1d4>)
 8002c86:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8002c8a:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8002c8e:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8002c92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c9a:	9301      	str	r3, [sp, #4]
 8002c9c:	9b01      	ldr	r3, [sp, #4]
      HAL_NVIC_SetPriority(SAI1_IRQn, 0, 0);
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	4611      	mov	r1, r2
 8002ca2:	2057      	movs	r0, #87	@ 0x57
 8002ca4:	f001 fcfa 	bl	800469c <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8002ca8:	2057      	movs	r0, #87	@ 0x57
 8002caa:	f001 fd2b 	bl	8004704 <HAL_NVIC_EnableIRQ>
 8002cae:	e7b5      	b.n	8002c1c <HAL_SAI_MspInit+0x120>
      Error_Handler();
 8002cb0:	f7ff f81c 	bl	8001cec <Error_Handler>
 8002cb4:	e7dc      	b.n	8002c70 <HAL_SAI_MspInit+0x174>
 8002cb6:	bf00      	nop
 8002cb8:	40015804 	.word	0x40015804
 8002cbc:	40015824 	.word	0x40015824
 8002cc0:	240016d4 	.word	0x240016d4
 8002cc4:	58021000 	.word	0x58021000
 8002cc8:	24000d8c 	.word	0x24000d8c
 8002ccc:	40020470 	.word	0x40020470
 8002cd0:	58024400 	.word	0x58024400
 8002cd4:	24000d14 	.word	0x24000d14
 8002cd8:	40020488 	.word	0x40020488

08002cdc <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002cdc:	e7fe      	b.n	8002cdc <NMI_Handler>

08002cde <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002cde:	e7fe      	b.n	8002cde <HardFault_Handler>

08002ce0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ce0:	e7fe      	b.n	8002ce0 <MemManage_Handler>

08002ce2 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ce2:	e7fe      	b.n	8002ce2 <BusFault_Handler>

08002ce4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ce4:	e7fe      	b.n	8002ce4 <UsageFault_Handler>

08002ce6 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ce6:	4770      	bx	lr

08002ce8 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ce8:	4770      	bx	lr

08002cea <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002cea:	4770      	bx	lr

08002cec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cee:	f000 fa65 	bl	80031bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cf2:	bd08      	pop	{r3, pc}

08002cf4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002cf4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8002cf6:	4802      	ldr	r0, [pc, #8]	@ (8002d00 <DMA1_Stream0_IRQHandler+0xc>)
 8002cf8:	f003 fa04 	bl	8006104 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002cfc:	bd08      	pop	{r3, pc}
 8002cfe:	bf00      	nop
 8002d00:	24001504 	.word	0x24001504

08002d04 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002d04:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002d06:	4802      	ldr	r0, [pc, #8]	@ (8002d10 <DMA1_Stream1_IRQHandler+0xc>)
 8002d08:	f003 f9fc 	bl	8006104 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002d0c:	bd08      	pop	{r3, pc}
 8002d0e:	bf00      	nop
 8002d10:	2400071c 	.word	0x2400071c

08002d14 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002d14:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c5_tx);
 8002d16:	4802      	ldr	r0, [pc, #8]	@ (8002d20 <DMA1_Stream2_IRQHandler+0xc>)
 8002d18:	f003 f9f4 	bl	8006104 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002d1c:	bd08      	pop	{r3, pc}
 8002d1e:	bf00      	nop
 8002d20:	24000fe0 	.word	0x24000fe0

08002d24 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002d24:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 8002d26:	4802      	ldr	r0, [pc, #8]	@ (8002d30 <DMA1_Stream3_IRQHandler+0xc>)
 8002d28:	f003 f9ec 	bl	8006104 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002d2c:	bd08      	pop	{r3, pc}
 8002d2e:	bf00      	nop
 8002d30:	240011c0 	.word	0x240011c0

08002d34 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002d34:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8002d36:	4802      	ldr	r0, [pc, #8]	@ (8002d40 <DMA1_Stream4_IRQHandler+0xc>)
 8002d38:	f003 f9e4 	bl	8006104 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002d3c:	bd08      	pop	{r3, pc}
 8002d3e:	bf00      	nop
 8002d40:	24001148 	.word	0x24001148

08002d44 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002d44:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8002d46:	4802      	ldr	r0, [pc, #8]	@ (8002d50 <DMA1_Stream5_IRQHandler+0xc>)
 8002d48:	f003 f9dc 	bl	8006104 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002d4c:	bd08      	pop	{r3, pc}
 8002d4e:	bf00      	nop
 8002d50:	24000794 	.word	0x24000794

08002d54 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002d54:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c5_rx);
 8002d56:	4802      	ldr	r0, [pc, #8]	@ (8002d60 <DMA1_Stream6_IRQHandler+0xc>)
 8002d58:	f003 f9d4 	bl	8006104 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002d5c:	bd08      	pop	{r3, pc}
 8002d5e:	bf00      	nop
 8002d60:	24000f68 	.word	0x24000f68

08002d64 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002d64:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002d66:	4802      	ldr	r0, [pc, #8]	@ (8002d70 <ADC_IRQHandler+0xc>)
 8002d68:	f000 fa6e 	bl	8003248 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002d6c:	bd08      	pop	{r3, pc}
 8002d6e:	bf00      	nop
 8002d70:	24001664 	.word	0x24001664

08002d74 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002d74:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002d76:	4802      	ldr	r0, [pc, #8]	@ (8002d80 <TIM4_IRQHandler+0xc>)
 8002d78:	f00a faae 	bl	800d2d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002d7c:	bd08      	pop	{r3, pc}
 8002d7e:	bf00      	nop
 8002d80:	24000bb4 	.word	0x24000bb4

08002d84 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002d84:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002d86:	4802      	ldr	r0, [pc, #8]	@ (8002d90 <I2C1_EV_IRQHandler+0xc>)
 8002d88:	f005 f82c 	bl	8007de4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002d8c:	bd08      	pop	{r3, pc}
 8002d8e:	bf00      	nop
 8002d90:	24001424 	.word	0x24001424

08002d94 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002d94:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002d96:	4802      	ldr	r0, [pc, #8]	@ (8002da0 <I2C1_ER_IRQHandler+0xc>)
 8002d98:	f006 f892 	bl	8008ec0 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002d9c:	bd08      	pop	{r3, pc}
 8002d9e:	bf00      	nop
 8002da0:	24001424 	.word	0x24001424

08002da4 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8002da4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8002da6:	4802      	ldr	r0, [pc, #8]	@ (8002db0 <I2C2_EV_IRQHandler+0xc>)
 8002da8:	f005 f81c 	bl	8007de4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8002dac:	bd08      	pop	{r3, pc}
 8002dae:	bf00      	nop
 8002db0:	240013d0 	.word	0x240013d0

08002db4 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8002db4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8002db6:	4802      	ldr	r0, [pc, #8]	@ (8002dc0 <I2C2_ER_IRQHandler+0xc>)
 8002db8:	f006 f882 	bl	8008ec0 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8002dbc:	bd08      	pop	{r3, pc}
 8002dbe:	bf00      	nop
 8002dc0:	240013d0 	.word	0x240013d0

08002dc4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002dc4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002dc6:	4802      	ldr	r0, [pc, #8]	@ (8002dd0 <USART1_IRQHandler+0xc>)
 8002dc8:	f00b fba8 	bl	800e51c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002dcc:	bd08      	pop	{r3, pc}
 8002dce:	bf00      	nop
 8002dd0:	240008a0 	.word	0x240008a0

08002dd4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002dd4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002dd6:	4802      	ldr	r0, [pc, #8]	@ (8002de0 <USART3_IRQHandler+0xc>)
 8002dd8:	f00b fba0 	bl	800e51c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002ddc:	bd08      	pop	{r3, pc}
 8002dde:	bf00      	nop
 8002de0:	2400080c 	.word	0x2400080c

08002de4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002de4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EXTI14_PWR_Pin);
 8002de6:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002dea:	f004 fa57 	bl	800729c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002dee:	bd08      	pop	{r3, pc}

08002df0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002df0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002df2:	4802      	ldr	r0, [pc, #8]	@ (8002dfc <UART4_IRQHandler+0xc>)
 8002df4:	f00b fb92 	bl	800e51c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002df8:	bd08      	pop	{r3, pc}
 8002dfa:	bf00      	nop
 8002dfc:	24000a5c 	.word	0x24000a5c

08002e00 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002e00:	b508      	push	{r3, lr}
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8002e02:	4802      	ldr	r0, [pc, #8]	@ (8002e0c <UART5_IRQHandler+0xc>)
 8002e04:	f00b fb8a 	bl	800e51c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8002e08:	bd08      	pop	{r3, pc}
 8002e0a:	bf00      	nop
 8002e0c:	240009c8 	.word	0x240009c8

08002e10 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002e10:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8002e12:	4802      	ldr	r0, [pc, #8]	@ (8002e1c <TIM6_DAC_IRQHandler+0xc>)
 8002e14:	f001 fd19 	bl	800484a <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002e18:	bd08      	pop	{r3, pc}
 8002e1a:	bf00      	nop
 8002e1c:	240014f0 	.word	0x240014f0

08002e20 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002e20:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002e22:	4802      	ldr	r0, [pc, #8]	@ (8002e2c <TIM7_IRQHandler+0xc>)
 8002e24:	f00a fa58 	bl	800d2d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002e28:	bd08      	pop	{r3, pc}
 8002e2a:	bf00      	nop
 8002e2c:	24000b68 	.word	0x24000b68

08002e30 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002e30:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch2);
 8002e32:	4802      	ldr	r0, [pc, #8]	@ (8002e3c <DMA2_Stream1_IRQHandler+0xc>)
 8002e34:	f003 f966 	bl	8006104 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002e38:	bd08      	pop	{r3, pc}
 8002e3a:	bf00      	nop
 8002e3c:	24000af0 	.word	0x24000af0

08002e40 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002e40:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002e42:	4802      	ldr	r0, [pc, #8]	@ (8002e4c <DMA2_Stream2_IRQHandler+0xc>)
 8002e44:	f003 f95e 	bl	8006104 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002e48:	bd08      	pop	{r3, pc}
 8002e4a:	bf00      	nop
 8002e4c:	2400157c 	.word	0x2400157c

08002e50 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002e50:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8002e52:	4802      	ldr	r0, [pc, #8]	@ (8002e5c <DMA2_Stream3_IRQHandler+0xc>)
 8002e54:	f003 f956 	bl	8006104 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002e58:	bd08      	pop	{r3, pc}
 8002e5a:	bf00      	nop
 8002e5c:	24001478 	.word	0x24001478

08002e60 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8002e60:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8002e62:	4802      	ldr	r0, [pc, #8]	@ (8002e6c <DMA2_Stream4_IRQHandler+0xc>)
 8002e64:	f003 f94e 	bl	8006104 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8002e68:	bd08      	pop	{r3, pc}
 8002e6a:	bf00      	nop
 8002e6c:	24000d8c 	.word	0x24000d8c

08002e70 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8002e70:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 8002e72:	4802      	ldr	r0, [pc, #8]	@ (8002e7c <DMA2_Stream5_IRQHandler+0xc>)
 8002e74:	f003 f946 	bl	8006104 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8002e78:	bd08      	pop	{r3, pc}
 8002e7a:	bf00      	nop
 8002e7c:	24000d14 	.word	0x24000d14

08002e80 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002e80:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002e82:	4802      	ldr	r0, [pc, #8]	@ (8002e8c <DMA2_Stream6_IRQHandler+0xc>)
 8002e84:	f003 f93e 	bl	8006104 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002e88:	bd08      	pop	{r3, pc}
 8002e8a:	bf00      	nop
 8002e8c:	240012b0 	.word	0x240012b0

08002e90 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002e90:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002e92:	4802      	ldr	r0, [pc, #8]	@ (8002e9c <DMA2_Stream7_IRQHandler+0xc>)
 8002e94:	f003 f936 	bl	8006104 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8002e98:	bd08      	pop	{r3, pc}
 8002e9a:	bf00      	nop
 8002e9c:	24001238 	.word	0x24001238

08002ea0 <UART8_IRQHandler>:

/**
  * @brief This function handles UART8 global interrupt.
  */
void UART8_IRQHandler(void)
{
 8002ea0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN UART8_IRQn 0 */

  /* USER CODE END UART8_IRQn 0 */
  HAL_UART_IRQHandler(&huart8);
 8002ea2:	4802      	ldr	r0, [pc, #8]	@ (8002eac <UART8_IRQHandler+0xc>)
 8002ea4:	f00b fb3a 	bl	800e51c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART8_IRQn 1 */

  /* USER CODE END UART8_IRQn 1 */
}
 8002ea8:	bd08      	pop	{r3, pc}
 8002eaa:	bf00      	nop
 8002eac:	24000934 	.word	0x24000934

08002eb0 <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 8002eb0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 8002eb2:	4803      	ldr	r0, [pc, #12]	@ (8002ec0 <SAI1_IRQHandler+0x10>)
 8002eb4:	f008 ff8e 	bl	800bdd4 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB1);
 8002eb8:	4802      	ldr	r0, [pc, #8]	@ (8002ec4 <SAI1_IRQHandler+0x14>)
 8002eba:	f008 ff8b 	bl	800bdd4 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 8002ebe:	bd08      	pop	{r3, pc}
 8002ec0:	24000e9c 	.word	0x24000e9c
 8002ec4:	24000e04 	.word	0x24000e04

08002ec8 <I2C4_EV_IRQHandler>:

/**
  * @brief This function handles I2C4 event interrupt.
  */
void I2C4_EV_IRQHandler(void)
{
 8002ec8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C4_EV_IRQn 0 */

  /* USER CODE END I2C4_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c4);
 8002eca:	4802      	ldr	r0, [pc, #8]	@ (8002ed4 <I2C4_EV_IRQHandler+0xc>)
 8002ecc:	f004 ff8a 	bl	8007de4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C4_EV_IRQn 1 */

  /* USER CODE END I2C4_EV_IRQn 1 */
}
 8002ed0:	bd08      	pop	{r3, pc}
 8002ed2:	bf00      	nop
 8002ed4:	2400137c 	.word	0x2400137c

08002ed8 <I2C4_ER_IRQHandler>:

/**
  * @brief This function handles I2C4 error interrupt.
  */
void I2C4_ER_IRQHandler(void)
{
 8002ed8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C4_ER_IRQn 0 */

  /* USER CODE END I2C4_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c4);
 8002eda:	4802      	ldr	r0, [pc, #8]	@ (8002ee4 <I2C4_ER_IRQHandler+0xc>)
 8002edc:	f005 fff0 	bl	8008ec0 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C4_ER_IRQn 1 */

  /* USER CODE END I2C4_ER_IRQn 1 */
}
 8002ee0:	bd08      	pop	{r3, pc}
 8002ee2:	bf00      	nop
 8002ee4:	2400137c 	.word	0x2400137c

08002ee8 <SDMMC2_IRQHandler>:

/**
  * @brief This function handles SDMMC2 global interrupt.
  */
void SDMMC2_IRQHandler(void)
{
 8002ee8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SDMMC2_IRQn 0 */

  /* USER CODE END SDMMC2_IRQn 0 */
  HAL_SD_IRQHandler(&hsd2);
 8002eea:	4802      	ldr	r0, [pc, #8]	@ (8002ef4 <SDMMC2_IRQHandler+0xc>)
 8002eec:	f009 fea8 	bl	800cc40 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC2_IRQn 1 */

  /* USER CODE END SDMMC2_IRQn 1 */
}
 8002ef0:	bd08      	pop	{r3, pc}
 8002ef2:	bf00      	nop
 8002ef4:	24000c98 	.word	0x24000c98

08002ef8 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 8002ef8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8002efa:	4802      	ldr	r0, [pc, #8]	@ (8002f04 <ADC3_IRQHandler+0xc>)
 8002efc:	f000 f9a4 	bl	8003248 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 8002f00:	bd08      	pop	{r3, pc}
 8002f02:	bf00      	nop
 8002f04:	240015f4 	.word	0x240015f4

08002f08 <BDMA_Channel0_IRQHandler>:

/**
  * @brief This function handles BDMA channel0 global interrupt.
  */
void BDMA_Channel0_IRQHandler(void)
{
 8002f08:	b508      	push	{r3, lr}
  /* USER CODE BEGIN BDMA_Channel0_IRQn 0 */

  /* USER CODE END BDMA_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_tx);
 8002f0a:	4802      	ldr	r0, [pc, #8]	@ (8002f14 <BDMA_Channel0_IRQHandler+0xc>)
 8002f0c:	f003 f8fa 	bl	8006104 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN BDMA_Channel0_IRQn 1 */

  /* USER CODE END BDMA_Channel0_IRQn 1 */
}
 8002f10:	bd08      	pop	{r3, pc}
 8002f12:	bf00      	nop
 8002f14:	240010d0 	.word	0x240010d0

08002f18 <BDMA_Channel1_IRQHandler>:

/**
  * @brief This function handles BDMA channel1 global interrupt.
  */
void BDMA_Channel1_IRQHandler(void)
{
 8002f18:	b508      	push	{r3, lr}
  /* USER CODE BEGIN BDMA_Channel1_IRQn 0 */

  /* USER CODE END BDMA_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_rx);
 8002f1a:	4802      	ldr	r0, [pc, #8]	@ (8002f24 <BDMA_Channel1_IRQHandler+0xc>)
 8002f1c:	f003 f8f2 	bl	8006104 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN BDMA_Channel1_IRQn 1 */

  /* USER CODE END BDMA_Channel1_IRQn 1 */
}
 8002f20:	bd08      	pop	{r3, pc}
 8002f22:	bf00      	nop
 8002f24:	24001058 	.word	0x24001058

08002f28 <I2C5_EV_IRQHandler>:

/**
  * @brief This function handles I2C5 event interrupt.
  */
void I2C5_EV_IRQHandler(void)
{
 8002f28:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C5_EV_IRQn 0 */

  /* USER CODE END I2C5_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c5);
 8002f2a:	4802      	ldr	r0, [pc, #8]	@ (8002f34 <I2C5_EV_IRQHandler+0xc>)
 8002f2c:	f004 ff5a 	bl	8007de4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C5_EV_IRQn 1 */

  /* USER CODE END I2C5_EV_IRQn 1 */
}
 8002f30:	bd08      	pop	{r3, pc}
 8002f32:	bf00      	nop
 8002f34:	24001328 	.word	0x24001328

08002f38 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8002f38:	2001      	movs	r0, #1
 8002f3a:	4770      	bx	lr

08002f3c <_kill>:

int _kill(int pid, int sig)
{
 8002f3c:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002f3e:	f01e f9ed 	bl	802131c <__errno>
 8002f42:	2316      	movs	r3, #22
 8002f44:	6003      	str	r3, [r0, #0]
  return -1;
}
 8002f46:	f04f 30ff 	mov.w	r0, #4294967295
 8002f4a:	bd08      	pop	{r3, pc}

08002f4c <_exit>:

void _exit (int status)
{
 8002f4c:	b508      	push	{r3, lr}
  errno = EINVAL;
 8002f4e:	f01e f9e5 	bl	802131c <__errno>
 8002f52:	2316      	movs	r3, #22
 8002f54:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8002f56:	e7fe      	b.n	8002f56 <_exit+0xa>

08002f58 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f58:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f5a:	1e16      	subs	r6, r2, #0
 8002f5c:	dd07      	ble.n	8002f6e <_read+0x16>
 8002f5e:	460c      	mov	r4, r1
 8002f60:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 8002f62:	f3af 8000 	nop.w
 8002f66:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f6a:	42a5      	cmp	r5, r4
 8002f6c:	d1f9      	bne.n	8002f62 <_read+0xa>
  }

  return len;
}
 8002f6e:	4630      	mov	r0, r6
 8002f70:	bd70      	pop	{r4, r5, r6, pc}

08002f72 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8002f72:	f04f 30ff 	mov.w	r0, #4294967295
 8002f76:	4770      	bx	lr

08002f78 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8002f78:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002f7c:	604b      	str	r3, [r1, #4]
  return 0;
}
 8002f7e:	2000      	movs	r0, #0
 8002f80:	4770      	bx	lr

08002f82 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8002f82:	2001      	movs	r0, #1
 8002f84:	4770      	bx	lr

08002f86 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8002f86:	2000      	movs	r0, #0
 8002f88:	4770      	bx	lr
	...

08002f8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f8c:	b508      	push	{r3, lr}
 8002f8e:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f90:	4a0c      	ldr	r2, [pc, #48]	@ (8002fc4 <_sbrk+0x38>)
 8002f92:	6812      	ldr	r2, [r2, #0]
 8002f94:	b152      	cbz	r2, 8002fac <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f96:	4a0b      	ldr	r2, [pc, #44]	@ (8002fc4 <_sbrk+0x38>)
 8002f98:	6810      	ldr	r0, [r2, #0]
 8002f9a:	4403      	add	r3, r0
 8002f9c:	4a0a      	ldr	r2, [pc, #40]	@ (8002fc8 <_sbrk+0x3c>)
 8002f9e:	490b      	ldr	r1, [pc, #44]	@ (8002fcc <_sbrk+0x40>)
 8002fa0:	1a52      	subs	r2, r2, r1
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d806      	bhi.n	8002fb4 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002fa6:	4a07      	ldr	r2, [pc, #28]	@ (8002fc4 <_sbrk+0x38>)
 8002fa8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8002faa:	bd08      	pop	{r3, pc}
    __sbrk_heap_end = &_end;
 8002fac:	4a05      	ldr	r2, [pc, #20]	@ (8002fc4 <_sbrk+0x38>)
 8002fae:	4908      	ldr	r1, [pc, #32]	@ (8002fd0 <_sbrk+0x44>)
 8002fb0:	6011      	str	r1, [r2, #0]
 8002fb2:	e7f0      	b.n	8002f96 <_sbrk+0xa>
    errno = ENOMEM;
 8002fb4:	f01e f9b2 	bl	802131c <__errno>
 8002fb8:	230c      	movs	r3, #12
 8002fba:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8002fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8002fc0:	e7f3      	b.n	8002faa <_sbrk+0x1e>
 8002fc2:	bf00      	nop
 8002fc4:	240016d8 	.word	0x240016d8
 8002fc8:	24050000 	.word	0x24050000
 8002fcc:	00006000 	.word	0x00006000
 8002fd0:	2400d7b0 	.word	0x2400d7b0

08002fd4 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002fd4:	4a2b      	ldr	r2, [pc, #172]	@ (8003084 <SystemInit+0xb0>)
 8002fd6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002fda:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002fde:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002fe2:	4b29      	ldr	r3, [pc, #164]	@ (8003088 <SystemInit+0xb4>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 030f 	and.w	r3, r3, #15
 8002fea:	2b06      	cmp	r3, #6
 8002fec:	d806      	bhi.n	8002ffc <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002fee:	4a26      	ldr	r2, [pc, #152]	@ (8003088 <SystemInit+0xb4>)
 8002ff0:	6813      	ldr	r3, [r2, #0]
 8002ff2:	f023 030f 	bic.w	r3, r3, #15
 8002ff6:	f043 0307 	orr.w	r3, r3, #7
 8002ffa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002ffc:	4b23      	ldr	r3, [pc, #140]	@ (800308c <SystemInit+0xb8>)
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	f042 0201 	orr.w	r2, r2, #1
 8003004:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003006:	2200      	movs	r2, #0
 8003008:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800300a:	6819      	ldr	r1, [r3, #0]
 800300c:	4a20      	ldr	r2, [pc, #128]	@ (8003090 <SystemInit+0xbc>)
 800300e:	400a      	ands	r2, r1
 8003010:	601a      	str	r2, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003012:	4b1d      	ldr	r3, [pc, #116]	@ (8003088 <SystemInit+0xb4>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f013 0f08 	tst.w	r3, #8
 800301a:	d006      	beq.n	800302a <SystemInit+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800301c:	4a1a      	ldr	r2, [pc, #104]	@ (8003088 <SystemInit+0xb4>)
 800301e:	6813      	ldr	r3, [r2, #0]
 8003020:	f023 030f 	bic.w	r3, r3, #15
 8003024:	f043 0307 	orr.w	r3, r3, #7
 8003028:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800302a:	4b18      	ldr	r3, [pc, #96]	@ (800308c <SystemInit+0xb8>)
 800302c:	2200      	movs	r2, #0
 800302e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003030:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8003032:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003034:	4917      	ldr	r1, [pc, #92]	@ (8003094 <SystemInit+0xc0>)
 8003036:	6299      	str	r1, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003038:	4917      	ldr	r1, [pc, #92]	@ (8003098 <SystemInit+0xc4>)
 800303a:	62d9      	str	r1, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800303c:	4917      	ldr	r1, [pc, #92]	@ (800309c <SystemInit+0xc8>)
 800303e:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8003040:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8003042:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8003044:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003046:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8003048:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800304a:	6819      	ldr	r1, [r3, #0]
 800304c:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 8003050:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003052:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8003054:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003058:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 800305c:	d110      	bne.n	8003080 <SystemInit+0xac>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800305e:	4b0b      	ldr	r3, [pc, #44]	@ (800308c <SystemInit+0xb8>)
 8003060:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8003064:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003068:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800306c:	4a0c      	ldr	r2, [pc, #48]	@ (80030a0 <SystemInit+0xcc>)
 800306e:	f243 01d2 	movw	r1, #12498	@ 0x30d2
 8003072:	6011      	str	r1, [r2, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8003074:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8003078:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800307c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8003080:	4770      	bx	lr
 8003082:	bf00      	nop
 8003084:	e000ed00 	.word	0xe000ed00
 8003088:	52002000 	.word	0x52002000
 800308c:	58024400 	.word	0x58024400
 8003090:	eaf6ed7f 	.word	0xeaf6ed7f
 8003094:	02020200 	.word	0x02020200
 8003098:	01ff0000 	.word	0x01ff0000
 800309c:	01010280 	.word	0x01010280
 80030a0:	52004000 	.word	0x52004000

080030a4 <ExitRun0Mode>:
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80030a4:	4a04      	ldr	r2, [pc, #16]	@ (80030b8 <ExitRun0Mode+0x14>)
 80030a6:	68d3      	ldr	r3, [r2, #12]
 80030a8:	f043 0302 	orr.w	r3, r3, #2
 80030ac:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80030ae:	6853      	ldr	r3, [r2, #4]
 80030b0:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80030b4:	d0fb      	beq.n	80030ae <ExitRun0Mode+0xa>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80030b6:	4770      	bx	lr
 80030b8:	58024800 	.word	0x58024800

080030bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80030bc:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80030f8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80030c0:	f7ff fff0 	bl	80030a4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80030c4:	f7ff ff86 	bl	8002fd4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80030c8:	480c      	ldr	r0, [pc, #48]	@ (80030fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80030ca:	490d      	ldr	r1, [pc, #52]	@ (8003100 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80030cc:	4a0d      	ldr	r2, [pc, #52]	@ (8003104 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80030ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80030d0:	e002      	b.n	80030d8 <LoopCopyDataInit>

080030d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030d6:	3304      	adds	r3, #4

080030d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030dc:	d3f9      	bcc.n	80030d2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030de:	4a0a      	ldr	r2, [pc, #40]	@ (8003108 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80030e0:	4c0a      	ldr	r4, [pc, #40]	@ (800310c <LoopFillZerobss+0x22>)
  movs r3, #0
 80030e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030e4:	e001      	b.n	80030ea <LoopFillZerobss>

080030e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030e8:	3204      	adds	r2, #4

080030ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030ec:	d3fb      	bcc.n	80030e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80030ee:	f01e f91b 	bl	8021328 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80030f2:	f7fd fff1 	bl	80010d8 <main>
  bx  lr
 80030f6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80030f8:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80030fc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003100:	2400067c 	.word	0x2400067c
  ldr r2, =_sidata
 8003104:	08027960 	.word	0x08027960
  ldr r2, =_sbss
 8003108:	24000680 	.word	0x24000680
  ldr r4, =_ebss
 800310c:	2400d7ac 	.word	0x2400d7ac

08003110 <BDMA_Channel2_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003110:	e7fe      	b.n	8003110 <BDMA_Channel2_IRQHandler>
	...

08003114 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003114:	4b0f      	ldr	r3, [pc, #60]	@ (8003154 <HAL_InitTick+0x40>)
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	b90b      	cbnz	r3, 800311e <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 800311a:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800311c:	4770      	bx	lr
{
 800311e:	b510      	push	{r4, lr}
 8003120:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003122:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003126:	fbb0 f3f3 	udiv	r3, r0, r3
 800312a:	4a0b      	ldr	r2, [pc, #44]	@ (8003158 <HAL_InitTick+0x44>)
 800312c:	6810      	ldr	r0, [r2, #0]
 800312e:	fbb0 f0f3 	udiv	r0, r0, r3
 8003132:	f001 fb19 	bl	8004768 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003136:	2c0f      	cmp	r4, #15
 8003138:	d800      	bhi.n	800313c <HAL_InitTick+0x28>
 800313a:	b108      	cbz	r0, 8003140 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 800313c:	2001      	movs	r0, #1
}
 800313e:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003140:	2200      	movs	r2, #0
 8003142:	4621      	mov	r1, r4
 8003144:	f04f 30ff 	mov.w	r0, #4294967295
 8003148:	f001 faa8 	bl	800469c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800314c:	4b03      	ldr	r3, [pc, #12]	@ (800315c <HAL_InitTick+0x48>)
 800314e:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8003150:	2000      	movs	r0, #0
 8003152:	e7f4      	b.n	800313e <HAL_InitTick+0x2a>
 8003154:	24000008 	.word	0x24000008
 8003158:	24000004 	.word	0x24000004
 800315c:	2400000c 	.word	0x2400000c

08003160 <HAL_Init>:
{
 8003160:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003162:	2003      	movs	r0, #3
 8003164:	f001 fa88 	bl	8004678 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003168:	f006 fad6 	bl	8009718 <HAL_RCC_GetSysClockFreq>
 800316c:	490f      	ldr	r1, [pc, #60]	@ (80031ac <HAL_Init+0x4c>)
 800316e:	698b      	ldr	r3, [r1, #24]
 8003170:	4a0f      	ldr	r2, [pc, #60]	@ (80031b0 <HAL_Init+0x50>)
 8003172:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8003176:	5cd3      	ldrb	r3, [r2, r3]
 8003178:	f003 031f 	and.w	r3, r3, #31
 800317c:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800317e:	698b      	ldr	r3, [r1, #24]
 8003180:	f003 030f 	and.w	r3, r3, #15
 8003184:	5cd3      	ldrb	r3, [r2, r3]
 8003186:	f003 031f 	and.w	r3, r3, #31
 800318a:	fa20 f303 	lsr.w	r3, r0, r3
 800318e:	4a09      	ldr	r2, [pc, #36]	@ (80031b4 <HAL_Init+0x54>)
 8003190:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8003192:	4b09      	ldr	r3, [pc, #36]	@ (80031b8 <HAL_Init+0x58>)
 8003194:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003196:	200f      	movs	r0, #15
 8003198:	f7ff ffbc 	bl	8003114 <HAL_InitTick>
 800319c:	b110      	cbz	r0, 80031a4 <HAL_Init+0x44>
    return HAL_ERROR;
 800319e:	2401      	movs	r4, #1
}
 80031a0:	4620      	mov	r0, r4
 80031a2:	bd10      	pop	{r4, pc}
 80031a4:	4604      	mov	r4, r0
  HAL_MspInit();
 80031a6:	f7fe fda3 	bl	8001cf0 <HAL_MspInit>
  return HAL_OK;
 80031aa:	e7f9      	b.n	80031a0 <HAL_Init+0x40>
 80031ac:	58024400 	.word	0x58024400
 80031b0:	08023744 	.word	0x08023744
 80031b4:	24000000 	.word	0x24000000
 80031b8:	24000004 	.word	0x24000004

080031bc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80031bc:	4a03      	ldr	r2, [pc, #12]	@ (80031cc <HAL_IncTick+0x10>)
 80031be:	6811      	ldr	r1, [r2, #0]
 80031c0:	4b03      	ldr	r3, [pc, #12]	@ (80031d0 <HAL_IncTick+0x14>)
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	440b      	add	r3, r1
 80031c6:	6013      	str	r3, [r2, #0]
}
 80031c8:	4770      	bx	lr
 80031ca:	bf00      	nop
 80031cc:	240016dc 	.word	0x240016dc
 80031d0:	24000008 	.word	0x24000008

080031d4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80031d4:	4b01      	ldr	r3, [pc, #4]	@ (80031dc <HAL_GetTick+0x8>)
 80031d6:	6818      	ldr	r0, [r3, #0]
}
 80031d8:	4770      	bx	lr
 80031da:	bf00      	nop
 80031dc:	240016dc 	.word	0x240016dc

080031e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031e0:	b538      	push	{r3, r4, r5, lr}
 80031e2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80031e4:	f7ff fff6 	bl	80031d4 <HAL_GetTick>
 80031e8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031ea:	f1b4 3fff 	cmp.w	r4, #4294967295
 80031ee:	d002      	beq.n	80031f6 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80031f0:	4b04      	ldr	r3, [pc, #16]	@ (8003204 <HAL_Delay+0x24>)
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80031f6:	f7ff ffed 	bl	80031d4 <HAL_GetTick>
 80031fa:	1b40      	subs	r0, r0, r5
 80031fc:	42a0      	cmp	r0, r4
 80031fe:	d3fa      	bcc.n	80031f6 <HAL_Delay+0x16>
  {
  }
}
 8003200:	bd38      	pop	{r3, r4, r5, pc}
 8003202:	bf00      	nop
 8003204:	24000008 	.word	0x24000008

08003208 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8003208:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 800320c:	6913      	ldr	r3, [r2, #16]
 800320e:	f023 0302 	bic.w	r3, r3, #2
 8003212:	6113      	str	r3, [r2, #16]
}
 8003214:	4770      	bx	lr

08003216 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8003216:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 800321a:	6913      	ldr	r3, [r2, #16]
 800321c:	f043 0302 	orr.w	r3, r3, #2
 8003220:	6113      	str	r3, [r2, #16]
}
 8003222:	4770      	bx	lr

08003224 <HAL_SYSCFG_AnalogSwitchConfig>:
{
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8003224:	4a03      	ldr	r2, [pc, #12]	@ (8003234 <HAL_SYSCFG_AnalogSwitchConfig+0x10>)
 8003226:	6853      	ldr	r3, [r2, #4]
 8003228:	ea23 0300 	bic.w	r3, r3, r0
 800322c:	430b      	orrs	r3, r1
 800322e:	6053      	str	r3, [r2, #4]
}
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop
 8003234:	58000400 	.word	0x58000400

08003238 <HAL_ADC_ConvHalfCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003238:	4770      	bx	lr

0800323a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800323a:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800323c:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 800323e:	f7ff fffb 	bl	8003238 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003242:	bd08      	pop	{r3, pc}

08003244 <HAL_ADC_LevelOutOfWindowCallback>:
}
 8003244:	4770      	bx	lr

08003246 <HAL_ADC_ErrorCallback>:
}
 8003246:	4770      	bx	lr

08003248 <HAL_ADC_IRQHandler>:
{
 8003248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800324a:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 800324c:	6803      	ldr	r3, [r0, #0]
 800324e:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003250:	685e      	ldr	r6, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003252:	4a9f      	ldr	r2, [pc, #636]	@ (80034d0 <HAL_ADC_IRQHandler+0x288>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d005      	beq.n	8003264 <HAL_ADC_IRQHandler+0x1c>
 8003258:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 800325c:	4293      	cmp	r3, r2
 800325e:	d001      	beq.n	8003264 <HAL_ADC_IRQHandler+0x1c>
 8003260:	4b9c      	ldr	r3, [pc, #624]	@ (80034d4 <HAL_ADC_IRQHandler+0x28c>)
 8003262:	e000      	b.n	8003266 <HAL_ADC_IRQHandler+0x1e>
 8003264:	4b9c      	ldr	r3, [pc, #624]	@ (80034d8 <HAL_ADC_IRQHandler+0x290>)
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003266:	689f      	ldr	r7, [r3, #8]
 8003268:	f007 071f 	and.w	r7, r7, #31
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800326c:	f015 0f02 	tst.w	r5, #2
 8003270:	d010      	beq.n	8003294 <HAL_ADC_IRQHandler+0x4c>
 8003272:	f016 0f02 	tst.w	r6, #2
 8003276:	d00d      	beq.n	8003294 <HAL_ADC_IRQHandler+0x4c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003278:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800327a:	f013 0f10 	tst.w	r3, #16
 800327e:	d103      	bne.n	8003288 <HAL_ADC_IRQHandler+0x40>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003280:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003282:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003286:	6623      	str	r3, [r4, #96]	@ 0x60
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003288:	4620      	mov	r0, r4
 800328a:	f001 f961 	bl	8004550 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800328e:	6823      	ldr	r3, [r4, #0]
 8003290:	2202      	movs	r2, #2
 8003292:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003294:	f015 0f04 	tst.w	r5, #4
 8003298:	d002      	beq.n	80032a0 <HAL_ADC_IRQHandler+0x58>
 800329a:	f016 0f04 	tst.w	r6, #4
 800329e:	d105      	bne.n	80032ac <HAL_ADC_IRQHandler+0x64>
 80032a0:	f015 0f08 	tst.w	r5, #8
 80032a4:	d03e      	beq.n	8003324 <HAL_ADC_IRQHandler+0xdc>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80032a6:	f016 0f08 	tst.w	r6, #8
 80032aa:	d03b      	beq.n	8003324 <HAL_ADC_IRQHandler+0xdc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80032ac:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80032ae:	f013 0f10 	tst.w	r3, #16
 80032b2:	d103      	bne.n	80032bc <HAL_ADC_IRQHandler+0x74>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80032b4:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80032b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80032ba:	6623      	str	r3, [r4, #96]	@ 0x60
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80032bc:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80032be:	68da      	ldr	r2, [r3, #12]
 80032c0:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 80032c4:	d128      	bne.n	8003318 <HAL_ADC_IRQHandler+0xd0>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80032c6:	4a85      	ldr	r2, [pc, #532]	@ (80034dc <HAL_ADC_IRQHandler+0x294>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	f000 8109 	beq.w	80034e0 <HAL_ADC_IRQHandler+0x298>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80032ce:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80032d0:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 80032d4:	d120      	bne.n	8003318 <HAL_ADC_IRQHandler+0xd0>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	f012 0f08 	tst.w	r2, #8
 80032dc:	d01c      	beq.n	8003318 <HAL_ADC_IRQHandler+0xd0>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80032de:	689a      	ldr	r2, [r3, #8]
 80032e0:	f012 0f04 	tst.w	r2, #4
 80032e4:	d110      	bne.n	8003308 <HAL_ADC_IRQHandler+0xc0>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80032e6:	685a      	ldr	r2, [r3, #4]
 80032e8:	f022 020c 	bic.w	r2, r2, #12
 80032ec:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80032ee:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80032f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032f4:	6623      	str	r3, [r4, #96]	@ 0x60
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80032f6:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80032f8:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 80032fc:	d10c      	bne.n	8003318 <HAL_ADC_IRQHandler+0xd0>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032fe:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003300:	f043 0301 	orr.w	r3, r3, #1
 8003304:	6623      	str	r3, [r4, #96]	@ 0x60
 8003306:	e007      	b.n	8003318 <HAL_ADC_IRQHandler+0xd0>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003308:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800330a:	f043 0310 	orr.w	r3, r3, #16
 800330e:	6623      	str	r3, [r4, #96]	@ 0x60
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003310:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003312:	f043 0301 	orr.w	r3, r3, #1
 8003316:	6663      	str	r3, [r4, #100]	@ 0x64
    HAL_ADC_ConvCpltCallback(hadc);
 8003318:	4620      	mov	r0, r4
 800331a:	f015 fd9f 	bl	8018e5c <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800331e:	6823      	ldr	r3, [r4, #0]
 8003320:	220c      	movs	r2, #12
 8003322:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003324:	f015 0f20 	tst.w	r5, #32
 8003328:	d002      	beq.n	8003330 <HAL_ADC_IRQHandler+0xe8>
 800332a:	f016 0f20 	tst.w	r6, #32
 800332e:	d105      	bne.n	800333c <HAL_ADC_IRQHandler+0xf4>
 8003330:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8003334:	d048      	beq.n	80033c8 <HAL_ADC_IRQHandler+0x180>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003336:	f016 0f40 	tst.w	r6, #64	@ 0x40
 800333a:	d045      	beq.n	80033c8 <HAL_ADC_IRQHandler+0x180>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800333c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800333e:	f013 0f10 	tst.w	r3, #16
 8003342:	d103      	bne.n	800334c <HAL_ADC_IRQHandler+0x104>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003344:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003346:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800334a:	6623      	str	r3, [r4, #96]	@ 0x60
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800334c:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800334e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003350:	f402 72c0 	and.w	r2, r2, #384	@ 0x180
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003354:	68d8      	ldr	r0, [r3, #12]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003356:	4961      	ldr	r1, [pc, #388]	@ (80034dc <HAL_ADC_IRQHandler+0x294>)
 8003358:	428b      	cmp	r3, r1
 800335a:	f000 80af 	beq.w	80034bc <HAL_ADC_IRQHandler+0x274>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800335e:	68d9      	ldr	r1, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003360:	bb62      	cbnz	r2, 80033bc <HAL_ADC_IRQHandler+0x174>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003362:	f011 7f00 	tst.w	r1, #33554432	@ 0x2000000
 8003366:	d005      	beq.n	8003374 <HAL_ADC_IRQHandler+0x12c>
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003368:	f401 5200 	and.w	r2, r1, #8192	@ 0x2000
 800336c:	f400 6040 	and.w	r0, r0, #3072	@ 0xc00
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003370:	4302      	orrs	r2, r0
 8003372:	d123      	bne.n	80033bc <HAL_ADC_IRQHandler+0x174>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800337a:	d01f      	beq.n	80033bc <HAL_ADC_IRQHandler+0x174>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800337c:	f411 1f00 	tst.w	r1, #2097152	@ 0x200000
 8003380:	d11c      	bne.n	80033bc <HAL_ADC_IRQHandler+0x174>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003382:	689a      	ldr	r2, [r3, #8]
 8003384:	f012 0f08 	tst.w	r2, #8
 8003388:	d110      	bne.n	80033ac <HAL_ADC_IRQHandler+0x164>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800338a:	685a      	ldr	r2, [r3, #4]
 800338c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003390:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003392:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003394:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003398:	6623      	str	r3, [r4, #96]	@ 0x60
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800339a:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800339c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80033a0:	d10c      	bne.n	80033bc <HAL_ADC_IRQHandler+0x174>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033a2:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80033a4:	f043 0301 	orr.w	r3, r3, #1
 80033a8:	6623      	str	r3, [r4, #96]	@ 0x60
 80033aa:	e007      	b.n	80033bc <HAL_ADC_IRQHandler+0x174>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033ac:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80033ae:	f043 0310 	orr.w	r3, r3, #16
 80033b2:	6623      	str	r3, [r4, #96]	@ 0x60
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80033b6:	f043 0301 	orr.w	r3, r3, #1
 80033ba:	6663      	str	r3, [r4, #100]	@ 0x64
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80033bc:	4620      	mov	r0, r4
 80033be:	f001 f8c3 	bl	8004548 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80033c2:	6823      	ldr	r3, [r4, #0]
 80033c4:	2260      	movs	r2, #96	@ 0x60
 80033c6:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80033c8:	f015 0f80 	tst.w	r5, #128	@ 0x80
 80033cc:	d002      	beq.n	80033d4 <HAL_ADC_IRQHandler+0x18c>
 80033ce:	f016 0f80 	tst.w	r6, #128	@ 0x80
 80033d2:	d120      	bne.n	8003416 <HAL_ADC_IRQHandler+0x1ce>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80033d4:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80033d8:	d002      	beq.n	80033e0 <HAL_ADC_IRQHandler+0x198>
 80033da:	f416 7f80 	tst.w	r6, #256	@ 0x100
 80033de:	d125      	bne.n	800342c <HAL_ADC_IRQHandler+0x1e4>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80033e0:	f415 7f00 	tst.w	r5, #512	@ 0x200
 80033e4:	d002      	beq.n	80033ec <HAL_ADC_IRQHandler+0x1a4>
 80033e6:	f416 7f00 	tst.w	r6, #512	@ 0x200
 80033ea:	d12b      	bne.n	8003444 <HAL_ADC_IRQHandler+0x1fc>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80033ec:	f015 0f10 	tst.w	r5, #16
 80033f0:	d047      	beq.n	8003482 <HAL_ADC_IRQHandler+0x23a>
 80033f2:	f016 0f10 	tst.w	r6, #16
 80033f6:	d044      	beq.n	8003482 <HAL_ADC_IRQHandler+0x23a>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80033f8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d033      	beq.n	8003466 <HAL_ADC_IRQHandler+0x21e>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80033fe:	2f00      	cmp	r7, #0
 8003400:	d046      	beq.n	8003490 <HAL_ADC_IRQHandler+0x248>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003402:	6823      	ldr	r3, [r4, #0]
 8003404:	4a32      	ldr	r2, [pc, #200]	@ (80034d0 <HAL_ADC_IRQHandler+0x288>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d028      	beq.n	800345c <HAL_ADC_IRQHandler+0x214>
 800340a:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 800340e:	4293      	cmp	r3, r2
 8003410:	d024      	beq.n	800345c <HAL_ADC_IRQHandler+0x214>
 8003412:	4b30      	ldr	r3, [pc, #192]	@ (80034d4 <HAL_ADC_IRQHandler+0x28c>)
 8003414:	e023      	b.n	800345e <HAL_ADC_IRQHandler+0x216>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003416:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003418:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800341c:	6623      	str	r3, [r4, #96]	@ 0x60
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800341e:	4620      	mov	r0, r4
 8003420:	f7ff ff10 	bl	8003244 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003424:	6823      	ldr	r3, [r4, #0]
 8003426:	2280      	movs	r2, #128	@ 0x80
 8003428:	601a      	str	r2, [r3, #0]
 800342a:	e7d3      	b.n	80033d4 <HAL_ADC_IRQHandler+0x18c>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800342c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800342e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003432:	6623      	str	r3, [r4, #96]	@ 0x60
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003434:	4620      	mov	r0, r4
 8003436:	f001 f889 	bl	800454c <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800343a:	6823      	ldr	r3, [r4, #0]
 800343c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003440:	601a      	str	r2, [r3, #0]
 8003442:	e7cd      	b.n	80033e0 <HAL_ADC_IRQHandler+0x198>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003444:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003446:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800344a:	6623      	str	r3, [r4, #96]	@ 0x60
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800344c:	4620      	mov	r0, r4
 800344e:	f001 f87e 	bl	800454e <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003452:	6823      	ldr	r3, [r4, #0]
 8003454:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003458:	601a      	str	r2, [r3, #0]
 800345a:	e7c7      	b.n	80033ec <HAL_ADC_IRQHandler+0x1a4>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800345c:	4b1e      	ldr	r3, [pc, #120]	@ (80034d8 <HAL_ADC_IRQHandler+0x290>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	f413 4f40 	tst.w	r3, #49152	@ 0xc000
 8003464:	d00a      	beq.n	800347c <HAL_ADC_IRQHandler+0x234>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003466:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003468:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800346c:	6623      	str	r3, [r4, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800346e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003470:	f043 0302 	orr.w	r3, r3, #2
 8003474:	6663      	str	r3, [r4, #100]	@ 0x64
      HAL_ADC_ErrorCallback(hadc);
 8003476:	4620      	mov	r0, r4
 8003478:	f7ff fee5 	bl	8003246 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800347c:	6823      	ldr	r3, [r4, #0]
 800347e:	2210      	movs	r2, #16
 8003480:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003482:	f415 6f80 	tst.w	r5, #1024	@ 0x400
 8003486:	d002      	beq.n	800348e <HAL_ADC_IRQHandler+0x246>
 8003488:	f416 6f80 	tst.w	r6, #1024	@ 0x400
 800348c:	d106      	bne.n	800349c <HAL_ADC_IRQHandler+0x254>
}
 800348e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8003490:	6823      	ldr	r3, [r4, #0]
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	f013 0f03 	tst.w	r3, #3
 8003498:	d0f0      	beq.n	800347c <HAL_ADC_IRQHandler+0x234>
 800349a:	e7e4      	b.n	8003466 <HAL_ADC_IRQHandler+0x21e>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800349c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800349e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034a2:	6623      	str	r3, [r4, #96]	@ 0x60
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80034a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80034a6:	f043 0308 	orr.w	r3, r3, #8
 80034aa:	6663      	str	r3, [r4, #100]	@ 0x64
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80034ac:	6823      	ldr	r3, [r4, #0]
 80034ae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80034b2:	601a      	str	r2, [r3, #0]
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80034b4:	4620      	mov	r0, r4
 80034b6:	f001 f848 	bl	800454a <HAL_ADCEx_InjectedQueueOverflowCallback>
}
 80034ba:	e7e8      	b.n	800348e <HAL_ADC_IRQHandler+0x246>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80034bc:	21c1      	movs	r1, #193	@ 0xc1
 80034be:	40f9      	lsrs	r1, r7
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80034c0:	f011 0f01 	tst.w	r1, #1
 80034c4:	f47f af4b 	bne.w	800335e <HAL_ADC_IRQHandler+0x116>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80034c8:	4901      	ldr	r1, [pc, #4]	@ (80034d0 <HAL_ADC_IRQHandler+0x288>)
 80034ca:	68c9      	ldr	r1, [r1, #12]
 80034cc:	e748      	b.n	8003360 <HAL_ADC_IRQHandler+0x118>
 80034ce:	bf00      	nop
 80034d0:	40022000 	.word	0x40022000
 80034d4:	58026300 	.word	0x58026300
 80034d8:	40022300 	.word	0x40022300
 80034dc:	40022100 	.word	0x40022100
 80034e0:	f240 2221 	movw	r2, #545	@ 0x221
 80034e4:	40fa      	lsrs	r2, r7
 80034e6:	f012 0f01 	tst.w	r2, #1
 80034ea:	f47f aef0 	bne.w	80032ce <HAL_ADC_IRQHandler+0x86>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80034ee:	4a01      	ldr	r2, [pc, #4]	@ (80034f4 <HAL_ADC_IRQHandler+0x2ac>)
 80034f0:	68d2      	ldr	r2, [r2, #12]
 80034f2:	e6ed      	b.n	80032d0 <HAL_ADC_IRQHandler+0x88>
 80034f4:	40022000 	.word	0x40022000

080034f8 <ADC_DMAConvCplt>:
{
 80034f8:	b508      	push	{r3, lr}
 80034fa:	4603      	mov	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80034fc:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80034fe:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8003500:	f012 0f50 	tst.w	r2, #80	@ 0x50
 8003504:	d130      	bne.n	8003568 <ADC_DMAConvCplt+0x70>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003506:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8003508:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800350c:	6603      	str	r3, [r0, #96]	@ 0x60
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800350e:	6803      	ldr	r3, [r0, #0]
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	f012 0f08 	tst.w	r2, #8
 8003516:	d014      	beq.n	8003542 <ADC_DMAConvCplt+0x4a>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003518:	68da      	ldr	r2, [r3, #12]
 800351a:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 800351e:	d120      	bne.n	8003562 <ADC_DMAConvCplt+0x6a>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003520:	68db      	ldr	r3, [r3, #12]
 8003522:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8003526:	d11c      	bne.n	8003562 <ADC_DMAConvCplt+0x6a>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003528:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800352a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800352e:	6603      	str	r3, [r0, #96]	@ 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003530:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8003532:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8003536:	d114      	bne.n	8003562 <ADC_DMAConvCplt+0x6a>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003538:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800353a:	f043 0301 	orr.w	r3, r3, #1
 800353e:	6603      	str	r3, [r0, #96]	@ 0x60
 8003540:	e00f      	b.n	8003562 <ADC_DMAConvCplt+0x6a>
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8003542:	68db      	ldr	r3, [r3, #12]
 8003544:	f013 0f03 	tst.w	r3, #3
 8003548:	d10b      	bne.n	8003562 <ADC_DMAConvCplt+0x6a>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800354a:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800354c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003550:	6603      	str	r3, [r0, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003552:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8003554:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8003558:	d103      	bne.n	8003562 <ADC_DMAConvCplt+0x6a>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800355a:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800355c:	f043 0301 	orr.w	r3, r3, #1
 8003560:	6603      	str	r3, [r0, #96]	@ 0x60
    HAL_ADC_ConvCpltCallback(hadc);
 8003562:	f015 fc7b 	bl	8018e5c <HAL_ADC_ConvCpltCallback>
}
 8003566:	bd08      	pop	{r3, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003568:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 800356a:	f012 0f10 	tst.w	r2, #16
 800356e:	d104      	bne.n	800357a <ADC_DMAConvCplt+0x82>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003570:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8003572:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003574:	4618      	mov	r0, r3
 8003576:	4790      	blx	r2
}
 8003578:	e7f5      	b.n	8003566 <ADC_DMAConvCplt+0x6e>
      HAL_ADC_ErrorCallback(hadc);
 800357a:	f7ff fe64 	bl	8003246 <HAL_ADC_ErrorCallback>
 800357e:	e7f2      	b.n	8003566 <ADC_DMAConvCplt+0x6e>

08003580 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003580:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003582:	6b80      	ldr	r0, [r0, #56]	@ 0x38

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003584:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8003586:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800358a:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800358c:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 800358e:	f043 0304 	orr.w	r3, r3, #4
 8003592:	6643      	str	r3, [r0, #100]	@ 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003594:	f7ff fe57 	bl	8003246 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003598:	bd08      	pop	{r3, pc}
	...

0800359c <HAL_ADC_ConfigChannel>:
{
 800359c:	b570      	push	{r4, r5, r6, lr}
 800359e:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0;
 80035a0:	2200      	movs	r2, #0
 80035a2:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80035a4:	f890 205c 	ldrb.w	r2, [r0, #92]	@ 0x5c
 80035a8:	2a01      	cmp	r2, #1
 80035aa:	f000 82b2 	beq.w	8003b12 <HAL_ADC_ConfigChannel+0x576>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2201      	movs	r2, #1
 80035b2:	f880 205c 	strb.w	r2, [r0, #92]	@ 0x5c
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80035b6:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80035b8:	6890      	ldr	r0, [r2, #8]
 80035ba:	f010 0f04 	tst.w	r0, #4
 80035be:	d009      	beq.n	80035d4 <HAL_ADC_ConfigChannel+0x38>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035c0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80035c2:	f042 0220 	orr.w	r2, r2, #32
 80035c6:	661a      	str	r2, [r3, #96]	@ 0x60
    tmp_hal_status = HAL_ERROR;
 80035c8:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 80035ca:	2200      	movs	r2, #0
 80035cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
}
 80035d0:	b002      	add	sp, #8
 80035d2:	bd70      	pop	{r4, r5, r6, pc}
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80035d4:	6808      	ldr	r0, [r1, #0]
      if (hadc->Instance != ADC3)
 80035d6:	4ca8      	ldr	r4, [pc, #672]	@ (8003878 <HAL_ADC_ConfigChannel+0x2dc>)
 80035d8:	42a2      	cmp	r2, r4
 80035da:	d00b      	beq.n	80035f4 <HAL_ADC_ConfigChannel+0x58>
 80035dc:	2800      	cmp	r0, #0
 80035de:	db09      	blt.n	80035f4 <HAL_ADC_ConfigChannel+0x58>
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80035e0:	f3c0 0413 	ubfx	r4, r0, #0, #20
 80035e4:	2c00      	cmp	r4, #0
 80035e6:	d14c      	bne.n	8003682 <HAL_ADC_ConfigChannel+0xe6>
 80035e8:	0e80      	lsrs	r0, r0, #26
 80035ea:	2401      	movs	r4, #1
 80035ec:	4084      	lsls	r4, r0
 80035ee:	69d0      	ldr	r0, [r2, #28]
 80035f0:	4320      	orrs	r0, r4
 80035f2:	61d0      	str	r0, [r2, #28]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80035f4:	6848      	ldr	r0, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80035f6:	ea4f 1c90 	mov.w	ip, r0, lsr #6
 80035fa:	f00c 0c0c 	and.w	ip, ip, #12
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	f102 0e30 	add.w	lr, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 8003604:	f85e 400c 	ldr.w	r4, [lr, ip]
 8003608:	f000 001f 	and.w	r0, r0, #31
 800360c:	680a      	ldr	r2, [r1, #0]
 800360e:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8003612:	4082      	lsls	r2, r0
 8003614:	251f      	movs	r5, #31
 8003616:	fa05 f000 	lsl.w	r0, r5, r0
 800361a:	ea24 0000 	bic.w	r0, r4, r0
 800361e:	4302      	orrs	r2, r0
 8003620:	f84e 200c 	str.w	r2, [lr, ip]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003624:	6818      	ldr	r0, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003626:	6884      	ldr	r4, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003628:	6882      	ldr	r2, [r0, #8]
 800362a:	f002 0208 	and.w	r2, r2, #8
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800362e:	f004 0c04 	and.w	ip, r4, #4
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003632:	ea52 020c 	orrs.w	r2, r2, ip
 8003636:	d02d      	beq.n	8003694 <HAL_ADC_ConfigChannel+0xf8>
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003638:	681a      	ldr	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800363a:	6890      	ldr	r0, [r2, #8]
 800363c:	f010 0f01 	tst.w	r0, #1
 8003640:	f040 825b 	bne.w	8003afa <HAL_ADC_ConfigChannel+0x55e>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003644:	680e      	ldr	r6, [r1, #0]
 8003646:	68cc      	ldr	r4, [r1, #12]
  if (ADCx == ADC3)
 8003648:	488b      	ldr	r0, [pc, #556]	@ (8003878 <HAL_ADC_ConfigChannel+0x2dc>)
 800364a:	4282      	cmp	r2, r0
 800364c:	f000 816e 	beq.w	800392c <HAL_ADC_ConfigChannel+0x390>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8003650:	f8d2 00c0 	ldr.w	r0, [r2, #192]	@ 0xc0
 8003654:	f3c6 0513 	ubfx	r5, r6, #0, #20
 8003658:	ea20 0005 	bic.w	r0, r0, r5
 800365c:	f004 0518 	and.w	r5, r4, #24
 8003660:	4c86      	ldr	r4, [pc, #536]	@ (800387c <HAL_ADC_ConfigChannel+0x2e0>)
 8003662:	40ec      	lsrs	r4, r5
 8003664:	4034      	ands	r4, r6
 8003666:	4320      	orrs	r0, r4
 8003668:	f8c2 00c0 	str.w	r0, [r2, #192]	@ 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800366c:	68c8      	ldr	r0, [r1, #12]
 800366e:	4a84      	ldr	r2, [pc, #528]	@ (8003880 <HAL_ADC_ConfigChannel+0x2e4>)
 8003670:	4290      	cmp	r0, r2
 8003672:	f000 816b 	beq.w	800394c <HAL_ADC_ConfigChannel+0x3b0>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003676:	680a      	ldr	r2, [r1, #0]
 8003678:	2a00      	cmp	r2, #0
 800367a:	f2c0 81d6 	blt.w	8003a2a <HAL_ADC_ConfigChannel+0x48e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800367e:	2000      	movs	r0, #0
 8003680:	e7a3      	b.n	80035ca <HAL_ADC_ConfigChannel+0x2e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003682:	fa90 f0a0 	rbit	r0, r0
   */
  if (value == 0U)
  {
    return 32U;
  }
  return __builtin_clz(value);
 8003686:	fab0 f080 	clz	r0, r0
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800368a:	f000 001f 	and.w	r0, r0, #31
 800368e:	2401      	movs	r4, #1
 8003690:	4084      	lsls	r4, r0
 8003692:	e7ac      	b.n	80035ee <HAL_ADC_ConfigChannel+0x52>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003694:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003696:	0de5      	lsrs	r5, r4, #23
 8003698:	f005 0504 	and.w	r5, r5, #4
 800369c:	3014      	adds	r0, #20
  MODIFY_REG(*preg,
 800369e:	5942      	ldr	r2, [r0, r5]
 80036a0:	f3c4 5404 	ubfx	r4, r4, #20, #5
 80036a4:	2607      	movs	r6, #7
 80036a6:	40a6      	lsls	r6, r4
 80036a8:	ea22 0206 	bic.w	r2, r2, r6
 80036ac:	688e      	ldr	r6, [r1, #8]
 80036ae:	40a6      	lsls	r6, r4
 80036b0:	4332      	orrs	r2, r6
 80036b2:	5142      	str	r2, [r0, r5]
      if (hadc->Instance == ADC3)
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	4870      	ldr	r0, [pc, #448]	@ (8003878 <HAL_ADC_ConfigChannel+0x2dc>)
 80036b8:	4282      	cmp	r2, r0
 80036ba:	d011      	beq.n	80036e0 <HAL_ADC_ConfigChannel+0x144>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80036bc:	4871      	ldr	r0, [pc, #452]	@ (8003884 <HAL_ADC_ConfigChannel+0x2e8>)
 80036be:	6800      	ldr	r0, [r0, #0]
 80036c0:	f000 4070 	and.w	r0, r0, #4026531840	@ 0xf0000000
 80036c4:	f1b0 5f80 	cmp.w	r0, #268435456	@ 0x10000000
 80036c8:	d046      	beq.n	8003758 <HAL_ADC_ConfigChannel+0x1bc>
 80036ca:	68d0      	ldr	r0, [r2, #12]
 80036cc:	f010 0f10 	tst.w	r0, #16
 80036d0:	d174      	bne.n	80037bc <HAL_ADC_ConfigChannel+0x220>
 80036d2:	68d0      	ldr	r0, [r2, #12]
 80036d4:	f3c0 0082 	ubfx	r0, r0, #2, #3
 80036d8:	0040      	lsls	r0, r0, #1
 80036da:	694c      	ldr	r4, [r1, #20]
 80036dc:	4084      	lsls	r4, r0
 80036de:	e041      	b.n	8003764 <HAL_ADC_ConfigChannel+0x1c8>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80036e0:	68c0      	ldr	r0, [r0, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80036e2:	690d      	ldr	r5, [r1, #16]
 80036e4:	2d04      	cmp	r5, #4
 80036e6:	f040 8250 	bne.w	8003b8a <HAL_ADC_ConfigChannel+0x5ee>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80036ea:	4863      	ldr	r0, [pc, #396]	@ (8003878 <HAL_ADC_ConfigChannel+0x2dc>)
 80036ec:	6e04      	ldr	r4, [r0, #96]	@ 0x60
 80036ee:	6e04      	ldr	r4, [r0, #96]	@ 0x60
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80036f0:	f3c4 6484 	ubfx	r4, r4, #26, #5
 80036f4:	6808      	ldr	r0, [r1, #0]
 80036f6:	f3c0 0513 	ubfx	r5, r0, #0, #20
 80036fa:	2d00      	cmp	r5, #0
 80036fc:	f040 808c 	bne.w	8003818 <HAL_ADC_ConfigChannel+0x27c>
 8003700:	f3c0 6284 	ubfx	r2, r0, #26, #5
 8003704:	4294      	cmp	r4, r2
 8003706:	f000 80c1 	beq.w	800388c <HAL_ADC_ConfigChannel+0x2f0>
 800370a:	4a5b      	ldr	r2, [pc, #364]	@ (8003878 <HAL_ADC_ConfigChannel+0x2dc>)
 800370c:	6e54      	ldr	r4, [r2, #100]	@ 0x64
 800370e:	6e52      	ldr	r2, [r2, #100]	@ 0x64
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003710:	4042      	eors	r2, r0
 8003712:	f012 4ff8 	tst.w	r2, #2080374784	@ 0x7c000000
 8003716:	f000 80e3 	beq.w	80038e0 <HAL_ADC_ConfigChannel+0x344>
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800371a:	6818      	ldr	r0, [r3, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800371c:	f100 0568 	add.w	r5, r0, #104	@ 0x68
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003720:	6e82      	ldr	r2, [r0, #104]	@ 0x68
 8003722:	6e84      	ldr	r4, [r0, #104]	@ 0x68
 8003724:	f3c4 6484 	ubfx	r4, r4, #26, #5
 8003728:	680a      	ldr	r2, [r1, #0]
 800372a:	f3c2 6284 	ubfx	r2, r2, #26, #5
 800372e:	42a2      	cmp	r2, r4
 8003730:	f000 80dc 	beq.w	80038ec <HAL_ADC_ConfigChannel+0x350>
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003734:	6818      	ldr	r0, [r3, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003736:	f100 056c 	add.w	r5, r0, #108	@ 0x6c
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800373a:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 800373c:	6ec4      	ldr	r4, [r0, #108]	@ 0x6c
 800373e:	f3c4 6484 	ubfx	r4, r4, #26, #5
 8003742:	680a      	ldr	r2, [r1, #0]
 8003744:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8003748:	42a2      	cmp	r2, r4
 800374a:	f47f af75 	bne.w	8003638 <HAL_ADC_ConfigChannel+0x9c>
    MODIFY_REG(*preg,
 800374e:	682a      	ldr	r2, [r5, #0]
 8003750:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003754:	602a      	str	r2, [r5, #0]
 8003756:	e76f      	b.n	8003638 <HAL_ADC_ConfigChannel+0x9c>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003758:	68d0      	ldr	r0, [r2, #12]
 800375a:	f3c0 0082 	ubfx	r0, r0, #2, #3
 800375e:	0040      	lsls	r0, r0, #1
 8003760:	694c      	ldr	r4, [r1, #20]
 8003762:	4084      	lsls	r4, r0
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003764:	690d      	ldr	r5, [r1, #16]
 8003766:	2d04      	cmp	r5, #4
 8003768:	f040 8220 	bne.w	8003bac <HAL_ADC_ConfigChannel+0x610>
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800376c:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 800376e:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8003772:	680c      	ldr	r4, [r1, #0]
 8003774:	ebb0 6f84 	cmp.w	r0, r4, lsl #26
 8003778:	f000 80c9 	beq.w	800390e <HAL_ADC_ConfigChannel+0x372>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800377c:	6818      	ldr	r0, [r3, #0]
 800377e:	6e42      	ldr	r2, [r0, #100]	@ 0x64
 8003780:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8003784:	680c      	ldr	r4, [r1, #0]
 8003786:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 800378a:	f000 80c5 	beq.w	8003918 <HAL_ADC_ConfigChannel+0x37c>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800378e:	6818      	ldr	r0, [r3, #0]
 8003790:	6e82      	ldr	r2, [r0, #104]	@ 0x68
 8003792:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8003796:	680c      	ldr	r4, [r1, #0]
 8003798:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 800379c:	f000 80c1 	beq.w	8003922 <HAL_ADC_ConfigChannel+0x386>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80037a0:	6818      	ldr	r0, [r3, #0]
 80037a2:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 80037a4:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 80037a8:	680c      	ldr	r4, [r1, #0]
 80037aa:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 80037ae:	f47f af43 	bne.w	8003638 <HAL_ADC_ConfigChannel+0x9c>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80037b2:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 80037b4:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80037b8:	66c2      	str	r2, [r0, #108]	@ 0x6c
 80037ba:	e73d      	b.n	8003638 <HAL_ADC_ConfigChannel+0x9c>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80037bc:	68d0      	ldr	r0, [r2, #12]
 80037be:	0840      	lsrs	r0, r0, #1
 80037c0:	f000 0008 	and.w	r0, r0, #8
 80037c4:	694c      	ldr	r4, [r1, #20]
 80037c6:	4084      	lsls	r4, r0
 80037c8:	e7cc      	b.n	8003764 <HAL_ADC_ConfigChannel+0x1c8>
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80037ca:	690c      	ldr	r4, [r1, #16]
 80037cc:	3060      	adds	r0, #96	@ 0x60
    MODIFY_REG(*preg,
 80037ce:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
 80037d2:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 80037d6:	69cd      	ldr	r5, [r1, #28]
 80037d8:	432a      	orrs	r2, r5
 80037da:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	690d      	ldr	r5, [r1, #16]
 80037e2:	f891 4020 	ldrb.w	r4, [r1, #32]
  if (ADCx == ADC3)
 80037e6:	3860      	subs	r0, #96	@ 0x60
 80037e8:	4282      	cmp	r2, r0
 80037ea:	d007      	beq.n	80037fc <HAL_ADC_ConfigChannel+0x260>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80037ec:	6890      	ldr	r0, [r2, #8]
 80037ee:	f010 0f01 	tst.w	r0, #1
 80037f2:	f040 818c 	bne.w	8003b0e <HAL_ADC_ConfigChannel+0x572>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80037f6:	680e      	ldr	r6, [r1, #0]
 80037f8:	68cc      	ldr	r4, [r1, #12]
  if (ADCx == ADC3)
 80037fa:	e729      	b.n	8003650 <HAL_ADC_ConfigChannel+0xb4>
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80037fc:	3060      	adds	r0, #96	@ 0x60
    MODIFY_REG(*preg,
 80037fe:	f850 2025 	ldr.w	r2, [r0, r5, lsl #2]
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003802:	2c01      	cmp	r4, #1
 8003804:	bf14      	ite	ne
 8003806:	2400      	movne	r4, #0
 8003808:	2401      	moveq	r4, #1
 800380a:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 800380e:	ea42 6244 	orr.w	r2, r2, r4, lsl #25
 8003812:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
 8003816:	e70f      	b.n	8003638 <HAL_ADC_ConfigChannel+0x9c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003818:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800381c:	b11d      	cbz	r5, 8003826 <HAL_ADC_ConfigChannel+0x28a>
  return __builtin_clz(value);
 800381e:	fab5 f585 	clz	r5, r5
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003822:	42ac      	cmp	r4, r5
 8003824:	d032      	beq.n	800388c <HAL_ADC_ConfigChannel+0x2f0>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003826:	4c14      	ldr	r4, [pc, #80]	@ (8003878 <HAL_ADC_ConfigChannel+0x2dc>)
 8003828:	6e65      	ldr	r5, [r4, #100]	@ 0x64
 800382a:	6e64      	ldr	r4, [r4, #100]	@ 0x64
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800382c:	f3c4 6484 	ubfx	r4, r4, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003830:	4d15      	ldr	r5, [pc, #84]	@ (8003888 <HAL_ADC_ConfigChannel+0x2ec>)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003832:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8003836:	b118      	cbz	r0, 8003840 <HAL_ADC_ConfigChannel+0x2a4>
  return __builtin_clz(value);
 8003838:	fab0 f080 	clz	r0, r0
 800383c:	42a0      	cmp	r0, r4
 800383e:	d03b      	beq.n	80038b8 <HAL_ADC_ConfigChannel+0x31c>
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003840:	6818      	ldr	r0, [r3, #0]
 8003842:	f100 0568 	add.w	r5, r0, #104	@ 0x68
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003846:	6e82      	ldr	r2, [r0, #104]	@ 0x68
 8003848:	6e84      	ldr	r4, [r0, #104]	@ 0x68
 800384a:	f3c4 6484 	ubfx	r4, r4, #26, #5
 800384e:	680a      	ldr	r2, [r1, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003850:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003854:	b11a      	cbz	r2, 800385e <HAL_ADC_ConfigChannel+0x2c2>
  return __builtin_clz(value);
 8003856:	fab2 f282 	clz	r2, r2
 800385a:	42a2      	cmp	r2, r4
 800385c:	d046      	beq.n	80038ec <HAL_ADC_ConfigChannel+0x350>
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800385e:	6818      	ldr	r0, [r3, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003860:	f100 056c 	add.w	r5, r0, #108	@ 0x6c
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003864:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 8003866:	6ec4      	ldr	r4, [r0, #108]	@ 0x6c
 8003868:	f3c4 6484 	ubfx	r4, r4, #26, #5
 800386c:	680a      	ldr	r2, [r1, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800386e:	fa92 f2a2 	rbit	r2, r2
  return __builtin_clz(value);
 8003872:	fab2 f282 	clz	r2, r2
 8003876:	e767      	b.n	8003748 <HAL_ADC_ConfigChannel+0x1ac>
 8003878:	58026000 	.word	0x58026000
 800387c:	000fffff 	.word	0x000fffff
 8003880:	47ff0000 	.word	0x47ff0000
 8003884:	5c001000 	.word	0x5c001000
 8003888:	58026064 	.word	0x58026064
    MODIFY_REG(*preg,
 800388c:	48a2      	ldr	r0, [pc, #648]	@ (8003b18 <HAL_ADC_ConfigChannel+0x57c>)
 800388e:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8003890:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003894:	6602      	str	r2, [r0, #96]	@ 0x60
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003896:	681a      	ldr	r2, [r3, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003898:	f102 0564 	add.w	r5, r2, #100	@ 0x64
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800389c:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 800389e:	6e54      	ldr	r4, [r2, #100]	@ 0x64
 80038a0:	f3c4 6484 	ubfx	r4, r4, #26, #5
 80038a4:	6808      	ldr	r0, [r1, #0]
 80038a6:	f3c0 0613 	ubfx	r6, r0, #0, #20
 80038aa:	2e00      	cmp	r6, #0
 80038ac:	d1c1      	bne.n	8003832 <HAL_ADC_ConfigChannel+0x296>
 80038ae:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80038b2:	4284      	cmp	r4, r0
 80038b4:	f47f af31 	bne.w	800371a <HAL_ADC_ConfigChannel+0x17e>
  if (ADCx == ADC3)
 80038b8:	4897      	ldr	r0, [pc, #604]	@ (8003b18 <HAL_ADC_ConfigChannel+0x57c>)
 80038ba:	4282      	cmp	r2, r0
 80038bc:	d011      	beq.n	80038e2 <HAL_ADC_ConfigChannel+0x346>
    MODIFY_REG(*preg,
 80038be:	682a      	ldr	r2, [r5, #0]
 80038c0:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80038c4:	602a      	str	r2, [r5, #0]
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80038c6:	6818      	ldr	r0, [r3, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80038c8:	f100 0568 	add.w	r5, r0, #104	@ 0x68
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80038cc:	6e82      	ldr	r2, [r0, #104]	@ 0x68
 80038ce:	6e84      	ldr	r4, [r0, #104]	@ 0x68
 80038d0:	f3c4 6484 	ubfx	r4, r4, #26, #5
 80038d4:	680a      	ldr	r2, [r1, #0]
 80038d6:	f3c2 0613 	ubfx	r6, r2, #0, #20
 80038da:	2e00      	cmp	r6, #0
 80038dc:	d1b8      	bne.n	8003850 <HAL_ADC_ConfigChannel+0x2b4>
 80038de:	e724      	b.n	800372a <HAL_ADC_ConfigChannel+0x18e>
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80038e0:	4d8e      	ldr	r5, [pc, #568]	@ (8003b1c <HAL_ADC_ConfigChannel+0x580>)
    MODIFY_REG(*preg,
 80038e2:	682a      	ldr	r2, [r5, #0]
 80038e4:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80038e8:	602a      	str	r2, [r5, #0]
 80038ea:	e7ec      	b.n	80038c6 <HAL_ADC_ConfigChannel+0x32a>
    MODIFY_REG(*preg,
 80038ec:	682a      	ldr	r2, [r5, #0]
 80038ee:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80038f2:	602a      	str	r2, [r5, #0]
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80038f4:	6818      	ldr	r0, [r3, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80038f6:	f100 056c 	add.w	r5, r0, #108	@ 0x6c
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80038fa:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 80038fc:	6ec4      	ldr	r4, [r0, #108]	@ 0x6c
 80038fe:	f3c4 6484 	ubfx	r4, r4, #26, #5
 8003902:	680a      	ldr	r2, [r1, #0]
 8003904:	f3c2 0613 	ubfx	r6, r2, #0, #20
 8003908:	2e00      	cmp	r6, #0
 800390a:	d1b0      	bne.n	800386e <HAL_ADC_ConfigChannel+0x2d2>
 800390c:	e71a      	b.n	8003744 <HAL_ADC_ConfigChannel+0x1a8>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800390e:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 8003910:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003914:	6610      	str	r0, [r2, #96]	@ 0x60
 8003916:	e731      	b.n	800377c <HAL_ADC_ConfigChannel+0x1e0>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003918:	6e42      	ldr	r2, [r0, #100]	@ 0x64
 800391a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800391e:	6642      	str	r2, [r0, #100]	@ 0x64
 8003920:	e735      	b.n	800378e <HAL_ADC_ConfigChannel+0x1f2>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003922:	6e82      	ldr	r2, [r0, #104]	@ 0x68
 8003924:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003928:	6682      	str	r2, [r0, #104]	@ 0x68
 800392a:	e739      	b.n	80037a0 <HAL_ADC_ConfigChannel+0x204>
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 800392c:	4605      	mov	r5, r0
 800392e:	f8d0 20b0 	ldr.w	r2, [r0, #176]	@ 0xb0
 8003932:	f3c6 0013 	ubfx	r0, r6, #0, #20
 8003936:	ea22 0200 	bic.w	r2, r2, r0
 800393a:	f004 0418 	and.w	r4, r4, #24
 800393e:	4878      	ldr	r0, [pc, #480]	@ (8003b20 <HAL_ADC_ConfigChannel+0x584>)
 8003940:	40e0      	lsrs	r0, r4
 8003942:	4030      	ands	r0, r6
 8003944:	4302      	orrs	r2, r0
 8003946:	f8c5 20b0 	str.w	r2, [r5, #176]	@ 0xb0
 800394a:	e68f      	b.n	800366c <HAL_ADC_ConfigChannel+0xd0>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	4875      	ldr	r0, [pc, #468]	@ (8003b24 <HAL_ADC_ConfigChannel+0x588>)
 8003950:	4282      	cmp	r2, r0
 8003952:	d008      	beq.n	8003966 <HAL_ADC_ConfigChannel+0x3ca>
 8003954:	4874      	ldr	r0, [pc, #464]	@ (8003b28 <HAL_ADC_ConfigChannel+0x58c>)
 8003956:	4282      	cmp	r2, r0
 8003958:	d038      	beq.n	80039cc <HAL_ADC_ConfigChannel+0x430>
 800395a:	486f      	ldr	r0, [pc, #444]	@ (8003b18 <HAL_ADC_ConfigChannel+0x57c>)
 800395c:	4282      	cmp	r2, r0
 800395e:	f000 8159 	beq.w	8003c14 <HAL_ADC_ConfigChannel+0x678>
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8003962:	2401      	movs	r4, #1
 8003964:	e164      	b.n	8003c30 <HAL_ADC_ConfigChannel+0x694>
 8003966:	6808      	ldr	r0, [r1, #0]
 8003968:	4c70      	ldr	r4, [pc, #448]	@ (8003b2c <HAL_ADC_ConfigChannel+0x590>)
 800396a:	42a0      	cmp	r0, r4
 800396c:	f000 8157 	beq.w	8003c1e <HAL_ADC_ConfigChannel+0x682>
 8003970:	4c6f      	ldr	r4, [pc, #444]	@ (8003b30 <HAL_ADC_ConfigChannel+0x594>)
 8003972:	42a0      	cmp	r0, r4
 8003974:	f000 8160 	beq.w	8003c38 <HAL_ADC_ConfigChannel+0x69c>
 8003978:	4c6e      	ldr	r4, [pc, #440]	@ (8003b34 <HAL_ADC_ConfigChannel+0x598>)
 800397a:	42a0      	cmp	r0, r4
 800397c:	f000 815e 	beq.w	8003c3c <HAL_ADC_ConfigChannel+0x6a0>
 8003980:	4c6d      	ldr	r4, [pc, #436]	@ (8003b38 <HAL_ADC_ConfigChannel+0x59c>)
 8003982:	42a0      	cmp	r0, r4
 8003984:	f000 815c 	beq.w	8003c40 <HAL_ADC_ConfigChannel+0x6a4>
 8003988:	f104 6486 	add.w	r4, r4, #70254592	@ 0x4300000
 800398c:	3410      	adds	r4, #16
 800398e:	42a0      	cmp	r0, r4
 8003990:	f000 8158 	beq.w	8003c44 <HAL_ADC_ConfigChannel+0x6a8>
 8003994:	4c69      	ldr	r4, [pc, #420]	@ (8003b3c <HAL_ADC_ConfigChannel+0x5a0>)
 8003996:	42a0      	cmp	r0, r4
 8003998:	f000 8156 	beq.w	8003c48 <HAL_ADC_ConfigChannel+0x6ac>
 800399c:	f104 2404 	add.w	r4, r4, #67109888	@ 0x4000400
 80039a0:	f504 1440 	add.w	r4, r4, #3145728	@ 0x300000
 80039a4:	42a0      	cmp	r0, r4
 80039a6:	f000 8151 	beq.w	8003c4c <HAL_ADC_ConfigChannel+0x6b0>
 80039aa:	f104 6486 	add.w	r4, r4, #70254592	@ 0x4300000
 80039ae:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 80039b2:	42a0      	cmp	r0, r4
 80039b4:	f000 814c 	beq.w	8003c50 <HAL_ADC_ConfigChannel+0x6b4>
 80039b8:	4c61      	ldr	r4, [pc, #388]	@ (8003b40 <HAL_ADC_ConfigChannel+0x5a4>)
 80039ba:	42a0      	cmp	r0, r4
 80039bc:	f000 814a 	beq.w	8003c54 <HAL_ADC_ConfigChannel+0x6b8>
 80039c0:	4c60      	ldr	r4, [pc, #384]	@ (8003b44 <HAL_ADC_ConfigChannel+0x5a8>)
 80039c2:	42a0      	cmp	r0, r4
 80039c4:	f000 8148 	beq.w	8003c58 <HAL_ADC_ConfigChannel+0x6bc>
 80039c8:	2401      	movs	r4, #1
 80039ca:	e131      	b.n	8003c30 <HAL_ADC_ConfigChannel+0x694>
 80039cc:	6808      	ldr	r0, [r1, #0]
 80039ce:	4c57      	ldr	r4, [pc, #348]	@ (8003b2c <HAL_ADC_ConfigChannel+0x590>)
 80039d0:	42a0      	cmp	r0, r4
 80039d2:	f000 8143 	beq.w	8003c5c <HAL_ADC_ConfigChannel+0x6c0>
 80039d6:	4c56      	ldr	r4, [pc, #344]	@ (8003b30 <HAL_ADC_ConfigChannel+0x594>)
 80039d8:	42a0      	cmp	r0, r4
 80039da:	f000 8141 	beq.w	8003c60 <HAL_ADC_ConfigChannel+0x6c4>
 80039de:	4c55      	ldr	r4, [pc, #340]	@ (8003b34 <HAL_ADC_ConfigChannel+0x598>)
 80039e0:	42a0      	cmp	r0, r4
 80039e2:	f000 813f 	beq.w	8003c64 <HAL_ADC_ConfigChannel+0x6c8>
 80039e6:	4c54      	ldr	r4, [pc, #336]	@ (8003b38 <HAL_ADC_ConfigChannel+0x59c>)
 80039e8:	42a0      	cmp	r0, r4
 80039ea:	f000 813d 	beq.w	8003c68 <HAL_ADC_ConfigChannel+0x6cc>
 80039ee:	f104 6486 	add.w	r4, r4, #70254592	@ 0x4300000
 80039f2:	3410      	adds	r4, #16
 80039f4:	42a0      	cmp	r0, r4
 80039f6:	f000 8139 	beq.w	8003c6c <HAL_ADC_ConfigChannel+0x6d0>
 80039fa:	4c50      	ldr	r4, [pc, #320]	@ (8003b3c <HAL_ADC_ConfigChannel+0x5a0>)
 80039fc:	42a0      	cmp	r0, r4
 80039fe:	f000 8137 	beq.w	8003c70 <HAL_ADC_ConfigChannel+0x6d4>
 8003a02:	f104 2404 	add.w	r4, r4, #67109888	@ 0x4000400
 8003a06:	f504 1440 	add.w	r4, r4, #3145728	@ 0x300000
 8003a0a:	42a0      	cmp	r0, r4
 8003a0c:	f000 8132 	beq.w	8003c74 <HAL_ADC_ConfigChannel+0x6d8>
 8003a10:	f104 6486 	add.w	r4, r4, #70254592	@ 0x4300000
 8003a14:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8003a18:	42a0      	cmp	r0, r4
 8003a1a:	f000 812d 	beq.w	8003c78 <HAL_ADC_ConfigChannel+0x6dc>
 8003a1e:	4c49      	ldr	r4, [pc, #292]	@ (8003b44 <HAL_ADC_ConfigChannel+0x5a8>)
 8003a20:	42a0      	cmp	r0, r4
 8003a22:	f000 812b 	beq.w	8003c7c <HAL_ADC_ConfigChannel+0x6e0>
 8003a26:	2401      	movs	r4, #1
 8003a28:	e102      	b.n	8003c30 <HAL_ADC_ConfigChannel+0x694>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003a2a:	6819      	ldr	r1, [r3, #0]
 8003a2c:	483d      	ldr	r0, [pc, #244]	@ (8003b24 <HAL_ADC_ConfigChannel+0x588>)
 8003a2e:	4281      	cmp	r1, r0
 8003a30:	f000 8098 	beq.w	8003b64 <HAL_ADC_ConfigChannel+0x5c8>
 8003a34:	f500 7080 	add.w	r0, r0, #256	@ 0x100
 8003a38:	4281      	cmp	r1, r0
 8003a3a:	f000 8093 	beq.w	8003b64 <HAL_ADC_ConfigChannel+0x5c8>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003a3e:	4842      	ldr	r0, [pc, #264]	@ (8003b48 <HAL_ADC_ConfigChannel+0x5ac>)
 8003a40:	6884      	ldr	r4, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003a42:	f5a0 7040 	sub.w	r0, r0, #768	@ 0x300
 8003a46:	6880      	ldr	r0, [r0, #8]
 8003a48:	f010 0f01 	tst.w	r0, #1
 8003a4c:	f040 8097 	bne.w	8003b7e <HAL_ADC_ConfigChannel+0x5e2>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003a50:	f004 76e0 	and.w	r6, r4, #29360128	@ 0x1c00000
 8003a54:	4d3c      	ldr	r5, [pc, #240]	@ (8003b48 <HAL_ADC_ConfigChannel+0x5ac>)
 8003a56:	e002      	b.n	8003a5e <HAL_ADC_ConfigChannel+0x4c2>
 8003a58:	f004 76e0 	and.w	r6, r4, #29360128	@ 0x1c00000
 8003a5c:	4d3b      	ldr	r5, [pc, #236]	@ (8003b4c <HAL_ADC_ConfigChannel+0x5b0>)
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003a5e:	483c      	ldr	r0, [pc, #240]	@ (8003b50 <HAL_ADC_ConfigChannel+0x5b4>)
 8003a60:	4282      	cmp	r2, r0
 8003a62:	d00d      	beq.n	8003a80 <HAL_ADC_ConfigChannel+0x4e4>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003a64:	483b      	ldr	r0, [pc, #236]	@ (8003b54 <HAL_ADC_ConfigChannel+0x5b8>)
 8003a66:	4282      	cmp	r2, r0
 8003a68:	d02d      	beq.n	8003ac6 <HAL_ADC_ConfigChannel+0x52a>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003a6a:	483b      	ldr	r0, [pc, #236]	@ (8003b58 <HAL_ADC_ConfigChannel+0x5bc>)
 8003a6c:	4282      	cmp	r2, r0
 8003a6e:	d14c      	bne.n	8003b0a <HAL_ADC_ConfigChannel+0x56e>
            if (ADC_VREFINT_INSTANCE(hadc))
 8003a70:	f414 0f80 	tst.w	r4, #4194304	@ 0x400000
 8003a74:	d102      	bne.n	8003a7c <HAL_ADC_ConfigChannel+0x4e0>
 8003a76:	4a28      	ldr	r2, [pc, #160]	@ (8003b18 <HAL_ADC_ConfigChannel+0x57c>)
 8003a78:	4291      	cmp	r1, r2
 8003a7a:	d035      	beq.n	8003ae8 <HAL_ADC_ConfigChannel+0x54c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a7c:	2000      	movs	r0, #0
 8003a7e:	e5a4      	b.n	80035ca <HAL_ADC_ConfigChannel+0x2e>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003a80:	f414 0f00 	tst.w	r4, #8388608	@ 0x800000
 8003a84:	d13b      	bne.n	8003afe <HAL_ADC_ConfigChannel+0x562>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003a86:	4a24      	ldr	r2, [pc, #144]	@ (8003b18 <HAL_ADC_ConfigChannel+0x57c>)
 8003a88:	4291      	cmp	r1, r2
 8003a8a:	d001      	beq.n	8003a90 <HAL_ADC_ConfigChannel+0x4f4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a8c:	2000      	movs	r0, #0
 8003a8e:	e59c      	b.n	80035ca <HAL_ADC_ConfigChannel+0x2e>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003a90:	68aa      	ldr	r2, [r5, #8]
 8003a92:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8003a96:	4332      	orrs	r2, r6
 8003a98:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003a9c:	60aa      	str	r2, [r5, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a9e:	4a2f      	ldr	r2, [pc, #188]	@ (8003b5c <HAL_ADC_ConfigChannel+0x5c0>)
 8003aa0:	6812      	ldr	r2, [r2, #0]
 8003aa2:	0992      	lsrs	r2, r2, #6
 8003aa4:	492e      	ldr	r1, [pc, #184]	@ (8003b60 <HAL_ADC_ConfigChannel+0x5c4>)
 8003aa6:	fba1 1202 	umull	r1, r2, r1, r2
 8003aaa:	0992      	lsrs	r2, r2, #6
 8003aac:	3201      	adds	r2, #1
 8003aae:	0052      	lsls	r2, r2, #1
 8003ab0:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8003ab2:	9a01      	ldr	r2, [sp, #4]
 8003ab4:	b32a      	cbz	r2, 8003b02 <HAL_ADC_ConfigChannel+0x566>
                wait_loop_index--;
 8003ab6:	9a01      	ldr	r2, [sp, #4]
 8003ab8:	3a01      	subs	r2, #1
 8003aba:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8003abc:	9a01      	ldr	r2, [sp, #4]
 8003abe:	2a00      	cmp	r2, #0
 8003ac0:	d1f9      	bne.n	8003ab6 <HAL_ADC_ConfigChannel+0x51a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ac2:	2000      	movs	r0, #0
 8003ac4:	e581      	b.n	80035ca <HAL_ADC_ConfigChannel+0x2e>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003ac6:	f014 7f80 	tst.w	r4, #16777216	@ 0x1000000
 8003aca:	d11c      	bne.n	8003b06 <HAL_ADC_ConfigChannel+0x56a>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003acc:	4a12      	ldr	r2, [pc, #72]	@ (8003b18 <HAL_ADC_ConfigChannel+0x57c>)
 8003ace:	4291      	cmp	r1, r2
 8003ad0:	d001      	beq.n	8003ad6 <HAL_ADC_ConfigChannel+0x53a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ad2:	2000      	movs	r0, #0
 8003ad4:	e579      	b.n	80035ca <HAL_ADC_ConfigChannel+0x2e>
 8003ad6:	68aa      	ldr	r2, [r5, #8]
 8003ad8:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8003adc:	4332      	orrs	r2, r6
 8003ade:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8003ae2:	60aa      	str	r2, [r5, #8]
 8003ae4:	2000      	movs	r0, #0
}
 8003ae6:	e570      	b.n	80035ca <HAL_ADC_ConfigChannel+0x2e>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003ae8:	68aa      	ldr	r2, [r5, #8]
 8003aea:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8003aee:	4332      	orrs	r2, r6
 8003af0:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8003af4:	60aa      	str	r2, [r5, #8]
 8003af6:	2000      	movs	r0, #0
}
 8003af8:	e567      	b.n	80035ca <HAL_ADC_ConfigChannel+0x2e>
 8003afa:	2000      	movs	r0, #0
 8003afc:	e565      	b.n	80035ca <HAL_ADC_ConfigChannel+0x2e>
 8003afe:	2000      	movs	r0, #0
 8003b00:	e563      	b.n	80035ca <HAL_ADC_ConfigChannel+0x2e>
 8003b02:	2000      	movs	r0, #0
 8003b04:	e561      	b.n	80035ca <HAL_ADC_ConfigChannel+0x2e>
 8003b06:	2000      	movs	r0, #0
 8003b08:	e55f      	b.n	80035ca <HAL_ADC_ConfigChannel+0x2e>
 8003b0a:	2000      	movs	r0, #0
 8003b0c:	e55d      	b.n	80035ca <HAL_ADC_ConfigChannel+0x2e>
 8003b0e:	2000      	movs	r0, #0
 8003b10:	e55b      	b.n	80035ca <HAL_ADC_ConfigChannel+0x2e>
  __HAL_LOCK(hadc);
 8003b12:	2002      	movs	r0, #2
 8003b14:	e55c      	b.n	80035d0 <HAL_ADC_ConfigChannel+0x34>
 8003b16:	bf00      	nop
 8003b18:	58026000 	.word	0x58026000
 8003b1c:	58026064 	.word	0x58026064
 8003b20:	000fffff 	.word	0x000fffff
 8003b24:	40022000 	.word	0x40022000
 8003b28:	40022100 	.word	0x40022100
 8003b2c:	04300002 	.word	0x04300002
 8003b30:	08600004 	.word	0x08600004
 8003b34:	0c900008 	.word	0x0c900008
 8003b38:	10c00010 	.word	0x10c00010
 8003b3c:	2a000400 	.word	0x2a000400
 8003b40:	43210000 	.word	0x43210000
 8003b44:	4b840000 	.word	0x4b840000
 8003b48:	58026300 	.word	0x58026300
 8003b4c:	40022300 	.word	0x40022300
 8003b50:	c7520000 	.word	0xc7520000
 8003b54:	c3210000 	.word	0xc3210000
 8003b58:	cb840000 	.word	0xcb840000
 8003b5c:	24000004 	.word	0x24000004
 8003b60:	053e2d63 	.word	0x053e2d63
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003b64:	4846      	ldr	r0, [pc, #280]	@ (8003c80 <HAL_ADC_ConfigChannel+0x6e4>)
 8003b66:	6884      	ldr	r4, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003b68:	f5a0 7040 	sub.w	r0, r0, #768	@ 0x300
 8003b6c:	6885      	ldr	r5, [r0, #8]
 8003b6e:	f500 7080 	add.w	r0, r0, #256	@ 0x100
 8003b72:	6880      	ldr	r0, [r0, #8]
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003b74:	4328      	orrs	r0, r5
 8003b76:	f010 0f01 	tst.w	r0, #1
 8003b7a:	f43f af6d 	beq.w	8003a58 <HAL_ADC_ConfigChannel+0x4bc>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b7e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003b80:	f042 0220 	orr.w	r2, r2, #32
 8003b84:	661a      	str	r2, [r3, #96]	@ 0x60
          tmp_hal_status = HAL_ERROR;
 8003b86:	2001      	movs	r0, #1
 8003b88:	e51f      	b.n	80035ca <HAL_ADC_ConfigChannel+0x2e>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b8a:	4c3e      	ldr	r4, [pc, #248]	@ (8003c84 <HAL_ADC_ConfigChannel+0x6e8>)
    MODIFY_REG(*preg,
 8003b8c:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003b90:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 8003b94:	0040      	lsls	r0, r0, #1
 8003b96:	694a      	ldr	r2, [r1, #20]
 8003b98:	4082      	lsls	r2, r0
 8003b9a:	6808      	ldr	r0, [r1, #0]
 8003b9c:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8003ba0:	4302      	orrs	r2, r0
 8003ba2:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003ba6:	f844 2025 	str.w	r2, [r4, r5, lsl #2]
 8003baa:	e00b      	b.n	8003bc4 <HAL_ADC_ConfigChannel+0x628>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003bac:	3260      	adds	r2, #96	@ 0x60
    MODIFY_REG(*preg,
 8003bae:	f852 6025 	ldr.w	r6, [r2, r5, lsl #2]
 8003bb2:	6808      	ldr	r0, [r1, #0]
 8003bb4:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8003bb8:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8003bbc:	4330      	orrs	r0, r6
 8003bbe:	4320      	orrs	r0, r4
 8003bc0:	f842 0025 	str.w	r0, [r2, r5, lsl #2]
        if (hadc->Instance == ADC3)
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	4830      	ldr	r0, [pc, #192]	@ (8003c88 <HAL_ADC_ConfigChannel+0x6ec>)
 8003bc8:	4282      	cmp	r2, r0
 8003bca:	f43f adfe 	beq.w	80037ca <HAL_ADC_ConfigChannel+0x22e>
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003bce:	690d      	ldr	r5, [r1, #16]
 8003bd0:	3260      	adds	r2, #96	@ 0x60
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003bd2:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003bd6:	f891 4021 	ldrb.w	r4, [r1, #33]	@ 0x21
 8003bda:	2c01      	cmp	r4, #1
 8003bdc:	bf14      	ite	ne
 8003bde:	2400      	movne	r4, #0
 8003be0:	2401      	moveq	r4, #1
 8003be2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003be6:	ea40 70c4 	orr.w	r0, r0, r4, lsl #31
 8003bea:	f842 0025 	str.w	r0, [r2, r5, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003bee:	681d      	ldr	r5, [r3, #0]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003bf0:	6928      	ldr	r0, [r5, #16]
 8003bf2:	7e0a      	ldrb	r2, [r1, #24]
 8003bf4:	2a01      	cmp	r2, #1
 8003bf6:	bf14      	ite	ne
 8003bf8:	2200      	movne	r2, #0
 8003bfa:	2201      	moveq	r2, #1
 8003bfc:	02d2      	lsls	r2, r2, #11
 8003bfe:	690c      	ldr	r4, [r1, #16]
 8003c00:	f004 041f 	and.w	r4, r4, #31
 8003c04:	40a2      	lsls	r2, r4
 8003c06:	f420 40f0 	bic.w	r0, r0, #30720	@ 0x7800
 8003c0a:	4302      	orrs	r2, r0
 8003c0c:	612a      	str	r2, [r5, #16]
}
 8003c0e:	e513      	b.n	8003638 <HAL_ADC_ConfigChannel+0x9c>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c10:	6819      	ldr	r1, [r3, #0]
 8003c12:	e714      	b.n	8003a3e <HAL_ADC_ConfigChannel+0x4a2>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003c14:	680a      	ldr	r2, [r1, #0]
 8003c16:	2a00      	cmp	r2, #0
 8003c18:	dbfa      	blt.n	8003c10 <HAL_ADC_ConfigChannel+0x674>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c1a:	2000      	movs	r0, #0
 8003c1c:	e4d5      	b.n	80035ca <HAL_ADC_ConfigChannel+0x2e>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8003c1e:	2001      	movs	r0, #1
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c20:	fa90 f0a0 	rbit	r0, r0
  return __builtin_clz(value);
 8003c24:	fab0 f080 	clz	r0, r0
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8003c28:	f000 001f 	and.w	r0, r0, #31
 8003c2c:	2401      	movs	r4, #1
 8003c2e:	4084      	lsls	r4, r0
 8003c30:	69d0      	ldr	r0, [r2, #28]
 8003c32:	4320      	orrs	r0, r4
 8003c34:	61d0      	str	r0, [r2, #28]
 8003c36:	e51e      	b.n	8003676 <HAL_ADC_ConfigChannel+0xda>
 8003c38:	4814      	ldr	r0, [pc, #80]	@ (8003c8c <HAL_ADC_ConfigChannel+0x6f0>)
 8003c3a:	e7f1      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x684>
 8003c3c:	4814      	ldr	r0, [pc, #80]	@ (8003c90 <HAL_ADC_ConfigChannel+0x6f4>)
 8003c3e:	e7ef      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x684>
 8003c40:	4814      	ldr	r0, [pc, #80]	@ (8003c94 <HAL_ADC_ConfigChannel+0x6f8>)
 8003c42:	e7ed      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x684>
 8003c44:	4814      	ldr	r0, [pc, #80]	@ (8003c98 <HAL_ADC_ConfigChannel+0x6fc>)
 8003c46:	e7eb      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x684>
 8003c48:	4814      	ldr	r0, [pc, #80]	@ (8003c9c <HAL_ADC_ConfigChannel+0x700>)
 8003c4a:	e7e9      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x684>
 8003c4c:	4814      	ldr	r0, [pc, #80]	@ (8003ca0 <HAL_ADC_ConfigChannel+0x704>)
 8003c4e:	e7e7      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x684>
 8003c50:	4814      	ldr	r0, [pc, #80]	@ (8003ca4 <HAL_ADC_ConfigChannel+0x708>)
 8003c52:	e7e5      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x684>
 8003c54:	4814      	ldr	r0, [pc, #80]	@ (8003ca8 <HAL_ADC_ConfigChannel+0x70c>)
 8003c56:	e7e3      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x684>
 8003c58:	4814      	ldr	r0, [pc, #80]	@ (8003cac <HAL_ADC_ConfigChannel+0x710>)
 8003c5a:	e7e1      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x684>
 8003c5c:	2001      	movs	r0, #1
 8003c5e:	e7df      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x684>
 8003c60:	480a      	ldr	r0, [pc, #40]	@ (8003c8c <HAL_ADC_ConfigChannel+0x6f0>)
 8003c62:	e7dd      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x684>
 8003c64:	480a      	ldr	r0, [pc, #40]	@ (8003c90 <HAL_ADC_ConfigChannel+0x6f4>)
 8003c66:	e7db      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x684>
 8003c68:	480a      	ldr	r0, [pc, #40]	@ (8003c94 <HAL_ADC_ConfigChannel+0x6f8>)
 8003c6a:	e7d9      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x684>
 8003c6c:	480a      	ldr	r0, [pc, #40]	@ (8003c98 <HAL_ADC_ConfigChannel+0x6fc>)
 8003c6e:	e7d7      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x684>
 8003c70:	480a      	ldr	r0, [pc, #40]	@ (8003c9c <HAL_ADC_ConfigChannel+0x700>)
 8003c72:	e7d5      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x684>
 8003c74:	480a      	ldr	r0, [pc, #40]	@ (8003ca0 <HAL_ADC_ConfigChannel+0x704>)
 8003c76:	e7d3      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x684>
 8003c78:	480a      	ldr	r0, [pc, #40]	@ (8003ca4 <HAL_ADC_ConfigChannel+0x708>)
 8003c7a:	e7d1      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x684>
 8003c7c:	480b      	ldr	r0, [pc, #44]	@ (8003cac <HAL_ADC_ConfigChannel+0x710>)
 8003c7e:	e7cf      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x684>
 8003c80:	40022300 	.word	0x40022300
 8003c84:	58026060 	.word	0x58026060
 8003c88:	58026000 	.word	0x58026000
 8003c8c:	19200040 	.word	0x19200040
 8003c90:	1d500080 	.word	0x1d500080
 8003c94:	21800100 	.word	0x21800100
 8003c98:	25b00200 	.word	0x25b00200
 8003c9c:	2e300800 	.word	0x2e300800
 8003ca0:	32601000 	.word	0x32601000
 8003ca4:	36902000 	.word	0x36902000
 8003ca8:	47520000 	.word	0x47520000
 8003cac:	4fb80000 	.word	0x4fb80000

08003cb0 <ADC_ConversionStop>:
{
 8003cb0:	b570      	push	{r4, r5, r6, lr}
 8003cb2:	4604      	mov	r4, r0
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003cb4:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003cb6:	6898      	ldr	r0, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003cb8:	689a      	ldr	r2, [r3, #8]
 8003cba:	f002 0208 	and.w	r2, r2, #8
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003cbe:	f000 0004 	and.w	r0, r0, #4
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003cc2:	4302      	orrs	r2, r0
 8003cc4:	d065      	beq.n	8003d92 <ADC_ConversionStop+0xe2>
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003cc6:	68da      	ldr	r2, [r3, #12]
 8003cc8:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8003ccc:	d004      	beq.n	8003cd8 <ADC_ConversionStop+0x28>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003cce:	8b20      	ldrh	r0, [r4, #24]
 8003cd0:	f240 1201 	movw	r2, #257	@ 0x101
 8003cd4:	4290      	cmp	r0, r2
 8003cd6:	d023      	beq.n	8003d20 <ADC_ConversionStop+0x70>
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003cd8:	2902      	cmp	r1, #2
 8003cda:	d05c      	beq.n	8003d96 <ADC_ConversionStop+0xe6>
 8003cdc:	689a      	ldr	r2, [r3, #8]
 8003cde:	f012 0f04 	tst.w	r2, #4
 8003ce2:	d009      	beq.n	8003cf8 <ADC_ConversionStop+0x48>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003ce4:	689a      	ldr	r2, [r3, #8]
 8003ce6:	f012 0f02 	tst.w	r2, #2
 8003cea:	d105      	bne.n	8003cf8 <ADC_ConversionStop+0x48>
  MODIFY_REG(ADCx->CR,
 8003cec:	6898      	ldr	r0, [r3, #8]
 8003cee:	4a39      	ldr	r2, [pc, #228]	@ (8003dd4 <ADC_ConversionStop+0x124>)
 8003cf0:	4002      	ands	r2, r0
 8003cf2:	f042 0210 	orr.w	r2, r2, #16
 8003cf6:	609a      	str	r2, [r3, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003cf8:	2901      	cmp	r1, #1
 8003cfa:	d02f      	beq.n	8003d5c <ADC_ConversionStop+0xac>
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003cfc:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003cfe:	689a      	ldr	r2, [r3, #8]
 8003d00:	f012 0f08 	tst.w	r2, #8
 8003d04:	d151      	bne.n	8003daa <ADC_ConversionStop+0xfa>
    switch (conversion_group_reassigned)
 8003d06:	2903      	cmp	r1, #3
 8003d08:	bf0c      	ite	eq
 8003d0a:	250c      	moveq	r5, #12
 8003d0c:	2504      	movne	r5, #4
    tickstart = HAL_GetTick();
 8003d0e:	f7ff fa61 	bl	80031d4 <HAL_GetTick>
 8003d12:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003d14:	6823      	ldr	r3, [r4, #0]
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	421d      	tst	r5, r3
 8003d1a:	d125      	bne.n	8003d68 <ADC_ConversionStop+0xb8>
  return HAL_OK;
 8003d1c:	2000      	movs	r0, #0
 8003d1e:	e039      	b.n	8003d94 <ADC_ConversionStop+0xe4>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8003d26:	d110      	bne.n	8003d4a <ADC_ConversionStop+0x9a>
 8003d28:	4a2b      	ldr	r2, [pc, #172]	@ (8003dd8 <ADC_ConversionStop+0x128>)
 8003d2a:	6819      	ldr	r1, [r3, #0]
 8003d2c:	f011 0f40 	tst.w	r1, #64	@ 0x40
 8003d30:	d10b      	bne.n	8003d4a <ADC_ConversionStop+0x9a>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003d32:	3a01      	subs	r2, #1
 8003d34:	d1f9      	bne.n	8003d2a <ADC_ConversionStop+0x7a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d36:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003d38:	f043 0310 	orr.w	r3, r3, #16
 8003d3c:	6623      	str	r3, [r4, #96]	@ 0x60
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003d40:	f043 0301 	orr.w	r3, r3, #1
 8003d44:	6663      	str	r3, [r4, #100]	@ 0x64
          return HAL_ERROR;
 8003d46:	2001      	movs	r0, #1
 8003d48:	e024      	b.n	8003d94 <ADC_ConversionStop+0xe4>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003d4a:	2240      	movs	r2, #64	@ 0x40
 8003d4c:	601a      	str	r2, [r3, #0]
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003d4e:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003d50:	689a      	ldr	r2, [r3, #8]
 8003d52:	f012 0f04 	tst.w	r2, #4
 8003d56:	d135      	bne.n	8003dc4 <ADC_ConversionStop+0x114>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003d58:	2504      	movs	r5, #4
 8003d5a:	e7d8      	b.n	8003d0e <ADC_ConversionStop+0x5e>
 8003d5c:	2504      	movs	r5, #4
 8003d5e:	e7d6      	b.n	8003d0e <ADC_ConversionStop+0x5e>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003d60:	6823      	ldr	r3, [r4, #0]
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	422b      	tst	r3, r5
 8003d66:	d012      	beq.n	8003d8e <ADC_ConversionStop+0xde>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003d68:	f7ff fa34 	bl	80031d4 <HAL_GetTick>
 8003d6c:	1b83      	subs	r3, r0, r6
 8003d6e:	2b05      	cmp	r3, #5
 8003d70:	d9f6      	bls.n	8003d60 <ADC_ConversionStop+0xb0>
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003d72:	6823      	ldr	r3, [r4, #0]
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	422b      	tst	r3, r5
 8003d78:	d0f2      	beq.n	8003d60 <ADC_ConversionStop+0xb0>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d7a:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003d7c:	f043 0310 	orr.w	r3, r3, #16
 8003d80:	6623      	str	r3, [r4, #96]	@ 0x60
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d82:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003d84:	f043 0301 	orr.w	r3, r3, #1
 8003d88:	6663      	str	r3, [r4, #100]	@ 0x64
          return HAL_ERROR;
 8003d8a:	2001      	movs	r0, #1
 8003d8c:	e002      	b.n	8003d94 <ADC_ConversionStop+0xe4>
  return HAL_OK;
 8003d8e:	2000      	movs	r0, #0
 8003d90:	e000      	b.n	8003d94 <ADC_ConversionStop+0xe4>
 8003d92:	2000      	movs	r0, #0
}
 8003d94:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003d96:	689a      	ldr	r2, [r3, #8]
 8003d98:	f012 0f08 	tst.w	r2, #8
 8003d9c:	d003      	beq.n	8003da6 <ADC_ConversionStop+0xf6>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003d9e:	689a      	ldr	r2, [r3, #8]
 8003da0:	f012 0f02 	tst.w	r2, #2
 8003da4:	d005      	beq.n	8003db2 <ADC_ConversionStop+0x102>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003da6:	2508      	movs	r5, #8
        break;
 8003da8:	e7b1      	b.n	8003d0e <ADC_ConversionStop+0x5e>
 8003daa:	689a      	ldr	r2, [r3, #8]
 8003dac:	f012 0f02 	tst.w	r2, #2
 8003db0:	d1a9      	bne.n	8003d06 <ADC_ConversionStop+0x56>
  MODIFY_REG(ADCx->CR,
 8003db2:	6898      	ldr	r0, [r3, #8]
 8003db4:	4a07      	ldr	r2, [pc, #28]	@ (8003dd4 <ADC_ConversionStop+0x124>)
 8003db6:	4002      	ands	r2, r0
 8003db8:	f042 0220 	orr.w	r2, r2, #32
 8003dbc:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 8003dbe:	2902      	cmp	r1, #2
 8003dc0:	d1a1      	bne.n	8003d06 <ADC_ConversionStop+0x56>
 8003dc2:	e7f0      	b.n	8003da6 <ADC_ConversionStop+0xf6>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003dc4:	689a      	ldr	r2, [r3, #8]
 8003dc6:	f012 0f02 	tst.w	r2, #2
 8003dca:	d001      	beq.n	8003dd0 <ADC_ConversionStop+0x120>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003dcc:	2504      	movs	r5, #4
 8003dce:	e79e      	b.n	8003d0e <ADC_ConversionStop+0x5e>
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003dd0:	2101      	movs	r1, #1
 8003dd2:	e78b      	b.n	8003cec <ADC_ConversionStop+0x3c>
 8003dd4:	7fffffc0 	.word	0x7fffffc0
 8003dd8:	000cdc00 	.word	0x000cdc00

08003ddc <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003ddc:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003dde:	689a      	ldr	r2, [r3, #8]
 8003de0:	f012 0f01 	tst.w	r2, #1
 8003de4:	d157      	bne.n	8003e96 <ADC_Enable+0xba>
{
 8003de6:	b570      	push	{r4, r5, r6, lr}
 8003de8:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003dea:	6899      	ldr	r1, [r3, #8]
 8003dec:	4a2c      	ldr	r2, [pc, #176]	@ (8003ea0 <ADC_Enable+0xc4>)
 8003dee:	4211      	tst	r1, r2
 8003df0:	d009      	beq.n	8003e06 <ADC_Enable+0x2a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003df2:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8003df4:	f043 0310 	orr.w	r3, r3, #16
 8003df8:	6603      	str	r3, [r0, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dfa:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8003dfc:	f043 0301 	orr.w	r3, r3, #1
 8003e00:	6643      	str	r3, [r0, #100]	@ 0x64
      return HAL_ERROR;
 8003e02:	2001      	movs	r0, #1
}
 8003e04:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8003e06:	6899      	ldr	r1, [r3, #8]
 8003e08:	4a26      	ldr	r2, [pc, #152]	@ (8003ea4 <ADC_Enable+0xc8>)
 8003e0a:	400a      	ands	r2, r1
 8003e0c:	f042 0201 	orr.w	r2, r2, #1
 8003e10:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8003e12:	f7ff f9df 	bl	80031d4 <HAL_GetTick>
 8003e16:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003e18:	6823      	ldr	r3, [r4, #0]
 8003e1a:	4a23      	ldr	r2, [pc, #140]	@ (8003ea8 <ADC_Enable+0xcc>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d00b      	beq.n	8003e38 <ADC_Enable+0x5c>
 8003e20:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d007      	beq.n	8003e38 <ADC_Enable+0x5c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003e28:	4a20      	ldr	r2, [pc, #128]	@ (8003eac <ADC_Enable+0xd0>)
 8003e2a:	6892      	ldr	r2, [r2, #8]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	f012 0f01 	tst.w	r2, #1
 8003e32:	d132      	bne.n	8003e9a <ADC_Enable+0xbe>
  MODIFY_REG(ADCx->CR,
 8003e34:	4e1b      	ldr	r6, [pc, #108]	@ (8003ea4 <ADC_Enable+0xc8>)
 8003e36:	e00f      	b.n	8003e58 <ADC_Enable+0x7c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003e38:	4a1d      	ldr	r2, [pc, #116]	@ (8003eb0 <ADC_Enable+0xd4>)
 8003e3a:	6891      	ldr	r1, [r2, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003e3c:	f5a2 7200 	sub.w	r2, r2, #512	@ 0x200
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d1f3      	bne.n	8003e2c <ADC_Enable+0x50>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003e44:	f011 0f1f 	tst.w	r1, #31
 8003e48:	d0f0      	beq.n	8003e2c <ADC_Enable+0x50>
  return HAL_OK;
 8003e4a:	2000      	movs	r0, #0
 8003e4c:	e7da      	b.n	8003e04 <ADC_Enable+0x28>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e4e:	6823      	ldr	r3, [r4, #0]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	f012 0f01 	tst.w	r2, #1
 8003e56:	d11c      	bne.n	8003e92 <ADC_Enable+0xb6>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003e58:	689a      	ldr	r2, [r3, #8]
 8003e5a:	f012 0f01 	tst.w	r2, #1
 8003e5e:	d104      	bne.n	8003e6a <ADC_Enable+0x8e>
  MODIFY_REG(ADCx->CR,
 8003e60:	689a      	ldr	r2, [r3, #8]
 8003e62:	4032      	ands	r2, r6
 8003e64:	f042 0201 	orr.w	r2, r2, #1
 8003e68:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003e6a:	f7ff f9b3 	bl	80031d4 <HAL_GetTick>
 8003e6e:	1b40      	subs	r0, r0, r5
 8003e70:	2802      	cmp	r0, #2
 8003e72:	d9ec      	bls.n	8003e4e <ADC_Enable+0x72>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e74:	6823      	ldr	r3, [r4, #0]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f013 0f01 	tst.w	r3, #1
 8003e7c:	d1e7      	bne.n	8003e4e <ADC_Enable+0x72>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e7e:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003e80:	f043 0310 	orr.w	r3, r3, #16
 8003e84:	6623      	str	r3, [r4, #96]	@ 0x60
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e86:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003e88:	f043 0301 	orr.w	r3, r3, #1
 8003e8c:	6663      	str	r3, [r4, #100]	@ 0x64
            return HAL_ERROR;
 8003e8e:	2001      	movs	r0, #1
 8003e90:	e7b8      	b.n	8003e04 <ADC_Enable+0x28>
  return HAL_OK;
 8003e92:	2000      	movs	r0, #0
 8003e94:	e7b6      	b.n	8003e04 <ADC_Enable+0x28>
 8003e96:	2000      	movs	r0, #0
}
 8003e98:	4770      	bx	lr
  return HAL_OK;
 8003e9a:	2000      	movs	r0, #0
 8003e9c:	e7b2      	b.n	8003e04 <ADC_Enable+0x28>
 8003e9e:	bf00      	nop
 8003ea0:	8000003f 	.word	0x8000003f
 8003ea4:	7fffffc0 	.word	0x7fffffc0
 8003ea8:	40022000 	.word	0x40022000
 8003eac:	58026300 	.word	0x58026300
 8003eb0:	40022300 	.word	0x40022300

08003eb4 <HAL_ADC_Start_DMA>:
{
 8003eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003eb6:	4604      	mov	r4, r0
 8003eb8:	460d      	mov	r5, r1
 8003eba:	4616      	mov	r6, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ebc:	6800      	ldr	r0, [r0, #0]
 8003ebe:	4944      	ldr	r1, [pc, #272]	@ (8003fd0 <HAL_ADC_Start_DMA+0x11c>)
 8003ec0:	4288      	cmp	r0, r1
 8003ec2:	d004      	beq.n	8003ece <HAL_ADC_Start_DMA+0x1a>
 8003ec4:	4b43      	ldr	r3, [pc, #268]	@ (8003fd4 <HAL_ADC_Start_DMA+0x120>)
 8003ec6:	4298      	cmp	r0, r3
 8003ec8:	d001      	beq.n	8003ece <HAL_ADC_Start_DMA+0x1a>
 8003eca:	4943      	ldr	r1, [pc, #268]	@ (8003fd8 <HAL_ADC_Start_DMA+0x124>)
 8003ecc:	e000      	b.n	8003ed0 <HAL_ADC_Start_DMA+0x1c>
 8003ece:	4943      	ldr	r1, [pc, #268]	@ (8003fdc <HAL_ADC_Start_DMA+0x128>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003ed0:	688f      	ldr	r7, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003ed2:	6881      	ldr	r1, [r0, #8]
 8003ed4:	f011 0f04 	tst.w	r1, #4
 8003ed8:	d175      	bne.n	8003fc6 <HAL_ADC_Start_DMA+0x112>
    __HAL_LOCK(hadc);
 8003eda:	f894 205c 	ldrb.w	r2, [r4, #92]	@ 0x5c
 8003ede:	2a01      	cmp	r2, #1
 8003ee0:	d073      	beq.n	8003fca <HAL_ADC_Start_DMA+0x116>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003ee2:	f007 071f 	and.w	r7, r7, #31
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003eec:	f240 2321 	movw	r3, #545	@ 0x221
 8003ef0:	40fb      	lsrs	r3, r7
 8003ef2:	f013 0f01 	tst.w	r3, #1
 8003ef6:	d104      	bne.n	8003f02 <HAL_ADC_Start_DMA+0x4e>
      __HAL_UNLOCK(hadc);
 8003ef8:	2300      	movs	r3, #0
 8003efa:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
      tmp_hal_status = HAL_ERROR;
 8003efe:	2001      	movs	r0, #1
 8003f00:	e062      	b.n	8003fc8 <HAL_ADC_Start_DMA+0x114>
      tmp_hal_status = ADC_Enable(hadc);
 8003f02:	4620      	mov	r0, r4
 8003f04:	f7ff ff6a 	bl	8003ddc <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8003f08:	2800      	cmp	r0, #0
 8003f0a:	d158      	bne.n	8003fbe <HAL_ADC_Start_DMA+0x10a>
        ADC_STATE_CLR_SET(hadc->State,
 8003f0c:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8003f0e:	f6a0 7302 	subw	r3, r0, #3842	@ 0xf02
 8003f12:	4013      	ands	r3, r2
 8003f14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f18:	6623      	str	r3, [r4, #96]	@ 0x60
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003f1a:	6822      	ldr	r2, [r4, #0]
 8003f1c:	4b2d      	ldr	r3, [pc, #180]	@ (8003fd4 <HAL_ADC_Start_DMA+0x120>)
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d038      	beq.n	8003f94 <HAL_ADC_Start_DMA+0xe0>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003f22:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003f24:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003f28:	6623      	str	r3, [r4, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003f2a:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003f2c:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8003f30:	d033      	beq.n	8003f9a <HAL_ADC_Start_DMA+0xe6>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003f32:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003f34:	f023 0306 	bic.w	r3, r3, #6
 8003f38:	6663      	str	r3, [r4, #100]	@ 0x64
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003f3a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003f3c:	4a28      	ldr	r2, [pc, #160]	@ (8003fe0 <HAL_ADC_Start_DMA+0x12c>)
 8003f3e:	63da      	str	r2, [r3, #60]	@ 0x3c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003f40:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003f42:	4a28      	ldr	r2, [pc, #160]	@ (8003fe4 <HAL_ADC_Start_DMA+0x130>)
 8003f44:	641a      	str	r2, [r3, #64]	@ 0x40
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003f46:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003f48:	4a27      	ldr	r2, [pc, #156]	@ (8003fe8 <HAL_ADC_Start_DMA+0x134>)
 8003f4a:	64da      	str	r2, [r3, #76]	@ 0x4c
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003f4c:	6823      	ldr	r3, [r4, #0]
 8003f4e:	221c      	movs	r2, #28
 8003f50:	601a      	str	r2, [r3, #0]
        __HAL_UNLOCK(hadc);
 8003f52:	2300      	movs	r3, #0
 8003f54:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003f58:	6822      	ldr	r2, [r4, #0]
 8003f5a:	6853      	ldr	r3, [r2, #4]
 8003f5c:	f043 0310 	orr.w	r3, r3, #16
 8003f60:	6053      	str	r3, [r2, #4]
        if (hadc->Instance == ADC3)
 8003f62:	6822      	ldr	r2, [r4, #0]
 8003f64:	4b21      	ldr	r3, [pc, #132]	@ (8003fec <HAL_ADC_Start_DMA+0x138>)
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d01a      	beq.n	8003fa0 <HAL_ADC_Start_DMA+0xec>
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8003f6a:	68d3      	ldr	r3, [r2, #12]
 8003f6c:	f023 0303 	bic.w	r3, r3, #3
 8003f70:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8003f72:	430b      	orrs	r3, r1
 8003f74:	60d3      	str	r3, [r2, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003f76:	6821      	ldr	r1, [r4, #0]
 8003f78:	4633      	mov	r3, r6
 8003f7a:	462a      	mov	r2, r5
 8003f7c:	3140      	adds	r1, #64	@ 0x40
 8003f7e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003f80:	f001 fb10 	bl	80055a4 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003f84:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8003f86:	6891      	ldr	r1, [r2, #8]
 8003f88:	4b19      	ldr	r3, [pc, #100]	@ (8003ff0 <HAL_ADC_Start_DMA+0x13c>)
 8003f8a:	400b      	ands	r3, r1
 8003f8c:	f043 0304 	orr.w	r3, r3, #4
 8003f90:	6093      	str	r3, [r2, #8]
}
 8003f92:	e019      	b.n	8003fc8 <HAL_ADC_Start_DMA+0x114>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003f94:	2f00      	cmp	r7, #0
 8003f96:	d1c8      	bne.n	8003f2a <HAL_ADC_Start_DMA+0x76>
 8003f98:	e7c3      	b.n	8003f22 <HAL_ADC_Start_DMA+0x6e>
          ADC_CLEAR_ERRORCODE(hadc);
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	6663      	str	r3, [r4, #100]	@ 0x64
 8003f9e:	e7cc      	b.n	8003f3a <HAL_ADC_Start_DMA+0x86>
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	68db      	ldr	r3, [r3, #12]
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003fa4:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 8003fa8:	f023 0303 	bic.w	r3, r3, #3
 8003fac:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8003fb0:	60d3      	str	r3, [r2, #12]
          LL_ADC_EnableDMAReq(hadc->Instance);
 8003fb2:	6822      	ldr	r2, [r4, #0]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 8003fb4:	68d3      	ldr	r3, [r2, #12]
 8003fb6:	f043 0301 	orr.w	r3, r3, #1
 8003fba:	60d3      	str	r3, [r2, #12]
}
 8003fbc:	e7db      	b.n	8003f76 <HAL_ADC_Start_DMA+0xc2>
        __HAL_UNLOCK(hadc);
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
 8003fc4:	e000      	b.n	8003fc8 <HAL_ADC_Start_DMA+0x114>
    tmp_hal_status = HAL_BUSY;
 8003fc6:	2002      	movs	r0, #2
}
 8003fc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hadc);
 8003fca:	2002      	movs	r0, #2
 8003fcc:	e7fc      	b.n	8003fc8 <HAL_ADC_Start_DMA+0x114>
 8003fce:	bf00      	nop
 8003fd0:	40022000 	.word	0x40022000
 8003fd4:	40022100 	.word	0x40022100
 8003fd8:	58026300 	.word	0x58026300
 8003fdc:	40022300 	.word	0x40022300
 8003fe0:	080034f9 	.word	0x080034f9
 8003fe4:	0800323b 	.word	0x0800323b
 8003fe8:	08003581 	.word	0x08003581
 8003fec:	58026000 	.word	0x58026000
 8003ff0:	7fffffc0 	.word	0x7fffffc0

08003ff4 <ADC_Disable>:
{
 8003ff4:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003ff6:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003ff8:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003ffa:	6899      	ldr	r1, [r3, #8]
      && (tmp_adc_is_disable_on_going == 0UL)
 8003ffc:	f012 0f02 	tst.w	r2, #2
 8004000:	d103      	bne.n	800400a <ADC_Disable+0x16>
 8004002:	4604      	mov	r4, r0
 8004004:	f011 0f01 	tst.w	r1, #1
 8004008:	d101      	bne.n	800400e <ADC_Disable+0x1a>
  return HAL_OK;
 800400a:	2000      	movs	r0, #0
}
 800400c:	bd38      	pop	{r3, r4, r5, pc}
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800400e:	689a      	ldr	r2, [r3, #8]
 8004010:	f002 020d 	and.w	r2, r2, #13
 8004014:	2a01      	cmp	r2, #1
 8004016:	d009      	beq.n	800402c <ADC_Disable+0x38>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004018:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800401a:	f043 0310 	orr.w	r3, r3, #16
 800401e:	6603      	str	r3, [r0, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004020:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8004022:	f043 0301 	orr.w	r3, r3, #1
 8004026:	6643      	str	r3, [r0, #100]	@ 0x64
      return HAL_ERROR;
 8004028:	2001      	movs	r0, #1
 800402a:	e7ef      	b.n	800400c <ADC_Disable+0x18>
  MODIFY_REG(ADCx->CR,
 800402c:	6899      	ldr	r1, [r3, #8]
 800402e:	4a16      	ldr	r2, [pc, #88]	@ (8004088 <ADC_Disable+0x94>)
 8004030:	400a      	ands	r2, r1
 8004032:	f042 0202 	orr.w	r2, r2, #2
 8004036:	609a      	str	r2, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004038:	6803      	ldr	r3, [r0, #0]
 800403a:	2203      	movs	r2, #3
 800403c:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800403e:	f7ff f8c9 	bl	80031d4 <HAL_GetTick>
 8004042:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004044:	6823      	ldr	r3, [r4, #0]
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	f013 0f01 	tst.w	r3, #1
 800404c:	d106      	bne.n	800405c <ADC_Disable+0x68>
  return HAL_OK;
 800404e:	2000      	movs	r0, #0
 8004050:	e7dc      	b.n	800400c <ADC_Disable+0x18>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004052:	6823      	ldr	r3, [r4, #0]
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	f013 0f01 	tst.w	r3, #1
 800405a:	d013      	beq.n	8004084 <ADC_Disable+0x90>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800405c:	f7ff f8ba 	bl	80031d4 <HAL_GetTick>
 8004060:	1b40      	subs	r0, r0, r5
 8004062:	2802      	cmp	r0, #2
 8004064:	d9f5      	bls.n	8004052 <ADC_Disable+0x5e>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004066:	6823      	ldr	r3, [r4, #0]
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	f013 0f01 	tst.w	r3, #1
 800406e:	d0f0      	beq.n	8004052 <ADC_Disable+0x5e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004070:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004072:	f043 0310 	orr.w	r3, r3, #16
 8004076:	6623      	str	r3, [r4, #96]	@ 0x60
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004078:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800407a:	f043 0301 	orr.w	r3, r3, #1
 800407e:	6663      	str	r3, [r4, #100]	@ 0x64
          return HAL_ERROR;
 8004080:	2001      	movs	r0, #1
 8004082:	e7c3      	b.n	800400c <ADC_Disable+0x18>
  return HAL_OK;
 8004084:	2000      	movs	r0, #0
 8004086:	e7c1      	b.n	800400c <ADC_Disable+0x18>
 8004088:	7fffffc0 	.word	0x7fffffc0

0800408c <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 800408c:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
 8004090:	2b01      	cmp	r3, #1
 8004092:	d018      	beq.n	80040c6 <HAL_ADC_Stop+0x3a>
{
 8004094:	b510      	push	{r4, lr}
 8004096:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8004098:	2301      	movs	r3, #1
 800409a:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800409e:	2103      	movs	r1, #3
 80040a0:	f7ff fe06 	bl	8003cb0 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 80040a4:	b118      	cbz	r0, 80040ae <HAL_ADC_Stop+0x22>
  __HAL_UNLOCK(hadc);
 80040a6:	2300      	movs	r3, #0
 80040a8:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 80040ac:	bd10      	pop	{r4, pc}
    tmp_hal_status = ADC_Disable(hadc);
 80040ae:	4620      	mov	r0, r4
 80040b0:	f7ff ffa0 	bl	8003ff4 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 80040b4:	2800      	cmp	r0, #0
 80040b6:	d1f6      	bne.n	80040a6 <HAL_ADC_Stop+0x1a>
      ADC_STATE_CLR_SET(hadc->State,
 80040b8:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 80040ba:	4b04      	ldr	r3, [pc, #16]	@ (80040cc <HAL_ADC_Stop+0x40>)
 80040bc:	4013      	ands	r3, r2
 80040be:	f043 0301 	orr.w	r3, r3, #1
 80040c2:	6623      	str	r3, [r4, #96]	@ 0x60
 80040c4:	e7ef      	b.n	80040a6 <HAL_ADC_Stop+0x1a>
  __HAL_LOCK(hadc);
 80040c6:	2002      	movs	r0, #2
}
 80040c8:	4770      	bx	lr
 80040ca:	bf00      	nop
 80040cc:	ffffeefe 	.word	0xffffeefe

080040d0 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80040d0:	b510      	push	{r4, lr}
 80040d2:	4604      	mov	r4, r0
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80040d4:	6803      	ldr	r3, [r0, #0]
 80040d6:	4a40      	ldr	r2, [pc, #256]	@ (80041d8 <ADC_ConfigureBoostMode+0x108>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d020      	beq.n	800411e <ADC_ConfigureBoostMode+0x4e>
 80040dc:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d01c      	beq.n	800411e <ADC_ConfigureBoostMode+0x4e>
 80040e4:	4b3d      	ldr	r3, [pc, #244]	@ (80041dc <ADC_ConfigureBoostMode+0x10c>)
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
 80040ec:	d01c      	beq.n	8004128 <ADC_ConfigureBoostMode+0x58>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80040ee:	f005 fd67 	bl	8009bc0 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 80040f2:	6863      	ldr	r3, [r4, #4]
 80040f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80040f8:	d005      	beq.n	8004106 <ADC_ConfigureBoostMode+0x36>
 80040fa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80040fe:	d026      	beq.n	800414e <ADC_ConfigureBoostMode+0x7e>
 8004100:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004104:	d102      	bne.n	800410c <ADC_ConfigureBoostMode+0x3c>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004106:	0c1b      	lsrs	r3, r3, #16
 8004108:	fbb0 f0f3 	udiv	r0, r0, r3
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
  if (freq <= 6250000UL)
 800410c:	4b34      	ldr	r3, [pc, #208]	@ (80041e0 <ADC_ConfigureBoostMode+0x110>)
 800410e:	4298      	cmp	r0, r3
 8004110:	d84e      	bhi.n	80041b0 <ADC_ConfigureBoostMode+0xe0>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8004112:	6822      	ldr	r2, [r4, #0]
 8004114:	6893      	ldr	r3, [r2, #8]
 8004116:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800411a:	6093      	str	r3, [r2, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800411c:	bd10      	pop	{r4, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800411e:	4b31      	ldr	r3, [pc, #196]	@ (80041e4 <ADC_ConfigureBoostMode+0x114>)
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
 8004126:	d1e2      	bne.n	80040ee <ADC_ConfigureBoostMode+0x1e>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004128:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800412c:	2100      	movs	r1, #0
 800412e:	f006 fea9 	bl	800ae84 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8004132:	6863      	ldr	r3, [r4, #4]
 8004134:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004138:	d036      	beq.n	80041a8 <ADC_ConfigureBoostMode+0xd8>
 800413a:	d822      	bhi.n	8004182 <ADC_ConfigureBoostMode+0xb2>
 800413c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8004140:	d030      	beq.n	80041a4 <ADC_ConfigureBoostMode+0xd4>
 8004142:	d906      	bls.n	8004152 <ADC_ConfigureBoostMode+0x82>
 8004144:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004148:	d1e0      	bne.n	800410c <ADC_ConfigureBoostMode+0x3c>
        freq /= 32UL;
 800414a:	0940      	lsrs	r0, r0, #5
        break;
 800414c:	e7de      	b.n	800410c <ADC_ConfigureBoostMode+0x3c>
        freq /= 4UL;
 800414e:	0880      	lsrs	r0, r0, #2
        break;
 8004150:	e7dc      	b.n	800410c <ADC_ConfigureBoostMode+0x3c>
    switch (hadc->Init.ClockPrescaler)
 8004152:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004156:	d008      	beq.n	800416a <ADC_ConfigureBoostMode+0x9a>
 8004158:	d80c      	bhi.n	8004174 <ADC_ConfigureBoostMode+0xa4>
 800415a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800415e:	d004      	beq.n	800416a <ADC_ConfigureBoostMode+0x9a>
 8004160:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8004164:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8004168:	d1d0      	bne.n	800410c <ADC_ConfigureBoostMode+0x3c>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800416a:	0c9b      	lsrs	r3, r3, #18
 800416c:	005b      	lsls	r3, r3, #1
 800416e:	fbb0 f0f3 	udiv	r0, r0, r3
        break;
 8004172:	e7cb      	b.n	800410c <ADC_ConfigureBoostMode+0x3c>
    switch (hadc->Init.ClockPrescaler)
 8004174:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004178:	d0f7      	beq.n	800416a <ADC_ConfigureBoostMode+0x9a>
 800417a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800417e:	d0f4      	beq.n	800416a <ADC_ConfigureBoostMode+0x9a>
 8004180:	e7c4      	b.n	800410c <ADC_ConfigureBoostMode+0x3c>
 8004182:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8004186:	d011      	beq.n	80041ac <ADC_ConfigureBoostMode+0xdc>
 8004188:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800418c:	d1be      	bne.n	800410c <ADC_ConfigureBoostMode+0x3c>
  if (freq <= 6250000UL)
 800418e:	4b16      	ldr	r3, [pc, #88]	@ (80041e8 <ADC_ConfigureBoostMode+0x118>)
 8004190:	4298      	cmp	r0, r3
 8004192:	d9be      	bls.n	8004112 <ADC_ConfigureBoostMode+0x42>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8004194:	6822      	ldr	r2, [r4, #0]
 8004196:	6893      	ldr	r3, [r2, #8]
 8004198:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800419c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041a0:	6093      	str	r3, [r2, #8]
 80041a2:	e7bb      	b.n	800411c <ADC_ConfigureBoostMode+0x4c>
        freq /= 16UL;
 80041a4:	0900      	lsrs	r0, r0, #4
        break;
 80041a6:	e7b1      	b.n	800410c <ADC_ConfigureBoostMode+0x3c>
        freq /= 64UL;
 80041a8:	0980      	lsrs	r0, r0, #6
        break;
 80041aa:	e7af      	b.n	800410c <ADC_ConfigureBoostMode+0x3c>
        freq /= 128UL;
 80041ac:	09c0      	lsrs	r0, r0, #7
        break;
 80041ae:	e7ad      	b.n	800410c <ADC_ConfigureBoostMode+0x3c>
  else if (freq <= 12500000UL)
 80041b0:	4b0e      	ldr	r3, [pc, #56]	@ (80041ec <ADC_ConfigureBoostMode+0x11c>)
 80041b2:	4298      	cmp	r0, r3
 80041b4:	d9ee      	bls.n	8004194 <ADC_ConfigureBoostMode+0xc4>
  else if (freq <= 25000000UL)
 80041b6:	4b0e      	ldr	r3, [pc, #56]	@ (80041f0 <ADC_ConfigureBoostMode+0x120>)
 80041b8:	4298      	cmp	r0, r3
 80041ba:	d807      	bhi.n	80041cc <ADC_ConfigureBoostMode+0xfc>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80041bc:	6822      	ldr	r2, [r4, #0]
 80041be:	6893      	ldr	r3, [r2, #8]
 80041c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041c4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80041c8:	6093      	str	r3, [r2, #8]
 80041ca:	e7a7      	b.n	800411c <ADC_ConfigureBoostMode+0x4c>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80041cc:	6822      	ldr	r2, [r4, #0]
 80041ce:	6893      	ldr	r3, [r2, #8]
 80041d0:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80041d4:	6093      	str	r3, [r2, #8]
}
 80041d6:	e7a1      	b.n	800411c <ADC_ConfigureBoostMode+0x4c>
 80041d8:	40022000 	.word	0x40022000
 80041dc:	58026300 	.word	0x58026300
 80041e0:	00bebc21 	.word	0x00bebc21
 80041e4:	40022300 	.word	0x40022300
 80041e8:	bebc21ff 	.word	0xbebc21ff
 80041ec:	017d7841 	.word	0x017d7841
 80041f0:	02faf081 	.word	0x02faf081

080041f4 <HAL_ADC_Init>:
{
 80041f4:	b570      	push	{r4, r5, r6, lr}
 80041f6:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 80041f8:	2300      	movs	r3, #0
 80041fa:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 80041fc:	2800      	cmp	r0, #0
 80041fe:	f000 8133 	beq.w	8004468 <HAL_ADC_Init+0x274>
 8004202:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004204:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8004206:	2b00      	cmp	r3, #0
 8004208:	d042      	beq.n	8004290 <HAL_ADC_Init+0x9c>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800420a:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800420c:	689a      	ldr	r2, [r3, #8]
 800420e:	f012 5f00 	tst.w	r2, #536870912	@ 0x20000000
 8004212:	d003      	beq.n	800421c <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004214:	6899      	ldr	r1, [r3, #8]
 8004216:	4a95      	ldr	r2, [pc, #596]	@ (800446c <HAL_ADC_Init+0x278>)
 8004218:	400a      	ands	r2, r1
 800421a:	609a      	str	r2, [r3, #8]
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800421c:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800421e:	689a      	ldr	r2, [r3, #8]
 8004220:	f012 5f80 	tst.w	r2, #268435456	@ 0x10000000
 8004224:	d116      	bne.n	8004254 <HAL_ADC_Init+0x60>
  MODIFY_REG(ADCx->CR,
 8004226:	6899      	ldr	r1, [r3, #8]
 8004228:	4a91      	ldr	r2, [pc, #580]	@ (8004470 <HAL_ADC_Init+0x27c>)
 800422a:	400a      	ands	r2, r1
 800422c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004230:	609a      	str	r2, [r3, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004232:	4b90      	ldr	r3, [pc, #576]	@ (8004474 <HAL_ADC_Init+0x280>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	099b      	lsrs	r3, r3, #6
 8004238:	4a8f      	ldr	r2, [pc, #572]	@ (8004478 <HAL_ADC_Init+0x284>)
 800423a:	fba2 2303 	umull	r2, r3, r2, r3
 800423e:	099b      	lsrs	r3, r3, #6
 8004240:	3301      	adds	r3, #1
 8004242:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004244:	9b01      	ldr	r3, [sp, #4]
 8004246:	b12b      	cbz	r3, 8004254 <HAL_ADC_Init+0x60>
      wait_loop_index--;
 8004248:	9b01      	ldr	r3, [sp, #4]
 800424a:	3b01      	subs	r3, #1
 800424c:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800424e:	9b01      	ldr	r3, [sp, #4]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d1f9      	bne.n	8004248 <HAL_ADC_Init+0x54>
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004254:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004256:	6893      	ldr	r3, [r2, #8]
 8004258:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800425c:	d11f      	bne.n	800429e <HAL_ADC_Init+0xaa>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800425e:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004260:	f043 0310 	orr.w	r3, r3, #16
 8004264:	6623      	str	r3, [r4, #96]	@ 0x60
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004266:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004268:	f043 0301 	orr.w	r3, r3, #1
 800426c:	6663      	str	r3, [r4, #100]	@ 0x64
    tmp_hal_status = HAL_ERROR;
 800426e:	2501      	movs	r5, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004270:	6891      	ldr	r1, [r2, #8]
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004272:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004274:	f003 0310 	and.w	r3, r3, #16
 8004278:	f001 0104 	and.w	r1, r1, #4
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800427c:	430b      	orrs	r3, r1
 800427e:	d010      	beq.n	80042a2 <HAL_ADC_Init+0xae>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004280:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004282:	f043 0310 	orr.w	r3, r3, #16
 8004286:	6623      	str	r3, [r4, #96]	@ 0x60
    tmp_hal_status = HAL_ERROR;
 8004288:	2501      	movs	r5, #1
}
 800428a:	4628      	mov	r0, r5
 800428c:	b002      	add	sp, #8
 800428e:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8004290:	f7fd fd40 	bl	8001d14 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8004294:	2300      	movs	r3, #0
 8004296:	6663      	str	r3, [r4, #100]	@ 0x64
    hadc->Lock = HAL_UNLOCKED;
 8004298:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
 800429c:	e7b5      	b.n	800420a <HAL_ADC_Init+0x16>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800429e:	2500      	movs	r5, #0
 80042a0:	e7e6      	b.n	8004270 <HAL_ADC_Init+0x7c>
    ADC_STATE_CLR_SET(hadc->State,
 80042a2:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80042a4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80042a8:	f043 0302 	orr.w	r3, r3, #2
 80042ac:	6623      	str	r3, [r4, #96]	@ 0x60
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80042ae:	6893      	ldr	r3, [r2, #8]
 80042b0:	f013 0f01 	tst.w	r3, #1
 80042b4:	d112      	bne.n	80042dc <HAL_ADC_Init+0xe8>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80042b6:	4b71      	ldr	r3, [pc, #452]	@ (800447c <HAL_ADC_Init+0x288>)
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d06b      	beq.n	8004394 <HAL_ADC_Init+0x1a0>
 80042bc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d067      	beq.n	8004394 <HAL_ADC_Init+0x1a0>
 80042c4:	4b6e      	ldr	r3, [pc, #440]	@ (8004480 <HAL_ADC_Init+0x28c>)
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	f013 0f01 	tst.w	r3, #1
 80042cc:	d106      	bne.n	80042dc <HAL_ADC_Init+0xe8>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80042ce:	4a6d      	ldr	r2, [pc, #436]	@ (8004484 <HAL_ADC_Init+0x290>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80042d0:	6893      	ldr	r3, [r2, #8]
 80042d2:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 80042d6:	6861      	ldr	r1, [r4, #4]
 80042d8:	430b      	orrs	r3, r1
 80042da:	6093      	str	r3, [r2, #8]
    if (hadc->Instance == ADC3)
 80042dc:	6822      	ldr	r2, [r4, #0]
 80042de:	4b68      	ldr	r3, [pc, #416]	@ (8004480 <HAL_ADC_Init+0x28c>)
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d062      	beq.n	80043aa <HAL_ADC_Init+0x1b6>
                  hadc->Init.Overrun                                                    |
 80042e4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80042e6:	68a1      	ldr	r1, [r4, #8]
 80042e8:	430b      	orrs	r3, r1
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80042ea:	7e61      	ldrb	r1, [r4, #25]
                  hadc->Init.Overrun                                                    |
 80042ec:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80042f0:	f894 1020 	ldrb.w	r1, [r4, #32]
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80042f4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80042f8:	f894 1020 	ldrb.w	r1, [r4, #32]
 80042fc:	2901      	cmp	r1, #1
 80042fe:	d06c      	beq.n	80043da <HAL_ADC_Init+0x1e6>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004300:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8004302:	b121      	cbz	r1, 800430e <HAL_ADC_Init+0x11a>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004304:	f401 7178 	and.w	r1, r1, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004308:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800430a:	4301      	orrs	r1, r0
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800430c:	430b      	orrs	r3, r1
    if (hadc->Instance == ADC3)
 800430e:	495c      	ldr	r1, [pc, #368]	@ (8004480 <HAL_ADC_Init+0x28c>)
 8004310:	428a      	cmp	r2, r1
 8004312:	d067      	beq.n	80043e4 <HAL_ADC_Init+0x1f0>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004314:	68d0      	ldr	r0, [r2, #12]
 8004316:	495c      	ldr	r1, [pc, #368]	@ (8004488 <HAL_ADC_Init+0x294>)
 8004318:	4001      	ands	r1, r0
 800431a:	4319      	orrs	r1, r3
 800431c:	60d1      	str	r1, [r2, #12]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800431e:	6821      	ldr	r1, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004320:	688a      	ldr	r2, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004322:	688b      	ldr	r3, [r1, #8]
 8004324:	f003 0308 	and.w	r3, r3, #8
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004328:	f002 0204 	and.w	r2, r2, #4
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800432c:	4313      	orrs	r3, r2
 800432e:	d122      	bne.n	8004376 <HAL_ADC_Init+0x182>
      if (hadc->Instance == ADC3)
 8004330:	4b53      	ldr	r3, [pc, #332]	@ (8004480 <HAL_ADC_Init+0x28c>)
 8004332:	4299      	cmp	r1, r3
 8004334:	d063      	beq.n	80043fe <HAL_ADC_Init+0x20a>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004336:	7e23      	ldrb	r3, [r4, #24]
        tmpCFGR = (
 8004338:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800433a:	ea42 3283 	orr.w	r2, r2, r3, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800433e:	68c8      	ldr	r0, [r1, #12]
 8004340:	4b52      	ldr	r3, [pc, #328]	@ (800448c <HAL_ADC_Init+0x298>)
 8004342:	4003      	ands	r3, r0
 8004344:	4313      	orrs	r3, r2
 8004346:	60cb      	str	r3, [r1, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8004348:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800434c:	2b01      	cmp	r3, #1
 800434e:	d05d      	beq.n	800440c <HAL_ADC_Init+0x218>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004350:	6822      	ldr	r2, [r4, #0]
 8004352:	6913      	ldr	r3, [r2, #16]
 8004354:	f023 0301 	bic.w	r3, r3, #1
 8004358:	6113      	str	r3, [r2, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800435a:	6822      	ldr	r2, [r4, #0]
 800435c:	6913      	ldr	r3, [r2, #16]
 800435e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004362:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8004364:	430b      	orrs	r3, r1
 8004366:	6113      	str	r3, [r2, #16]
      if (hadc->Instance != ADC3)
 8004368:	6822      	ldr	r2, [r4, #0]
 800436a:	4b45      	ldr	r3, [pc, #276]	@ (8004480 <HAL_ADC_Init+0x28c>)
 800436c:	429a      	cmp	r2, r3
 800436e:	d002      	beq.n	8004376 <HAL_ADC_Init+0x182>
        ADC_ConfigureBoostMode(hadc);
 8004370:	4620      	mov	r0, r4
 8004372:	f7ff fead 	bl	80040d0 <ADC_ConfigureBoostMode>
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004376:	6923      	ldr	r3, [r4, #16]
 8004378:	2b01      	cmp	r3, #1
 800437a:	d06c      	beq.n	8004456 <HAL_ADC_Init+0x262>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800437c:	6822      	ldr	r2, [r4, #0]
 800437e:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8004380:	f023 030f 	bic.w	r3, r3, #15
 8004384:	6313      	str	r3, [r2, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004386:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004388:	f023 0303 	bic.w	r3, r3, #3
 800438c:	f043 0301 	orr.w	r3, r3, #1
 8004390:	6623      	str	r3, [r4, #96]	@ 0x60
 8004392:	e77a      	b.n	800428a <HAL_ADC_Init+0x96>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004394:	4b39      	ldr	r3, [pc, #228]	@ (800447c <HAL_ADC_Init+0x288>)
 8004396:	6899      	ldr	r1, [r3, #8]
 8004398:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800439c:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800439e:	430b      	orrs	r3, r1
 80043a0:	f013 0f01 	tst.w	r3, #1
 80043a4:	d19e      	bne.n	80042e4 <HAL_ADC_Init+0xf0>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80043a6:	4a3a      	ldr	r2, [pc, #232]	@ (8004490 <HAL_ADC_Init+0x29c>)
 80043a8:	e792      	b.n	80042d0 <HAL_ADC_Init+0xdc>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80043aa:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80043ac:	68e1      	ldr	r1, [r4, #12]
 80043ae:	430b      	orrs	r3, r1
 80043b0:	7e61      	ldrb	r1, [r4, #25]
 80043b2:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 80043b6:	68a1      	ldr	r1, [r4, #8]
 80043b8:	2918      	cmp	r1, #24
 80043ba:	d006      	beq.n	80043ca <HAL_ADC_Init+0x1d6>
 80043bc:	291c      	cmp	r1, #28
 80043be:	d00a      	beq.n	80043d6 <HAL_ADC_Init+0x1e2>
 80043c0:	290c      	cmp	r1, #12
 80043c2:	bf14      	ite	ne
 80043c4:	2100      	movne	r1, #0
 80043c6:	2101      	moveq	r1, #1
 80043c8:	00c9      	lsls	r1, r1, #3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80043ca:	f894 0020 	ldrb.w	r0, [r4, #32]
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80043ce:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80043d2:	430b      	orrs	r3, r1
 80043d4:	e790      	b.n	80042f8 <HAL_ADC_Init+0x104>
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 80043d6:	2110      	movs	r1, #16
 80043d8:	e7f7      	b.n	80043ca <HAL_ADC_Init+0x1d6>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80043da:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80043dc:	3901      	subs	r1, #1
 80043de:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 80043e2:	e78d      	b.n	8004300 <HAL_ADC_Init+0x10c>
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 80043e4:	68c8      	ldr	r0, [r1, #12]
 80043e6:	4a2b      	ldr	r2, [pc, #172]	@ (8004494 <HAL_ADC_Init+0x2a0>)
 80043e8:	4002      	ands	r2, r0
 80043ea:	431a      	orrs	r2, r3
 80043ec:	60ca      	str	r2, [r1, #12]
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80043ee:	6822      	ldr	r2, [r4, #0]
 80043f0:	6913      	ldr	r3, [r2, #16]
 80043f2:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 80043f6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80043f8:	430b      	orrs	r3, r1
 80043fa:	6113      	str	r3, [r2, #16]
 80043fc:	e78f      	b.n	800431e <HAL_ADC_Init+0x12a>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80043fe:	7e23      	ldrb	r3, [r4, #24]
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004400:	f894 2038 	ldrb.w	r2, [r4, #56]	@ 0x38
 8004404:	0052      	lsls	r2, r2, #1
        tmpCFGR = (
 8004406:	ea42 3283 	orr.w	r2, r2, r3, lsl #14
 800440a:	e798      	b.n	800433e <HAL_ADC_Init+0x14a>
        if (hadc->Instance == ADC3)
 800440c:	6822      	ldr	r2, [r4, #0]
 800440e:	4b1c      	ldr	r3, [pc, #112]	@ (8004480 <HAL_ADC_Init+0x28c>)
 8004410:	429a      	cmp	r2, r3
 8004412:	d010      	beq.n	8004436 <HAL_ADC_Init+0x242>
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8004414:	6910      	ldr	r0, [r2, #16]
 8004416:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8004418:	1e59      	subs	r1, r3, #1
 800441a:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800441c:	6d26      	ldr	r6, [r4, #80]	@ 0x50
 800441e:	4333      	orrs	r3, r6
 8004420:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8004424:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8004426:	430b      	orrs	r3, r1
 8004428:	491b      	ldr	r1, [pc, #108]	@ (8004498 <HAL_ADC_Init+0x2a4>)
 800442a:	4001      	ands	r1, r0
 800442c:	430b      	orrs	r3, r1
 800442e:	f043 0301 	orr.w	r3, r3, #1
 8004432:	6113      	str	r3, [r2, #16]
 8004434:	e791      	b.n	800435a <HAL_ADC_Init+0x166>
          MODIFY_REG(hadc->Instance->CFGR2,
 8004436:	4619      	mov	r1, r3
 8004438:	6918      	ldr	r0, [r3, #16]
 800443a:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800443c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800443e:	4313      	orrs	r3, r2
 8004440:	4a16      	ldr	r2, [pc, #88]	@ (800449c <HAL_ADC_Init+0x2a8>)
 8004442:	4002      	ands	r2, r0
 8004444:	4313      	orrs	r3, r2
 8004446:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 8004448:	4313      	orrs	r3, r2
 800444a:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800444c:	4313      	orrs	r3, r2
 800444e:	f043 0301 	orr.w	r3, r3, #1
 8004452:	610b      	str	r3, [r1, #16]
 8004454:	e781      	b.n	800435a <HAL_ADC_Init+0x166>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004456:	6821      	ldr	r1, [r4, #0]
 8004458:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 800445a:	69e3      	ldr	r3, [r4, #28]
 800445c:	3b01      	subs	r3, #1
 800445e:	f022 020f 	bic.w	r2, r2, #15
 8004462:	4313      	orrs	r3, r2
 8004464:	630b      	str	r3, [r1, #48]	@ 0x30
 8004466:	e78e      	b.n	8004386 <HAL_ADC_Init+0x192>
    return HAL_ERROR;
 8004468:	2501      	movs	r5, #1
 800446a:	e70e      	b.n	800428a <HAL_ADC_Init+0x96>
 800446c:	5fffffc0 	.word	0x5fffffc0
 8004470:	6fffffc0 	.word	0x6fffffc0
 8004474:	24000004 	.word	0x24000004
 8004478:	053e2d63 	.word	0x053e2d63
 800447c:	40022000 	.word	0x40022000
 8004480:	58026000 	.word	0x58026000
 8004484:	58026300 	.word	0x58026300
 8004488:	fff0c003 	.word	0xfff0c003
 800448c:	ffffbffc 	.word	0xffffbffc
 8004490:	40022300 	.word	0x40022300
 8004494:	fff04007 	.word	0xfff04007
 8004498:	fc00f81e 	.word	0xfc00f81e
 800449c:	fc00f81f 	.word	0xfc00f81f

080044a0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 80044a0:	b570      	push	{r4, r5, r6, lr}
 80044a2:	b082      	sub	sp, #8
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80044a4:	2300      	movs	r3, #0
 80044a6:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80044a8:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	d042      	beq.n	8004536 <HAL_ADCEx_Calibration_Start+0x96>
 80044b0:	4604      	mov	r4, r0
 80044b2:	460d      	mov	r5, r1
 80044b4:	4616      	mov	r6, r2
 80044b6:	2301      	movs	r3, #1
 80044b8:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80044bc:	f7ff fd9a 	bl	8003ff4 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80044c0:	2800      	cmp	r0, #0
 80044c2:	d12f      	bne.n	8004524 <HAL_ADCEx_Calibration_Start+0x84>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80044c4:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 80044c6:	4b1d      	ldr	r3, [pc, #116]	@ (800453c <HAL_ADCEx_Calibration_Start+0x9c>)
 80044c8:	4013      	ands	r3, r2
 80044ca:	f043 0302 	orr.w	r3, r3, #2
 80044ce:	6623      	str	r3, [r4, #96]	@ 0x60
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 80044d0:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 80044d2:	6891      	ldr	r1, [r2, #8]
 80044d4:	4b1a      	ldr	r3, [pc, #104]	@ (8004540 <HAL_ADCEx_Calibration_Start+0xa0>)
 80044d6:	400b      	ands	r3, r1
 80044d8:	f006 4680 	and.w	r6, r6, #1073741824	@ 0x40000000
 80044dc:	4333      	orrs	r3, r6
 80044de:	f405 3580 	and.w	r5, r5, #65536	@ 0x10000
 80044e2:	432b      	orrs	r3, r5
 80044e4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80044e8:	6093      	str	r3, [r2, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80044ea:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80044ec:	6893      	ldr	r3, [r2, #8]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	db06      	blt.n	8004500 <HAL_ADCEx_Calibration_Start+0x60>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80044f2:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80044f4:	f023 0303 	bic.w	r3, r3, #3
 80044f8:	f043 0301 	orr.w	r3, r3, #1
 80044fc:	6623      	str	r3, [r4, #96]	@ 0x60
 80044fe:	e015      	b.n	800452c <HAL_ADCEx_Calibration_Start+0x8c>
      wait_loop_index++;
 8004500:	9b01      	ldr	r3, [sp, #4]
 8004502:	3301      	adds	r3, #1
 8004504:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004506:	9901      	ldr	r1, [sp, #4]
 8004508:	4b0e      	ldr	r3, [pc, #56]	@ (8004544 <HAL_ADCEx_Calibration_Start+0xa4>)
 800450a:	4299      	cmp	r1, r3
 800450c:	d3ee      	bcc.n	80044ec <HAL_ADCEx_Calibration_Start+0x4c>
        ADC_STATE_CLR_SET(hadc->State,
 800450e:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004510:	f023 0312 	bic.w	r3, r3, #18
 8004514:	f043 0310 	orr.w	r3, r3, #16
 8004518:	6623      	str	r3, [r4, #96]	@ 0x60
        __HAL_UNLOCK(hadc);
 800451a:	2300      	movs	r3, #0
 800451c:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
        return HAL_ERROR;
 8004520:	2001      	movs	r0, #1
 8004522:	e006      	b.n	8004532 <HAL_ADCEx_Calibration_Start+0x92>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004524:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004526:	f043 0310 	orr.w	r3, r3, #16
 800452a:	6623      	str	r3, [r4, #96]	@ 0x60
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800452c:	2300      	movs	r3, #0
 800452e:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
}
 8004532:	b002      	add	sp, #8
 8004534:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hadc);
 8004536:	2002      	movs	r0, #2
 8004538:	e7fb      	b.n	8004532 <HAL_ADCEx_Calibration_Start+0x92>
 800453a:	bf00      	nop
 800453c:	ffffeefd 	.word	0xffffeefd
 8004540:	3ffeffc0 	.word	0x3ffeffc0
 8004544:	25c3f800 	.word	0x25c3f800

08004548 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004548:	4770      	bx	lr

0800454a <HAL_ADCEx_InjectedQueueOverflowCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800454a:	4770      	bx	lr

0800454c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800454c:	4770      	bx	lr

0800454e <HAL_ADCEx_LevelOutOfWindow3Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800454e:	4770      	bx	lr

08004550 <HAL_ADCEx_EndOfSamplingCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004550:	4770      	bx	lr
	...

08004554 <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004554:	f890 205c 	ldrb.w	r2, [r0, #92]	@ 0x5c
 8004558:	2a01      	cmp	r2, #1
 800455a:	d06b      	beq.n	8004634 <HAL_ADCEx_MultiModeConfigChannel+0xe0>
{
 800455c:	b410      	push	{r4}
 800455e:	b09d      	sub	sp, #116	@ 0x74
 8004560:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8004562:	2201      	movs	r2, #1
 8004564:	f880 205c 	strb.w	r2, [r0, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004568:	2200      	movs	r2, #0
 800456a:	9218      	str	r2, [sp, #96]	@ 0x60
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800456c:	9219      	str	r2, [sp, #100]	@ 0x64

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800456e:	6800      	ldr	r0, [r0, #0]
 8004570:	4a3c      	ldr	r2, [pc, #240]	@ (8004664 <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 8004572:	4290      	cmp	r0, r2
 8004574:	d060      	beq.n	8004638 <HAL_ADCEx_MultiModeConfigChannel+0xe4>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004576:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004578:	f042 0220 	orr.w	r2, r2, #32
 800457c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800457e:	2200      	movs	r2, #0
 8004580:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8004584:	2001      	movs	r0, #1
 8004586:	e068      	b.n	800465a <HAL_ADCEx_MultiModeConfigChannel+0x106>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004588:	680a      	ldr	r2, [r1, #0]
 800458a:	b352      	cbz	r2, 80045e2 <HAL_ADCEx_MultiModeConfigChannel+0x8e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800458c:	4836      	ldr	r0, [pc, #216]	@ (8004668 <HAL_ADCEx_MultiModeConfigChannel+0x114>)
 800458e:	6882      	ldr	r2, [r0, #8]
 8004590:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8004594:	684c      	ldr	r4, [r1, #4]
 8004596:	4322      	orrs	r2, r4
 8004598:	6082      	str	r2, [r0, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	f5a0 7040 	sub.w	r0, r0, #768	@ 0x300
 80045a0:	4282      	cmp	r2, r0
 80045a2:	d013      	beq.n	80045cc <HAL_ADCEx_MultiModeConfigChannel+0x78>
 80045a4:	f500 7080 	add.w	r0, r0, #256	@ 0x100
 80045a8:	4282      	cmp	r2, r0
 80045aa:	d00f      	beq.n	80045cc <HAL_ADCEx_MultiModeConfigChannel+0x78>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80045ac:	4a2f      	ldr	r2, [pc, #188]	@ (800466c <HAL_ADCEx_MultiModeConfigChannel+0x118>)
 80045ae:	6892      	ldr	r2, [r2, #8]
 80045b0:	f012 0f01 	tst.w	r2, #1
 80045b4:	d13a      	bne.n	800462c <HAL_ADCEx_MultiModeConfigChannel+0xd8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80045b6:	482c      	ldr	r0, [pc, #176]	@ (8004668 <HAL_ADCEx_MultiModeConfigChannel+0x114>)
 80045b8:	6884      	ldr	r4, [r0, #8]
 80045ba:	680a      	ldr	r2, [r1, #0]
 80045bc:	6889      	ldr	r1, [r1, #8]
 80045be:	430a      	orrs	r2, r1
 80045c0:	492b      	ldr	r1, [pc, #172]	@ (8004670 <HAL_ADCEx_MultiModeConfigChannel+0x11c>)
 80045c2:	4021      	ands	r1, r4
 80045c4:	430a      	orrs	r2, r1
 80045c6:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80045c8:	2000      	movs	r0, #0
 80045ca:	e043      	b.n	8004654 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 80045cc:	4a25      	ldr	r2, [pc, #148]	@ (8004664 <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 80045ce:	6890      	ldr	r0, [r2, #8]
 80045d0:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 80045d4:	6892      	ldr	r2, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80045d6:	4302      	orrs	r2, r0
 80045d8:	f012 0f01 	tst.w	r2, #1
 80045dc:	d0eb      	beq.n	80045b6 <HAL_ADCEx_MultiModeConfigChannel+0x62>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80045de:	2000      	movs	r0, #0
 80045e0:	e038      	b.n	8004654 <HAL_ADCEx_MultiModeConfigChannel+0x100>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80045e2:	4921      	ldr	r1, [pc, #132]	@ (8004668 <HAL_ADCEx_MultiModeConfigChannel+0x114>)
 80045e4:	688a      	ldr	r2, [r1, #8]
 80045e6:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80045ea:	608a      	str	r2, [r1, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	f5a1 7140 	sub.w	r1, r1, #768	@ 0x300
 80045f2:	428a      	cmp	r2, r1
 80045f4:	d00f      	beq.n	8004616 <HAL_ADCEx_MultiModeConfigChannel+0xc2>
 80045f6:	f501 7180 	add.w	r1, r1, #256	@ 0x100
 80045fa:	428a      	cmp	r2, r1
 80045fc:	d00b      	beq.n	8004616 <HAL_ADCEx_MultiModeConfigChannel+0xc2>
 80045fe:	4a1b      	ldr	r2, [pc, #108]	@ (800466c <HAL_ADCEx_MultiModeConfigChannel+0x118>)
 8004600:	6892      	ldr	r2, [r2, #8]
 8004602:	f012 0f01 	tst.w	r2, #1
 8004606:	d113      	bne.n	8004630 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004608:	4917      	ldr	r1, [pc, #92]	@ (8004668 <HAL_ADCEx_MultiModeConfigChannel+0x114>)
 800460a:	6888      	ldr	r0, [r1, #8]
 800460c:	4a18      	ldr	r2, [pc, #96]	@ (8004670 <HAL_ADCEx_MultiModeConfigChannel+0x11c>)
 800460e:	4002      	ands	r2, r0
 8004610:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004612:	2000      	movs	r0, #0
 8004614:	e01e      	b.n	8004654 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8004616:	4a13      	ldr	r2, [pc, #76]	@ (8004664 <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 8004618:	6891      	ldr	r1, [r2, #8]
 800461a:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 800461e:	6892      	ldr	r2, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004620:	430a      	orrs	r2, r1
 8004622:	f012 0f01 	tst.w	r2, #1
 8004626:	d0ef      	beq.n	8004608 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004628:	2000      	movs	r0, #0
 800462a:	e013      	b.n	8004654 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 800462c:	2000      	movs	r0, #0
 800462e:	e011      	b.n	8004654 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8004630:	2000      	movs	r0, #0
 8004632:	e00f      	b.n	8004654 <HAL_ADCEx_MultiModeConfigChannel+0x100>
  __HAL_LOCK(hadc);
 8004634:	2002      	movs	r0, #2
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8004636:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004638:	4a0e      	ldr	r2, [pc, #56]	@ (8004674 <HAL_ADCEx_MultiModeConfigChannel+0x120>)
 800463a:	6890      	ldr	r0, [r2, #8]
 800463c:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 8004640:	6892      	ldr	r2, [r2, #8]
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004642:	4302      	orrs	r2, r0
 8004644:	f012 0f04 	tst.w	r2, #4
 8004648:	d09e      	beq.n	8004588 <HAL_ADCEx_MultiModeConfigChannel+0x34>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800464a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800464c:	f042 0220 	orr.w	r2, r2, #32
 8004650:	661a      	str	r2, [r3, #96]	@ 0x60
    tmp_hal_status = HAL_ERROR;
 8004652:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8004654:	2200      	movs	r2, #0
 8004656:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
}
 800465a:	b01d      	add	sp, #116	@ 0x74
 800465c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004660:	4770      	bx	lr
 8004662:	bf00      	nop
 8004664:	40022000 	.word	0x40022000
 8004668:	40022300 	.word	0x40022300
 800466c:	58026000 	.word	0x58026000
 8004670:	fffff0e0 	.word	0xfffff0e0
 8004674:	40022100 	.word	0x40022100

08004678 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004678:	4a06      	ldr	r2, [pc, #24]	@ (8004694 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 800467a:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800467c:	0200      	lsls	r0, r0, #8
 800467e:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004682:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004686:	041b      	lsls	r3, r3, #16
 8004688:	0c1b      	lsrs	r3, r3, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800468a:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 800468c:	4b02      	ldr	r3, [pc, #8]	@ (8004698 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800468e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8004690:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8004692:	4770      	bx	lr
 8004694:	e000ed00 	.word	0xe000ed00
 8004698:	05fa0000 	.word	0x05fa0000

0800469c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800469c:	b500      	push	{lr}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800469e:	4b16      	ldr	r3, [pc, #88]	@ (80046f8 <HAL_NVIC_SetPriority+0x5c>)
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80046a6:	f1c3 0c07 	rsb	ip, r3, #7
 80046aa:	f1bc 0f04 	cmp.w	ip, #4
 80046ae:	bf28      	it	cs
 80046b0:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80046b4:	f103 0e04 	add.w	lr, r3, #4
 80046b8:	f1be 0f06 	cmp.w	lr, #6
 80046bc:	bf8c      	ite	hi
 80046be:	3b03      	subhi	r3, #3
 80046c0:	2300      	movls	r3, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046c2:	f04f 3eff 	mov.w	lr, #4294967295
 80046c6:	fa0e fc0c 	lsl.w	ip, lr, ip
 80046ca:	ea21 010c 	bic.w	r1, r1, ip
 80046ce:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80046d0:	fa0e fe03 	lsl.w	lr, lr, r3
 80046d4:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046d8:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 80046da:	2800      	cmp	r0, #0
 80046dc:	db05      	blt.n	80046ea <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046de:	0109      	lsls	r1, r1, #4
 80046e0:	b2c9      	uxtb	r1, r1
 80046e2:	4b06      	ldr	r3, [pc, #24]	@ (80046fc <HAL_NVIC_SetPriority+0x60>)
 80046e4:	5419      	strb	r1, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80046e6:	f85d fb04 	ldr.w	pc, [sp], #4
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046ea:	f000 000f 	and.w	r0, r0, #15
 80046ee:	0109      	lsls	r1, r1, #4
 80046f0:	b2c9      	uxtb	r1, r1
 80046f2:	4b03      	ldr	r3, [pc, #12]	@ (8004700 <HAL_NVIC_SetPriority+0x64>)
 80046f4:	5419      	strb	r1, [r3, r0]
 80046f6:	e7f6      	b.n	80046e6 <HAL_NVIC_SetPriority+0x4a>
 80046f8:	e000ed00 	.word	0xe000ed00
 80046fc:	e000e400 	.word	0xe000e400
 8004700:	e000ed14 	.word	0xe000ed14

08004704 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004704:	2800      	cmp	r0, #0
 8004706:	db07      	blt.n	8004718 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004708:	0941      	lsrs	r1, r0, #5
 800470a:	f000 001f 	and.w	r0, r0, #31
 800470e:	2301      	movs	r3, #1
 8004710:	4083      	lsls	r3, r0
 8004712:	4a02      	ldr	r2, [pc, #8]	@ (800471c <HAL_NVIC_EnableIRQ+0x18>)
 8004714:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004718:	4770      	bx	lr
 800471a:	bf00      	nop
 800471c:	e000e100 	.word	0xe000e100

08004720 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004720:	2800      	cmp	r0, #0
 8004722:	db0c      	blt.n	800473e <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004724:	0943      	lsrs	r3, r0, #5
 8004726:	f000 001f 	and.w	r0, r0, #31
 800472a:	2201      	movs	r2, #1
 800472c:	4082      	lsls	r2, r0
 800472e:	3320      	adds	r3, #32
 8004730:	4903      	ldr	r1, [pc, #12]	@ (8004740 <HAL_NVIC_DisableIRQ+0x20>)
 8004732:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004736:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800473a:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 800473e:	4770      	bx	lr
 8004740:	e000e100 	.word	0xe000e100

08004744 <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 8004744:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004748:	4905      	ldr	r1, [pc, #20]	@ (8004760 <HAL_NVIC_SystemReset+0x1c>)
 800474a:	68ca      	ldr	r2, [r1, #12]
 800474c:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004750:	4b04      	ldr	r3, [pc, #16]	@ (8004764 <HAL_NVIC_SystemReset+0x20>)
 8004752:	4313      	orrs	r3, r2
 8004754:	60cb      	str	r3, [r1, #12]
 8004756:	f3bf 8f4f 	dsb	sy
    __NOP();
 800475a:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 800475c:	e7fd      	b.n	800475a <HAL_NVIC_SystemReset+0x16>
 800475e:	bf00      	nop
 8004760:	e000ed00 	.word	0xe000ed00
 8004764:	05fa0004 	.word	0x05fa0004

08004768 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004768:	3801      	subs	r0, #1
 800476a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800476e:	d20b      	bcs.n	8004788 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004770:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8004774:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004776:	4a05      	ldr	r2, [pc, #20]	@ (800478c <HAL_SYSTICK_Config+0x24>)
 8004778:	21f0      	movs	r1, #240	@ 0xf0
 800477a:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800477e:	2000      	movs	r0, #0
 8004780:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004782:	2207      	movs	r2, #7
 8004784:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004786:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8004788:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800478a:	4770      	bx	lr
 800478c:	e000ed00 	.word	0xe000ed00

08004790 <HAL_MPU_Disable>:
  __ASM volatile ("dmb 0xF":::"memory");
 8004790:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8004794:	4b04      	ldr	r3, [pc, #16]	@ (80047a8 <HAL_MPU_Disable+0x18>)
 8004796:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004798:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800479c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800479e:	2200      	movs	r2, #0
 80047a0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 80047a4:	4770      	bx	lr
 80047a6:	bf00      	nop
 80047a8:	e000ed00 	.word	0xe000ed00

080047ac <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80047ac:	f040 0001 	orr.w	r0, r0, #1
 80047b0:	4b05      	ldr	r3, [pc, #20]	@ (80047c8 <HAL_MPU_Enable+0x1c>)
 80047b2:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80047b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80047b8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80047bc:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80047be:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80047c2:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80047c6:	4770      	bx	lr
 80047c8:	e000ed00 	.word	0xe000ed00

080047cc <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80047cc:	7843      	ldrb	r3, [r0, #1]
 80047ce:	4a14      	ldr	r2, [pc, #80]	@ (8004820 <HAL_MPU_ConfigRegion+0x54>)
 80047d0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80047d4:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 80047d8:	f023 0301 	bic.w	r3, r3, #1
 80047dc:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80047e0:	6843      	ldr	r3, [r0, #4]
 80047e2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80047e6:	7b01      	ldrb	r1, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80047e8:	7ac3      	ldrb	r3, [r0, #11]
 80047ea:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80047ec:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80047f0:	7801      	ldrb	r1, [r0, #0]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80047f2:	430b      	orrs	r3, r1
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80047f4:	7a81      	ldrb	r1, [r0, #10]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80047f6:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80047fa:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80047fc:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004800:	7b81      	ldrb	r1, [r0, #14]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004802:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004806:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004808:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800480c:	7a41      	ldrb	r1, [r0, #9]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800480e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004812:	7a01      	ldrb	r1, [r0, #8]
 8004814:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004818:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 800481c:	4770      	bx	lr
 800481e:	bf00      	nop
 8004820:	e000ed00 	.word	0xe000ed00

08004824 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004824:	b170      	cbz	r0, 8004844 <HAL_DAC_Init+0x20>
{
 8004826:	b510      	push	{r4, lr}
 8004828:	4604      	mov	r4, r0
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800482a:	7903      	ldrb	r3, [r0, #4]
 800482c:	b133      	cbz	r3, 800483c <HAL_DAC_Init+0x18>
    HAL_DAC_MspInit(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800482e:	2302      	movs	r3, #2
 8004830:	7123      	strb	r3, [r4, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004832:	2000      	movs	r0, #0
 8004834:	6120      	str	r0, [r4, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004836:	2301      	movs	r3, #1
 8004838:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return HAL_OK;
}
 800483a:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 800483c:	7143      	strb	r3, [r0, #5]
    HAL_DAC_MspInit(hdac);
 800483e:	f7fd fb35 	bl	8001eac <HAL_DAC_MspInit>
 8004842:	e7f4      	b.n	800482e <HAL_DAC_Init+0xa>
    return HAL_ERROR;
 8004844:	2001      	movs	r0, #1
}
 8004846:	4770      	bx	lr

08004848 <HAL_DAC_DMAUnderrunCallbackCh1>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8004848:	4770      	bx	lr

0800484a <HAL_DAC_IRQHandler>:
{
 800484a:	b570      	push	{r4, r5, r6, lr}
 800484c:	4604      	mov	r4, r0
  uint32_t itsource = hdac->Instance->CR;
 800484e:	6803      	ldr	r3, [r0, #0]
 8004850:	681d      	ldr	r5, [r3, #0]
  uint32_t itflag   = hdac->Instance->SR;
 8004852:	6b5e      	ldr	r6, [r3, #52]	@ 0x34
  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8004854:	f415 5f00 	tst.w	r5, #8192	@ 0x2000
 8004858:	d002      	beq.n	8004860 <HAL_DAC_IRQHandler+0x16>
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 800485a:	f416 5f00 	tst.w	r6, #8192	@ 0x2000
 800485e:	d106      	bne.n	800486e <HAL_DAC_IRQHandler+0x24>
  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8004860:	f015 5f00 	tst.w	r5, #536870912	@ 0x20000000
 8004864:	d002      	beq.n	800486c <HAL_DAC_IRQHandler+0x22>
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8004866:	f016 5f00 	tst.w	r6, #536870912	@ 0x20000000
 800486a:	d111      	bne.n	8004890 <HAL_DAC_IRQHandler+0x46>
}
 800486c:	bd70      	pop	{r4, r5, r6, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 800486e:	2204      	movs	r2, #4
 8004870:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8004872:	6902      	ldr	r2, [r0, #16]
 8004874:	f042 0201 	orr.w	r2, r2, #1
 8004878:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800487a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800487e:	635a      	str	r2, [r3, #52]	@ 0x34
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8004880:	6802      	ldr	r2, [r0, #0]
 8004882:	6813      	ldr	r3, [r2, #0]
 8004884:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004888:	6013      	str	r3, [r2, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 800488a:	f7ff ffdd 	bl	8004848 <HAL_DAC_DMAUnderrunCallbackCh1>
 800488e:	e7e7      	b.n	8004860 <HAL_DAC_IRQHandler+0x16>
      hdac->State = HAL_DAC_STATE_ERROR;
 8004890:	2304      	movs	r3, #4
 8004892:	7123      	strb	r3, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8004894:	6923      	ldr	r3, [r4, #16]
 8004896:	f043 0302 	orr.w	r3, r3, #2
 800489a:	6123      	str	r3, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800489c:	6823      	ldr	r3, [r4, #0]
 800489e:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80048a2:	635a      	str	r2, [r3, #52]	@ 0x34
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 80048a4:	6822      	ldr	r2, [r4, #0]
 80048a6:	6813      	ldr	r3, [r2, #0]
 80048a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048ac:	6013      	str	r3, [r2, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80048ae:	4620      	mov	r0, r4
 80048b0:	f000 f8c8 	bl	8004a44 <HAL_DACEx_DMAUnderrunCallbackCh2>
}
 80048b4:	e7da      	b.n	800486c <HAL_DAC_IRQHandler+0x22>
	...

080048b8 <HAL_DAC_ConfigChannel>:
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80048b8:	2800      	cmp	r0, #0
 80048ba:	f000 80be 	beq.w	8004a3a <HAL_DAC_ConfigChannel+0x182>
{
 80048be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048c2:	460d      	mov	r5, r1
 80048c4:	4616      	mov	r6, r2
 80048c6:	4604      	mov	r4, r0
  if ((hdac == NULL) || (sConfig == NULL))
 80048c8:	2900      	cmp	r1, #0
 80048ca:	f000 80b2 	beq.w	8004a32 <HAL_DAC_ConfigChannel+0x17a>
    }
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80048ce:	7943      	ldrb	r3, [r0, #5]
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	f000 80b0 	beq.w	8004a36 <HAL_DAC_ConfigChannel+0x17e>
 80048d6:	2301      	movs	r3, #1
 80048d8:	7143      	strb	r3, [r0, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80048da:	2302      	movs	r3, #2
 80048dc:	7103      	strb	r3, [r0, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80048de:	680b      	ldr	r3, [r1, #0]
 80048e0:	2b04      	cmp	r3, #4
 80048e2:	d03e      	beq.n	8004962 <HAL_DAC_ConfigChannel+0xaa>
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80048e4:	692b      	ldr	r3, [r5, #16]
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	f000 8092 	beq.w	8004a10 <HAL_DAC_ConfigChannel+0x158>
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80048ec:	6820      	ldr	r0, [r4, #0]
 80048ee:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80048f0:	f006 0210 	and.w	r2, r6, #16
 80048f4:	2307      	movs	r3, #7
 80048f6:	4093      	lsls	r3, r2
 80048f8:	ea21 0103 	bic.w	r1, r1, r3
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80048fc:	68eb      	ldr	r3, [r5, #12]
 80048fe:	2b01      	cmp	r3, #1
 8004900:	f000 8093 	beq.w	8004a2a <HAL_DAC_ConfigChannel+0x172>
  {
    connectOnChip = 0x00000000UL;
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8004904:	2b02      	cmp	r3, #2
 8004906:	f000 8092 	beq.w	8004a2e <HAL_DAC_ConfigChannel+0x176>
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800490a:	68ae      	ldr	r6, [r5, #8]
 800490c:	fab6 f686 	clz	r6, r6
 8004910:	0976      	lsrs	r6, r6, #5
    else
    {
      connectOnChip = 0x00000000UL;
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004912:	682b      	ldr	r3, [r5, #0]
 8004914:	68af      	ldr	r7, [r5, #8]
 8004916:	433b      	orrs	r3, r7
 8004918:	4333      	orrs	r3, r6
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800491a:	4093      	lsls	r3, r2
 800491c:	430b      	orrs	r3, r1
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800491e:	63c3      	str	r3, [r0, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004920:	6820      	ldr	r0, [r4, #0]
 8004922:	6803      	ldr	r3, [r0, #0]
 8004924:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004928:	4091      	lsls	r1, r2
 800492a:	ea23 0301 	bic.w	r3, r3, r1
 800492e:	6003      	str	r3, [r0, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004930:	6820      	ldr	r0, [r4, #0]
 8004932:	6801      	ldr	r1, [r0, #0]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004934:	f640 73fe 	movw	r3, #4094	@ 0xffe
 8004938:	4093      	lsls	r3, r2
 800493a:	ea21 0103 	bic.w	r1, r1, r3
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800493e:	686b      	ldr	r3, [r5, #4]
 8004940:	4093      	lsls	r3, r2
 8004942:	430b      	orrs	r3, r1
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004944:	6003      	str	r3, [r0, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004946:	6820      	ldr	r0, [r4, #0]
 8004948:	6803      	ldr	r3, [r0, #0]
 800494a:	21c0      	movs	r1, #192	@ 0xc0
 800494c:	fa01 f202 	lsl.w	r2, r1, r2
 8004950:	ea23 0302 	bic.w	r3, r3, r2
 8004954:	6003      	str	r3, [r0, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004956:	2301      	movs	r3, #1
 8004958:	7123      	strb	r3, [r4, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800495a:	2000      	movs	r0, #0
 800495c:	7160      	strb	r0, [r4, #5]

  /* Return function status */
  return status;
}
 800495e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tickstart = HAL_GetTick();
 8004962:	f7fe fc37 	bl	80031d4 <HAL_GetTick>
 8004966:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 8004968:	b136      	cbz	r6, 8004978 <HAL_DAC_ConfigChannel+0xc0>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800496a:	6823      	ldr	r3, [r4, #0]
 800496c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800496e:	2a00      	cmp	r2, #0
 8004970:	db3e      	blt.n	80049f0 <HAL_DAC_ConfigChannel+0x138>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004972:	69aa      	ldr	r2, [r5, #24]
 8004974:	645a      	str	r2, [r3, #68]	@ 0x44
 8004976:	e01f      	b.n	80049b8 <HAL_DAC_ConfigChannel+0x100>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004978:	6823      	ldr	r3, [r4, #0]
 800497a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800497c:	4a30      	ldr	r2, [pc, #192]	@ (8004a40 <HAL_DAC_ConfigChannel+0x188>)
 800497e:	400a      	ands	r2, r1
 8004980:	b1c2      	cbz	r2, 80049b4 <HAL_DAC_ConfigChannel+0xfc>
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004982:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 8004a40 <HAL_DAC_ConfigChannel+0x188>
 8004986:	e004      	b.n	8004992 <HAL_DAC_ConfigChannel+0xda>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004988:	6823      	ldr	r3, [r4, #0]
 800498a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800498c:	ea12 0f08 	tst.w	r2, r8
 8004990:	d010      	beq.n	80049b4 <HAL_DAC_ConfigChannel+0xfc>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004992:	f7fe fc1f 	bl	80031d4 <HAL_GetTick>
 8004996:	1bc0      	subs	r0, r0, r7
 8004998:	2801      	cmp	r0, #1
 800499a:	d9f5      	bls.n	8004988 <HAL_DAC_ConfigChannel+0xd0>
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800499c:	6823      	ldr	r3, [r4, #0]
 800499e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049a0:	ea13 0f08 	tst.w	r3, r8
 80049a4:	d0f0      	beq.n	8004988 <HAL_DAC_ConfigChannel+0xd0>
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80049a6:	6923      	ldr	r3, [r4, #16]
 80049a8:	f043 0308 	orr.w	r3, r3, #8
 80049ac:	6123      	str	r3, [r4, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80049ae:	2003      	movs	r0, #3
 80049b0:	7120      	strb	r0, [r4, #4]
            return HAL_TIMEOUT;
 80049b2:	e7d4      	b.n	800495e <HAL_DAC_ConfigChannel+0xa6>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80049b4:	69aa      	ldr	r2, [r5, #24]
 80049b6:	641a      	str	r2, [r3, #64]	@ 0x40
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80049b8:	6820      	ldr	r0, [r4, #0]
 80049ba:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 80049bc:	f006 0210 	and.w	r2, r6, #16
 80049c0:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80049c4:	4091      	lsls	r1, r2
 80049c6:	ea23 0301 	bic.w	r3, r3, r1
 80049ca:	69e9      	ldr	r1, [r5, #28]
 80049cc:	4091      	lsls	r1, r2
 80049ce:	430b      	orrs	r3, r1
 80049d0:	6483      	str	r3, [r0, #72]	@ 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80049d2:	6820      	ldr	r0, [r4, #0]
 80049d4:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 80049d6:	21ff      	movs	r1, #255	@ 0xff
 80049d8:	4091      	lsls	r1, r2
 80049da:	ea23 0301 	bic.w	r3, r3, r1
 80049de:	6a29      	ldr	r1, [r5, #32]
 80049e0:	4091      	lsls	r1, r2
 80049e2:	430b      	orrs	r3, r1
 80049e4:	64c3      	str	r3, [r0, #76]	@ 0x4c
 80049e6:	e77d      	b.n	80048e4 <HAL_DAC_ConfigChannel+0x2c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80049e8:	6823      	ldr	r3, [r4, #0]
 80049ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049ec:	2a00      	cmp	r2, #0
 80049ee:	dac0      	bge.n	8004972 <HAL_DAC_ConfigChannel+0xba>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80049f0:	f7fe fbf0 	bl	80031d4 <HAL_GetTick>
 80049f4:	1bc0      	subs	r0, r0, r7
 80049f6:	2801      	cmp	r0, #1
 80049f8:	d9f6      	bls.n	80049e8 <HAL_DAC_ConfigChannel+0x130>
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80049fa:	6823      	ldr	r3, [r4, #0]
 80049fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	daf2      	bge.n	80049e8 <HAL_DAC_ConfigChannel+0x130>
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004a02:	6923      	ldr	r3, [r4, #16]
 8004a04:	f043 0308 	orr.w	r3, r3, #8
 8004a08:	6123      	str	r3, [r4, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004a0a:	2003      	movs	r0, #3
 8004a0c:	7120      	strb	r0, [r4, #4]
            return HAL_TIMEOUT;
 8004a0e:	e7a6      	b.n	800495e <HAL_DAC_ConfigChannel+0xa6>
    tmpreg1 = hdac->Instance->CCR;
 8004a10:	6821      	ldr	r1, [r4, #0]
 8004a12:	6b8a      	ldr	r2, [r1, #56]	@ 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004a14:	f006 0010 	and.w	r0, r6, #16
 8004a18:	231f      	movs	r3, #31
 8004a1a:	4083      	lsls	r3, r0
 8004a1c:	ea22 0203 	bic.w	r2, r2, r3
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004a20:	696b      	ldr	r3, [r5, #20]
 8004a22:	4083      	lsls	r3, r0
 8004a24:	4313      	orrs	r3, r2
    hdac->Instance->CCR = tmpreg1;
 8004a26:	638b      	str	r3, [r1, #56]	@ 0x38
 8004a28:	e760      	b.n	80048ec <HAL_DAC_ConfigChannel+0x34>
    connectOnChip = 0x00000000UL;
 8004a2a:	2600      	movs	r6, #0
 8004a2c:	e771      	b.n	8004912 <HAL_DAC_ConfigChannel+0x5a>
    connectOnChip = DAC_MCR_MODE1_0;
 8004a2e:	2601      	movs	r6, #1
 8004a30:	e76f      	b.n	8004912 <HAL_DAC_ConfigChannel+0x5a>
    return HAL_ERROR;
 8004a32:	2001      	movs	r0, #1
 8004a34:	e793      	b.n	800495e <HAL_DAC_ConfigChannel+0xa6>
  __HAL_LOCK(hdac);
 8004a36:	2002      	movs	r0, #2
 8004a38:	e791      	b.n	800495e <HAL_DAC_ConfigChannel+0xa6>
    return HAL_ERROR;
 8004a3a:	2001      	movs	r0, #1
}
 8004a3c:	4770      	bx	lr
 8004a3e:	bf00      	nop
 8004a40:	20008000 	.word	0x20008000

08004a44 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8004a44:	4770      	bx	lr
	...

08004a48 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a48:	b4f0      	push	{r4, r5, r6, r7}
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a4a:	6d86      	ldr	r6, [r0, #88]	@ 0x58
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004a4c:	6805      	ldr	r5, [r0, #0]
 8004a4e:	4c91      	ldr	r4, [pc, #580]	@ (8004c94 <DMA_SetConfig+0x24c>)
 8004a50:	4f91      	ldr	r7, [pc, #580]	@ (8004c98 <DMA_SetConfig+0x250>)
 8004a52:	42bd      	cmp	r5, r7
 8004a54:	bf18      	it	ne
 8004a56:	42a5      	cmpne	r5, r4
 8004a58:	bf0c      	ite	eq
 8004a5a:	2401      	moveq	r4, #1
 8004a5c:	2400      	movne	r4, #0
 8004a5e:	3718      	adds	r7, #24
 8004a60:	42bd      	cmp	r5, r7
 8004a62:	bf08      	it	eq
 8004a64:	f044 0401 	orreq.w	r4, r4, #1
 8004a68:	3718      	adds	r7, #24
 8004a6a:	42bd      	cmp	r5, r7
 8004a6c:	bf08      	it	eq
 8004a6e:	f044 0401 	orreq.w	r4, r4, #1
 8004a72:	3718      	adds	r7, #24
 8004a74:	42bd      	cmp	r5, r7
 8004a76:	bf08      	it	eq
 8004a78:	f044 0401 	orreq.w	r4, r4, #1
 8004a7c:	3718      	adds	r7, #24
 8004a7e:	42bd      	cmp	r5, r7
 8004a80:	bf08      	it	eq
 8004a82:	f044 0401 	orreq.w	r4, r4, #1
 8004a86:	3718      	adds	r7, #24
 8004a88:	42bd      	cmp	r5, r7
 8004a8a:	bf08      	it	eq
 8004a8c:	f044 0401 	orreq.w	r4, r4, #1
 8004a90:	3718      	adds	r7, #24
 8004a92:	42bd      	cmp	r5, r7
 8004a94:	bf08      	it	eq
 8004a96:	f044 0401 	orreq.w	r4, r4, #1
 8004a9a:	f507 7756 	add.w	r7, r7, #856	@ 0x358
 8004a9e:	42bd      	cmp	r5, r7
 8004aa0:	bf08      	it	eq
 8004aa2:	f044 0401 	orreq.w	r4, r4, #1
 8004aa6:	3718      	adds	r7, #24
 8004aa8:	42bd      	cmp	r5, r7
 8004aaa:	bf08      	it	eq
 8004aac:	f044 0401 	orreq.w	r4, r4, #1
 8004ab0:	3718      	adds	r7, #24
 8004ab2:	42bd      	cmp	r5, r7
 8004ab4:	bf08      	it	eq
 8004ab6:	f044 0401 	orreq.w	r4, r4, #1
 8004aba:	3718      	adds	r7, #24
 8004abc:	42bd      	cmp	r5, r7
 8004abe:	bf08      	it	eq
 8004ac0:	f044 0401 	orreq.w	r4, r4, #1
 8004ac4:	3718      	adds	r7, #24
 8004ac6:	42bd      	cmp	r5, r7
 8004ac8:	bf08      	it	eq
 8004aca:	f044 0401 	orreq.w	r4, r4, #1
 8004ace:	3718      	adds	r7, #24
 8004ad0:	42bd      	cmp	r5, r7
 8004ad2:	bf08      	it	eq
 8004ad4:	f044 0401 	orreq.w	r4, r4, #1
 8004ad8:	3718      	adds	r7, #24
 8004ada:	42bd      	cmp	r5, r7
 8004adc:	bf08      	it	eq
 8004ade:	f044 0401 	orreq.w	r4, r4, #1
 8004ae2:	3718      	adds	r7, #24
 8004ae4:	42bd      	cmp	r5, r7
 8004ae6:	bf08      	it	eq
 8004ae8:	f044 0401 	orreq.w	r4, r4, #1
 8004aec:	4f6b      	ldr	r7, [pc, #428]	@ (8004c9c <DMA_SetConfig+0x254>)
 8004aee:	42bd      	cmp	r5, r7
 8004af0:	bf08      	it	eq
 8004af2:	f044 0401 	orreq.w	r4, r4, #1
 8004af6:	3714      	adds	r7, #20
 8004af8:	42bd      	cmp	r5, r7
 8004afa:	bf08      	it	eq
 8004afc:	f044 0401 	orreq.w	r4, r4, #1
 8004b00:	3714      	adds	r7, #20
 8004b02:	42bd      	cmp	r5, r7
 8004b04:	bf08      	it	eq
 8004b06:	f044 0401 	orreq.w	r4, r4, #1
 8004b0a:	3714      	adds	r7, #20
 8004b0c:	42bd      	cmp	r5, r7
 8004b0e:	bf08      	it	eq
 8004b10:	f044 0401 	orreq.w	r4, r4, #1
 8004b14:	3714      	adds	r7, #20
 8004b16:	42bd      	cmp	r5, r7
 8004b18:	bf08      	it	eq
 8004b1a:	f044 0401 	orreq.w	r4, r4, #1
 8004b1e:	3714      	adds	r7, #20
 8004b20:	42bd      	cmp	r5, r7
 8004b22:	bf08      	it	eq
 8004b24:	f044 0401 	orreq.w	r4, r4, #1
 8004b28:	3714      	adds	r7, #20
 8004b2a:	42bd      	cmp	r5, r7
 8004b2c:	bf08      	it	eq
 8004b2e:	f044 0401 	orreq.w	r4, r4, #1
 8004b32:	b914      	cbnz	r4, 8004b3a <DMA_SetConfig+0xf2>
 8004b34:	4c5a      	ldr	r4, [pc, #360]	@ (8004ca0 <DMA_SetConfig+0x258>)
 8004b36:	42a5      	cmp	r5, r4
 8004b38:	d107      	bne.n	8004b4a <DMA_SetConfig+0x102>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b3a:	6e44      	ldr	r4, [r0, #100]	@ 0x64
 8004b3c:	6e85      	ldr	r5, [r0, #104]	@ 0x68
 8004b3e:	6065      	str	r5, [r4, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8004b40:	6ec4      	ldr	r4, [r0, #108]	@ 0x6c
 8004b42:	b114      	cbz	r4, 8004b4a <DMA_SetConfig+0x102>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b44:	6f04      	ldr	r4, [r0, #112]	@ 0x70
 8004b46:	6f45      	ldr	r5, [r0, #116]	@ 0x74
 8004b48:	6065      	str	r5, [r4, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004b4a:	6805      	ldr	r5, [r0, #0]
 8004b4c:	4c51      	ldr	r4, [pc, #324]	@ (8004c94 <DMA_SetConfig+0x24c>)
 8004b4e:	4f52      	ldr	r7, [pc, #328]	@ (8004c98 <DMA_SetConfig+0x250>)
 8004b50:	42bd      	cmp	r5, r7
 8004b52:	bf18      	it	ne
 8004b54:	42a5      	cmpne	r5, r4
 8004b56:	bf0c      	ite	eq
 8004b58:	2401      	moveq	r4, #1
 8004b5a:	2400      	movne	r4, #0
 8004b5c:	3718      	adds	r7, #24
 8004b5e:	42bd      	cmp	r5, r7
 8004b60:	bf08      	it	eq
 8004b62:	f044 0401 	orreq.w	r4, r4, #1
 8004b66:	3718      	adds	r7, #24
 8004b68:	42bd      	cmp	r5, r7
 8004b6a:	bf08      	it	eq
 8004b6c:	f044 0401 	orreq.w	r4, r4, #1
 8004b70:	3718      	adds	r7, #24
 8004b72:	42bd      	cmp	r5, r7
 8004b74:	bf08      	it	eq
 8004b76:	f044 0401 	orreq.w	r4, r4, #1
 8004b7a:	3718      	adds	r7, #24
 8004b7c:	42bd      	cmp	r5, r7
 8004b7e:	bf08      	it	eq
 8004b80:	f044 0401 	orreq.w	r4, r4, #1
 8004b84:	3718      	adds	r7, #24
 8004b86:	42bd      	cmp	r5, r7
 8004b88:	bf08      	it	eq
 8004b8a:	f044 0401 	orreq.w	r4, r4, #1
 8004b8e:	3718      	adds	r7, #24
 8004b90:	42bd      	cmp	r5, r7
 8004b92:	bf08      	it	eq
 8004b94:	f044 0401 	orreq.w	r4, r4, #1
 8004b98:	f507 7756 	add.w	r7, r7, #856	@ 0x358
 8004b9c:	42bd      	cmp	r5, r7
 8004b9e:	bf08      	it	eq
 8004ba0:	f044 0401 	orreq.w	r4, r4, #1
 8004ba4:	3718      	adds	r7, #24
 8004ba6:	42bd      	cmp	r5, r7
 8004ba8:	bf08      	it	eq
 8004baa:	f044 0401 	orreq.w	r4, r4, #1
 8004bae:	3718      	adds	r7, #24
 8004bb0:	42bd      	cmp	r5, r7
 8004bb2:	bf08      	it	eq
 8004bb4:	f044 0401 	orreq.w	r4, r4, #1
 8004bb8:	3718      	adds	r7, #24
 8004bba:	42bd      	cmp	r5, r7
 8004bbc:	bf08      	it	eq
 8004bbe:	f044 0401 	orreq.w	r4, r4, #1
 8004bc2:	3718      	adds	r7, #24
 8004bc4:	42bd      	cmp	r5, r7
 8004bc6:	bf08      	it	eq
 8004bc8:	f044 0401 	orreq.w	r4, r4, #1
 8004bcc:	3718      	adds	r7, #24
 8004bce:	42bd      	cmp	r5, r7
 8004bd0:	bf08      	it	eq
 8004bd2:	f044 0401 	orreq.w	r4, r4, #1
 8004bd6:	3718      	adds	r7, #24
 8004bd8:	42bd      	cmp	r5, r7
 8004bda:	bf08      	it	eq
 8004bdc:	f044 0401 	orreq.w	r4, r4, #1
 8004be0:	b914      	cbnz	r4, 8004be8 <DMA_SetConfig+0x1a0>
 8004be2:	4c30      	ldr	r4, [pc, #192]	@ (8004ca4 <DMA_SetConfig+0x25c>)
 8004be4:	42a5      	cmp	r5, r4
 8004be6:	d115      	bne.n	8004c14 <DMA_SetConfig+0x1cc>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004be8:	6dc4      	ldr	r4, [r0, #92]	@ 0x5c
 8004bea:	f004 051f 	and.w	r5, r4, #31
 8004bee:	243f      	movs	r4, #63	@ 0x3f
 8004bf0:	40ac      	lsls	r4, r5
 8004bf2:	60b4      	str	r4, [r6, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004bf4:	6805      	ldr	r5, [r0, #0]
 8004bf6:	682c      	ldr	r4, [r5, #0]
 8004bf8:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
 8004bfc:	602c      	str	r4, [r5, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8004bfe:	6804      	ldr	r4, [r0, #0]
 8004c00:	6063      	str	r3, [r4, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c02:	6883      	ldr	r3, [r0, #8]
 8004c04:	2b40      	cmp	r3, #64	@ 0x40
 8004c06:	d03a      	beq.n	8004c7e <DMA_SetConfig+0x236>
    }
    /* Memory to Peripheral */
    else
    {
      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004c08:	6803      	ldr	r3, [r0, #0]
 8004c0a:	6099      	str	r1, [r3, #8]

      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004c0c:	6803      	ldr	r3, [r0, #0]
 8004c0e:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004c10:	bcf0      	pop	{r4, r5, r6, r7}
 8004c12:	4770      	bx	lr
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004c14:	4c21      	ldr	r4, [pc, #132]	@ (8004c9c <DMA_SetConfig+0x254>)
 8004c16:	4f24      	ldr	r7, [pc, #144]	@ (8004ca8 <DMA_SetConfig+0x260>)
 8004c18:	42bd      	cmp	r5, r7
 8004c1a:	bf18      	it	ne
 8004c1c:	42a5      	cmpne	r5, r4
 8004c1e:	bf0c      	ite	eq
 8004c20:	2401      	moveq	r4, #1
 8004c22:	2400      	movne	r4, #0
 8004c24:	3714      	adds	r7, #20
 8004c26:	42bd      	cmp	r5, r7
 8004c28:	bf08      	it	eq
 8004c2a:	f044 0401 	orreq.w	r4, r4, #1
 8004c2e:	3714      	adds	r7, #20
 8004c30:	42bd      	cmp	r5, r7
 8004c32:	bf08      	it	eq
 8004c34:	f044 0401 	orreq.w	r4, r4, #1
 8004c38:	3714      	adds	r7, #20
 8004c3a:	42bd      	cmp	r5, r7
 8004c3c:	bf08      	it	eq
 8004c3e:	f044 0401 	orreq.w	r4, r4, #1
 8004c42:	3714      	adds	r7, #20
 8004c44:	42bd      	cmp	r5, r7
 8004c46:	bf08      	it	eq
 8004c48:	f044 0401 	orreq.w	r4, r4, #1
 8004c4c:	3714      	adds	r7, #20
 8004c4e:	42bd      	cmp	r5, r7
 8004c50:	bf08      	it	eq
 8004c52:	f044 0401 	orreq.w	r4, r4, #1
 8004c56:	b914      	cbnz	r4, 8004c5e <DMA_SetConfig+0x216>
 8004c58:	4c11      	ldr	r4, [pc, #68]	@ (8004ca0 <DMA_SetConfig+0x258>)
 8004c5a:	42a5      	cmp	r5, r4
 8004c5c:	d1d8      	bne.n	8004c10 <DMA_SetConfig+0x1c8>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004c5e:	6dc4      	ldr	r4, [r0, #92]	@ 0x5c
 8004c60:	f004 051f 	and.w	r5, r4, #31
 8004c64:	2401      	movs	r4, #1
 8004c66:	40ac      	lsls	r4, r5
 8004c68:	6074      	str	r4, [r6, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004c6a:	6804      	ldr	r4, [r0, #0]
 8004c6c:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c6e:	6883      	ldr	r3, [r0, #8]
 8004c70:	2b40      	cmp	r3, #64	@ 0x40
 8004c72:	d009      	beq.n	8004c88 <DMA_SetConfig+0x240>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004c74:	6803      	ldr	r3, [r0, #0]
 8004c76:	6099      	str	r1, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004c78:	6803      	ldr	r3, [r0, #0]
 8004c7a:	60da      	str	r2, [r3, #12]
}
 8004c7c:	e7c8      	b.n	8004c10 <DMA_SetConfig+0x1c8>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8004c7e:	6803      	ldr	r3, [r0, #0]
 8004c80:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8004c82:	6803      	ldr	r3, [r0, #0]
 8004c84:	60d9      	str	r1, [r3, #12]
 8004c86:	e7c3      	b.n	8004c10 <DMA_SetConfig+0x1c8>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004c88:	6803      	ldr	r3, [r0, #0]
 8004c8a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004c8c:	6803      	ldr	r3, [r0, #0]
 8004c8e:	60d9      	str	r1, [r3, #12]
 8004c90:	e7be      	b.n	8004c10 <DMA_SetConfig+0x1c8>
 8004c92:	bf00      	nop
 8004c94:	40020010 	.word	0x40020010
 8004c98:	40020028 	.word	0x40020028
 8004c9c:	58025408 	.word	0x58025408
 8004ca0:	58025494 	.word	0x58025494
 8004ca4:	400204b8 	.word	0x400204b8
 8004ca8:	5802541c 	.word	0x5802541c

08004cac <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004cac:	4601      	mov	r1, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004cae:	6802      	ldr	r2, [r0, #0]
 8004cb0:	4b34      	ldr	r3, [pc, #208]	@ (8004d84 <DMA_CalcBaseAndBitshift+0xd8>)
 8004cb2:	4835      	ldr	r0, [pc, #212]	@ (8004d88 <DMA_CalcBaseAndBitshift+0xdc>)
 8004cb4:	4282      	cmp	r2, r0
 8004cb6:	bf18      	it	ne
 8004cb8:	429a      	cmpne	r2, r3
 8004cba:	bf0c      	ite	eq
 8004cbc:	2301      	moveq	r3, #1
 8004cbe:	2300      	movne	r3, #0
 8004cc0:	3018      	adds	r0, #24
 8004cc2:	4282      	cmp	r2, r0
 8004cc4:	bf08      	it	eq
 8004cc6:	f043 0301 	orreq.w	r3, r3, #1
 8004cca:	3018      	adds	r0, #24
 8004ccc:	4282      	cmp	r2, r0
 8004cce:	bf08      	it	eq
 8004cd0:	f043 0301 	orreq.w	r3, r3, #1
 8004cd4:	3018      	adds	r0, #24
 8004cd6:	4282      	cmp	r2, r0
 8004cd8:	bf08      	it	eq
 8004cda:	f043 0301 	orreq.w	r3, r3, #1
 8004cde:	3018      	adds	r0, #24
 8004ce0:	4282      	cmp	r2, r0
 8004ce2:	bf08      	it	eq
 8004ce4:	f043 0301 	orreq.w	r3, r3, #1
 8004ce8:	3018      	adds	r0, #24
 8004cea:	4282      	cmp	r2, r0
 8004cec:	bf08      	it	eq
 8004cee:	f043 0301 	orreq.w	r3, r3, #1
 8004cf2:	3018      	adds	r0, #24
 8004cf4:	4282      	cmp	r2, r0
 8004cf6:	bf08      	it	eq
 8004cf8:	f043 0301 	orreq.w	r3, r3, #1
 8004cfc:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8004d00:	4282      	cmp	r2, r0
 8004d02:	bf08      	it	eq
 8004d04:	f043 0301 	orreq.w	r3, r3, #1
 8004d08:	3018      	adds	r0, #24
 8004d0a:	4282      	cmp	r2, r0
 8004d0c:	bf08      	it	eq
 8004d0e:	f043 0301 	orreq.w	r3, r3, #1
 8004d12:	3018      	adds	r0, #24
 8004d14:	4282      	cmp	r2, r0
 8004d16:	bf08      	it	eq
 8004d18:	f043 0301 	orreq.w	r3, r3, #1
 8004d1c:	3018      	adds	r0, #24
 8004d1e:	4282      	cmp	r2, r0
 8004d20:	bf08      	it	eq
 8004d22:	f043 0301 	orreq.w	r3, r3, #1
 8004d26:	3018      	adds	r0, #24
 8004d28:	4282      	cmp	r2, r0
 8004d2a:	bf08      	it	eq
 8004d2c:	f043 0301 	orreq.w	r3, r3, #1
 8004d30:	3018      	adds	r0, #24
 8004d32:	4282      	cmp	r2, r0
 8004d34:	bf08      	it	eq
 8004d36:	f043 0301 	orreq.w	r3, r3, #1
 8004d3a:	3018      	adds	r0, #24
 8004d3c:	4282      	cmp	r2, r0
 8004d3e:	bf08      	it	eq
 8004d40:	f043 0301 	orreq.w	r3, r3, #1
 8004d44:	b913      	cbnz	r3, 8004d4c <DMA_CalcBaseAndBitshift+0xa0>
 8004d46:	4b11      	ldr	r3, [pc, #68]	@ (8004d8c <DMA_CalcBaseAndBitshift+0xe0>)
 8004d48:	429a      	cmp	r2, r3
 8004d4a:	d113      	bne.n	8004d74 <DMA_CalcBaseAndBitshift+0xc8>
{
 8004d4c:	b410      	push	{r4}
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004d4e:	b2d0      	uxtb	r0, r2
 8004d50:	3810      	subs	r0, #16
 8004d52:	4b0f      	ldr	r3, [pc, #60]	@ (8004d90 <DMA_CalcBaseAndBitshift+0xe4>)
 8004d54:	fba3 4300 	umull	r4, r3, r3, r0

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004d58:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8004d5c:	4c0d      	ldr	r4, [pc, #52]	@ (8004d94 <DMA_CalcBaseAndBitshift+0xe8>)
 8004d5e:	5ce3      	ldrb	r3, [r4, r3]
 8004d60:	65cb      	str	r3, [r1, #92]	@ 0x5c

    if (stream_number > 3U)
 8004d62:	285f      	cmp	r0, #95	@ 0x5f
 8004d64:	d90a      	bls.n	8004d7c <DMA_CalcBaseAndBitshift+0xd0>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004d66:	f36f 0209 	bfc	r2, #0, #10
 8004d6a:	1d10      	adds	r0, r2, #4
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004d6c:	6588      	str	r0, [r1, #88]	@ 0x58
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
  }

  return hdma->StreamBaseAddress;
}
 8004d6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d72:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004d74:	f022 00ff 	bic.w	r0, r2, #255	@ 0xff
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004d78:	6588      	str	r0, [r1, #88]	@ 0x58
}
 8004d7a:	4770      	bx	lr
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004d7c:	4806      	ldr	r0, [pc, #24]	@ (8004d98 <DMA_CalcBaseAndBitshift+0xec>)
 8004d7e:	4010      	ands	r0, r2
 8004d80:	e7f4      	b.n	8004d6c <DMA_CalcBaseAndBitshift+0xc0>
 8004d82:	bf00      	nop
 8004d84:	40020010 	.word	0x40020010
 8004d88:	40020028 	.word	0x40020028
 8004d8c:	400204b8 	.word	0x400204b8
 8004d90:	aaaaaaab 	.word	0xaaaaaaab
 8004d94:	08023754 	.word	0x08023754
 8004d98:	fffffc00 	.word	0xfffffc00

08004d9c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004d9c:	6803      	ldr	r3, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004d9e:	4a26      	ldr	r2, [pc, #152]	@ (8004e38 <DMA_CalcDMAMUXChannelBaseAndMask+0x9c>)
 8004da0:	4926      	ldr	r1, [pc, #152]	@ (8004e3c <DMA_CalcDMAMUXChannelBaseAndMask+0xa0>)
 8004da2:	428b      	cmp	r3, r1
 8004da4:	bf18      	it	ne
 8004da6:	4293      	cmpne	r3, r2
 8004da8:	bf0c      	ite	eq
 8004daa:	2201      	moveq	r2, #1
 8004dac:	2200      	movne	r2, #0
 8004dae:	3114      	adds	r1, #20
 8004db0:	428b      	cmp	r3, r1
 8004db2:	bf08      	it	eq
 8004db4:	f042 0201 	orreq.w	r2, r2, #1
 8004db8:	3114      	adds	r1, #20
 8004dba:	428b      	cmp	r3, r1
 8004dbc:	bf08      	it	eq
 8004dbe:	f042 0201 	orreq.w	r2, r2, #1
 8004dc2:	3114      	adds	r1, #20
 8004dc4:	428b      	cmp	r3, r1
 8004dc6:	bf08      	it	eq
 8004dc8:	f042 0201 	orreq.w	r2, r2, #1
 8004dcc:	3114      	adds	r1, #20
 8004dce:	428b      	cmp	r3, r1
 8004dd0:	bf08      	it	eq
 8004dd2:	f042 0201 	orreq.w	r2, r2, #1
 8004dd6:	3114      	adds	r1, #20
 8004dd8:	428b      	cmp	r3, r1
 8004dda:	bf08      	it	eq
 8004ddc:	f042 0201 	orreq.w	r2, r2, #1
 8004de0:	b912      	cbnz	r2, 8004de8 <DMA_CalcDMAMUXChannelBaseAndMask+0x4c>
 8004de2:	4a17      	ldr	r2, [pc, #92]	@ (8004e40 <DMA_CalcDMAMUXChannelBaseAndMask+0xa4>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d112      	bne.n	8004e0e <DMA_CalcDMAMUXChannelBaseAndMask+0x72>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	3b08      	subs	r3, #8
 8004dec:	4a15      	ldr	r2, [pc, #84]	@ (8004e44 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 8004dee:	fba2 2303 	umull	r2, r3, r2, r3
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004df2:	4a15      	ldr	r2, [pc, #84]	@ (8004e48 <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
 8004df4:	eb02 1213 	add.w	r2, r2, r3, lsr #4
 8004df8:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004dfa:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8004dfe:	2101      	movs	r1, #1
 8004e00:	fa01 f303 	lsl.w	r3, r1, r3
 8004e04:	4911      	ldr	r1, [pc, #68]	@ (8004e4c <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004e06:	6602      	str	r2, [r0, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004e08:	6641      	str	r1, [r0, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004e0a:	6683      	str	r3, [r0, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004e0c:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004e0e:	b2d9      	uxtb	r1, r3
 8004e10:	3910      	subs	r1, #16
 8004e12:	4a0f      	ldr	r2, [pc, #60]	@ (8004e50 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
 8004e14:	fba2 2101 	umull	r2, r1, r2, r1
 8004e18:	0909      	lsrs	r1, r1, #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004e1a:	4a0e      	ldr	r2, [pc, #56]	@ (8004e54 <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
 8004e1c:	441a      	add	r2, r3
 8004e1e:	2aa8      	cmp	r2, #168	@ 0xa8
 8004e20:	d908      	bls.n	8004e34 <DMA_CalcDMAMUXChannelBaseAndMask+0x98>
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004e22:	4a0d      	ldr	r2, [pc, #52]	@ (8004e58 <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
 8004e24:	440a      	add	r2, r1
 8004e26:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004e28:	f001 011f 	and.w	r1, r1, #31
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	408b      	lsls	r3, r1
 8004e30:	490a      	ldr	r1, [pc, #40]	@ (8004e5c <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
 8004e32:	e7e8      	b.n	8004e06 <DMA_CalcDMAMUXChannelBaseAndMask+0x6a>
      stream_number += 8U;
 8004e34:	3108      	adds	r1, #8
 8004e36:	e7f4      	b.n	8004e22 <DMA_CalcDMAMUXChannelBaseAndMask+0x86>
 8004e38:	58025408 	.word	0x58025408
 8004e3c:	5802541c 	.word	0x5802541c
 8004e40:	58025494 	.word	0x58025494
 8004e44:	cccccccd 	.word	0xcccccccd
 8004e48:	16009600 	.word	0x16009600
 8004e4c:	58025880 	.word	0x58025880
 8004e50:	aaaaaaab 	.word	0xaaaaaaab
 8004e54:	bffdfbf0 	.word	0xbffdfbf0
 8004e58:	10008200 	.word	0x10008200
 8004e5c:	40020880 	.word	0x40020880

08004e60 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004e60:	f890 c004 	ldrb.w	ip, [r0, #4]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004e64:	f10c 31ff 	add.w	r1, ip, #4294967295
 8004e68:	2907      	cmp	r1, #7
 8004e6a:	d837      	bhi.n	8004edc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x7c>
{
 8004e6c:	b410      	push	{r4}
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004e6e:	6802      	ldr	r2, [r0, #0]
 8004e70:	4b1b      	ldr	r3, [pc, #108]	@ (8004ee0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x80>)
 8004e72:	4c1c      	ldr	r4, [pc, #112]	@ (8004ee4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x84>)
 8004e74:	42a2      	cmp	r2, r4
 8004e76:	bf18      	it	ne
 8004e78:	429a      	cmpne	r2, r3
 8004e7a:	bf0c      	ite	eq
 8004e7c:	2301      	moveq	r3, #1
 8004e7e:	2300      	movne	r3, #0
 8004e80:	3414      	adds	r4, #20
 8004e82:	42a2      	cmp	r2, r4
 8004e84:	bf08      	it	eq
 8004e86:	f043 0301 	orreq.w	r3, r3, #1
 8004e8a:	3414      	adds	r4, #20
 8004e8c:	42a2      	cmp	r2, r4
 8004e8e:	bf08      	it	eq
 8004e90:	f043 0301 	orreq.w	r3, r3, #1
 8004e94:	3414      	adds	r4, #20
 8004e96:	42a2      	cmp	r2, r4
 8004e98:	bf08      	it	eq
 8004e9a:	f043 0301 	orreq.w	r3, r3, #1
 8004e9e:	3414      	adds	r4, #20
 8004ea0:	42a2      	cmp	r2, r4
 8004ea2:	bf08      	it	eq
 8004ea4:	f043 0301 	orreq.w	r3, r3, #1
 8004ea8:	3414      	adds	r4, #20
 8004eaa:	42a2      	cmp	r2, r4
 8004eac:	bf08      	it	eq
 8004eae:	f043 0301 	orreq.w	r3, r3, #1
 8004eb2:	b913      	cbnz	r3, 8004eba <DMA_CalcDMAMUXRequestGenBaseAndMask+0x5a>
 8004eb4:	4b0c      	ldr	r3, [pc, #48]	@ (8004ee8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x88>)
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	d10b      	bne.n	8004ed2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004eba:	4b0c      	ldr	r3, [pc, #48]	@ (8004eec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>)
 8004ebc:	4463      	add	r3, ip
 8004ebe:	009b      	lsls	r3, r3, #2

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004ec0:	4a0b      	ldr	r2, [pc, #44]	@ (8004ef0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x90>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004ec2:	66c3      	str	r3, [r0, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004ec4:	6702      	str	r2, [r0, #112]	@ 0x70
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	408b      	lsls	r3, r1
 8004eca:	6743      	str	r3, [r0, #116]	@ 0x74
  }
}
 8004ecc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004ed0:	4770      	bx	lr
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004ed2:	4b08      	ldr	r3, [pc, #32]	@ (8004ef4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x94>)
 8004ed4:	4463      	add	r3, ip
 8004ed6:	009b      	lsls	r3, r3, #2
 8004ed8:	4a07      	ldr	r2, [pc, #28]	@ (8004ef8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x98>)
 8004eda:	e7f2      	b.n	8004ec2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x62>
 8004edc:	4770      	bx	lr
 8004ede:	bf00      	nop
 8004ee0:	58025408 	.word	0x58025408
 8004ee4:	5802541c 	.word	0x5802541c
 8004ee8:	58025494 	.word	0x58025494
 8004eec:	1600963f 	.word	0x1600963f
 8004ef0:	58025940 	.word	0x58025940
 8004ef4:	1000823f 	.word	0x1000823f
 8004ef8:	40020940 	.word	0x40020940

08004efc <HAL_DMA_Init>:
{
 8004efc:	b538      	push	{r3, r4, r5, lr}
 8004efe:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004f00:	f7fe f968 	bl	80031d4 <HAL_GetTick>
  if(hdma == NULL)
 8004f04:	2c00      	cmp	r4, #0
 8004f06:	f000 820a 	beq.w	800531e <HAL_DMA_Init+0x422>
 8004f0a:	4605      	mov	r5, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004f0c:	6822      	ldr	r2, [r4, #0]
 8004f0e:	4b62      	ldr	r3, [pc, #392]	@ (8005098 <HAL_DMA_Init+0x19c>)
 8004f10:	4962      	ldr	r1, [pc, #392]	@ (800509c <HAL_DMA_Init+0x1a0>)
 8004f12:	428a      	cmp	r2, r1
 8004f14:	bf18      	it	ne
 8004f16:	429a      	cmpne	r2, r3
 8004f18:	bf0c      	ite	eq
 8004f1a:	2301      	moveq	r3, #1
 8004f1c:	2300      	movne	r3, #0
 8004f1e:	3118      	adds	r1, #24
 8004f20:	428a      	cmp	r2, r1
 8004f22:	bf08      	it	eq
 8004f24:	f043 0301 	orreq.w	r3, r3, #1
 8004f28:	3118      	adds	r1, #24
 8004f2a:	428a      	cmp	r2, r1
 8004f2c:	bf08      	it	eq
 8004f2e:	f043 0301 	orreq.w	r3, r3, #1
 8004f32:	3118      	adds	r1, #24
 8004f34:	428a      	cmp	r2, r1
 8004f36:	bf08      	it	eq
 8004f38:	f043 0301 	orreq.w	r3, r3, #1
 8004f3c:	3118      	adds	r1, #24
 8004f3e:	428a      	cmp	r2, r1
 8004f40:	bf08      	it	eq
 8004f42:	f043 0301 	orreq.w	r3, r3, #1
 8004f46:	3118      	adds	r1, #24
 8004f48:	428a      	cmp	r2, r1
 8004f4a:	bf08      	it	eq
 8004f4c:	f043 0301 	orreq.w	r3, r3, #1
 8004f50:	3118      	adds	r1, #24
 8004f52:	428a      	cmp	r2, r1
 8004f54:	bf08      	it	eq
 8004f56:	f043 0301 	orreq.w	r3, r3, #1
 8004f5a:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8004f5e:	428a      	cmp	r2, r1
 8004f60:	bf08      	it	eq
 8004f62:	f043 0301 	orreq.w	r3, r3, #1
 8004f66:	3118      	adds	r1, #24
 8004f68:	428a      	cmp	r2, r1
 8004f6a:	bf08      	it	eq
 8004f6c:	f043 0301 	orreq.w	r3, r3, #1
 8004f70:	3118      	adds	r1, #24
 8004f72:	428a      	cmp	r2, r1
 8004f74:	bf08      	it	eq
 8004f76:	f043 0301 	orreq.w	r3, r3, #1
 8004f7a:	3118      	adds	r1, #24
 8004f7c:	428a      	cmp	r2, r1
 8004f7e:	bf08      	it	eq
 8004f80:	f043 0301 	orreq.w	r3, r3, #1
 8004f84:	3118      	adds	r1, #24
 8004f86:	428a      	cmp	r2, r1
 8004f88:	bf08      	it	eq
 8004f8a:	f043 0301 	orreq.w	r3, r3, #1
 8004f8e:	3118      	adds	r1, #24
 8004f90:	428a      	cmp	r2, r1
 8004f92:	bf08      	it	eq
 8004f94:	f043 0301 	orreq.w	r3, r3, #1
 8004f98:	3118      	adds	r1, #24
 8004f9a:	428a      	cmp	r2, r1
 8004f9c:	bf08      	it	eq
 8004f9e:	f043 0301 	orreq.w	r3, r3, #1
 8004fa2:	b913      	cbnz	r3, 8004faa <HAL_DMA_Init+0xae>
 8004fa4:	4b3e      	ldr	r3, [pc, #248]	@ (80050a0 <HAL_DMA_Init+0x1a4>)
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	d11a      	bne.n	8004fe0 <HAL_DMA_Init+0xe4>
    hdma->State = HAL_DMA_STATE_BUSY;
 8004faa:	2302      	movs	r3, #2
 8004fac:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    __HAL_DMA_DISABLE(hdma);
 8004fb6:	6813      	ldr	r3, [r2, #0]
 8004fb8:	f023 0301 	bic.w	r3, r3, #1
 8004fbc:	6013      	str	r3, [r2, #0]
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004fbe:	6823      	ldr	r3, [r4, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	f012 0f01 	tst.w	r2, #1
 8004fc6:	d077      	beq.n	80050b8 <HAL_DMA_Init+0x1bc>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004fc8:	f7fe f904 	bl	80031d4 <HAL_GetTick>
 8004fcc:	1b43      	subs	r3, r0, r5
 8004fce:	2b05      	cmp	r3, #5
 8004fd0:	d9f5      	bls.n	8004fbe <HAL_DMA_Init+0xc2>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004fd2:	2320      	movs	r3, #32
 8004fd4:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8004fd6:	2303      	movs	r3, #3
 8004fd8:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        return HAL_ERROR;
 8004fdc:	2001      	movs	r0, #1
}
 8004fde:	bd38      	pop	{r3, r4, r5, pc}
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004fe0:	4b30      	ldr	r3, [pc, #192]	@ (80050a4 <HAL_DMA_Init+0x1a8>)
 8004fe2:	4931      	ldr	r1, [pc, #196]	@ (80050a8 <HAL_DMA_Init+0x1ac>)
 8004fe4:	428a      	cmp	r2, r1
 8004fe6:	bf18      	it	ne
 8004fe8:	429a      	cmpne	r2, r3
 8004fea:	bf0c      	ite	eq
 8004fec:	2301      	moveq	r3, #1
 8004fee:	2300      	movne	r3, #0
 8004ff0:	3114      	adds	r1, #20
 8004ff2:	428a      	cmp	r2, r1
 8004ff4:	bf08      	it	eq
 8004ff6:	f043 0301 	orreq.w	r3, r3, #1
 8004ffa:	3114      	adds	r1, #20
 8004ffc:	428a      	cmp	r2, r1
 8004ffe:	bf08      	it	eq
 8005000:	f043 0301 	orreq.w	r3, r3, #1
 8005004:	3114      	adds	r1, #20
 8005006:	428a      	cmp	r2, r1
 8005008:	bf08      	it	eq
 800500a:	f043 0301 	orreq.w	r3, r3, #1
 800500e:	3114      	adds	r1, #20
 8005010:	428a      	cmp	r2, r1
 8005012:	bf08      	it	eq
 8005014:	f043 0301 	orreq.w	r3, r3, #1
 8005018:	3114      	adds	r1, #20
 800501a:	428a      	cmp	r2, r1
 800501c:	bf08      	it	eq
 800501e:	f043 0301 	orreq.w	r3, r3, #1
 8005022:	b91b      	cbnz	r3, 800502c <HAL_DMA_Init+0x130>
 8005024:	4b21      	ldr	r3, [pc, #132]	@ (80050ac <HAL_DMA_Init+0x1b0>)
 8005026:	429a      	cmp	r2, r3
 8005028:	f040 8163 	bne.w	80052f2 <HAL_DMA_Init+0x3f6>
    hdma->State = HAL_DMA_STATE_BUSY;
 800502c:	2302      	movs	r3, #2
 800502e:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8005032:	2300      	movs	r3, #0
 8005034:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8005038:	6810      	ldr	r0, [r2, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800503a:	f36f 1010 	bfc	r0, #4, #13
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800503e:	68a3      	ldr	r3, [r4, #8]
 8005040:	2b40      	cmp	r3, #64	@ 0x40
 8005042:	f000 815d 	beq.w	8005300 <HAL_DMA_Init+0x404>
 8005046:	2b80      	cmp	r3, #128	@ 0x80
 8005048:	bf14      	ite	ne
 800504a:	2300      	movne	r3, #0
 800504c:	2301      	moveq	r3, #1
 800504e:	039b      	lsls	r3, r3, #14
 8005050:	68e1      	ldr	r1, [r4, #12]
 8005052:	6925      	ldr	r5, [r4, #16]
 8005054:	4329      	orrs	r1, r5
 8005056:	6965      	ldr	r5, [r4, #20]
 8005058:	4329      	orrs	r1, r5
 800505a:	69a5      	ldr	r5, [r4, #24]
 800505c:	4329      	orrs	r1, r5
 800505e:	69e5      	ldr	r5, [r4, #28]
 8005060:	4329      	orrs	r1, r5
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8005062:	6a25      	ldr	r5, [r4, #32]
 8005064:	ea40 1015 	orr.w	r0, r0, r5, lsr #4
 8005068:	ea40 01d1 	orr.w	r1, r0, r1, lsr #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800506c:	430b      	orrs	r3, r1
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800506e:	6013      	str	r3, [r2, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005070:	6822      	ldr	r2, [r4, #0]
 8005072:	4b0f      	ldr	r3, [pc, #60]	@ (80050b0 <HAL_DMA_Init+0x1b4>)
 8005074:	4413      	add	r3, r2
 8005076:	4a0f      	ldr	r2, [pc, #60]	@ (80050b4 <HAL_DMA_Init+0x1b8>)
 8005078:	fba2 2303 	umull	r2, r3, r2, r3
 800507c:	091b      	lsrs	r3, r3, #4
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	65e3      	str	r3, [r4, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005082:	4620      	mov	r0, r4
 8005084:	f7ff fe12 	bl	8004cac <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005088:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800508a:	f002 011f 	and.w	r1, r2, #31
 800508e:	2201      	movs	r2, #1
 8005090:	408a      	lsls	r2, r1
 8005092:	6042      	str	r2, [r0, #4]
 8005094:	e057      	b.n	8005146 <HAL_DMA_Init+0x24a>
 8005096:	bf00      	nop
 8005098:	40020010 	.word	0x40020010
 800509c:	40020028 	.word	0x40020028
 80050a0:	400204b8 	.word	0x400204b8
 80050a4:	58025408 	.word	0x58025408
 80050a8:	5802541c 	.word	0x5802541c
 80050ac:	58025494 	.word	0x58025494
 80050b0:	a7fdabf8 	.word	0xa7fdabf8
 80050b4:	cccccccd 	.word	0xcccccccd
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80050b8:	681a      	ldr	r2, [r3, #0]
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80050ba:	499a      	ldr	r1, [pc, #616]	@ (8005324 <HAL_DMA_Init+0x428>)
 80050bc:	4011      	ands	r1, r2
    registerValue |=  hdma->Init.Direction           |
 80050be:	68a2      	ldr	r2, [r4, #8]
 80050c0:	68e0      	ldr	r0, [r4, #12]
 80050c2:	4302      	orrs	r2, r0
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050c4:	6920      	ldr	r0, [r4, #16]
 80050c6:	4302      	orrs	r2, r0
 80050c8:	6960      	ldr	r0, [r4, #20]
 80050ca:	4302      	orrs	r2, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050cc:	69a0      	ldr	r0, [r4, #24]
 80050ce:	4302      	orrs	r2, r0
 80050d0:	69e0      	ldr	r0, [r4, #28]
 80050d2:	4302      	orrs	r2, r0
            hdma->Init.Mode                | hdma->Init.Priority;
 80050d4:	6a20      	ldr	r0, [r4, #32]
 80050d6:	4302      	orrs	r2, r0
    registerValue |=  hdma->Init.Direction           |
 80050d8:	430a      	orrs	r2, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80050da:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80050dc:	2904      	cmp	r1, #4
 80050de:	f000 80c3 	beq.w	8005268 <HAL_DMA_Init+0x36c>
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80050e2:	6861      	ldr	r1, [r4, #4]
 80050e4:	2952      	cmp	r1, #82	@ 0x52
 80050e6:	f200 80c9 	bhi.w	800527c <HAL_DMA_Init+0x380>
 80050ea:	293e      	cmp	r1, #62	@ 0x3e
 80050ec:	f240 80c1 	bls.w	8005272 <HAL_DMA_Init+0x376>
 80050f0:	393f      	subs	r1, #63	@ 0x3f
 80050f2:	488d      	ldr	r0, [pc, #564]	@ (8005328 <HAL_DMA_Init+0x42c>)
 80050f4:	fa20 f101 	lsr.w	r1, r0, r1
 80050f8:	f011 0f01 	tst.w	r1, #1
 80050fc:	d001      	beq.n	8005102 <HAL_DMA_Init+0x206>
        registerValue |= DMA_SxCR_TRBUFF;
 80050fe:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005102:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005104:	6821      	ldr	r1, [r4, #0]
 8005106:	694a      	ldr	r2, [r1, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005108:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 800510c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800510e:	431a      	orrs	r2, r3
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005110:	2b04      	cmp	r3, #4
 8005112:	d10e      	bne.n	8005132 <HAL_DMA_Init+0x236>
      registerValue |= hdma->Init.FIFOThreshold;
 8005114:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8005116:	4302      	orrs	r2, r0
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005118:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800511a:	b153      	cbz	r3, 8005132 <HAL_DMA_Init+0x236>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800511c:	69a5      	ldr	r5, [r4, #24]
 800511e:	2d00      	cmp	r5, #0
 8005120:	f040 80c2 	bne.w	80052a8 <HAL_DMA_Init+0x3ac>
    switch (hdma->Init.FIFOThreshold)
 8005124:	2801      	cmp	r0, #1
 8005126:	f000 80b9 	beq.w	800529c <HAL_DMA_Init+0x3a0>
 800512a:	f030 0002 	bics.w	r0, r0, #2
 800512e:	f000 80aa 	beq.w	8005286 <HAL_DMA_Init+0x38a>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8005132:	614a      	str	r2, [r1, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005134:	4620      	mov	r0, r4
 8005136:	f7ff fdb9 	bl	8004cac <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800513a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800513c:	f003 021f 	and.w	r2, r3, #31
 8005140:	233f      	movs	r3, #63	@ 0x3f
 8005142:	4093      	lsls	r3, r2
 8005144:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005146:	6822      	ldr	r2, [r4, #0]
 8005148:	4b78      	ldr	r3, [pc, #480]	@ (800532c <HAL_DMA_Init+0x430>)
 800514a:	4979      	ldr	r1, [pc, #484]	@ (8005330 <HAL_DMA_Init+0x434>)
 800514c:	428a      	cmp	r2, r1
 800514e:	bf18      	it	ne
 8005150:	429a      	cmpne	r2, r3
 8005152:	bf0c      	ite	eq
 8005154:	2301      	moveq	r3, #1
 8005156:	2300      	movne	r3, #0
 8005158:	3118      	adds	r1, #24
 800515a:	428a      	cmp	r2, r1
 800515c:	bf08      	it	eq
 800515e:	f043 0301 	orreq.w	r3, r3, #1
 8005162:	3118      	adds	r1, #24
 8005164:	428a      	cmp	r2, r1
 8005166:	bf08      	it	eq
 8005168:	f043 0301 	orreq.w	r3, r3, #1
 800516c:	3118      	adds	r1, #24
 800516e:	428a      	cmp	r2, r1
 8005170:	bf08      	it	eq
 8005172:	f043 0301 	orreq.w	r3, r3, #1
 8005176:	3118      	adds	r1, #24
 8005178:	428a      	cmp	r2, r1
 800517a:	bf08      	it	eq
 800517c:	f043 0301 	orreq.w	r3, r3, #1
 8005180:	3118      	adds	r1, #24
 8005182:	428a      	cmp	r2, r1
 8005184:	bf08      	it	eq
 8005186:	f043 0301 	orreq.w	r3, r3, #1
 800518a:	3118      	adds	r1, #24
 800518c:	428a      	cmp	r2, r1
 800518e:	bf08      	it	eq
 8005190:	f043 0301 	orreq.w	r3, r3, #1
 8005194:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8005198:	428a      	cmp	r2, r1
 800519a:	bf08      	it	eq
 800519c:	f043 0301 	orreq.w	r3, r3, #1
 80051a0:	3118      	adds	r1, #24
 80051a2:	428a      	cmp	r2, r1
 80051a4:	bf08      	it	eq
 80051a6:	f043 0301 	orreq.w	r3, r3, #1
 80051aa:	3118      	adds	r1, #24
 80051ac:	428a      	cmp	r2, r1
 80051ae:	bf08      	it	eq
 80051b0:	f043 0301 	orreq.w	r3, r3, #1
 80051b4:	3118      	adds	r1, #24
 80051b6:	428a      	cmp	r2, r1
 80051b8:	bf08      	it	eq
 80051ba:	f043 0301 	orreq.w	r3, r3, #1
 80051be:	3118      	adds	r1, #24
 80051c0:	428a      	cmp	r2, r1
 80051c2:	bf08      	it	eq
 80051c4:	f043 0301 	orreq.w	r3, r3, #1
 80051c8:	3118      	adds	r1, #24
 80051ca:	428a      	cmp	r2, r1
 80051cc:	bf08      	it	eq
 80051ce:	f043 0301 	orreq.w	r3, r3, #1
 80051d2:	3118      	adds	r1, #24
 80051d4:	428a      	cmp	r2, r1
 80051d6:	bf08      	it	eq
 80051d8:	f043 0301 	orreq.w	r3, r3, #1
 80051dc:	3118      	adds	r1, #24
 80051de:	428a      	cmp	r2, r1
 80051e0:	bf08      	it	eq
 80051e2:	f043 0301 	orreq.w	r3, r3, #1
 80051e6:	4953      	ldr	r1, [pc, #332]	@ (8005334 <HAL_DMA_Init+0x438>)
 80051e8:	428a      	cmp	r2, r1
 80051ea:	bf08      	it	eq
 80051ec:	f043 0301 	orreq.w	r3, r3, #1
 80051f0:	3114      	adds	r1, #20
 80051f2:	428a      	cmp	r2, r1
 80051f4:	bf08      	it	eq
 80051f6:	f043 0301 	orreq.w	r3, r3, #1
 80051fa:	3114      	adds	r1, #20
 80051fc:	428a      	cmp	r2, r1
 80051fe:	bf08      	it	eq
 8005200:	f043 0301 	orreq.w	r3, r3, #1
 8005204:	3114      	adds	r1, #20
 8005206:	428a      	cmp	r2, r1
 8005208:	bf08      	it	eq
 800520a:	f043 0301 	orreq.w	r3, r3, #1
 800520e:	3114      	adds	r1, #20
 8005210:	428a      	cmp	r2, r1
 8005212:	bf08      	it	eq
 8005214:	f043 0301 	orreq.w	r3, r3, #1
 8005218:	3114      	adds	r1, #20
 800521a:	428a      	cmp	r2, r1
 800521c:	bf08      	it	eq
 800521e:	f043 0301 	orreq.w	r3, r3, #1
 8005222:	3114      	adds	r1, #20
 8005224:	428a      	cmp	r2, r1
 8005226:	bf08      	it	eq
 8005228:	f043 0301 	orreq.w	r3, r3, #1
 800522c:	b913      	cbnz	r3, 8005234 <HAL_DMA_Init+0x338>
 800522e:	4b42      	ldr	r3, [pc, #264]	@ (8005338 <HAL_DMA_Init+0x43c>)
 8005230:	429a      	cmp	r2, r3
 8005232:	d113      	bne.n	800525c <HAL_DMA_Init+0x360>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005234:	4620      	mov	r0, r4
 8005236:	f7ff fdb1 	bl	8004d9c <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800523a:	68a3      	ldr	r3, [r4, #8]
 800523c:	2b80      	cmp	r3, #128	@ 0x80
 800523e:	d061      	beq.n	8005304 <HAL_DMA_Init+0x408>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005240:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8005242:	7922      	ldrb	r2, [r4, #4]
 8005244:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005246:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005248:	6ea2      	ldr	r2, [r4, #104]	@ 0x68
 800524a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800524c:	6863      	ldr	r3, [r4, #4]
 800524e:	3b01      	subs	r3, #1
 8005250:	2b07      	cmp	r3, #7
 8005252:	d95a      	bls.n	800530a <HAL_DMA_Init+0x40e>
      hdma->DMAmuxRequestGen = 0U;
 8005254:	2300      	movs	r3, #0
 8005256:	66e3      	str	r3, [r4, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8005258:	6723      	str	r3, [r4, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800525a:	6763      	str	r3, [r4, #116]	@ 0x74
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800525c:	2000      	movs	r0, #0
 800525e:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8005260:	2301      	movs	r3, #1
 8005262:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 8005266:	e6ba      	b.n	8004fde <HAL_DMA_Init+0xe2>
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005268:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800526a:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800526c:	4301      	orrs	r1, r0
 800526e:	430a      	orrs	r2, r1
 8005270:	e737      	b.n	80050e2 <HAL_DMA_Init+0x1e6>
 8005272:	3929      	subs	r1, #41	@ 0x29
 8005274:	2905      	cmp	r1, #5
 8005276:	f63f af44 	bhi.w	8005102 <HAL_DMA_Init+0x206>
 800527a:	e740      	b.n	80050fe <HAL_DMA_Init+0x202>
 800527c:	3974      	subs	r1, #116	@ 0x74
 800527e:	2903      	cmp	r1, #3
 8005280:	f63f af3f 	bhi.w	8005102 <HAL_DMA_Init+0x206>
 8005284:	e73b      	b.n	80050fe <HAL_DMA_Init+0x202>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005286:	f3c3 6300 	ubfx	r3, r3, #24, #1
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800528a:	2b00      	cmp	r3, #0
 800528c:	f43f af51 	beq.w	8005132 <HAL_DMA_Init+0x236>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005290:	2340      	movs	r3, #64	@ 0x40
 8005292:	6563      	str	r3, [r4, #84]	@ 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8005294:	2001      	movs	r0, #1
 8005296:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
          return HAL_ERROR;
 800529a:	e6a0      	b.n	8004fde <HAL_DMA_Init+0xe2>
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800529c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80052a0:	bf14      	ite	ne
 80052a2:	2300      	movne	r3, #0
 80052a4:	2301      	moveq	r3, #1
 80052a6:	e7f0      	b.n	800528a <HAL_DMA_Init+0x38e>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80052a8:	f5b5 5f00 	cmp.w	r5, #8192	@ 0x2000
 80052ac:	d00a      	beq.n	80052c4 <HAL_DMA_Init+0x3c8>
    switch (hdma->Init.FIFOThreshold)
 80052ae:	2802      	cmp	r0, #2
 80052b0:	d9ee      	bls.n	8005290 <HAL_DMA_Init+0x394>
 80052b2:	2803      	cmp	r0, #3
 80052b4:	f47f af3d 	bne.w	8005132 <HAL_DMA_Init+0x236>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80052b8:	f3c3 6300 	ubfx	r3, r3, #24, #1
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80052bc:	2b00      	cmp	r3, #0
 80052be:	f43f af38 	beq.w	8005132 <HAL_DMA_Init+0x236>
 80052c2:	e7e5      	b.n	8005290 <HAL_DMA_Init+0x394>
    switch (hdma->Init.FIFOThreshold)
 80052c4:	2803      	cmp	r0, #3
 80052c6:	f63f af34 	bhi.w	8005132 <HAL_DMA_Init+0x236>
 80052ca:	a501      	add	r5, pc, #4	@ (adr r5, 80052d0 <HAL_DMA_Init+0x3d4>)
 80052cc:	f855 f020 	ldr.w	pc, [r5, r0, lsl #2]
 80052d0:	08005291 	.word	0x08005291
 80052d4:	080052e1 	.word	0x080052e1
 80052d8:	08005291 	.word	0x08005291
 80052dc:	080052e7 	.word	0x080052e7
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80052e0:	f3c3 6300 	ubfx	r3, r3, #24, #1
 80052e4:	e7ea      	b.n	80052bc <HAL_DMA_Init+0x3c0>
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80052e6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80052ea:	bf14      	ite	ne
 80052ec:	2300      	movne	r3, #0
 80052ee:	2301      	moveq	r3, #1
 80052f0:	e7e4      	b.n	80052bc <HAL_DMA_Init+0x3c0>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80052f2:	2340      	movs	r3, #64	@ 0x40
 80052f4:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80052f6:	2303      	movs	r3, #3
 80052f8:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    return HAL_ERROR;
 80052fc:	2001      	movs	r0, #1
 80052fe:	e66e      	b.n	8004fde <HAL_DMA_Init+0xe2>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005300:	2310      	movs	r3, #16
 8005302:	e6a5      	b.n	8005050 <HAL_DMA_Init+0x154>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005304:	2300      	movs	r3, #0
 8005306:	6063      	str	r3, [r4, #4]
 8005308:	e79a      	b.n	8005240 <HAL_DMA_Init+0x344>
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800530a:	4620      	mov	r0, r4
 800530c:	f7ff fda8 	bl	8004e60 <DMA_CalcDMAMUXRequestGenBaseAndMask>
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005310:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8005312:	2200      	movs	r2, #0
 8005314:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005316:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8005318:	6f62      	ldr	r2, [r4, #116]	@ 0x74
 800531a:	605a      	str	r2, [r3, #4]
 800531c:	e79e      	b.n	800525c <HAL_DMA_Init+0x360>
    return HAL_ERROR;
 800531e:	2001      	movs	r0, #1
 8005320:	e65d      	b.n	8004fde <HAL_DMA_Init+0xe2>
 8005322:	bf00      	nop
 8005324:	fe10803f 	.word	0xfe10803f
 8005328:	000f030f 	.word	0x000f030f
 800532c:	40020010 	.word	0x40020010
 8005330:	40020028 	.word	0x40020028
 8005334:	58025408 	.word	0x58025408
 8005338:	58025494 	.word	0x58025494

0800533c <HAL_DMA_DeInit>:
  if(hdma == NULL)
 800533c:	2800      	cmp	r0, #0
 800533e:	f000 8123 	beq.w	8005588 <HAL_DMA_DeInit+0x24c>
{
 8005342:	b510      	push	{r4, lr}
 8005344:	4604      	mov	r4, r0
  __HAL_DMA_DISABLE(hdma);
 8005346:	6802      	ldr	r2, [r0, #0]
 8005348:	4b90      	ldr	r3, [pc, #576]	@ (800558c <HAL_DMA_DeInit+0x250>)
 800534a:	4991      	ldr	r1, [pc, #580]	@ (8005590 <HAL_DMA_DeInit+0x254>)
 800534c:	428a      	cmp	r2, r1
 800534e:	bf18      	it	ne
 8005350:	429a      	cmpne	r2, r3
 8005352:	bf0c      	ite	eq
 8005354:	2301      	moveq	r3, #1
 8005356:	2300      	movne	r3, #0
 8005358:	3118      	adds	r1, #24
 800535a:	428a      	cmp	r2, r1
 800535c:	bf08      	it	eq
 800535e:	f043 0301 	orreq.w	r3, r3, #1
 8005362:	3118      	adds	r1, #24
 8005364:	428a      	cmp	r2, r1
 8005366:	bf08      	it	eq
 8005368:	f043 0301 	orreq.w	r3, r3, #1
 800536c:	3118      	adds	r1, #24
 800536e:	428a      	cmp	r2, r1
 8005370:	bf08      	it	eq
 8005372:	f043 0301 	orreq.w	r3, r3, #1
 8005376:	3118      	adds	r1, #24
 8005378:	428a      	cmp	r2, r1
 800537a:	bf08      	it	eq
 800537c:	f043 0301 	orreq.w	r3, r3, #1
 8005380:	3118      	adds	r1, #24
 8005382:	428a      	cmp	r2, r1
 8005384:	bf08      	it	eq
 8005386:	f043 0301 	orreq.w	r3, r3, #1
 800538a:	3118      	adds	r1, #24
 800538c:	428a      	cmp	r2, r1
 800538e:	bf08      	it	eq
 8005390:	f043 0301 	orreq.w	r3, r3, #1
 8005394:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8005398:	428a      	cmp	r2, r1
 800539a:	bf08      	it	eq
 800539c:	f043 0301 	orreq.w	r3, r3, #1
 80053a0:	3118      	adds	r1, #24
 80053a2:	428a      	cmp	r2, r1
 80053a4:	bf08      	it	eq
 80053a6:	f043 0301 	orreq.w	r3, r3, #1
 80053aa:	3118      	adds	r1, #24
 80053ac:	428a      	cmp	r2, r1
 80053ae:	bf08      	it	eq
 80053b0:	f043 0301 	orreq.w	r3, r3, #1
 80053b4:	3118      	adds	r1, #24
 80053b6:	428a      	cmp	r2, r1
 80053b8:	bf08      	it	eq
 80053ba:	f043 0301 	orreq.w	r3, r3, #1
 80053be:	3118      	adds	r1, #24
 80053c0:	428a      	cmp	r2, r1
 80053c2:	bf08      	it	eq
 80053c4:	f043 0301 	orreq.w	r3, r3, #1
 80053c8:	3118      	adds	r1, #24
 80053ca:	428a      	cmp	r2, r1
 80053cc:	bf08      	it	eq
 80053ce:	f043 0301 	orreq.w	r3, r3, #1
 80053d2:	3118      	adds	r1, #24
 80053d4:	428a      	cmp	r2, r1
 80053d6:	bf08      	it	eq
 80053d8:	f043 0301 	orreq.w	r3, r3, #1
 80053dc:	b91b      	cbnz	r3, 80053e6 <HAL_DMA_DeInit+0xaa>
 80053de:	4b6d      	ldr	r3, [pc, #436]	@ (8005594 <HAL_DMA_DeInit+0x258>)
 80053e0:	429a      	cmp	r2, r3
 80053e2:	f040 8087 	bne.w	80054f4 <HAL_DMA_DeInit+0x1b8>
 80053e6:	6813      	ldr	r3, [r2, #0]
 80053e8:	f023 0301 	bic.w	r3, r3, #1
 80053ec:	6013      	str	r3, [r2, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80053ee:	6822      	ldr	r2, [r4, #0]
 80053f0:	4b66      	ldr	r3, [pc, #408]	@ (800558c <HAL_DMA_DeInit+0x250>)
 80053f2:	4967      	ldr	r1, [pc, #412]	@ (8005590 <HAL_DMA_DeInit+0x254>)
 80053f4:	428a      	cmp	r2, r1
 80053f6:	bf18      	it	ne
 80053f8:	429a      	cmpne	r2, r3
 80053fa:	bf0c      	ite	eq
 80053fc:	2301      	moveq	r3, #1
 80053fe:	2300      	movne	r3, #0
 8005400:	3118      	adds	r1, #24
 8005402:	428a      	cmp	r2, r1
 8005404:	bf08      	it	eq
 8005406:	f043 0301 	orreq.w	r3, r3, #1
 800540a:	3118      	adds	r1, #24
 800540c:	428a      	cmp	r2, r1
 800540e:	bf08      	it	eq
 8005410:	f043 0301 	orreq.w	r3, r3, #1
 8005414:	3118      	adds	r1, #24
 8005416:	428a      	cmp	r2, r1
 8005418:	bf08      	it	eq
 800541a:	f043 0301 	orreq.w	r3, r3, #1
 800541e:	3118      	adds	r1, #24
 8005420:	428a      	cmp	r2, r1
 8005422:	bf08      	it	eq
 8005424:	f043 0301 	orreq.w	r3, r3, #1
 8005428:	3118      	adds	r1, #24
 800542a:	428a      	cmp	r2, r1
 800542c:	bf08      	it	eq
 800542e:	f043 0301 	orreq.w	r3, r3, #1
 8005432:	3118      	adds	r1, #24
 8005434:	428a      	cmp	r2, r1
 8005436:	bf08      	it	eq
 8005438:	f043 0301 	orreq.w	r3, r3, #1
 800543c:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8005440:	428a      	cmp	r2, r1
 8005442:	bf08      	it	eq
 8005444:	f043 0301 	orreq.w	r3, r3, #1
 8005448:	3118      	adds	r1, #24
 800544a:	428a      	cmp	r2, r1
 800544c:	bf08      	it	eq
 800544e:	f043 0301 	orreq.w	r3, r3, #1
 8005452:	3118      	adds	r1, #24
 8005454:	428a      	cmp	r2, r1
 8005456:	bf08      	it	eq
 8005458:	f043 0301 	orreq.w	r3, r3, #1
 800545c:	3118      	adds	r1, #24
 800545e:	428a      	cmp	r2, r1
 8005460:	bf08      	it	eq
 8005462:	f043 0301 	orreq.w	r3, r3, #1
 8005466:	3118      	adds	r1, #24
 8005468:	428a      	cmp	r2, r1
 800546a:	bf08      	it	eq
 800546c:	f043 0301 	orreq.w	r3, r3, #1
 8005470:	3118      	adds	r1, #24
 8005472:	428a      	cmp	r2, r1
 8005474:	bf08      	it	eq
 8005476:	f043 0301 	orreq.w	r3, r3, #1
 800547a:	3118      	adds	r1, #24
 800547c:	428a      	cmp	r2, r1
 800547e:	bf08      	it	eq
 8005480:	f043 0301 	orreq.w	r3, r3, #1
 8005484:	b913      	cbnz	r3, 800548c <HAL_DMA_DeInit+0x150>
 8005486:	4b43      	ldr	r3, [pc, #268]	@ (8005594 <HAL_DMA_DeInit+0x258>)
 8005488:	429a      	cmp	r2, r3
 800548a:	d138      	bne.n	80054fe <HAL_DMA_DeInit+0x1c2>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR   = 0U;
 800548c:	2300      	movs	r3, #0
 800548e:	6013      	str	r3, [r2, #0]
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = 0U;
 8005490:	6822      	ldr	r2, [r4, #0]
 8005492:	6053      	str	r3, [r2, #4]
    ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR  = 0U;
 8005494:	6822      	ldr	r2, [r4, #0]
 8005496:	6093      	str	r3, [r2, #8]
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = 0U;
 8005498:	6822      	ldr	r2, [r4, #0]
 800549a:	60d3      	str	r3, [r2, #12]
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = 0U;
 800549c:	6822      	ldr	r2, [r4, #0]
 800549e:	6113      	str	r3, [r2, #16]
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR  = (uint32_t)0x00000021U;
 80054a0:	6823      	ldr	r3, [r4, #0]
 80054a2:	2221      	movs	r2, #33	@ 0x21
 80054a4:	615a      	str	r2, [r3, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80054a6:	4620      	mov	r0, r4
 80054a8:	f7ff fc00 	bl	8004cac <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80054ac:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80054ae:	f003 021f 	and.w	r2, r3, #31
 80054b2:	233f      	movs	r3, #63	@ 0x3f
 80054b4:	4093      	lsls	r3, r2
 80054b6:	6083      	str	r3, [r0, #8]
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80054b8:	4620      	mov	r0, r4
 80054ba:	f7ff fc6f 	bl	8004d9c <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->DMAmuxChannel != 0U)
 80054be:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80054c0:	b123      	cbz	r3, 80054cc <HAL_DMA_DeInit+0x190>
      hdma->DMAmuxChannel->CCR = 0U;
 80054c2:	2200      	movs	r2, #0
 80054c4:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80054c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80054c8:	6ea2      	ldr	r2, [r4, #104]	@ 0x68
 80054ca:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80054cc:	6863      	ldr	r3, [r4, #4]
 80054ce:	3b01      	subs	r3, #1
 80054d0:	2b07      	cmp	r3, #7
 80054d2:	d94f      	bls.n	8005574 <HAL_DMA_DeInit+0x238>
    hdma->DMAmuxRequestGen = 0U;
 80054d4:	2000      	movs	r0, #0
 80054d6:	66e0      	str	r0, [r4, #108]	@ 0x6c
    hdma->DMAmuxRequestGenStatus = 0U;
 80054d8:	6720      	str	r0, [r4, #112]	@ 0x70
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80054da:	6760      	str	r0, [r4, #116]	@ 0x74
  hdma->XferCpltCallback       = NULL;
 80054dc:	63e0      	str	r0, [r4, #60]	@ 0x3c
  hdma->XferHalfCpltCallback   = NULL;
 80054de:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->XferM1CpltCallback     = NULL;
 80054e0:	6460      	str	r0, [r4, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80054e2:	64a0      	str	r0, [r4, #72]	@ 0x48
  hdma->XferErrorCallback      = NULL;
 80054e4:	64e0      	str	r0, [r4, #76]	@ 0x4c
  hdma->XferAbortCallback      = NULL;
 80054e6:	6520      	str	r0, [r4, #80]	@ 0x50
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80054e8:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_RESET;
 80054ea:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 80054ee:	f884 0034 	strb.w	r0, [r4, #52]	@ 0x34
}
 80054f2:	bd10      	pop	{r4, pc}
  __HAL_DMA_DISABLE(hdma);
 80054f4:	6813      	ldr	r3, [r2, #0]
 80054f6:	f023 0301 	bic.w	r3, r3, #1
 80054fa:	6013      	str	r3, [r2, #0]
 80054fc:	e777      	b.n	80053ee <HAL_DMA_DeInit+0xb2>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80054fe:	4b26      	ldr	r3, [pc, #152]	@ (8005598 <HAL_DMA_DeInit+0x25c>)
 8005500:	4926      	ldr	r1, [pc, #152]	@ (800559c <HAL_DMA_DeInit+0x260>)
 8005502:	428a      	cmp	r2, r1
 8005504:	bf18      	it	ne
 8005506:	429a      	cmpne	r2, r3
 8005508:	bf0c      	ite	eq
 800550a:	2301      	moveq	r3, #1
 800550c:	2300      	movne	r3, #0
 800550e:	3114      	adds	r1, #20
 8005510:	428a      	cmp	r2, r1
 8005512:	bf08      	it	eq
 8005514:	f043 0301 	orreq.w	r3, r3, #1
 8005518:	3114      	adds	r1, #20
 800551a:	428a      	cmp	r2, r1
 800551c:	bf08      	it	eq
 800551e:	f043 0301 	orreq.w	r3, r3, #1
 8005522:	3114      	adds	r1, #20
 8005524:	428a      	cmp	r2, r1
 8005526:	bf08      	it	eq
 8005528:	f043 0301 	orreq.w	r3, r3, #1
 800552c:	3114      	adds	r1, #20
 800552e:	428a      	cmp	r2, r1
 8005530:	bf08      	it	eq
 8005532:	f043 0301 	orreq.w	r3, r3, #1
 8005536:	3114      	adds	r1, #20
 8005538:	428a      	cmp	r2, r1
 800553a:	bf08      	it	eq
 800553c:	f043 0301 	orreq.w	r3, r3, #1
 8005540:	b913      	cbnz	r3, 8005548 <HAL_DMA_DeInit+0x20c>
 8005542:	4b17      	ldr	r3, [pc, #92]	@ (80055a0 <HAL_DMA_DeInit+0x264>)
 8005544:	429a      	cmp	r2, r3
 8005546:	d113      	bne.n	8005570 <HAL_DMA_DeInit+0x234>
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR  = 0U;
 8005548:	2300      	movs	r3, #0
 800554a:	6013      	str	r3, [r2, #0]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = 0U;
 800554c:	6822      	ldr	r2, [r4, #0]
 800554e:	6053      	str	r3, [r2, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR  = 0U;
 8005550:	6822      	ldr	r2, [r4, #0]
 8005552:	6093      	str	r3, [r2, #8]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = 0U;
 8005554:	6822      	ldr	r2, [r4, #0]
 8005556:	60d3      	str	r3, [r2, #12]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM1AR = 0U;
 8005558:	6822      	ldr	r2, [r4, #0]
 800555a:	6113      	str	r3, [r2, #16]
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800555c:	4620      	mov	r0, r4
 800555e:	f7ff fba5 	bl	8004cac <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005562:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005564:	f003 021f 	and.w	r2, r3, #31
 8005568:	2301      	movs	r3, #1
 800556a:	4093      	lsls	r3, r2
 800556c:	6043      	str	r3, [r0, #4]
 800556e:	e7a3      	b.n	80054b8 <HAL_DMA_DeInit+0x17c>
    return HAL_ERROR;
 8005570:	2001      	movs	r0, #1
 8005572:	e7be      	b.n	80054f2 <HAL_DMA_DeInit+0x1b6>
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005574:	4620      	mov	r0, r4
 8005576:	f7ff fc73 	bl	8004e60 <DMA_CalcDMAMUXRequestGenBaseAndMask>
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800557a:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800557c:	2200      	movs	r2, #0
 800557e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005580:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8005582:	6f62      	ldr	r2, [r4, #116]	@ 0x74
 8005584:	605a      	str	r2, [r3, #4]
 8005586:	e7a5      	b.n	80054d4 <HAL_DMA_DeInit+0x198>
    return HAL_ERROR;
 8005588:	2001      	movs	r0, #1
}
 800558a:	4770      	bx	lr
 800558c:	40020010 	.word	0x40020010
 8005590:	40020028 	.word	0x40020028
 8005594:	400204b8 	.word	0x400204b8
 8005598:	58025408 	.word	0x58025408
 800559c:	5802541c 	.word	0x5802541c
 80055a0:	58025494 	.word	0x58025494

080055a4 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 80055a4:	2800      	cmp	r0, #0
 80055a6:	f000 81d2 	beq.w	800594e <HAL_DMA_Start_IT+0x3aa>
{
 80055aa:	b570      	push	{r4, r5, r6, lr}
 80055ac:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 80055ae:	f890 0034 	ldrb.w	r0, [r0, #52]	@ 0x34
 80055b2:	2801      	cmp	r0, #1
 80055b4:	f000 81cd 	beq.w	8005952 <HAL_DMA_Start_IT+0x3ae>
 80055b8:	2001      	movs	r0, #1
 80055ba:	f884 0034 	strb.w	r0, [r4, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80055be:	f894 0035 	ldrb.w	r0, [r4, #53]	@ 0x35
 80055c2:	b2c0      	uxtb	r0, r0
 80055c4:	2801      	cmp	r0, #1
 80055c6:	d007      	beq.n	80055d8 <HAL_DMA_Start_IT+0x34>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80055c8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80055cc:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 80055ce:	2300      	movs	r3, #0
 80055d0:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    status = HAL_ERROR;
 80055d4:	2001      	movs	r0, #1
}
 80055d6:	bd70      	pop	{r4, r5, r6, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 80055d8:	2002      	movs	r0, #2
 80055da:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80055de:	2000      	movs	r0, #0
 80055e0:	6560      	str	r0, [r4, #84]	@ 0x54
    __HAL_DMA_DISABLE(hdma);
 80055e2:	6825      	ldr	r5, [r4, #0]
 80055e4:	4895      	ldr	r0, [pc, #596]	@ (800583c <HAL_DMA_Start_IT+0x298>)
 80055e6:	4e96      	ldr	r6, [pc, #600]	@ (8005840 <HAL_DMA_Start_IT+0x29c>)
 80055e8:	42b5      	cmp	r5, r6
 80055ea:	bf18      	it	ne
 80055ec:	4285      	cmpne	r5, r0
 80055ee:	bf0c      	ite	eq
 80055f0:	2001      	moveq	r0, #1
 80055f2:	2000      	movne	r0, #0
 80055f4:	3618      	adds	r6, #24
 80055f6:	42b5      	cmp	r5, r6
 80055f8:	bf08      	it	eq
 80055fa:	f040 0001 	orreq.w	r0, r0, #1
 80055fe:	3618      	adds	r6, #24
 8005600:	42b5      	cmp	r5, r6
 8005602:	bf08      	it	eq
 8005604:	f040 0001 	orreq.w	r0, r0, #1
 8005608:	3618      	adds	r6, #24
 800560a:	42b5      	cmp	r5, r6
 800560c:	bf08      	it	eq
 800560e:	f040 0001 	orreq.w	r0, r0, #1
 8005612:	3618      	adds	r6, #24
 8005614:	42b5      	cmp	r5, r6
 8005616:	bf08      	it	eq
 8005618:	f040 0001 	orreq.w	r0, r0, #1
 800561c:	3618      	adds	r6, #24
 800561e:	42b5      	cmp	r5, r6
 8005620:	bf08      	it	eq
 8005622:	f040 0001 	orreq.w	r0, r0, #1
 8005626:	3618      	adds	r6, #24
 8005628:	42b5      	cmp	r5, r6
 800562a:	bf08      	it	eq
 800562c:	f040 0001 	orreq.w	r0, r0, #1
 8005630:	f506 7656 	add.w	r6, r6, #856	@ 0x358
 8005634:	42b5      	cmp	r5, r6
 8005636:	bf08      	it	eq
 8005638:	f040 0001 	orreq.w	r0, r0, #1
 800563c:	3618      	adds	r6, #24
 800563e:	42b5      	cmp	r5, r6
 8005640:	bf08      	it	eq
 8005642:	f040 0001 	orreq.w	r0, r0, #1
 8005646:	3618      	adds	r6, #24
 8005648:	42b5      	cmp	r5, r6
 800564a:	bf08      	it	eq
 800564c:	f040 0001 	orreq.w	r0, r0, #1
 8005650:	3618      	adds	r6, #24
 8005652:	42b5      	cmp	r5, r6
 8005654:	bf08      	it	eq
 8005656:	f040 0001 	orreq.w	r0, r0, #1
 800565a:	3618      	adds	r6, #24
 800565c:	42b5      	cmp	r5, r6
 800565e:	bf08      	it	eq
 8005660:	f040 0001 	orreq.w	r0, r0, #1
 8005664:	3618      	adds	r6, #24
 8005666:	42b5      	cmp	r5, r6
 8005668:	bf08      	it	eq
 800566a:	f040 0001 	orreq.w	r0, r0, #1
 800566e:	3618      	adds	r6, #24
 8005670:	42b5      	cmp	r5, r6
 8005672:	bf08      	it	eq
 8005674:	f040 0001 	orreq.w	r0, r0, #1
 8005678:	b918      	cbnz	r0, 8005682 <HAL_DMA_Start_IT+0xde>
 800567a:	4872      	ldr	r0, [pc, #456]	@ (8005844 <HAL_DMA_Start_IT+0x2a0>)
 800567c:	4285      	cmp	r5, r0
 800567e:	f040 814b 	bne.w	8005918 <HAL_DMA_Start_IT+0x374>
 8005682:	6828      	ldr	r0, [r5, #0]
 8005684:	f020 0001 	bic.w	r0, r0, #1
 8005688:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800568a:	4620      	mov	r0, r4
 800568c:	f7ff f9dc 	bl	8004a48 <DMA_SetConfig>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005690:	6822      	ldr	r2, [r4, #0]
 8005692:	4b6a      	ldr	r3, [pc, #424]	@ (800583c <HAL_DMA_Start_IT+0x298>)
 8005694:	496a      	ldr	r1, [pc, #424]	@ (8005840 <HAL_DMA_Start_IT+0x29c>)
 8005696:	428a      	cmp	r2, r1
 8005698:	bf18      	it	ne
 800569a:	429a      	cmpne	r2, r3
 800569c:	bf0c      	ite	eq
 800569e:	2301      	moveq	r3, #1
 80056a0:	2300      	movne	r3, #0
 80056a2:	3118      	adds	r1, #24
 80056a4:	428a      	cmp	r2, r1
 80056a6:	bf08      	it	eq
 80056a8:	f043 0301 	orreq.w	r3, r3, #1
 80056ac:	3118      	adds	r1, #24
 80056ae:	428a      	cmp	r2, r1
 80056b0:	bf08      	it	eq
 80056b2:	f043 0301 	orreq.w	r3, r3, #1
 80056b6:	3118      	adds	r1, #24
 80056b8:	428a      	cmp	r2, r1
 80056ba:	bf08      	it	eq
 80056bc:	f043 0301 	orreq.w	r3, r3, #1
 80056c0:	3118      	adds	r1, #24
 80056c2:	428a      	cmp	r2, r1
 80056c4:	bf08      	it	eq
 80056c6:	f043 0301 	orreq.w	r3, r3, #1
 80056ca:	3118      	adds	r1, #24
 80056cc:	428a      	cmp	r2, r1
 80056ce:	bf08      	it	eq
 80056d0:	f043 0301 	orreq.w	r3, r3, #1
 80056d4:	3118      	adds	r1, #24
 80056d6:	428a      	cmp	r2, r1
 80056d8:	bf08      	it	eq
 80056da:	f043 0301 	orreq.w	r3, r3, #1
 80056de:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 80056e2:	428a      	cmp	r2, r1
 80056e4:	bf08      	it	eq
 80056e6:	f043 0301 	orreq.w	r3, r3, #1
 80056ea:	3118      	adds	r1, #24
 80056ec:	428a      	cmp	r2, r1
 80056ee:	bf08      	it	eq
 80056f0:	f043 0301 	orreq.w	r3, r3, #1
 80056f4:	3118      	adds	r1, #24
 80056f6:	428a      	cmp	r2, r1
 80056f8:	bf08      	it	eq
 80056fa:	f043 0301 	orreq.w	r3, r3, #1
 80056fe:	3118      	adds	r1, #24
 8005700:	428a      	cmp	r2, r1
 8005702:	bf08      	it	eq
 8005704:	f043 0301 	orreq.w	r3, r3, #1
 8005708:	3118      	adds	r1, #24
 800570a:	428a      	cmp	r2, r1
 800570c:	bf08      	it	eq
 800570e:	f043 0301 	orreq.w	r3, r3, #1
 8005712:	3118      	adds	r1, #24
 8005714:	428a      	cmp	r2, r1
 8005716:	bf08      	it	eq
 8005718:	f043 0301 	orreq.w	r3, r3, #1
 800571c:	3118      	adds	r1, #24
 800571e:	428a      	cmp	r2, r1
 8005720:	bf08      	it	eq
 8005722:	f043 0301 	orreq.w	r3, r3, #1
 8005726:	b91b      	cbnz	r3, 8005730 <HAL_DMA_Start_IT+0x18c>
 8005728:	4b46      	ldr	r3, [pc, #280]	@ (8005844 <HAL_DMA_Start_IT+0x2a0>)
 800572a:	429a      	cmp	r2, r3
 800572c:	f040 80f9 	bne.w	8005922 <HAL_DMA_Start_IT+0x37e>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005730:	6813      	ldr	r3, [r2, #0]
 8005732:	f023 031e 	bic.w	r3, r3, #30
 8005736:	f043 0316 	orr.w	r3, r3, #22
 800573a:	6013      	str	r3, [r2, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 800573c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800573e:	b123      	cbz	r3, 800574a <HAL_DMA_Start_IT+0x1a6>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8005740:	6822      	ldr	r2, [r4, #0]
 8005742:	6813      	ldr	r3, [r2, #0]
 8005744:	f043 0308 	orr.w	r3, r3, #8
 8005748:	6013      	str	r3, [r2, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800574a:	6822      	ldr	r2, [r4, #0]
 800574c:	4b3b      	ldr	r3, [pc, #236]	@ (800583c <HAL_DMA_Start_IT+0x298>)
 800574e:	493c      	ldr	r1, [pc, #240]	@ (8005840 <HAL_DMA_Start_IT+0x29c>)
 8005750:	428a      	cmp	r2, r1
 8005752:	bf18      	it	ne
 8005754:	429a      	cmpne	r2, r3
 8005756:	bf0c      	ite	eq
 8005758:	2301      	moveq	r3, #1
 800575a:	2300      	movne	r3, #0
 800575c:	3118      	adds	r1, #24
 800575e:	428a      	cmp	r2, r1
 8005760:	bf08      	it	eq
 8005762:	f043 0301 	orreq.w	r3, r3, #1
 8005766:	3118      	adds	r1, #24
 8005768:	428a      	cmp	r2, r1
 800576a:	bf08      	it	eq
 800576c:	f043 0301 	orreq.w	r3, r3, #1
 8005770:	3118      	adds	r1, #24
 8005772:	428a      	cmp	r2, r1
 8005774:	bf08      	it	eq
 8005776:	f043 0301 	orreq.w	r3, r3, #1
 800577a:	3118      	adds	r1, #24
 800577c:	428a      	cmp	r2, r1
 800577e:	bf08      	it	eq
 8005780:	f043 0301 	orreq.w	r3, r3, #1
 8005784:	3118      	adds	r1, #24
 8005786:	428a      	cmp	r2, r1
 8005788:	bf08      	it	eq
 800578a:	f043 0301 	orreq.w	r3, r3, #1
 800578e:	3118      	adds	r1, #24
 8005790:	428a      	cmp	r2, r1
 8005792:	bf08      	it	eq
 8005794:	f043 0301 	orreq.w	r3, r3, #1
 8005798:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 800579c:	428a      	cmp	r2, r1
 800579e:	bf08      	it	eq
 80057a0:	f043 0301 	orreq.w	r3, r3, #1
 80057a4:	3118      	adds	r1, #24
 80057a6:	428a      	cmp	r2, r1
 80057a8:	bf08      	it	eq
 80057aa:	f043 0301 	orreq.w	r3, r3, #1
 80057ae:	3118      	adds	r1, #24
 80057b0:	428a      	cmp	r2, r1
 80057b2:	bf08      	it	eq
 80057b4:	f043 0301 	orreq.w	r3, r3, #1
 80057b8:	3118      	adds	r1, #24
 80057ba:	428a      	cmp	r2, r1
 80057bc:	bf08      	it	eq
 80057be:	f043 0301 	orreq.w	r3, r3, #1
 80057c2:	3118      	adds	r1, #24
 80057c4:	428a      	cmp	r2, r1
 80057c6:	bf08      	it	eq
 80057c8:	f043 0301 	orreq.w	r3, r3, #1
 80057cc:	3118      	adds	r1, #24
 80057ce:	428a      	cmp	r2, r1
 80057d0:	bf08      	it	eq
 80057d2:	f043 0301 	orreq.w	r3, r3, #1
 80057d6:	3118      	adds	r1, #24
 80057d8:	428a      	cmp	r2, r1
 80057da:	bf08      	it	eq
 80057dc:	f043 0301 	orreq.w	r3, r3, #1
 80057e0:	3118      	adds	r1, #24
 80057e2:	428a      	cmp	r2, r1
 80057e4:	bf08      	it	eq
 80057e6:	f043 0301 	orreq.w	r3, r3, #1
 80057ea:	4917      	ldr	r1, [pc, #92]	@ (8005848 <HAL_DMA_Start_IT+0x2a4>)
 80057ec:	428a      	cmp	r2, r1
 80057ee:	bf08      	it	eq
 80057f0:	f043 0301 	orreq.w	r3, r3, #1
 80057f4:	3114      	adds	r1, #20
 80057f6:	428a      	cmp	r2, r1
 80057f8:	bf08      	it	eq
 80057fa:	f043 0301 	orreq.w	r3, r3, #1
 80057fe:	3114      	adds	r1, #20
 8005800:	428a      	cmp	r2, r1
 8005802:	bf08      	it	eq
 8005804:	f043 0301 	orreq.w	r3, r3, #1
 8005808:	3114      	adds	r1, #20
 800580a:	428a      	cmp	r2, r1
 800580c:	bf08      	it	eq
 800580e:	f043 0301 	orreq.w	r3, r3, #1
 8005812:	3114      	adds	r1, #20
 8005814:	428a      	cmp	r2, r1
 8005816:	bf08      	it	eq
 8005818:	f043 0301 	orreq.w	r3, r3, #1
 800581c:	3114      	adds	r1, #20
 800581e:	428a      	cmp	r2, r1
 8005820:	bf08      	it	eq
 8005822:	f043 0301 	orreq.w	r3, r3, #1
 8005826:	3114      	adds	r1, #20
 8005828:	428a      	cmp	r2, r1
 800582a:	bf08      	it	eq
 800582c:	f043 0301 	orreq.w	r3, r3, #1
 8005830:	b973      	cbnz	r3, 8005850 <HAL_DMA_Start_IT+0x2ac>
 8005832:	4b06      	ldr	r3, [pc, #24]	@ (800584c <HAL_DMA_Start_IT+0x2a8>)
 8005834:	429a      	cmp	r2, r3
 8005836:	d11a      	bne.n	800586e <HAL_DMA_Start_IT+0x2ca>
 8005838:	e00a      	b.n	8005850 <HAL_DMA_Start_IT+0x2ac>
 800583a:	bf00      	nop
 800583c:	40020010 	.word	0x40020010
 8005840:	40020028 	.word	0x40020028
 8005844:	400204b8 	.word	0x400204b8
 8005848:	58025408 	.word	0x58025408
 800584c:	58025494 	.word	0x58025494
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005850:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 8005858:	d003      	beq.n	8005862 <HAL_DMA_Start_IT+0x2be>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800585a:	681a      	ldr	r2, [r3, #0]
 800585c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005860:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 8005862:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8005864:	b11b      	cbz	r3, 800586e <HAL_DMA_Start_IT+0x2ca>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800586c:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 800586e:	6822      	ldr	r2, [r4, #0]
 8005870:	4b39      	ldr	r3, [pc, #228]	@ (8005958 <HAL_DMA_Start_IT+0x3b4>)
 8005872:	493a      	ldr	r1, [pc, #232]	@ (800595c <HAL_DMA_Start_IT+0x3b8>)
 8005874:	428a      	cmp	r2, r1
 8005876:	bf18      	it	ne
 8005878:	429a      	cmpne	r2, r3
 800587a:	bf0c      	ite	eq
 800587c:	2301      	moveq	r3, #1
 800587e:	2300      	movne	r3, #0
 8005880:	3118      	adds	r1, #24
 8005882:	428a      	cmp	r2, r1
 8005884:	bf08      	it	eq
 8005886:	f043 0301 	orreq.w	r3, r3, #1
 800588a:	3118      	adds	r1, #24
 800588c:	428a      	cmp	r2, r1
 800588e:	bf08      	it	eq
 8005890:	f043 0301 	orreq.w	r3, r3, #1
 8005894:	3118      	adds	r1, #24
 8005896:	428a      	cmp	r2, r1
 8005898:	bf08      	it	eq
 800589a:	f043 0301 	orreq.w	r3, r3, #1
 800589e:	3118      	adds	r1, #24
 80058a0:	428a      	cmp	r2, r1
 80058a2:	bf08      	it	eq
 80058a4:	f043 0301 	orreq.w	r3, r3, #1
 80058a8:	3118      	adds	r1, #24
 80058aa:	428a      	cmp	r2, r1
 80058ac:	bf08      	it	eq
 80058ae:	f043 0301 	orreq.w	r3, r3, #1
 80058b2:	3118      	adds	r1, #24
 80058b4:	428a      	cmp	r2, r1
 80058b6:	bf08      	it	eq
 80058b8:	f043 0301 	orreq.w	r3, r3, #1
 80058bc:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 80058c0:	428a      	cmp	r2, r1
 80058c2:	bf08      	it	eq
 80058c4:	f043 0301 	orreq.w	r3, r3, #1
 80058c8:	3118      	adds	r1, #24
 80058ca:	428a      	cmp	r2, r1
 80058cc:	bf08      	it	eq
 80058ce:	f043 0301 	orreq.w	r3, r3, #1
 80058d2:	3118      	adds	r1, #24
 80058d4:	428a      	cmp	r2, r1
 80058d6:	bf08      	it	eq
 80058d8:	f043 0301 	orreq.w	r3, r3, #1
 80058dc:	3118      	adds	r1, #24
 80058de:	428a      	cmp	r2, r1
 80058e0:	bf08      	it	eq
 80058e2:	f043 0301 	orreq.w	r3, r3, #1
 80058e6:	3118      	adds	r1, #24
 80058e8:	428a      	cmp	r2, r1
 80058ea:	bf08      	it	eq
 80058ec:	f043 0301 	orreq.w	r3, r3, #1
 80058f0:	3118      	adds	r1, #24
 80058f2:	428a      	cmp	r2, r1
 80058f4:	bf08      	it	eq
 80058f6:	f043 0301 	orreq.w	r3, r3, #1
 80058fa:	3118      	adds	r1, #24
 80058fc:	428a      	cmp	r2, r1
 80058fe:	bf08      	it	eq
 8005900:	f043 0301 	orreq.w	r3, r3, #1
 8005904:	b913      	cbnz	r3, 800590c <HAL_DMA_Start_IT+0x368>
 8005906:	4b16      	ldr	r3, [pc, #88]	@ (8005960 <HAL_DMA_Start_IT+0x3bc>)
 8005908:	429a      	cmp	r2, r3
 800590a:	d11a      	bne.n	8005942 <HAL_DMA_Start_IT+0x39e>
 800590c:	6813      	ldr	r3, [r2, #0]
 800590e:	f043 0301 	orr.w	r3, r3, #1
 8005912:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005914:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8005916:	e65e      	b.n	80055d6 <HAL_DMA_Start_IT+0x32>
    __HAL_DMA_DISABLE(hdma);
 8005918:	6828      	ldr	r0, [r5, #0]
 800591a:	f020 0001 	bic.w	r0, r0, #1
 800591e:	6028      	str	r0, [r5, #0]
 8005920:	e6b3      	b.n	800568a <HAL_DMA_Start_IT+0xe6>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005922:	6813      	ldr	r3, [r2, #0]
 8005924:	f023 030e 	bic.w	r3, r3, #14
 8005928:	f043 030a 	orr.w	r3, r3, #10
 800592c:	6013      	str	r3, [r2, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 800592e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005930:	2b00      	cmp	r3, #0
 8005932:	f43f af0a 	beq.w	800574a <HAL_DMA_Start_IT+0x1a6>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005936:	6822      	ldr	r2, [r4, #0]
 8005938:	6813      	ldr	r3, [r2, #0]
 800593a:	f043 0304 	orr.w	r3, r3, #4
 800593e:	6013      	str	r3, [r2, #0]
 8005940:	e703      	b.n	800574a <HAL_DMA_Start_IT+0x1a6>
    __HAL_DMA_ENABLE(hdma);
 8005942:	6813      	ldr	r3, [r2, #0]
 8005944:	f043 0301 	orr.w	r3, r3, #1
 8005948:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800594a:	2000      	movs	r0, #0
 800594c:	e643      	b.n	80055d6 <HAL_DMA_Start_IT+0x32>
    return HAL_ERROR;
 800594e:	2001      	movs	r0, #1
}
 8005950:	4770      	bx	lr
  __HAL_LOCK(hdma);
 8005952:	2002      	movs	r0, #2
 8005954:	e63f      	b.n	80055d6 <HAL_DMA_Start_IT+0x32>
 8005956:	bf00      	nop
 8005958:	40020010 	.word	0x40020010
 800595c:	40020028 	.word	0x40020028
 8005960:	400204b8 	.word	0x400204b8

08005964 <HAL_DMA_Abort>:
{
 8005964:	b570      	push	{r4, r5, r6, lr}
 8005966:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005968:	f7fd fc34 	bl	80031d4 <HAL_GetTick>
  if(hdma == NULL)
 800596c:	2c00      	cmp	r4, #0
 800596e:	f000 8248 	beq.w	8005e02 <HAL_DMA_Abort+0x49e>
 8005972:	4605      	mov	r5, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005974:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8005978:	b2db      	uxtb	r3, r3
 800597a:	2b02      	cmp	r3, #2
 800597c:	d006      	beq.n	800598c <HAL_DMA_Abort+0x28>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800597e:	2380      	movs	r3, #128	@ 0x80
 8005980:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 8005982:	2300      	movs	r3, #0
 8005984:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 8005988:	2001      	movs	r0, #1
}
 800598a:	bd70      	pop	{r4, r5, r6, pc}
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800598c:	6822      	ldr	r2, [r4, #0]
 800598e:	4b92      	ldr	r3, [pc, #584]	@ (8005bd8 <HAL_DMA_Abort+0x274>)
 8005990:	4992      	ldr	r1, [pc, #584]	@ (8005bdc <HAL_DMA_Abort+0x278>)
 8005992:	428a      	cmp	r2, r1
 8005994:	bf18      	it	ne
 8005996:	429a      	cmpne	r2, r3
 8005998:	bf0c      	ite	eq
 800599a:	2301      	moveq	r3, #1
 800599c:	2300      	movne	r3, #0
 800599e:	3118      	adds	r1, #24
 80059a0:	428a      	cmp	r2, r1
 80059a2:	bf08      	it	eq
 80059a4:	f043 0301 	orreq.w	r3, r3, #1
 80059a8:	3118      	adds	r1, #24
 80059aa:	428a      	cmp	r2, r1
 80059ac:	bf08      	it	eq
 80059ae:	f043 0301 	orreq.w	r3, r3, #1
 80059b2:	3118      	adds	r1, #24
 80059b4:	428a      	cmp	r2, r1
 80059b6:	bf08      	it	eq
 80059b8:	f043 0301 	orreq.w	r3, r3, #1
 80059bc:	3118      	adds	r1, #24
 80059be:	428a      	cmp	r2, r1
 80059c0:	bf08      	it	eq
 80059c2:	f043 0301 	orreq.w	r3, r3, #1
 80059c6:	3118      	adds	r1, #24
 80059c8:	428a      	cmp	r2, r1
 80059ca:	bf08      	it	eq
 80059cc:	f043 0301 	orreq.w	r3, r3, #1
 80059d0:	3118      	adds	r1, #24
 80059d2:	428a      	cmp	r2, r1
 80059d4:	bf08      	it	eq
 80059d6:	f043 0301 	orreq.w	r3, r3, #1
 80059da:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 80059de:	428a      	cmp	r2, r1
 80059e0:	bf08      	it	eq
 80059e2:	f043 0301 	orreq.w	r3, r3, #1
 80059e6:	3118      	adds	r1, #24
 80059e8:	428a      	cmp	r2, r1
 80059ea:	bf08      	it	eq
 80059ec:	f043 0301 	orreq.w	r3, r3, #1
 80059f0:	3118      	adds	r1, #24
 80059f2:	428a      	cmp	r2, r1
 80059f4:	bf08      	it	eq
 80059f6:	f043 0301 	orreq.w	r3, r3, #1
 80059fa:	3118      	adds	r1, #24
 80059fc:	428a      	cmp	r2, r1
 80059fe:	bf08      	it	eq
 8005a00:	f043 0301 	orreq.w	r3, r3, #1
 8005a04:	3118      	adds	r1, #24
 8005a06:	428a      	cmp	r2, r1
 8005a08:	bf08      	it	eq
 8005a0a:	f043 0301 	orreq.w	r3, r3, #1
 8005a0e:	3118      	adds	r1, #24
 8005a10:	428a      	cmp	r2, r1
 8005a12:	bf08      	it	eq
 8005a14:	f043 0301 	orreq.w	r3, r3, #1
 8005a18:	3118      	adds	r1, #24
 8005a1a:	428a      	cmp	r2, r1
 8005a1c:	bf08      	it	eq
 8005a1e:	f043 0301 	orreq.w	r3, r3, #1
 8005a22:	b91b      	cbnz	r3, 8005a2c <HAL_DMA_Abort+0xc8>
 8005a24:	4b6e      	ldr	r3, [pc, #440]	@ (8005be0 <HAL_DMA_Abort+0x27c>)
 8005a26:	429a      	cmp	r2, r3
 8005a28:	f040 80f7 	bne.w	8005c1a <HAL_DMA_Abort+0x2b6>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005a2c:	6813      	ldr	r3, [r2, #0]
 8005a2e:	f023 031e 	bic.w	r3, r3, #30
 8005a32:	6013      	str	r3, [r2, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005a34:	6822      	ldr	r2, [r4, #0]
 8005a36:	6953      	ldr	r3, [r2, #20]
 8005a38:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a3c:	6153      	str	r3, [r2, #20]
      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8005a3e:	6826      	ldr	r6, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005a40:	6822      	ldr	r2, [r4, #0]
 8005a42:	4b65      	ldr	r3, [pc, #404]	@ (8005bd8 <HAL_DMA_Abort+0x274>)
 8005a44:	4965      	ldr	r1, [pc, #404]	@ (8005bdc <HAL_DMA_Abort+0x278>)
 8005a46:	428a      	cmp	r2, r1
 8005a48:	bf18      	it	ne
 8005a4a:	429a      	cmpne	r2, r3
 8005a4c:	bf0c      	ite	eq
 8005a4e:	2301      	moveq	r3, #1
 8005a50:	2300      	movne	r3, #0
 8005a52:	3118      	adds	r1, #24
 8005a54:	428a      	cmp	r2, r1
 8005a56:	bf08      	it	eq
 8005a58:	f043 0301 	orreq.w	r3, r3, #1
 8005a5c:	3118      	adds	r1, #24
 8005a5e:	428a      	cmp	r2, r1
 8005a60:	bf08      	it	eq
 8005a62:	f043 0301 	orreq.w	r3, r3, #1
 8005a66:	3118      	adds	r1, #24
 8005a68:	428a      	cmp	r2, r1
 8005a6a:	bf08      	it	eq
 8005a6c:	f043 0301 	orreq.w	r3, r3, #1
 8005a70:	3118      	adds	r1, #24
 8005a72:	428a      	cmp	r2, r1
 8005a74:	bf08      	it	eq
 8005a76:	f043 0301 	orreq.w	r3, r3, #1
 8005a7a:	3118      	adds	r1, #24
 8005a7c:	428a      	cmp	r2, r1
 8005a7e:	bf08      	it	eq
 8005a80:	f043 0301 	orreq.w	r3, r3, #1
 8005a84:	3118      	adds	r1, #24
 8005a86:	428a      	cmp	r2, r1
 8005a88:	bf08      	it	eq
 8005a8a:	f043 0301 	orreq.w	r3, r3, #1
 8005a8e:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8005a92:	428a      	cmp	r2, r1
 8005a94:	bf08      	it	eq
 8005a96:	f043 0301 	orreq.w	r3, r3, #1
 8005a9a:	3118      	adds	r1, #24
 8005a9c:	428a      	cmp	r2, r1
 8005a9e:	bf08      	it	eq
 8005aa0:	f043 0301 	orreq.w	r3, r3, #1
 8005aa4:	3118      	adds	r1, #24
 8005aa6:	428a      	cmp	r2, r1
 8005aa8:	bf08      	it	eq
 8005aaa:	f043 0301 	orreq.w	r3, r3, #1
 8005aae:	3118      	adds	r1, #24
 8005ab0:	428a      	cmp	r2, r1
 8005ab2:	bf08      	it	eq
 8005ab4:	f043 0301 	orreq.w	r3, r3, #1
 8005ab8:	3118      	adds	r1, #24
 8005aba:	428a      	cmp	r2, r1
 8005abc:	bf08      	it	eq
 8005abe:	f043 0301 	orreq.w	r3, r3, #1
 8005ac2:	3118      	adds	r1, #24
 8005ac4:	428a      	cmp	r2, r1
 8005ac6:	bf08      	it	eq
 8005ac8:	f043 0301 	orreq.w	r3, r3, #1
 8005acc:	3118      	adds	r1, #24
 8005ace:	428a      	cmp	r2, r1
 8005ad0:	bf08      	it	eq
 8005ad2:	f043 0301 	orreq.w	r3, r3, #1
 8005ad6:	3118      	adds	r1, #24
 8005ad8:	428a      	cmp	r2, r1
 8005ada:	bf08      	it	eq
 8005adc:	f043 0301 	orreq.w	r3, r3, #1
 8005ae0:	4940      	ldr	r1, [pc, #256]	@ (8005be4 <HAL_DMA_Abort+0x280>)
 8005ae2:	428a      	cmp	r2, r1
 8005ae4:	bf08      	it	eq
 8005ae6:	f043 0301 	orreq.w	r3, r3, #1
 8005aea:	3114      	adds	r1, #20
 8005aec:	428a      	cmp	r2, r1
 8005aee:	bf08      	it	eq
 8005af0:	f043 0301 	orreq.w	r3, r3, #1
 8005af4:	3114      	adds	r1, #20
 8005af6:	428a      	cmp	r2, r1
 8005af8:	bf08      	it	eq
 8005afa:	f043 0301 	orreq.w	r3, r3, #1
 8005afe:	3114      	adds	r1, #20
 8005b00:	428a      	cmp	r2, r1
 8005b02:	bf08      	it	eq
 8005b04:	f043 0301 	orreq.w	r3, r3, #1
 8005b08:	3114      	adds	r1, #20
 8005b0a:	428a      	cmp	r2, r1
 8005b0c:	bf08      	it	eq
 8005b0e:	f043 0301 	orreq.w	r3, r3, #1
 8005b12:	3114      	adds	r1, #20
 8005b14:	428a      	cmp	r2, r1
 8005b16:	bf08      	it	eq
 8005b18:	f043 0301 	orreq.w	r3, r3, #1
 8005b1c:	3114      	adds	r1, #20
 8005b1e:	428a      	cmp	r2, r1
 8005b20:	bf08      	it	eq
 8005b22:	f043 0301 	orreq.w	r3, r3, #1
 8005b26:	b913      	cbnz	r3, 8005b2e <HAL_DMA_Abort+0x1ca>
 8005b28:	4b2f      	ldr	r3, [pc, #188]	@ (8005be8 <HAL_DMA_Abort+0x284>)
 8005b2a:	429a      	cmp	r2, r3
 8005b2c:	d104      	bne.n	8005b38 <HAL_DMA_Abort+0x1d4>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005b2e:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8005b30:	6813      	ldr	r3, [r2, #0]
 8005b32:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b36:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8005b38:	6822      	ldr	r2, [r4, #0]
 8005b3a:	4b27      	ldr	r3, [pc, #156]	@ (8005bd8 <HAL_DMA_Abort+0x274>)
 8005b3c:	4927      	ldr	r1, [pc, #156]	@ (8005bdc <HAL_DMA_Abort+0x278>)
 8005b3e:	428a      	cmp	r2, r1
 8005b40:	bf18      	it	ne
 8005b42:	429a      	cmpne	r2, r3
 8005b44:	bf0c      	ite	eq
 8005b46:	2301      	moveq	r3, #1
 8005b48:	2300      	movne	r3, #0
 8005b4a:	3118      	adds	r1, #24
 8005b4c:	428a      	cmp	r2, r1
 8005b4e:	bf08      	it	eq
 8005b50:	f043 0301 	orreq.w	r3, r3, #1
 8005b54:	3118      	adds	r1, #24
 8005b56:	428a      	cmp	r2, r1
 8005b58:	bf08      	it	eq
 8005b5a:	f043 0301 	orreq.w	r3, r3, #1
 8005b5e:	3118      	adds	r1, #24
 8005b60:	428a      	cmp	r2, r1
 8005b62:	bf08      	it	eq
 8005b64:	f043 0301 	orreq.w	r3, r3, #1
 8005b68:	3118      	adds	r1, #24
 8005b6a:	428a      	cmp	r2, r1
 8005b6c:	bf08      	it	eq
 8005b6e:	f043 0301 	orreq.w	r3, r3, #1
 8005b72:	3118      	adds	r1, #24
 8005b74:	428a      	cmp	r2, r1
 8005b76:	bf08      	it	eq
 8005b78:	f043 0301 	orreq.w	r3, r3, #1
 8005b7c:	3118      	adds	r1, #24
 8005b7e:	428a      	cmp	r2, r1
 8005b80:	bf08      	it	eq
 8005b82:	f043 0301 	orreq.w	r3, r3, #1
 8005b86:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8005b8a:	428a      	cmp	r2, r1
 8005b8c:	bf08      	it	eq
 8005b8e:	f043 0301 	orreq.w	r3, r3, #1
 8005b92:	3118      	adds	r1, #24
 8005b94:	428a      	cmp	r2, r1
 8005b96:	bf08      	it	eq
 8005b98:	f043 0301 	orreq.w	r3, r3, #1
 8005b9c:	3118      	adds	r1, #24
 8005b9e:	428a      	cmp	r2, r1
 8005ba0:	bf08      	it	eq
 8005ba2:	f043 0301 	orreq.w	r3, r3, #1
 8005ba6:	3118      	adds	r1, #24
 8005ba8:	428a      	cmp	r2, r1
 8005baa:	bf08      	it	eq
 8005bac:	f043 0301 	orreq.w	r3, r3, #1
 8005bb0:	3118      	adds	r1, #24
 8005bb2:	428a      	cmp	r2, r1
 8005bb4:	bf08      	it	eq
 8005bb6:	f043 0301 	orreq.w	r3, r3, #1
 8005bba:	3118      	adds	r1, #24
 8005bbc:	428a      	cmp	r2, r1
 8005bbe:	bf08      	it	eq
 8005bc0:	f043 0301 	orreq.w	r3, r3, #1
 8005bc4:	3118      	adds	r1, #24
 8005bc6:	428a      	cmp	r2, r1
 8005bc8:	bf08      	it	eq
 8005bca:	f043 0301 	orreq.w	r3, r3, #1
 8005bce:	b96b      	cbnz	r3, 8005bec <HAL_DMA_Abort+0x288>
 8005bd0:	4b03      	ldr	r3, [pc, #12]	@ (8005be0 <HAL_DMA_Abort+0x27c>)
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	d127      	bne.n	8005c26 <HAL_DMA_Abort+0x2c2>
 8005bd6:	e009      	b.n	8005bec <HAL_DMA_Abort+0x288>
 8005bd8:	40020010 	.word	0x40020010
 8005bdc:	40020028 	.word	0x40020028
 8005be0:	400204b8 	.word	0x400204b8
 8005be4:	58025408 	.word	0x58025408
 8005be8:	58025494 	.word	0x58025494
 8005bec:	6813      	ldr	r3, [r2, #0]
 8005bee:	f023 0301 	bic.w	r3, r3, #1
 8005bf2:	6013      	str	r3, [r2, #0]
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005bf4:	6833      	ldr	r3, [r6, #0]
 8005bf6:	f013 0f01 	tst.w	r3, #1
 8005bfa:	d019      	beq.n	8005c30 <HAL_DMA_Abort+0x2cc>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005bfc:	f7fd faea 	bl	80031d4 <HAL_GetTick>
 8005c00:	1b40      	subs	r0, r0, r5
 8005c02:	2805      	cmp	r0, #5
 8005c04:	d9f6      	bls.n	8005bf4 <HAL_DMA_Abort+0x290>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005c06:	2320      	movs	r3, #32
 8005c08:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8005c0a:	2303      	movs	r3, #3
 8005c0c:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8005c10:	2300      	movs	r3, #0
 8005c12:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        return HAL_ERROR;
 8005c16:	2001      	movs	r0, #1
 8005c18:	e6b7      	b.n	800598a <HAL_DMA_Abort+0x26>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005c1a:	6813      	ldr	r3, [r2, #0]
 8005c1c:	f023 030e 	bic.w	r3, r3, #14
 8005c20:	6013      	str	r3, [r2, #0]
      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8005c22:	6826      	ldr	r6, [r4, #0]
 8005c24:	e70c      	b.n	8005a40 <HAL_DMA_Abort+0xdc>
    __HAL_DMA_DISABLE(hdma);
 8005c26:	6813      	ldr	r3, [r2, #0]
 8005c28:	f023 0301 	bic.w	r3, r3, #1
 8005c2c:	6013      	str	r3, [r2, #0]
 8005c2e:	e7e1      	b.n	8005bf4 <HAL_DMA_Abort+0x290>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005c30:	6822      	ldr	r2, [r4, #0]
 8005c32:	4b75      	ldr	r3, [pc, #468]	@ (8005e08 <HAL_DMA_Abort+0x4a4>)
 8005c34:	4975      	ldr	r1, [pc, #468]	@ (8005e0c <HAL_DMA_Abort+0x4a8>)
 8005c36:	428a      	cmp	r2, r1
 8005c38:	bf18      	it	ne
 8005c3a:	429a      	cmpne	r2, r3
 8005c3c:	bf0c      	ite	eq
 8005c3e:	2301      	moveq	r3, #1
 8005c40:	2300      	movne	r3, #0
 8005c42:	3118      	adds	r1, #24
 8005c44:	428a      	cmp	r2, r1
 8005c46:	bf08      	it	eq
 8005c48:	f043 0301 	orreq.w	r3, r3, #1
 8005c4c:	3118      	adds	r1, #24
 8005c4e:	428a      	cmp	r2, r1
 8005c50:	bf08      	it	eq
 8005c52:	f043 0301 	orreq.w	r3, r3, #1
 8005c56:	3118      	adds	r1, #24
 8005c58:	428a      	cmp	r2, r1
 8005c5a:	bf08      	it	eq
 8005c5c:	f043 0301 	orreq.w	r3, r3, #1
 8005c60:	3118      	adds	r1, #24
 8005c62:	428a      	cmp	r2, r1
 8005c64:	bf08      	it	eq
 8005c66:	f043 0301 	orreq.w	r3, r3, #1
 8005c6a:	3118      	adds	r1, #24
 8005c6c:	428a      	cmp	r2, r1
 8005c6e:	bf08      	it	eq
 8005c70:	f043 0301 	orreq.w	r3, r3, #1
 8005c74:	3118      	adds	r1, #24
 8005c76:	428a      	cmp	r2, r1
 8005c78:	bf08      	it	eq
 8005c7a:	f043 0301 	orreq.w	r3, r3, #1
 8005c7e:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8005c82:	428a      	cmp	r2, r1
 8005c84:	bf08      	it	eq
 8005c86:	f043 0301 	orreq.w	r3, r3, #1
 8005c8a:	3118      	adds	r1, #24
 8005c8c:	428a      	cmp	r2, r1
 8005c8e:	bf08      	it	eq
 8005c90:	f043 0301 	orreq.w	r3, r3, #1
 8005c94:	3118      	adds	r1, #24
 8005c96:	428a      	cmp	r2, r1
 8005c98:	bf08      	it	eq
 8005c9a:	f043 0301 	orreq.w	r3, r3, #1
 8005c9e:	3118      	adds	r1, #24
 8005ca0:	428a      	cmp	r2, r1
 8005ca2:	bf08      	it	eq
 8005ca4:	f043 0301 	orreq.w	r3, r3, #1
 8005ca8:	3118      	adds	r1, #24
 8005caa:	428a      	cmp	r2, r1
 8005cac:	bf08      	it	eq
 8005cae:	f043 0301 	orreq.w	r3, r3, #1
 8005cb2:	3118      	adds	r1, #24
 8005cb4:	428a      	cmp	r2, r1
 8005cb6:	bf08      	it	eq
 8005cb8:	f043 0301 	orreq.w	r3, r3, #1
 8005cbc:	3118      	adds	r1, #24
 8005cbe:	428a      	cmp	r2, r1
 8005cc0:	bf08      	it	eq
 8005cc2:	f043 0301 	orreq.w	r3, r3, #1
 8005cc6:	b91b      	cbnz	r3, 8005cd0 <HAL_DMA_Abort+0x36c>
 8005cc8:	4b51      	ldr	r3, [pc, #324]	@ (8005e10 <HAL_DMA_Abort+0x4ac>)
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	f040 8091 	bne.w	8005df2 <HAL_DMA_Abort+0x48e>
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005cd0:	6da1      	ldr	r1, [r4, #88]	@ 0x58
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005cd2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005cd4:	f003 021f 	and.w	r2, r3, #31
 8005cd8:	233f      	movs	r3, #63	@ 0x3f
 8005cda:	4093      	lsls	r3, r2
 8005cdc:	608b      	str	r3, [r1, #8]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005cde:	6822      	ldr	r2, [r4, #0]
 8005ce0:	4b49      	ldr	r3, [pc, #292]	@ (8005e08 <HAL_DMA_Abort+0x4a4>)
 8005ce2:	494a      	ldr	r1, [pc, #296]	@ (8005e0c <HAL_DMA_Abort+0x4a8>)
 8005ce4:	428a      	cmp	r2, r1
 8005ce6:	bf18      	it	ne
 8005ce8:	429a      	cmpne	r2, r3
 8005cea:	bf0c      	ite	eq
 8005cec:	2301      	moveq	r3, #1
 8005cee:	2300      	movne	r3, #0
 8005cf0:	3118      	adds	r1, #24
 8005cf2:	428a      	cmp	r2, r1
 8005cf4:	bf08      	it	eq
 8005cf6:	f043 0301 	orreq.w	r3, r3, #1
 8005cfa:	3118      	adds	r1, #24
 8005cfc:	428a      	cmp	r2, r1
 8005cfe:	bf08      	it	eq
 8005d00:	f043 0301 	orreq.w	r3, r3, #1
 8005d04:	3118      	adds	r1, #24
 8005d06:	428a      	cmp	r2, r1
 8005d08:	bf08      	it	eq
 8005d0a:	f043 0301 	orreq.w	r3, r3, #1
 8005d0e:	3118      	adds	r1, #24
 8005d10:	428a      	cmp	r2, r1
 8005d12:	bf08      	it	eq
 8005d14:	f043 0301 	orreq.w	r3, r3, #1
 8005d18:	3118      	adds	r1, #24
 8005d1a:	428a      	cmp	r2, r1
 8005d1c:	bf08      	it	eq
 8005d1e:	f043 0301 	orreq.w	r3, r3, #1
 8005d22:	3118      	adds	r1, #24
 8005d24:	428a      	cmp	r2, r1
 8005d26:	bf08      	it	eq
 8005d28:	f043 0301 	orreq.w	r3, r3, #1
 8005d2c:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8005d30:	428a      	cmp	r2, r1
 8005d32:	bf08      	it	eq
 8005d34:	f043 0301 	orreq.w	r3, r3, #1
 8005d38:	3118      	adds	r1, #24
 8005d3a:	428a      	cmp	r2, r1
 8005d3c:	bf08      	it	eq
 8005d3e:	f043 0301 	orreq.w	r3, r3, #1
 8005d42:	3118      	adds	r1, #24
 8005d44:	428a      	cmp	r2, r1
 8005d46:	bf08      	it	eq
 8005d48:	f043 0301 	orreq.w	r3, r3, #1
 8005d4c:	3118      	adds	r1, #24
 8005d4e:	428a      	cmp	r2, r1
 8005d50:	bf08      	it	eq
 8005d52:	f043 0301 	orreq.w	r3, r3, #1
 8005d56:	3118      	adds	r1, #24
 8005d58:	428a      	cmp	r2, r1
 8005d5a:	bf08      	it	eq
 8005d5c:	f043 0301 	orreq.w	r3, r3, #1
 8005d60:	3118      	adds	r1, #24
 8005d62:	428a      	cmp	r2, r1
 8005d64:	bf08      	it	eq
 8005d66:	f043 0301 	orreq.w	r3, r3, #1
 8005d6a:	3118      	adds	r1, #24
 8005d6c:	428a      	cmp	r2, r1
 8005d6e:	bf08      	it	eq
 8005d70:	f043 0301 	orreq.w	r3, r3, #1
 8005d74:	3118      	adds	r1, #24
 8005d76:	428a      	cmp	r2, r1
 8005d78:	bf08      	it	eq
 8005d7a:	f043 0301 	orreq.w	r3, r3, #1
 8005d7e:	4925      	ldr	r1, [pc, #148]	@ (8005e14 <HAL_DMA_Abort+0x4b0>)
 8005d80:	428a      	cmp	r2, r1
 8005d82:	bf08      	it	eq
 8005d84:	f043 0301 	orreq.w	r3, r3, #1
 8005d88:	3114      	adds	r1, #20
 8005d8a:	428a      	cmp	r2, r1
 8005d8c:	bf08      	it	eq
 8005d8e:	f043 0301 	orreq.w	r3, r3, #1
 8005d92:	3114      	adds	r1, #20
 8005d94:	428a      	cmp	r2, r1
 8005d96:	bf08      	it	eq
 8005d98:	f043 0301 	orreq.w	r3, r3, #1
 8005d9c:	3114      	adds	r1, #20
 8005d9e:	428a      	cmp	r2, r1
 8005da0:	bf08      	it	eq
 8005da2:	f043 0301 	orreq.w	r3, r3, #1
 8005da6:	3114      	adds	r1, #20
 8005da8:	428a      	cmp	r2, r1
 8005daa:	bf08      	it	eq
 8005dac:	f043 0301 	orreq.w	r3, r3, #1
 8005db0:	3114      	adds	r1, #20
 8005db2:	428a      	cmp	r2, r1
 8005db4:	bf08      	it	eq
 8005db6:	f043 0301 	orreq.w	r3, r3, #1
 8005dba:	3114      	adds	r1, #20
 8005dbc:	428a      	cmp	r2, r1
 8005dbe:	bf08      	it	eq
 8005dc0:	f043 0301 	orreq.w	r3, r3, #1
 8005dc4:	b913      	cbnz	r3, 8005dcc <HAL_DMA_Abort+0x468>
 8005dc6:	4b14      	ldr	r3, [pc, #80]	@ (8005e18 <HAL_DMA_Abort+0x4b4>)
 8005dc8:	429a      	cmp	r2, r3
 8005dca:	d10b      	bne.n	8005de4 <HAL_DMA_Abort+0x480>
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005dcc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005dce:	6ea2      	ldr	r2, [r4, #104]	@ 0x68
 8005dd0:	605a      	str	r2, [r3, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 8005dd2:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8005dd4:	b133      	cbz	r3, 8005de4 <HAL_DMA_Abort+0x480>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005dd6:	681a      	ldr	r2, [r3, #0]
 8005dd8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ddc:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005dde:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8005de0:	6f62      	ldr	r2, [r4, #116]	@ 0x74
 8005de2:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8005de4:	2301      	movs	r3, #1
 8005de6:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8005dea:	2000      	movs	r0, #0
 8005dec:	f884 0034 	strb.w	r0, [r4, #52]	@ 0x34
  return HAL_OK;
 8005df0:	e5cb      	b.n	800598a <HAL_DMA_Abort+0x26>
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005df2:	6da1      	ldr	r1, [r4, #88]	@ 0x58
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005df4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005df6:	f003 021f 	and.w	r2, r3, #31
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	4093      	lsls	r3, r2
 8005dfe:	604b      	str	r3, [r1, #4]
 8005e00:	e76d      	b.n	8005cde <HAL_DMA_Abort+0x37a>
    return HAL_ERROR;
 8005e02:	2001      	movs	r0, #1
 8005e04:	e5c1      	b.n	800598a <HAL_DMA_Abort+0x26>
 8005e06:	bf00      	nop
 8005e08:	40020010 	.word	0x40020010
 8005e0c:	40020028 	.word	0x40020028
 8005e10:	400204b8 	.word	0x400204b8
 8005e14:	58025408 	.word	0x58025408
 8005e18:	58025494 	.word	0x58025494

08005e1c <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 8005e1c:	2800      	cmp	r0, #0
 8005e1e:	f000 8162 	beq.w	80060e6 <HAL_DMA_Abort_IT+0x2ca>
{
 8005e22:	b508      	push	{r3, lr}
 8005e24:	4601      	mov	r1, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005e26:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	2b02      	cmp	r3, #2
 8005e2e:	d003      	beq.n	8005e38 <HAL_DMA_Abort_IT+0x1c>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005e30:	2380      	movs	r3, #128	@ 0x80
 8005e32:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8005e34:	2001      	movs	r0, #1
}
 8005e36:	bd08      	pop	{r3, pc}
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005e38:	6802      	ldr	r2, [r0, #0]
 8005e3a:	4b2b      	ldr	r3, [pc, #172]	@ (8005ee8 <HAL_DMA_Abort_IT+0xcc>)
 8005e3c:	482b      	ldr	r0, [pc, #172]	@ (8005eec <HAL_DMA_Abort_IT+0xd0>)
 8005e3e:	4282      	cmp	r2, r0
 8005e40:	bf18      	it	ne
 8005e42:	429a      	cmpne	r2, r3
 8005e44:	bf0c      	ite	eq
 8005e46:	2301      	moveq	r3, #1
 8005e48:	2300      	movne	r3, #0
 8005e4a:	3018      	adds	r0, #24
 8005e4c:	4282      	cmp	r2, r0
 8005e4e:	bf08      	it	eq
 8005e50:	f043 0301 	orreq.w	r3, r3, #1
 8005e54:	3018      	adds	r0, #24
 8005e56:	4282      	cmp	r2, r0
 8005e58:	bf08      	it	eq
 8005e5a:	f043 0301 	orreq.w	r3, r3, #1
 8005e5e:	3018      	adds	r0, #24
 8005e60:	4282      	cmp	r2, r0
 8005e62:	bf08      	it	eq
 8005e64:	f043 0301 	orreq.w	r3, r3, #1
 8005e68:	3018      	adds	r0, #24
 8005e6a:	4282      	cmp	r2, r0
 8005e6c:	bf08      	it	eq
 8005e6e:	f043 0301 	orreq.w	r3, r3, #1
 8005e72:	3018      	adds	r0, #24
 8005e74:	4282      	cmp	r2, r0
 8005e76:	bf08      	it	eq
 8005e78:	f043 0301 	orreq.w	r3, r3, #1
 8005e7c:	3018      	adds	r0, #24
 8005e7e:	4282      	cmp	r2, r0
 8005e80:	bf08      	it	eq
 8005e82:	f043 0301 	orreq.w	r3, r3, #1
 8005e86:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8005e8a:	4282      	cmp	r2, r0
 8005e8c:	bf08      	it	eq
 8005e8e:	f043 0301 	orreq.w	r3, r3, #1
 8005e92:	3018      	adds	r0, #24
 8005e94:	4282      	cmp	r2, r0
 8005e96:	bf08      	it	eq
 8005e98:	f043 0301 	orreq.w	r3, r3, #1
 8005e9c:	3018      	adds	r0, #24
 8005e9e:	4282      	cmp	r2, r0
 8005ea0:	bf08      	it	eq
 8005ea2:	f043 0301 	orreq.w	r3, r3, #1
 8005ea6:	3018      	adds	r0, #24
 8005ea8:	4282      	cmp	r2, r0
 8005eaa:	bf08      	it	eq
 8005eac:	f043 0301 	orreq.w	r3, r3, #1
 8005eb0:	3018      	adds	r0, #24
 8005eb2:	4282      	cmp	r2, r0
 8005eb4:	bf08      	it	eq
 8005eb6:	f043 0301 	orreq.w	r3, r3, #1
 8005eba:	3018      	adds	r0, #24
 8005ebc:	4282      	cmp	r2, r0
 8005ebe:	bf08      	it	eq
 8005ec0:	f043 0301 	orreq.w	r3, r3, #1
 8005ec4:	3018      	adds	r0, #24
 8005ec6:	4282      	cmp	r2, r0
 8005ec8:	bf08      	it	eq
 8005eca:	f043 0301 	orreq.w	r3, r3, #1
 8005ece:	b913      	cbnz	r3, 8005ed6 <HAL_DMA_Abort_IT+0xba>
 8005ed0:	4b07      	ldr	r3, [pc, #28]	@ (8005ef0 <HAL_DMA_Abort_IT+0xd4>)
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	d10e      	bne.n	8005ef4 <HAL_DMA_Abort_IT+0xd8>
      hdma->State = HAL_DMA_STATE_ABORT;
 8005ed6:	2304      	movs	r3, #4
 8005ed8:	f881 3035 	strb.w	r3, [r1, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 8005edc:	6813      	ldr	r3, [r2, #0]
 8005ede:	f023 0301 	bic.w	r3, r3, #1
 8005ee2:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8005ee4:	2000      	movs	r0, #0
      __HAL_DMA_DISABLE(hdma);
 8005ee6:	e7a6      	b.n	8005e36 <HAL_DMA_Abort_IT+0x1a>
 8005ee8:	40020010 	.word	0x40020010
 8005eec:	40020028 	.word	0x40020028
 8005ef0:	400204b8 	.word	0x400204b8
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005ef4:	6813      	ldr	r3, [r2, #0]
 8005ef6:	f023 030e 	bic.w	r3, r3, #14
 8005efa:	6013      	str	r3, [r2, #0]
      __HAL_DMA_DISABLE(hdma);
 8005efc:	680a      	ldr	r2, [r1, #0]
 8005efe:	4b7c      	ldr	r3, [pc, #496]	@ (80060f0 <HAL_DMA_Abort_IT+0x2d4>)
 8005f00:	f5a0 608f 	sub.w	r0, r0, #1144	@ 0x478
 8005f04:	4282      	cmp	r2, r0
 8005f06:	bf18      	it	ne
 8005f08:	429a      	cmpne	r2, r3
 8005f0a:	bf0c      	ite	eq
 8005f0c:	2301      	moveq	r3, #1
 8005f0e:	2300      	movne	r3, #0
 8005f10:	3018      	adds	r0, #24
 8005f12:	4282      	cmp	r2, r0
 8005f14:	bf08      	it	eq
 8005f16:	f043 0301 	orreq.w	r3, r3, #1
 8005f1a:	3018      	adds	r0, #24
 8005f1c:	4282      	cmp	r2, r0
 8005f1e:	bf08      	it	eq
 8005f20:	f043 0301 	orreq.w	r3, r3, #1
 8005f24:	3018      	adds	r0, #24
 8005f26:	4282      	cmp	r2, r0
 8005f28:	bf08      	it	eq
 8005f2a:	f043 0301 	orreq.w	r3, r3, #1
 8005f2e:	3018      	adds	r0, #24
 8005f30:	4282      	cmp	r2, r0
 8005f32:	bf08      	it	eq
 8005f34:	f043 0301 	orreq.w	r3, r3, #1
 8005f38:	3018      	adds	r0, #24
 8005f3a:	4282      	cmp	r2, r0
 8005f3c:	bf08      	it	eq
 8005f3e:	f043 0301 	orreq.w	r3, r3, #1
 8005f42:	3018      	adds	r0, #24
 8005f44:	4282      	cmp	r2, r0
 8005f46:	bf08      	it	eq
 8005f48:	f043 0301 	orreq.w	r3, r3, #1
 8005f4c:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8005f50:	4282      	cmp	r2, r0
 8005f52:	bf08      	it	eq
 8005f54:	f043 0301 	orreq.w	r3, r3, #1
 8005f58:	3018      	adds	r0, #24
 8005f5a:	4282      	cmp	r2, r0
 8005f5c:	bf08      	it	eq
 8005f5e:	f043 0301 	orreq.w	r3, r3, #1
 8005f62:	3018      	adds	r0, #24
 8005f64:	4282      	cmp	r2, r0
 8005f66:	bf08      	it	eq
 8005f68:	f043 0301 	orreq.w	r3, r3, #1
 8005f6c:	3018      	adds	r0, #24
 8005f6e:	4282      	cmp	r2, r0
 8005f70:	bf08      	it	eq
 8005f72:	f043 0301 	orreq.w	r3, r3, #1
 8005f76:	3018      	adds	r0, #24
 8005f78:	4282      	cmp	r2, r0
 8005f7a:	bf08      	it	eq
 8005f7c:	f043 0301 	orreq.w	r3, r3, #1
 8005f80:	3018      	adds	r0, #24
 8005f82:	4282      	cmp	r2, r0
 8005f84:	bf08      	it	eq
 8005f86:	f043 0301 	orreq.w	r3, r3, #1
 8005f8a:	3018      	adds	r0, #24
 8005f8c:	4282      	cmp	r2, r0
 8005f8e:	bf08      	it	eq
 8005f90:	f043 0301 	orreq.w	r3, r3, #1
 8005f94:	b91b      	cbnz	r3, 8005f9e <HAL_DMA_Abort_IT+0x182>
 8005f96:	4b57      	ldr	r3, [pc, #348]	@ (80060f4 <HAL_DMA_Abort_IT+0x2d8>)
 8005f98:	429a      	cmp	r2, r3
 8005f9a:	f040 809f 	bne.w	80060dc <HAL_DMA_Abort_IT+0x2c0>
 8005f9e:	6813      	ldr	r3, [r2, #0]
 8005fa0:	f023 0301 	bic.w	r3, r3, #1
 8005fa4:	6013      	str	r3, [r2, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005fa6:	680a      	ldr	r2, [r1, #0]
 8005fa8:	4b51      	ldr	r3, [pc, #324]	@ (80060f0 <HAL_DMA_Abort_IT+0x2d4>)
 8005faa:	4853      	ldr	r0, [pc, #332]	@ (80060f8 <HAL_DMA_Abort_IT+0x2dc>)
 8005fac:	4282      	cmp	r2, r0
 8005fae:	bf18      	it	ne
 8005fb0:	429a      	cmpne	r2, r3
 8005fb2:	bf0c      	ite	eq
 8005fb4:	2301      	moveq	r3, #1
 8005fb6:	2300      	movne	r3, #0
 8005fb8:	3018      	adds	r0, #24
 8005fba:	4282      	cmp	r2, r0
 8005fbc:	bf08      	it	eq
 8005fbe:	f043 0301 	orreq.w	r3, r3, #1
 8005fc2:	3018      	adds	r0, #24
 8005fc4:	4282      	cmp	r2, r0
 8005fc6:	bf08      	it	eq
 8005fc8:	f043 0301 	orreq.w	r3, r3, #1
 8005fcc:	3018      	adds	r0, #24
 8005fce:	4282      	cmp	r2, r0
 8005fd0:	bf08      	it	eq
 8005fd2:	f043 0301 	orreq.w	r3, r3, #1
 8005fd6:	3018      	adds	r0, #24
 8005fd8:	4282      	cmp	r2, r0
 8005fda:	bf08      	it	eq
 8005fdc:	f043 0301 	orreq.w	r3, r3, #1
 8005fe0:	3018      	adds	r0, #24
 8005fe2:	4282      	cmp	r2, r0
 8005fe4:	bf08      	it	eq
 8005fe6:	f043 0301 	orreq.w	r3, r3, #1
 8005fea:	3018      	adds	r0, #24
 8005fec:	4282      	cmp	r2, r0
 8005fee:	bf08      	it	eq
 8005ff0:	f043 0301 	orreq.w	r3, r3, #1
 8005ff4:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8005ff8:	4282      	cmp	r2, r0
 8005ffa:	bf08      	it	eq
 8005ffc:	f043 0301 	orreq.w	r3, r3, #1
 8006000:	3018      	adds	r0, #24
 8006002:	4282      	cmp	r2, r0
 8006004:	bf08      	it	eq
 8006006:	f043 0301 	orreq.w	r3, r3, #1
 800600a:	3018      	adds	r0, #24
 800600c:	4282      	cmp	r2, r0
 800600e:	bf08      	it	eq
 8006010:	f043 0301 	orreq.w	r3, r3, #1
 8006014:	3018      	adds	r0, #24
 8006016:	4282      	cmp	r2, r0
 8006018:	bf08      	it	eq
 800601a:	f043 0301 	orreq.w	r3, r3, #1
 800601e:	3018      	adds	r0, #24
 8006020:	4282      	cmp	r2, r0
 8006022:	bf08      	it	eq
 8006024:	f043 0301 	orreq.w	r3, r3, #1
 8006028:	3018      	adds	r0, #24
 800602a:	4282      	cmp	r2, r0
 800602c:	bf08      	it	eq
 800602e:	f043 0301 	orreq.w	r3, r3, #1
 8006032:	3018      	adds	r0, #24
 8006034:	4282      	cmp	r2, r0
 8006036:	bf08      	it	eq
 8006038:	f043 0301 	orreq.w	r3, r3, #1
 800603c:	3018      	adds	r0, #24
 800603e:	4282      	cmp	r2, r0
 8006040:	bf08      	it	eq
 8006042:	f043 0301 	orreq.w	r3, r3, #1
 8006046:	482d      	ldr	r0, [pc, #180]	@ (80060fc <HAL_DMA_Abort_IT+0x2e0>)
 8006048:	4282      	cmp	r2, r0
 800604a:	bf08      	it	eq
 800604c:	f043 0301 	orreq.w	r3, r3, #1
 8006050:	3014      	adds	r0, #20
 8006052:	4282      	cmp	r2, r0
 8006054:	bf08      	it	eq
 8006056:	f043 0301 	orreq.w	r3, r3, #1
 800605a:	3014      	adds	r0, #20
 800605c:	4282      	cmp	r2, r0
 800605e:	bf08      	it	eq
 8006060:	f043 0301 	orreq.w	r3, r3, #1
 8006064:	3014      	adds	r0, #20
 8006066:	4282      	cmp	r2, r0
 8006068:	bf08      	it	eq
 800606a:	f043 0301 	orreq.w	r3, r3, #1
 800606e:	3014      	adds	r0, #20
 8006070:	4282      	cmp	r2, r0
 8006072:	bf08      	it	eq
 8006074:	f043 0301 	orreq.w	r3, r3, #1
 8006078:	3014      	adds	r0, #20
 800607a:	4282      	cmp	r2, r0
 800607c:	bf08      	it	eq
 800607e:	f043 0301 	orreq.w	r3, r3, #1
 8006082:	3014      	adds	r0, #20
 8006084:	4282      	cmp	r2, r0
 8006086:	bf08      	it	eq
 8006088:	f043 0301 	orreq.w	r3, r3, #1
 800608c:	b913      	cbnz	r3, 8006094 <HAL_DMA_Abort_IT+0x278>
 800608e:	4b1c      	ldr	r3, [pc, #112]	@ (8006100 <HAL_DMA_Abort_IT+0x2e4>)
 8006090:	429a      	cmp	r2, r3
 8006092:	d117      	bne.n	80060c4 <HAL_DMA_Abort_IT+0x2a8>
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006094:	6e0a      	ldr	r2, [r1, #96]	@ 0x60
 8006096:	6813      	ldr	r3, [r2, #0]
 8006098:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800609c:	6013      	str	r3, [r2, #0]
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800609e:	6d88      	ldr	r0, [r1, #88]	@ 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80060a0:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 80060a2:	f003 021f 	and.w	r2, r3, #31
 80060a6:	2301      	movs	r3, #1
 80060a8:	4093      	lsls	r3, r2
 80060aa:	6043      	str	r3, [r0, #4]
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80060ac:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 80060ae:	6e8a      	ldr	r2, [r1, #104]	@ 0x68
 80060b0:	605a      	str	r2, [r3, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 80060b2:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 80060b4:	b133      	cbz	r3, 80060c4 <HAL_DMA_Abort_IT+0x2a8>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80060bc:	601a      	str	r2, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80060be:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 80060c0:	6f4a      	ldr	r2, [r1, #116]	@ 0x74
 80060c2:	605a      	str	r2, [r3, #4]
      hdma->State = HAL_DMA_STATE_READY;
 80060c4:	2301      	movs	r3, #1
 80060c6:	f881 3035 	strb.w	r3, [r1, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 80060ca:	2300      	movs	r3, #0
 80060cc:	f881 3034 	strb.w	r3, [r1, #52]	@ 0x34
      if(hdma->XferAbortCallback != NULL)
 80060d0:	6d0b      	ldr	r3, [r1, #80]	@ 0x50
 80060d2:	b153      	cbz	r3, 80060ea <HAL_DMA_Abort_IT+0x2ce>
        hdma->XferAbortCallback(hdma);
 80060d4:	4608      	mov	r0, r1
 80060d6:	4798      	blx	r3
  return HAL_OK;
 80060d8:	2000      	movs	r0, #0
 80060da:	e6ac      	b.n	8005e36 <HAL_DMA_Abort_IT+0x1a>
      __HAL_DMA_DISABLE(hdma);
 80060dc:	6813      	ldr	r3, [r2, #0]
 80060de:	f023 0301 	bic.w	r3, r3, #1
 80060e2:	6013      	str	r3, [r2, #0]
 80060e4:	e75f      	b.n	8005fa6 <HAL_DMA_Abort_IT+0x18a>
    return HAL_ERROR;
 80060e6:	2001      	movs	r0, #1
}
 80060e8:	4770      	bx	lr
  return HAL_OK;
 80060ea:	2000      	movs	r0, #0
 80060ec:	e6a3      	b.n	8005e36 <HAL_DMA_Abort_IT+0x1a>
 80060ee:	bf00      	nop
 80060f0:	40020010 	.word	0x40020010
 80060f4:	400204b8 	.word	0x400204b8
 80060f8:	40020028 	.word	0x40020028
 80060fc:	58025408 	.word	0x58025408
 8006100:	58025494 	.word	0x58025494

08006104 <HAL_DMA_IRQHandler>:
{
 8006104:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006106:	b083      	sub	sp, #12
 8006108:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 800610a:	2300      	movs	r3, #0
 800610c:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 800610e:	4b94      	ldr	r3, [pc, #592]	@ (8006360 <HAL_DMA_IRQHandler+0x25c>)
 8006110:	681f      	ldr	r7, [r3, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006112:	6d86      	ldr	r6, [r0, #88]	@ 0x58
  tmpisr_dma  = regs_dma->ISR;
 8006114:	6835      	ldr	r5, [r6, #0]
  tmpisr_bdma = regs_bdma->ISR;
 8006116:	6831      	ldr	r1, [r6, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006118:	6802      	ldr	r2, [r0, #0]
 800611a:	4b92      	ldr	r3, [pc, #584]	@ (8006364 <HAL_DMA_IRQHandler+0x260>)
 800611c:	4892      	ldr	r0, [pc, #584]	@ (8006368 <HAL_DMA_IRQHandler+0x264>)
 800611e:	4282      	cmp	r2, r0
 8006120:	bf18      	it	ne
 8006122:	429a      	cmpne	r2, r3
 8006124:	bf0c      	ite	eq
 8006126:	2301      	moveq	r3, #1
 8006128:	2300      	movne	r3, #0
 800612a:	3018      	adds	r0, #24
 800612c:	4282      	cmp	r2, r0
 800612e:	bf08      	it	eq
 8006130:	f043 0301 	orreq.w	r3, r3, #1
 8006134:	3018      	adds	r0, #24
 8006136:	4282      	cmp	r2, r0
 8006138:	bf08      	it	eq
 800613a:	f043 0301 	orreq.w	r3, r3, #1
 800613e:	3018      	adds	r0, #24
 8006140:	4282      	cmp	r2, r0
 8006142:	bf08      	it	eq
 8006144:	f043 0301 	orreq.w	r3, r3, #1
 8006148:	3018      	adds	r0, #24
 800614a:	4282      	cmp	r2, r0
 800614c:	bf08      	it	eq
 800614e:	f043 0301 	orreq.w	r3, r3, #1
 8006152:	3018      	adds	r0, #24
 8006154:	4282      	cmp	r2, r0
 8006156:	bf08      	it	eq
 8006158:	f043 0301 	orreq.w	r3, r3, #1
 800615c:	3018      	adds	r0, #24
 800615e:	4282      	cmp	r2, r0
 8006160:	bf08      	it	eq
 8006162:	f043 0301 	orreq.w	r3, r3, #1
 8006166:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 800616a:	4282      	cmp	r2, r0
 800616c:	bf08      	it	eq
 800616e:	f043 0301 	orreq.w	r3, r3, #1
 8006172:	3018      	adds	r0, #24
 8006174:	4282      	cmp	r2, r0
 8006176:	bf08      	it	eq
 8006178:	f043 0301 	orreq.w	r3, r3, #1
 800617c:	3018      	adds	r0, #24
 800617e:	4282      	cmp	r2, r0
 8006180:	bf08      	it	eq
 8006182:	f043 0301 	orreq.w	r3, r3, #1
 8006186:	3018      	adds	r0, #24
 8006188:	4282      	cmp	r2, r0
 800618a:	bf08      	it	eq
 800618c:	f043 0301 	orreq.w	r3, r3, #1
 8006190:	3018      	adds	r0, #24
 8006192:	4282      	cmp	r2, r0
 8006194:	bf08      	it	eq
 8006196:	f043 0301 	orreq.w	r3, r3, #1
 800619a:	3018      	adds	r0, #24
 800619c:	4282      	cmp	r2, r0
 800619e:	bf08      	it	eq
 80061a0:	f043 0301 	orreq.w	r3, r3, #1
 80061a4:	3018      	adds	r0, #24
 80061a6:	4282      	cmp	r2, r0
 80061a8:	bf08      	it	eq
 80061aa:	f043 0301 	orreq.w	r3, r3, #1
 80061ae:	b91b      	cbnz	r3, 80061b8 <HAL_DMA_IRQHandler+0xb4>
 80061b0:	4b6e      	ldr	r3, [pc, #440]	@ (800636c <HAL_DMA_IRQHandler+0x268>)
 80061b2:	429a      	cmp	r2, r3
 80061b4:	f040 8081 	bne.w	80062ba <HAL_DMA_IRQHandler+0x1b6>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80061b8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80061ba:	f003 031f 	and.w	r3, r3, #31
 80061be:	2108      	movs	r1, #8
 80061c0:	4099      	lsls	r1, r3
 80061c2:	4229      	tst	r1, r5
 80061c4:	f000 83b8 	beq.w	8006938 <HAL_DMA_IRQHandler+0x834>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80061c8:	6811      	ldr	r1, [r2, #0]
 80061ca:	f011 0f04 	tst.w	r1, #4
 80061ce:	f000 83b3 	beq.w	8006938 <HAL_DMA_IRQHandler+0x834>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80061d2:	6813      	ldr	r3, [r2, #0]
 80061d4:	f023 0304 	bic.w	r3, r3, #4
 80061d8:	6013      	str	r3, [r2, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80061da:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80061dc:	f003 021f 	and.w	r2, r3, #31
 80061e0:	2308      	movs	r3, #8
 80061e2:	4093      	lsls	r3, r2
 80061e4:	60b3      	str	r3, [r6, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80061e6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80061e8:	f043 0301 	orr.w	r3, r3, #1
 80061ec:	6563      	str	r3, [r4, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80061ee:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80061f0:	f003 031f 	and.w	r3, r3, #31
 80061f4:	fa25 f203 	lsr.w	r2, r5, r3
 80061f8:	f012 0f01 	tst.w	r2, #1
 80061fc:	f000 80c6 	beq.w	800638c <HAL_DMA_IRQHandler+0x288>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8006200:	6822      	ldr	r2, [r4, #0]
 8006202:	4958      	ldr	r1, [pc, #352]	@ (8006364 <HAL_DMA_IRQHandler+0x260>)
 8006204:	4858      	ldr	r0, [pc, #352]	@ (8006368 <HAL_DMA_IRQHandler+0x264>)
 8006206:	4282      	cmp	r2, r0
 8006208:	bf18      	it	ne
 800620a:	428a      	cmpne	r2, r1
 800620c:	bf0c      	ite	eq
 800620e:	2101      	moveq	r1, #1
 8006210:	2100      	movne	r1, #0
 8006212:	3018      	adds	r0, #24
 8006214:	4282      	cmp	r2, r0
 8006216:	bf08      	it	eq
 8006218:	f041 0101 	orreq.w	r1, r1, #1
 800621c:	3018      	adds	r0, #24
 800621e:	4282      	cmp	r2, r0
 8006220:	bf08      	it	eq
 8006222:	f041 0101 	orreq.w	r1, r1, #1
 8006226:	3018      	adds	r0, #24
 8006228:	4282      	cmp	r2, r0
 800622a:	bf08      	it	eq
 800622c:	f041 0101 	orreq.w	r1, r1, #1
 8006230:	3018      	adds	r0, #24
 8006232:	4282      	cmp	r2, r0
 8006234:	bf08      	it	eq
 8006236:	f041 0101 	orreq.w	r1, r1, #1
 800623a:	3018      	adds	r0, #24
 800623c:	4282      	cmp	r2, r0
 800623e:	bf08      	it	eq
 8006240:	f041 0101 	orreq.w	r1, r1, #1
 8006244:	3018      	adds	r0, #24
 8006246:	4282      	cmp	r2, r0
 8006248:	bf08      	it	eq
 800624a:	f041 0101 	orreq.w	r1, r1, #1
 800624e:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8006252:	4282      	cmp	r2, r0
 8006254:	bf08      	it	eq
 8006256:	f041 0101 	orreq.w	r1, r1, #1
 800625a:	3018      	adds	r0, #24
 800625c:	4282      	cmp	r2, r0
 800625e:	bf08      	it	eq
 8006260:	f041 0101 	orreq.w	r1, r1, #1
 8006264:	3018      	adds	r0, #24
 8006266:	4282      	cmp	r2, r0
 8006268:	bf08      	it	eq
 800626a:	f041 0101 	orreq.w	r1, r1, #1
 800626e:	3018      	adds	r0, #24
 8006270:	4282      	cmp	r2, r0
 8006272:	bf08      	it	eq
 8006274:	f041 0101 	orreq.w	r1, r1, #1
 8006278:	3018      	adds	r0, #24
 800627a:	4282      	cmp	r2, r0
 800627c:	bf08      	it	eq
 800627e:	f041 0101 	orreq.w	r1, r1, #1
 8006282:	3018      	adds	r0, #24
 8006284:	4282      	cmp	r2, r0
 8006286:	bf08      	it	eq
 8006288:	f041 0101 	orreq.w	r1, r1, #1
 800628c:	3018      	adds	r0, #24
 800628e:	4282      	cmp	r2, r0
 8006290:	bf08      	it	eq
 8006292:	f041 0101 	orreq.w	r1, r1, #1
 8006296:	b911      	cbnz	r1, 800629e <HAL_DMA_IRQHandler+0x19a>
 8006298:	4934      	ldr	r1, [pc, #208]	@ (800636c <HAL_DMA_IRQHandler+0x268>)
 800629a:	428a      	cmp	r2, r1
 800629c:	d150      	bne.n	8006340 <HAL_DMA_IRQHandler+0x23c>
 800629e:	6952      	ldr	r2, [r2, #20]
 80062a0:	f012 0f80 	tst.w	r2, #128	@ 0x80
 80062a4:	d16a      	bne.n	800637c <HAL_DMA_IRQHandler+0x278>
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80062a6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80062a8:	f003 031f 	and.w	r3, r3, #31
 80062ac:	2104      	movs	r1, #4
 80062ae:	4099      	lsls	r1, r3
 80062b0:	420d      	tst	r5, r1
 80062b2:	f000 80d7 	beq.w	8006464 <HAL_DMA_IRQHandler+0x360>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80062b6:	6822      	ldr	r2, [r4, #0]
 80062b8:	e34d      	b.n	8006956 <HAL_DMA_IRQHandler+0x852>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80062ba:	4b2d      	ldr	r3, [pc, #180]	@ (8006370 <HAL_DMA_IRQHandler+0x26c>)
 80062bc:	482d      	ldr	r0, [pc, #180]	@ (8006374 <HAL_DMA_IRQHandler+0x270>)
 80062be:	4282      	cmp	r2, r0
 80062c0:	bf18      	it	ne
 80062c2:	429a      	cmpne	r2, r3
 80062c4:	bf0c      	ite	eq
 80062c6:	2301      	moveq	r3, #1
 80062c8:	2300      	movne	r3, #0
 80062ca:	3014      	adds	r0, #20
 80062cc:	4282      	cmp	r2, r0
 80062ce:	bf08      	it	eq
 80062d0:	f043 0301 	orreq.w	r3, r3, #1
 80062d4:	3014      	adds	r0, #20
 80062d6:	4282      	cmp	r2, r0
 80062d8:	bf08      	it	eq
 80062da:	f043 0301 	orreq.w	r3, r3, #1
 80062de:	3014      	adds	r0, #20
 80062e0:	4282      	cmp	r2, r0
 80062e2:	bf08      	it	eq
 80062e4:	f043 0301 	orreq.w	r3, r3, #1
 80062e8:	3014      	adds	r0, #20
 80062ea:	4282      	cmp	r2, r0
 80062ec:	bf08      	it	eq
 80062ee:	f043 0301 	orreq.w	r3, r3, #1
 80062f2:	3014      	adds	r0, #20
 80062f4:	4282      	cmp	r2, r0
 80062f6:	bf08      	it	eq
 80062f8:	f043 0301 	orreq.w	r3, r3, #1
 80062fc:	b91b      	cbnz	r3, 8006306 <HAL_DMA_IRQHandler+0x202>
 80062fe:	4b1e      	ldr	r3, [pc, #120]	@ (8006378 <HAL_DMA_IRQHandler+0x274>)
 8006300:	429a      	cmp	r2, r3
 8006302:	f040 81f8 	bne.w	80066f6 <HAL_DMA_IRQHandler+0x5f2>
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006306:	6813      	ldr	r3, [r2, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006308:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 800630a:	f000 001f 	and.w	r0, r0, #31
 800630e:	2504      	movs	r5, #4
 8006310:	4085      	lsls	r5, r0
 8006312:	420d      	tst	r5, r1
 8006314:	f000 825d 	beq.w	80067d2 <HAL_DMA_IRQHandler+0x6ce>
 8006318:	f013 0f04 	tst.w	r3, #4
 800631c:	f000 8259 	beq.w	80067d2 <HAL_DMA_IRQHandler+0x6ce>
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006320:	6075      	str	r5, [r6, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006322:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8006326:	f000 81f3 	beq.w	8006710 <HAL_DMA_IRQHandler+0x60c>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800632a:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800632e:	f040 81e9 	bne.w	8006704 <HAL_DMA_IRQHandler+0x600>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006332:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8006334:	2b00      	cmp	r3, #0
 8006336:	f000 81de 	beq.w	80066f6 <HAL_DMA_IRQHandler+0x5f2>
            hdma->XferM1HalfCpltCallback(hdma);
 800633a:	4620      	mov	r0, r4
 800633c:	4798      	blx	r3
 800633e:	e1da      	b.n	80066f6 <HAL_DMA_IRQHandler+0x5f2>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8006340:	6811      	ldr	r1, [r2, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006342:	2104      	movs	r1, #4
 8006344:	fa01 f303 	lsl.w	r3, r1, r3
 8006348:	422b      	tst	r3, r5
 800634a:	d178      	bne.n	800643e <HAL_DMA_IRQHandler+0x33a>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800634c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800634e:	f003 031f 	and.w	r3, r3, #31
 8006352:	2110      	movs	r1, #16
 8006354:	4099      	lsls	r1, r3
 8006356:	420d      	tst	r5, r1
 8006358:	f000 8309 	beq.w	800696e <HAL_DMA_IRQHandler+0x86a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800635c:	6822      	ldr	r2, [r4, #0]
 800635e:	e078      	b.n	8006452 <HAL_DMA_IRQHandler+0x34e>
 8006360:	24000004 	.word	0x24000004
 8006364:	40020010 	.word	0x40020010
 8006368:	40020028 	.word	0x40020028
 800636c:	400204b8 	.word	0x400204b8
 8006370:	58025408 	.word	0x58025408
 8006374:	5802541c 	.word	0x5802541c
 8006378:	58025494 	.word	0x58025494
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800637c:	2201      	movs	r2, #1
 800637e:	fa02 f303 	lsl.w	r3, r2, r3
 8006382:	60b3      	str	r3, [r6, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006384:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006386:	f043 0302 	orr.w	r3, r3, #2
 800638a:	6563      	str	r3, [r4, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800638c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800638e:	f003 031f 	and.w	r3, r3, #31
 8006392:	2104      	movs	r1, #4
 8006394:	4099      	lsls	r1, r3
 8006396:	4229      	tst	r1, r5
 8006398:	d064      	beq.n	8006464 <HAL_DMA_IRQHandler+0x360>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800639a:	6822      	ldr	r2, [r4, #0]
 800639c:	4b8c      	ldr	r3, [pc, #560]	@ (80065d0 <HAL_DMA_IRQHandler+0x4cc>)
 800639e:	488d      	ldr	r0, [pc, #564]	@ (80065d4 <HAL_DMA_IRQHandler+0x4d0>)
 80063a0:	4282      	cmp	r2, r0
 80063a2:	bf18      	it	ne
 80063a4:	429a      	cmpne	r2, r3
 80063a6:	bf0c      	ite	eq
 80063a8:	2301      	moveq	r3, #1
 80063aa:	2300      	movne	r3, #0
 80063ac:	3018      	adds	r0, #24
 80063ae:	4282      	cmp	r2, r0
 80063b0:	bf08      	it	eq
 80063b2:	f043 0301 	orreq.w	r3, r3, #1
 80063b6:	3018      	adds	r0, #24
 80063b8:	4282      	cmp	r2, r0
 80063ba:	bf08      	it	eq
 80063bc:	f043 0301 	orreq.w	r3, r3, #1
 80063c0:	3018      	adds	r0, #24
 80063c2:	4282      	cmp	r2, r0
 80063c4:	bf08      	it	eq
 80063c6:	f043 0301 	orreq.w	r3, r3, #1
 80063ca:	3018      	adds	r0, #24
 80063cc:	4282      	cmp	r2, r0
 80063ce:	bf08      	it	eq
 80063d0:	f043 0301 	orreq.w	r3, r3, #1
 80063d4:	3018      	adds	r0, #24
 80063d6:	4282      	cmp	r2, r0
 80063d8:	bf08      	it	eq
 80063da:	f043 0301 	orreq.w	r3, r3, #1
 80063de:	3018      	adds	r0, #24
 80063e0:	4282      	cmp	r2, r0
 80063e2:	bf08      	it	eq
 80063e4:	f043 0301 	orreq.w	r3, r3, #1
 80063e8:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 80063ec:	4282      	cmp	r2, r0
 80063ee:	bf08      	it	eq
 80063f0:	f043 0301 	orreq.w	r3, r3, #1
 80063f4:	3018      	adds	r0, #24
 80063f6:	4282      	cmp	r2, r0
 80063f8:	bf08      	it	eq
 80063fa:	f043 0301 	orreq.w	r3, r3, #1
 80063fe:	3018      	adds	r0, #24
 8006400:	4282      	cmp	r2, r0
 8006402:	bf08      	it	eq
 8006404:	f043 0301 	orreq.w	r3, r3, #1
 8006408:	3018      	adds	r0, #24
 800640a:	4282      	cmp	r2, r0
 800640c:	bf08      	it	eq
 800640e:	f043 0301 	orreq.w	r3, r3, #1
 8006412:	3018      	adds	r0, #24
 8006414:	4282      	cmp	r2, r0
 8006416:	bf08      	it	eq
 8006418:	f043 0301 	orreq.w	r3, r3, #1
 800641c:	3018      	adds	r0, #24
 800641e:	4282      	cmp	r2, r0
 8006420:	bf08      	it	eq
 8006422:	f043 0301 	orreq.w	r3, r3, #1
 8006426:	3018      	adds	r0, #24
 8006428:	4282      	cmp	r2, r0
 800642a:	bf08      	it	eq
 800642c:	f043 0301 	orreq.w	r3, r3, #1
 8006430:	2b00      	cmp	r3, #0
 8006432:	f040 8290 	bne.w	8006956 <HAL_DMA_IRQHandler+0x852>
 8006436:	4b68      	ldr	r3, [pc, #416]	@ (80065d8 <HAL_DMA_IRQHandler+0x4d4>)
 8006438:	429a      	cmp	r2, r3
 800643a:	f000 828c 	beq.w	8006956 <HAL_DMA_IRQHandler+0x852>
 800643e:	6813      	ldr	r3, [r2, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006440:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006442:	f003 031f 	and.w	r3, r3, #31
 8006446:	2110      	movs	r1, #16
 8006448:	4099      	lsls	r1, r3
 800644a:	420d      	tst	r5, r1
 800644c:	f000 828f 	beq.w	800696e <HAL_DMA_IRQHandler+0x86a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8006450:	6822      	ldr	r2, [r4, #0]
 8006452:	6813      	ldr	r3, [r2, #0]
 8006454:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006458:	e05e      	b.n	8006518 <HAL_DMA_IRQHandler+0x414>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800645a:	60b1      	str	r1, [r6, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800645c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800645e:	f043 0304 	orr.w	r3, r3, #4
 8006462:	6563      	str	r3, [r4, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006464:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006466:	f003 031f 	and.w	r3, r3, #31
 800646a:	2110      	movs	r1, #16
 800646c:	4099      	lsls	r1, r3
 800646e:	4229      	tst	r1, r5
 8006470:	f000 827d 	beq.w	800696e <HAL_DMA_IRQHandler+0x86a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8006474:	6822      	ldr	r2, [r4, #0]
 8006476:	4b56      	ldr	r3, [pc, #344]	@ (80065d0 <HAL_DMA_IRQHandler+0x4cc>)
 8006478:	4856      	ldr	r0, [pc, #344]	@ (80065d4 <HAL_DMA_IRQHandler+0x4d0>)
 800647a:	4282      	cmp	r2, r0
 800647c:	bf18      	it	ne
 800647e:	429a      	cmpne	r2, r3
 8006480:	bf0c      	ite	eq
 8006482:	2301      	moveq	r3, #1
 8006484:	2300      	movne	r3, #0
 8006486:	3018      	adds	r0, #24
 8006488:	4282      	cmp	r2, r0
 800648a:	bf08      	it	eq
 800648c:	f043 0301 	orreq.w	r3, r3, #1
 8006490:	3018      	adds	r0, #24
 8006492:	4282      	cmp	r2, r0
 8006494:	bf08      	it	eq
 8006496:	f043 0301 	orreq.w	r3, r3, #1
 800649a:	3018      	adds	r0, #24
 800649c:	4282      	cmp	r2, r0
 800649e:	bf08      	it	eq
 80064a0:	f043 0301 	orreq.w	r3, r3, #1
 80064a4:	3018      	adds	r0, #24
 80064a6:	4282      	cmp	r2, r0
 80064a8:	bf08      	it	eq
 80064aa:	f043 0301 	orreq.w	r3, r3, #1
 80064ae:	3018      	adds	r0, #24
 80064b0:	4282      	cmp	r2, r0
 80064b2:	bf08      	it	eq
 80064b4:	f043 0301 	orreq.w	r3, r3, #1
 80064b8:	3018      	adds	r0, #24
 80064ba:	4282      	cmp	r2, r0
 80064bc:	bf08      	it	eq
 80064be:	f043 0301 	orreq.w	r3, r3, #1
 80064c2:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 80064c6:	4282      	cmp	r2, r0
 80064c8:	bf08      	it	eq
 80064ca:	f043 0301 	orreq.w	r3, r3, #1
 80064ce:	3018      	adds	r0, #24
 80064d0:	4282      	cmp	r2, r0
 80064d2:	bf08      	it	eq
 80064d4:	f043 0301 	orreq.w	r3, r3, #1
 80064d8:	3018      	adds	r0, #24
 80064da:	4282      	cmp	r2, r0
 80064dc:	bf08      	it	eq
 80064de:	f043 0301 	orreq.w	r3, r3, #1
 80064e2:	3018      	adds	r0, #24
 80064e4:	4282      	cmp	r2, r0
 80064e6:	bf08      	it	eq
 80064e8:	f043 0301 	orreq.w	r3, r3, #1
 80064ec:	3018      	adds	r0, #24
 80064ee:	4282      	cmp	r2, r0
 80064f0:	bf08      	it	eq
 80064f2:	f043 0301 	orreq.w	r3, r3, #1
 80064f6:	3018      	adds	r0, #24
 80064f8:	4282      	cmp	r2, r0
 80064fa:	bf08      	it	eq
 80064fc:	f043 0301 	orreq.w	r3, r3, #1
 8006500:	3018      	adds	r0, #24
 8006502:	4282      	cmp	r2, r0
 8006504:	bf08      	it	eq
 8006506:	f043 0301 	orreq.w	r3, r3, #1
 800650a:	b913      	cbnz	r3, 8006512 <HAL_DMA_IRQHandler+0x40e>
 800650c:	4b32      	ldr	r3, [pc, #200]	@ (80065d8 <HAL_DMA_IRQHandler+0x4d4>)
 800650e:	429a      	cmp	r2, r3
 8006510:	d19f      	bne.n	8006452 <HAL_DMA_IRQHandler+0x34e>
 8006512:	6813      	ldr	r3, [r2, #0]
 8006514:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006518:	2b00      	cmp	r3, #0
 800651a:	f000 8228 	beq.w	800696e <HAL_DMA_IRQHandler+0x86a>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800651e:	60b1      	str	r1, [r6, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006520:	6823      	ldr	r3, [r4, #0]
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8006528:	d011      	beq.n	800654e <HAL_DMA_IRQHandler+0x44a>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8006530:	d106      	bne.n	8006540 <HAL_DMA_IRQHandler+0x43c>
            if(hdma->XferHalfCpltCallback != NULL)
 8006532:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006534:	2b00      	cmp	r3, #0
 8006536:	f000 821a 	beq.w	800696e <HAL_DMA_IRQHandler+0x86a>
              hdma->XferHalfCpltCallback(hdma);
 800653a:	4620      	mov	r0, r4
 800653c:	4798      	blx	r3
 800653e:	e216      	b.n	800696e <HAL_DMA_IRQHandler+0x86a>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8006540:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8006542:	2b00      	cmp	r3, #0
 8006544:	f000 8213 	beq.w	800696e <HAL_DMA_IRQHandler+0x86a>
              hdma->XferM1HalfCpltCallback(hdma);
 8006548:	4620      	mov	r0, r4
 800654a:	4798      	blx	r3
 800654c:	e20f      	b.n	800696e <HAL_DMA_IRQHandler+0x86a>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800654e:	681a      	ldr	r2, [r3, #0]
 8006550:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8006554:	d103      	bne.n	800655e <HAL_DMA_IRQHandler+0x45a>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006556:	681a      	ldr	r2, [r3, #0]
 8006558:	f022 0208 	bic.w	r2, r2, #8
 800655c:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 800655e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006560:	2b00      	cmp	r3, #0
 8006562:	f000 8204 	beq.w	800696e <HAL_DMA_IRQHandler+0x86a>
            hdma->XferHalfCpltCallback(hdma);
 8006566:	4620      	mov	r0, r4
 8006568:	4798      	blx	r3
 800656a:	e200      	b.n	800696e <HAL_DMA_IRQHandler+0x86a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800656c:	680b      	ldr	r3, [r1, #0]
 800656e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006572:	e257      	b.n	8006a24 <HAL_DMA_IRQHandler+0x920>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006574:	6822      	ldr	r2, [r4, #0]
 8006576:	6813      	ldr	r3, [r2, #0]
 8006578:	f023 0316 	bic.w	r3, r3, #22
 800657c:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800657e:	6822      	ldr	r2, [r4, #0]
 8006580:	6953      	ldr	r3, [r2, #20]
 8006582:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006586:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006588:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800658a:	b1bb      	cbz	r3, 80065bc <HAL_DMA_IRQHandler+0x4b8>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800658c:	6822      	ldr	r2, [r4, #0]
 800658e:	6813      	ldr	r3, [r2, #0]
 8006590:	f023 0308 	bic.w	r3, r3, #8
 8006594:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006596:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006598:	f003 021f 	and.w	r2, r3, #31
 800659c:	233f      	movs	r3, #63	@ 0x3f
 800659e:	4093      	lsls	r3, r2
 80065a0:	60b3      	str	r3, [r6, #8]
          hdma->State = HAL_DMA_STATE_READY;
 80065a2:	2301      	movs	r3, #1
 80065a4:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 80065a8:	2300      	movs	r3, #0
 80065aa:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
          if(hdma->XferAbortCallback != NULL)
 80065ae:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	f000 80a0 	beq.w	80066f6 <HAL_DMA_IRQHandler+0x5f2>
            hdma->XferAbortCallback(hdma);
 80065b6:	4620      	mov	r0, r4
 80065b8:	4798      	blx	r3
 80065ba:	e09c      	b.n	80066f6 <HAL_DMA_IRQHandler+0x5f2>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80065bc:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d1e4      	bne.n	800658c <HAL_DMA_IRQHandler+0x488>
 80065c2:	e7e8      	b.n	8006596 <HAL_DMA_IRQHandler+0x492>
            if(hdma->XferCpltCallback != NULL)
 80065c4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80065c6:	b1db      	cbz	r3, 8006600 <HAL_DMA_IRQHandler+0x4fc>
              hdma->XferCpltCallback(hdma);
 80065c8:	4620      	mov	r0, r4
 80065ca:	4798      	blx	r3
 80065cc:	e018      	b.n	8006600 <HAL_DMA_IRQHandler+0x4fc>
 80065ce:	bf00      	nop
 80065d0:	40020010 	.word	0x40020010
 80065d4:	40020028 	.word	0x40020028
 80065d8:	400204b8 	.word	0x400204b8
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80065dc:	681a      	ldr	r2, [r3, #0]
 80065de:	f412 7f80 	tst.w	r2, #256	@ 0x100
 80065e2:	d109      	bne.n	80065f8 <HAL_DMA_IRQHandler+0x4f4>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80065e4:	681a      	ldr	r2, [r3, #0]
 80065e6:	f022 0210 	bic.w	r2, r2, #16
 80065ea:	601a      	str	r2, [r3, #0]
            hdma->State = HAL_DMA_STATE_READY;
 80065ec:	2301      	movs	r3, #1
 80065ee:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
            __HAL_UNLOCK(hdma);
 80065f2:	2300      	movs	r3, #0
 80065f4:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
          if(hdma->XferCpltCallback != NULL)
 80065f8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80065fa:	b10b      	cbz	r3, 8006600 <HAL_DMA_IRQHandler+0x4fc>
            hdma->XferCpltCallback(hdma);
 80065fc:	4620      	mov	r0, r4
 80065fe:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006600:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006602:	2b00      	cmp	r3, #0
 8006604:	d077      	beq.n	80066f6 <HAL_DMA_IRQHandler+0x5f2>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006606:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006608:	f013 0f01 	tst.w	r3, #1
 800660c:	d06f      	beq.n	80066ee <HAL_DMA_IRQHandler+0x5ea>
        hdma->State = HAL_DMA_STATE_ABORT;
 800660e:	2304      	movs	r3, #4
 8006610:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_DMA_DISABLE(hdma);
 8006614:	6822      	ldr	r2, [r4, #0]
 8006616:	4b7e      	ldr	r3, [pc, #504]	@ (8006810 <HAL_DMA_IRQHandler+0x70c>)
 8006618:	497e      	ldr	r1, [pc, #504]	@ (8006814 <HAL_DMA_IRQHandler+0x710>)
 800661a:	428a      	cmp	r2, r1
 800661c:	bf18      	it	ne
 800661e:	429a      	cmpne	r2, r3
 8006620:	bf0c      	ite	eq
 8006622:	2301      	moveq	r3, #1
 8006624:	2300      	movne	r3, #0
 8006626:	3118      	adds	r1, #24
 8006628:	428a      	cmp	r2, r1
 800662a:	bf08      	it	eq
 800662c:	f043 0301 	orreq.w	r3, r3, #1
 8006630:	3118      	adds	r1, #24
 8006632:	428a      	cmp	r2, r1
 8006634:	bf08      	it	eq
 8006636:	f043 0301 	orreq.w	r3, r3, #1
 800663a:	3118      	adds	r1, #24
 800663c:	428a      	cmp	r2, r1
 800663e:	bf08      	it	eq
 8006640:	f043 0301 	orreq.w	r3, r3, #1
 8006644:	3118      	adds	r1, #24
 8006646:	428a      	cmp	r2, r1
 8006648:	bf08      	it	eq
 800664a:	f043 0301 	orreq.w	r3, r3, #1
 800664e:	3118      	adds	r1, #24
 8006650:	428a      	cmp	r2, r1
 8006652:	bf08      	it	eq
 8006654:	f043 0301 	orreq.w	r3, r3, #1
 8006658:	3118      	adds	r1, #24
 800665a:	428a      	cmp	r2, r1
 800665c:	bf08      	it	eq
 800665e:	f043 0301 	orreq.w	r3, r3, #1
 8006662:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8006666:	428a      	cmp	r2, r1
 8006668:	bf08      	it	eq
 800666a:	f043 0301 	orreq.w	r3, r3, #1
 800666e:	3118      	adds	r1, #24
 8006670:	428a      	cmp	r2, r1
 8006672:	bf08      	it	eq
 8006674:	f043 0301 	orreq.w	r3, r3, #1
 8006678:	3118      	adds	r1, #24
 800667a:	428a      	cmp	r2, r1
 800667c:	bf08      	it	eq
 800667e:	f043 0301 	orreq.w	r3, r3, #1
 8006682:	3118      	adds	r1, #24
 8006684:	428a      	cmp	r2, r1
 8006686:	bf08      	it	eq
 8006688:	f043 0301 	orreq.w	r3, r3, #1
 800668c:	3118      	adds	r1, #24
 800668e:	428a      	cmp	r2, r1
 8006690:	bf08      	it	eq
 8006692:	f043 0301 	orreq.w	r3, r3, #1
 8006696:	3118      	adds	r1, #24
 8006698:	428a      	cmp	r2, r1
 800669a:	bf08      	it	eq
 800669c:	f043 0301 	orreq.w	r3, r3, #1
 80066a0:	3118      	adds	r1, #24
 80066a2:	428a      	cmp	r2, r1
 80066a4:	bf08      	it	eq
 80066a6:	f043 0301 	orreq.w	r3, r3, #1
 80066aa:	b913      	cbnz	r3, 80066b2 <HAL_DMA_IRQHandler+0x5ae>
 80066ac:	4b5a      	ldr	r3, [pc, #360]	@ (8006818 <HAL_DMA_IRQHandler+0x714>)
 80066ae:	429a      	cmp	r2, r3
 80066b0:	d123      	bne.n	80066fa <HAL_DMA_IRQHandler+0x5f6>
 80066b2:	6813      	ldr	r3, [r2, #0]
 80066b4:	f023 0301 	bic.w	r3, r3, #1
 80066b8:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80066ba:	4a58      	ldr	r2, [pc, #352]	@ (800681c <HAL_DMA_IRQHandler+0x718>)
 80066bc:	fba2 7207 	umull	r7, r2, r2, r7
 80066c0:	0a92      	lsrs	r2, r2, #10
          if (++count > timeout)
 80066c2:	9b01      	ldr	r3, [sp, #4]
 80066c4:	3301      	adds	r3, #1
 80066c6:	9301      	str	r3, [sp, #4]
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d804      	bhi.n	80066d6 <HAL_DMA_IRQHandler+0x5d2>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80066cc:	6823      	ldr	r3, [r4, #0]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f013 0f01 	tst.w	r3, #1
 80066d4:	d1f5      	bne.n	80066c2 <HAL_DMA_IRQHandler+0x5be>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80066d6:	6823      	ldr	r3, [r4, #0]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f013 0f01 	tst.w	r3, #1
          hdma->State = HAL_DMA_STATE_ERROR;
 80066de:	bf14      	ite	ne
 80066e0:	2303      	movne	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 80066e2:	2301      	moveq	r3, #1
 80066e4:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 80066e8:	2300      	movs	r3, #0
 80066ea:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
      if(hdma->XferErrorCallback != NULL)
 80066ee:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80066f0:	b10b      	cbz	r3, 80066f6 <HAL_DMA_IRQHandler+0x5f2>
        hdma->XferErrorCallback(hdma);
 80066f2:	4620      	mov	r0, r4
 80066f4:	4798      	blx	r3
}
 80066f6:	b003      	add	sp, #12
 80066f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_DMA_DISABLE(hdma);
 80066fa:	6813      	ldr	r3, [r2, #0]
 80066fc:	f023 0301 	bic.w	r3, r3, #1
 8006700:	6013      	str	r3, [r2, #0]
 8006702:	e7da      	b.n	80066ba <HAL_DMA_IRQHandler+0x5b6>
          if(hdma->XferHalfCpltCallback != NULL)
 8006704:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006706:	2b00      	cmp	r3, #0
 8006708:	d0f5      	beq.n	80066f6 <HAL_DMA_IRQHandler+0x5f2>
            hdma->XferHalfCpltCallback(hdma);
 800670a:	4620      	mov	r0, r4
 800670c:	4798      	blx	r3
 800670e:	e7f2      	b.n	80066f6 <HAL_DMA_IRQHandler+0x5f2>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006710:	f013 0f20 	tst.w	r3, #32
 8006714:	d152      	bne.n	80067bc <HAL_DMA_IRQHandler+0x6b8>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006716:	6822      	ldr	r2, [r4, #0]
 8006718:	4b3d      	ldr	r3, [pc, #244]	@ (8006810 <HAL_DMA_IRQHandler+0x70c>)
 800671a:	493e      	ldr	r1, [pc, #248]	@ (8006814 <HAL_DMA_IRQHandler+0x710>)
 800671c:	428a      	cmp	r2, r1
 800671e:	bf18      	it	ne
 8006720:	429a      	cmpne	r2, r3
 8006722:	bf0c      	ite	eq
 8006724:	2301      	moveq	r3, #1
 8006726:	2300      	movne	r3, #0
 8006728:	3118      	adds	r1, #24
 800672a:	428a      	cmp	r2, r1
 800672c:	bf08      	it	eq
 800672e:	f043 0301 	orreq.w	r3, r3, #1
 8006732:	3118      	adds	r1, #24
 8006734:	428a      	cmp	r2, r1
 8006736:	bf08      	it	eq
 8006738:	f043 0301 	orreq.w	r3, r3, #1
 800673c:	3118      	adds	r1, #24
 800673e:	428a      	cmp	r2, r1
 8006740:	bf08      	it	eq
 8006742:	f043 0301 	orreq.w	r3, r3, #1
 8006746:	3118      	adds	r1, #24
 8006748:	428a      	cmp	r2, r1
 800674a:	bf08      	it	eq
 800674c:	f043 0301 	orreq.w	r3, r3, #1
 8006750:	3118      	adds	r1, #24
 8006752:	428a      	cmp	r2, r1
 8006754:	bf08      	it	eq
 8006756:	f043 0301 	orreq.w	r3, r3, #1
 800675a:	3118      	adds	r1, #24
 800675c:	428a      	cmp	r2, r1
 800675e:	bf08      	it	eq
 8006760:	f043 0301 	orreq.w	r3, r3, #1
 8006764:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8006768:	428a      	cmp	r2, r1
 800676a:	bf08      	it	eq
 800676c:	f043 0301 	orreq.w	r3, r3, #1
 8006770:	3118      	adds	r1, #24
 8006772:	428a      	cmp	r2, r1
 8006774:	bf08      	it	eq
 8006776:	f043 0301 	orreq.w	r3, r3, #1
 800677a:	3118      	adds	r1, #24
 800677c:	428a      	cmp	r2, r1
 800677e:	bf08      	it	eq
 8006780:	f043 0301 	orreq.w	r3, r3, #1
 8006784:	3118      	adds	r1, #24
 8006786:	428a      	cmp	r2, r1
 8006788:	bf08      	it	eq
 800678a:	f043 0301 	orreq.w	r3, r3, #1
 800678e:	3118      	adds	r1, #24
 8006790:	428a      	cmp	r2, r1
 8006792:	bf08      	it	eq
 8006794:	f043 0301 	orreq.w	r3, r3, #1
 8006798:	3118      	adds	r1, #24
 800679a:	428a      	cmp	r2, r1
 800679c:	bf08      	it	eq
 800679e:	f043 0301 	orreq.w	r3, r3, #1
 80067a2:	3118      	adds	r1, #24
 80067a4:	428a      	cmp	r2, r1
 80067a6:	bf08      	it	eq
 80067a8:	f043 0301 	orreq.w	r3, r3, #1
 80067ac:	b913      	cbnz	r3, 80067b4 <HAL_DMA_IRQHandler+0x6b0>
 80067ae:	4b1a      	ldr	r3, [pc, #104]	@ (8006818 <HAL_DMA_IRQHandler+0x714>)
 80067b0:	429a      	cmp	r2, r3
 80067b2:	d109      	bne.n	80067c8 <HAL_DMA_IRQHandler+0x6c4>
 80067b4:	6813      	ldr	r3, [r2, #0]
 80067b6:	f023 0308 	bic.w	r3, r3, #8
 80067ba:	6013      	str	r3, [r2, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 80067bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d099      	beq.n	80066f6 <HAL_DMA_IRQHandler+0x5f2>
          hdma->XferHalfCpltCallback(hdma);
 80067c2:	4620      	mov	r0, r4
 80067c4:	4798      	blx	r3
 80067c6:	e796      	b.n	80066f6 <HAL_DMA_IRQHandler+0x5f2>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80067c8:	6813      	ldr	r3, [r2, #0]
 80067ca:	f023 0304 	bic.w	r3, r3, #4
 80067ce:	6013      	str	r3, [r2, #0]
 80067d0:	e7f4      	b.n	80067bc <HAL_DMA_IRQHandler+0x6b8>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80067d2:	2502      	movs	r5, #2
 80067d4:	4085      	lsls	r5, r0
 80067d6:	420d      	tst	r5, r1
 80067d8:	f000 808a 	beq.w	80068f0 <HAL_DMA_IRQHandler+0x7ec>
 80067dc:	f013 0f02 	tst.w	r3, #2
 80067e0:	f000 8086 	beq.w	80068f0 <HAL_DMA_IRQHandler+0x7ec>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80067e4:	6075      	str	r5, [r6, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80067e6:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 80067ea:	d019      	beq.n	8006820 <HAL_DMA_IRQHandler+0x71c>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80067ec:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80067f0:	d106      	bne.n	8006800 <HAL_DMA_IRQHandler+0x6fc>
          if(hdma->XferM1CpltCallback != NULL)
 80067f2:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	f43f af7e 	beq.w	80066f6 <HAL_DMA_IRQHandler+0x5f2>
            hdma->XferM1CpltCallback(hdma);
 80067fa:	4620      	mov	r0, r4
 80067fc:	4798      	blx	r3
 80067fe:	e77a      	b.n	80066f6 <HAL_DMA_IRQHandler+0x5f2>
          if(hdma->XferCpltCallback != NULL)
 8006800:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006802:	2b00      	cmp	r3, #0
 8006804:	f43f af77 	beq.w	80066f6 <HAL_DMA_IRQHandler+0x5f2>
            hdma->XferCpltCallback(hdma);
 8006808:	4620      	mov	r0, r4
 800680a:	4798      	blx	r3
 800680c:	e773      	b.n	80066f6 <HAL_DMA_IRQHandler+0x5f2>
 800680e:	bf00      	nop
 8006810:	40020010 	.word	0x40020010
 8006814:	40020028 	.word	0x40020028
 8006818:	400204b8 	.word	0x400204b8
 800681c:	1b4e81b5 	.word	0x1b4e81b5
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006820:	f013 0f20 	tst.w	r3, #32
 8006824:	d158      	bne.n	80068d8 <HAL_DMA_IRQHandler+0x7d4>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006826:	6822      	ldr	r2, [r4, #0]
 8006828:	4b8c      	ldr	r3, [pc, #560]	@ (8006a5c <HAL_DMA_IRQHandler+0x958>)
 800682a:	498d      	ldr	r1, [pc, #564]	@ (8006a60 <HAL_DMA_IRQHandler+0x95c>)
 800682c:	428a      	cmp	r2, r1
 800682e:	bf18      	it	ne
 8006830:	429a      	cmpne	r2, r3
 8006832:	bf0c      	ite	eq
 8006834:	2301      	moveq	r3, #1
 8006836:	2300      	movne	r3, #0
 8006838:	3118      	adds	r1, #24
 800683a:	428a      	cmp	r2, r1
 800683c:	bf08      	it	eq
 800683e:	f043 0301 	orreq.w	r3, r3, #1
 8006842:	3118      	adds	r1, #24
 8006844:	428a      	cmp	r2, r1
 8006846:	bf08      	it	eq
 8006848:	f043 0301 	orreq.w	r3, r3, #1
 800684c:	3118      	adds	r1, #24
 800684e:	428a      	cmp	r2, r1
 8006850:	bf08      	it	eq
 8006852:	f043 0301 	orreq.w	r3, r3, #1
 8006856:	3118      	adds	r1, #24
 8006858:	428a      	cmp	r2, r1
 800685a:	bf08      	it	eq
 800685c:	f043 0301 	orreq.w	r3, r3, #1
 8006860:	3118      	adds	r1, #24
 8006862:	428a      	cmp	r2, r1
 8006864:	bf08      	it	eq
 8006866:	f043 0301 	orreq.w	r3, r3, #1
 800686a:	3118      	adds	r1, #24
 800686c:	428a      	cmp	r2, r1
 800686e:	bf08      	it	eq
 8006870:	f043 0301 	orreq.w	r3, r3, #1
 8006874:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8006878:	428a      	cmp	r2, r1
 800687a:	bf08      	it	eq
 800687c:	f043 0301 	orreq.w	r3, r3, #1
 8006880:	3118      	adds	r1, #24
 8006882:	428a      	cmp	r2, r1
 8006884:	bf08      	it	eq
 8006886:	f043 0301 	orreq.w	r3, r3, #1
 800688a:	3118      	adds	r1, #24
 800688c:	428a      	cmp	r2, r1
 800688e:	bf08      	it	eq
 8006890:	f043 0301 	orreq.w	r3, r3, #1
 8006894:	3118      	adds	r1, #24
 8006896:	428a      	cmp	r2, r1
 8006898:	bf08      	it	eq
 800689a:	f043 0301 	orreq.w	r3, r3, #1
 800689e:	3118      	adds	r1, #24
 80068a0:	428a      	cmp	r2, r1
 80068a2:	bf08      	it	eq
 80068a4:	f043 0301 	orreq.w	r3, r3, #1
 80068a8:	3118      	adds	r1, #24
 80068aa:	428a      	cmp	r2, r1
 80068ac:	bf08      	it	eq
 80068ae:	f043 0301 	orreq.w	r3, r3, #1
 80068b2:	3118      	adds	r1, #24
 80068b4:	428a      	cmp	r2, r1
 80068b6:	bf08      	it	eq
 80068b8:	f043 0301 	orreq.w	r3, r3, #1
 80068bc:	b913      	cbnz	r3, 80068c4 <HAL_DMA_IRQHandler+0x7c0>
 80068be:	4b69      	ldr	r3, [pc, #420]	@ (8006a64 <HAL_DMA_IRQHandler+0x960>)
 80068c0:	429a      	cmp	r2, r3
 80068c2:	d110      	bne.n	80068e6 <HAL_DMA_IRQHandler+0x7e2>
 80068c4:	6813      	ldr	r3, [r2, #0]
 80068c6:	f023 0314 	bic.w	r3, r3, #20
 80068ca:	6013      	str	r3, [r2, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80068cc:	2301      	movs	r3, #1
 80068ce:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 80068d2:	2300      	movs	r3, #0
 80068d4:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 80068d8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80068da:	2b00      	cmp	r3, #0
 80068dc:	f43f af0b 	beq.w	80066f6 <HAL_DMA_IRQHandler+0x5f2>
          hdma->XferCpltCallback(hdma);
 80068e0:	4620      	mov	r0, r4
 80068e2:	4798      	blx	r3
 80068e4:	e707      	b.n	80066f6 <HAL_DMA_IRQHandler+0x5f2>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80068e6:	6813      	ldr	r3, [r2, #0]
 80068e8:	f023 030a 	bic.w	r3, r3, #10
 80068ec:	6013      	str	r3, [r2, #0]
 80068ee:	e7ed      	b.n	80068cc <HAL_DMA_IRQHandler+0x7c8>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80068f0:	2508      	movs	r5, #8
 80068f2:	fa05 f000 	lsl.w	r0, r5, r0
 80068f6:	4208      	tst	r0, r1
 80068f8:	f43f aefd 	beq.w	80066f6 <HAL_DMA_IRQHandler+0x5f2>
 80068fc:	f013 0f08 	tst.w	r3, #8
 8006900:	f43f aef9 	beq.w	80066f6 <HAL_DMA_IRQHandler+0x5f2>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006904:	6813      	ldr	r3, [r2, #0]
 8006906:	f023 030e 	bic.w	r3, r3, #14
 800690a:	6013      	str	r3, [r2, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800690c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800690e:	f003 031f 	and.w	r3, r3, #31
 8006912:	2201      	movs	r2, #1
 8006914:	fa02 f303 	lsl.w	r3, r2, r3
 8006918:	6073      	str	r3, [r6, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800691a:	6562      	str	r2, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_READY;
 800691c:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8006920:	2300      	movs	r3, #0
 8006922:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
      if (hdma->XferErrorCallback != NULL)
 8006926:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8006928:	2b00      	cmp	r3, #0
 800692a:	f43f aee4 	beq.w	80066f6 <HAL_DMA_IRQHandler+0x5f2>
        hdma->XferErrorCallback(hdma);
 800692e:	4620      	mov	r0, r4
 8006930:	4798      	blx	r3
  }
 8006932:	e6e0      	b.n	80066f6 <HAL_DMA_IRQHandler+0x5f2>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8006934:	6822      	ldr	r2, [r4, #0]
 8006936:	e5ec      	b.n	8006512 <HAL_DMA_IRQHandler+0x40e>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006938:	fa25 f103 	lsr.w	r1, r5, r3
 800693c:	f011 0f01 	tst.w	r1, #1
 8006940:	f47f acad 	bne.w	800629e <HAL_DMA_IRQHandler+0x19a>
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006944:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006946:	f003 031f 	and.w	r3, r3, #31
 800694a:	2104      	movs	r1, #4
 800694c:	4099      	lsls	r1, r3
 800694e:	420d      	tst	r5, r1
 8006950:	f43f ad88 	beq.w	8006464 <HAL_DMA_IRQHandler+0x360>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8006954:	6822      	ldr	r2, [r4, #0]
 8006956:	6813      	ldr	r3, [r2, #0]
 8006958:	f013 0f02 	tst.w	r3, #2
 800695c:	f47f ad7d 	bne.w	800645a <HAL_DMA_IRQHandler+0x356>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006960:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006962:	f003 031f 	and.w	r3, r3, #31
 8006966:	2110      	movs	r1, #16
 8006968:	4099      	lsls	r1, r3
 800696a:	420d      	tst	r5, r1
 800696c:	d1e2      	bne.n	8006934 <HAL_DMA_IRQHandler+0x830>
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800696e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006970:	f003 031f 	and.w	r3, r3, #31
 8006974:	2220      	movs	r2, #32
 8006976:	409a      	lsls	r2, r3
 8006978:	422a      	tst	r2, r5
 800697a:	f43f ae41 	beq.w	8006600 <HAL_DMA_IRQHandler+0x4fc>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800697e:	6821      	ldr	r1, [r4, #0]
 8006980:	4b36      	ldr	r3, [pc, #216]	@ (8006a5c <HAL_DMA_IRQHandler+0x958>)
 8006982:	4837      	ldr	r0, [pc, #220]	@ (8006a60 <HAL_DMA_IRQHandler+0x95c>)
 8006984:	4281      	cmp	r1, r0
 8006986:	bf18      	it	ne
 8006988:	4299      	cmpne	r1, r3
 800698a:	bf0c      	ite	eq
 800698c:	2301      	moveq	r3, #1
 800698e:	2300      	movne	r3, #0
 8006990:	3018      	adds	r0, #24
 8006992:	4281      	cmp	r1, r0
 8006994:	bf08      	it	eq
 8006996:	f043 0301 	orreq.w	r3, r3, #1
 800699a:	3018      	adds	r0, #24
 800699c:	4281      	cmp	r1, r0
 800699e:	bf08      	it	eq
 80069a0:	f043 0301 	orreq.w	r3, r3, #1
 80069a4:	3018      	adds	r0, #24
 80069a6:	4281      	cmp	r1, r0
 80069a8:	bf08      	it	eq
 80069aa:	f043 0301 	orreq.w	r3, r3, #1
 80069ae:	3018      	adds	r0, #24
 80069b0:	4281      	cmp	r1, r0
 80069b2:	bf08      	it	eq
 80069b4:	f043 0301 	orreq.w	r3, r3, #1
 80069b8:	3018      	adds	r0, #24
 80069ba:	4281      	cmp	r1, r0
 80069bc:	bf08      	it	eq
 80069be:	f043 0301 	orreq.w	r3, r3, #1
 80069c2:	3018      	adds	r0, #24
 80069c4:	4281      	cmp	r1, r0
 80069c6:	bf08      	it	eq
 80069c8:	f043 0301 	orreq.w	r3, r3, #1
 80069cc:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 80069d0:	4281      	cmp	r1, r0
 80069d2:	bf08      	it	eq
 80069d4:	f043 0301 	orreq.w	r3, r3, #1
 80069d8:	3018      	adds	r0, #24
 80069da:	4281      	cmp	r1, r0
 80069dc:	bf08      	it	eq
 80069de:	f043 0301 	orreq.w	r3, r3, #1
 80069e2:	3018      	adds	r0, #24
 80069e4:	4281      	cmp	r1, r0
 80069e6:	bf08      	it	eq
 80069e8:	f043 0301 	orreq.w	r3, r3, #1
 80069ec:	3018      	adds	r0, #24
 80069ee:	4281      	cmp	r1, r0
 80069f0:	bf08      	it	eq
 80069f2:	f043 0301 	orreq.w	r3, r3, #1
 80069f6:	3018      	adds	r0, #24
 80069f8:	4281      	cmp	r1, r0
 80069fa:	bf08      	it	eq
 80069fc:	f043 0301 	orreq.w	r3, r3, #1
 8006a00:	3018      	adds	r0, #24
 8006a02:	4281      	cmp	r1, r0
 8006a04:	bf08      	it	eq
 8006a06:	f043 0301 	orreq.w	r3, r3, #1
 8006a0a:	3018      	adds	r0, #24
 8006a0c:	4281      	cmp	r1, r0
 8006a0e:	bf08      	it	eq
 8006a10:	f043 0301 	orreq.w	r3, r3, #1
 8006a14:	b91b      	cbnz	r3, 8006a1e <HAL_DMA_IRQHandler+0x91a>
 8006a16:	4b13      	ldr	r3, [pc, #76]	@ (8006a64 <HAL_DMA_IRQHandler+0x960>)
 8006a18:	4299      	cmp	r1, r3
 8006a1a:	f47f ada7 	bne.w	800656c <HAL_DMA_IRQHandler+0x468>
 8006a1e:	680b      	ldr	r3, [r1, #0]
 8006a20:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	f43f adeb 	beq.w	8006600 <HAL_DMA_IRQHandler+0x4fc>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006a2a:	60b2      	str	r2, [r6, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006a2c:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8006a30:	b2db      	uxtb	r3, r3
 8006a32:	2b04      	cmp	r3, #4
 8006a34:	f43f ad9e 	beq.w	8006574 <HAL_DMA_IRQHandler+0x470>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006a38:	6823      	ldr	r3, [r4, #0]
 8006a3a:	681a      	ldr	r2, [r3, #0]
 8006a3c:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8006a40:	f43f adcc 	beq.w	80065dc <HAL_DMA_IRQHandler+0x4d8>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8006a4a:	f47f adbb 	bne.w	80065c4 <HAL_DMA_IRQHandler+0x4c0>
            if(hdma->XferM1CpltCallback != NULL)
 8006a4e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	f43f add5 	beq.w	8006600 <HAL_DMA_IRQHandler+0x4fc>
              hdma->XferM1CpltCallback(hdma);
 8006a56:	4620      	mov	r0, r4
 8006a58:	4798      	blx	r3
 8006a5a:	e5d1      	b.n	8006600 <HAL_DMA_IRQHandler+0x4fc>
 8006a5c:	40020010 	.word	0x40020010
 8006a60:	40020028 	.word	0x40020028
 8006a64:	400204b8 	.word	0x400204b8

08006a68 <HAL_DMA_GetState>:
  return hdma->State;
 8006a68:	f890 0035 	ldrb.w	r0, [r0, #53]	@ 0x35
}
 8006a6c:	4770      	bx	lr

08006a6e <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8006a6e:	6d40      	ldr	r0, [r0, #84]	@ 0x54
}
 8006a70:	4770      	bx	lr
	...

08006a74 <HAL_FLASH_Unlock>:
  * @brief  Unlock the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
  if(READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 8006a74:	4b08      	ldr	r3, [pc, #32]	@ (8006a98 <HAL_FLASH_Unlock+0x24>)
 8006a76:	68db      	ldr	r3, [r3, #12]
 8006a78:	f013 0f01 	tst.w	r3, #1
 8006a7c:	d009      	beq.n	8006a92 <HAL_FLASH_Unlock+0x1e>
  {
    /* Authorize the FLASH Bank1 Registers access */
    WRITE_REG(FLASH->KEYR1, FLASH_KEY1);
 8006a7e:	4b06      	ldr	r3, [pc, #24]	@ (8006a98 <HAL_FLASH_Unlock+0x24>)
 8006a80:	4a06      	ldr	r2, [pc, #24]	@ (8006a9c <HAL_FLASH_Unlock+0x28>)
 8006a82:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR1, FLASH_KEY2);
 8006a84:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 8006a88:	605a      	str	r2, [r3, #4]

    /* Verify Flash Bank1 is unlocked */
    if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 8006a8a:	68d8      	ldr	r0, [r3, #12]
 8006a8c:	f000 0001 	and.w	r0, r0, #1
 8006a90:	4770      	bx	lr
      return HAL_ERROR;
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 8006a92:	2000      	movs	r0, #0
}
 8006a94:	4770      	bx	lr
 8006a96:	bf00      	nop
 8006a98:	52002000 	.word	0x52002000
 8006a9c:	45670123 	.word	0x45670123

08006aa0 <HAL_FLASH_OB_Unlock>:
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
  if(READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) != 0U)
 8006aa0:	4b08      	ldr	r3, [pc, #32]	@ (8006ac4 <HAL_FLASH_OB_Unlock+0x24>)
 8006aa2:	699b      	ldr	r3, [r3, #24]
 8006aa4:	f013 0f01 	tst.w	r3, #1
 8006aa8:	d009      	beq.n	8006abe <HAL_FLASH_OB_Unlock+0x1e>
  {
    /* Authorizes the Option Byte registers programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPT_KEY1);
 8006aaa:	4b06      	ldr	r3, [pc, #24]	@ (8006ac4 <HAL_FLASH_OB_Unlock+0x24>)
 8006aac:	4a06      	ldr	r2, [pc, #24]	@ (8006ac8 <HAL_FLASH_OB_Unlock+0x28>)
 8006aae:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPT_KEY2);
 8006ab0:	f102 3244 	add.w	r2, r2, #1145324612	@ 0x44444444
 8006ab4:	609a      	str	r2, [r3, #8]

    /* Verify that the Option Bytes are unlocked */
    if (READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) != 0U)
 8006ab6:	6998      	ldr	r0, [r3, #24]
 8006ab8:	f000 0001 	and.w	r0, r0, #1
 8006abc:	4770      	bx	lr
    {
      return HAL_ERROR;
    }
  }

  return HAL_OK;
 8006abe:	2000      	movs	r0, #0
}
 8006ac0:	4770      	bx	lr
 8006ac2:	bf00      	nop
 8006ac4:	52002000 	.word	0x52002000
 8006ac8:	08192a3b 	.word	0x08192a3b

08006acc <FLASH_WaitForLastOperation>:
  * @param  Timeout maximum flash operation timeout
  * @param  Bank flash FLASH_BANK_1 or FLASH_BANK_2
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout, uint32_t Bank)
{
 8006acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ace:	4604      	mov	r4, r0
 8006ad0:	460e      	mov	r6, r1
     Even if the FLASH operation fails, the QW flag will be reset and an error
     flag will be set */

  uint32_t bsyflag = FLASH_FLAG_QW_BANK1;
  uint32_t errorflag = 0;
  uint32_t tickstart = HAL_GetTick();
 8006ad2:	f7fc fb7f 	bl	80031d4 <HAL_GetTick>
 8006ad6:	4607      	mov	r7, r0
    /* Select bsyflag depending on Bank */
    bsyflag = FLASH_FLAG_QW_BANK2;
  }
#endif /* DUAL_BANK */

  while(__HAL_FLASH_GET_FLAG(bsyflag))
 8006ad8:	4d17      	ldr	r5, [pc, #92]	@ (8006b38 <FLASH_WaitForLastOperation+0x6c>)
 8006ada:	692b      	ldr	r3, [r5, #16]
 8006adc:	f013 0f04 	tst.w	r3, #4
 8006ae0:	d00b      	beq.n	8006afa <FLASH_WaitForLastOperation+0x2e>
  {
    if(Timeout != HAL_MAX_DELAY)
 8006ae2:	f1b4 3fff 	cmp.w	r4, #4294967295
 8006ae6:	d0f8      	beq.n	8006ada <FLASH_WaitForLastOperation+0xe>
    {
      if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006ae8:	f7fc fb74 	bl	80031d4 <HAL_GetTick>
 8006aec:	1bc0      	subs	r0, r0, r7
 8006aee:	42a0      	cmp	r0, r4
 8006af0:	d801      	bhi.n	8006af6 <FLASH_WaitForLastOperation+0x2a>
 8006af2:	2c00      	cmp	r4, #0
 8006af4:	d1f1      	bne.n	8006ada <FLASH_WaitForLastOperation+0xe>
      {
        return HAL_TIMEOUT;
 8006af6:	2003      	movs	r0, #3
 8006af8:	e002      	b.n	8006b00 <FLASH_WaitForLastOperation+0x34>
      }
    }
  }

  /* Get Error Flags */
  if (Bank == FLASH_BANK_1)
 8006afa:	2e01      	cmp	r6, #1
 8006afc:	d001      	beq.n	8006b02 <FLASH_WaitForLastOperation+0x36>
      __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 8006afe:	2000      	movs	r0, #0
}
 8006b00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    errorflag = FLASH->SR1 & FLASH_FLAG_ALL_ERRORS_BANK1;
 8006b02:	4b0d      	ldr	r3, [pc, #52]	@ (8006b38 <FLASH_WaitForLastOperation+0x6c>)
 8006b04:	691b      	ldr	r3, [r3, #16]
 8006b06:	4a0d      	ldr	r2, [pc, #52]	@ (8006b3c <FLASH_WaitForLastOperation+0x70>)
  if((errorflag & 0x7FFFFFFFU) != 0U)
 8006b08:	4013      	ands	r3, r2
 8006b0a:	d10a      	bne.n	8006b22 <FLASH_WaitForLastOperation+0x56>
    if (__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_EOP_BANK1))
 8006b0c:	4b0a      	ldr	r3, [pc, #40]	@ (8006b38 <FLASH_WaitForLastOperation+0x6c>)
 8006b0e:	691b      	ldr	r3, [r3, #16]
 8006b10:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8006b14:	d00d      	beq.n	8006b32 <FLASH_WaitForLastOperation+0x66>
      __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 8006b16:	4b08      	ldr	r3, [pc, #32]	@ (8006b38 <FLASH_WaitForLastOperation+0x6c>)
 8006b18:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006b1c:	615a      	str	r2, [r3, #20]
  return HAL_OK;
 8006b1e:	2000      	movs	r0, #0
 8006b20:	e7ee      	b.n	8006b00 <FLASH_WaitForLastOperation+0x34>
    pFlash.ErrorCode |= errorflag;
 8006b22:	4907      	ldr	r1, [pc, #28]	@ (8006b40 <FLASH_WaitForLastOperation+0x74>)
 8006b24:	698a      	ldr	r2, [r1, #24]
 8006b26:	431a      	orrs	r2, r3
 8006b28:	618a      	str	r2, [r1, #24]
    __HAL_FLASH_CLEAR_FLAG(errorflag);
 8006b2a:	4a03      	ldr	r2, [pc, #12]	@ (8006b38 <FLASH_WaitForLastOperation+0x6c>)
 8006b2c:	6153      	str	r3, [r2, #20]
    return HAL_ERROR;
 8006b2e:	2001      	movs	r0, #1
 8006b30:	e7e6      	b.n	8006b00 <FLASH_WaitForLastOperation+0x34>
  return HAL_OK;
 8006b32:	2000      	movs	r0, #0
 8006b34:	e7e4      	b.n	8006b00 <FLASH_WaitForLastOperation+0x34>
 8006b36:	bf00      	nop
 8006b38:	52002000 	.word	0x52002000
 8006b3c:	17ee0000 	.word	0x17ee0000
 8006b40:	240016e0 	.word	0x240016e0

08006b44 <FLASH_OB_WaitForLastOperation>:
  * @brief  Wait for a FLASH Option Bytes change operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_OB_WaitForLastOperation(uint32_t Timeout)
{
 8006b44:	b570      	push	{r4, r5, r6, lr}
 8006b46:	4604      	mov	r4, r0
  /* Get timeout */
  uint32_t tickstart = HAL_GetTick();
 8006b48:	f7fc fb44 	bl	80031d4 <HAL_GetTick>
 8006b4c:	4606      	mov	r6, r0

  /* Wait for the FLASH Option Bytes change operation to complete by polling on OPT_BUSY flag to be reset */
  while(READ_BIT(FLASH->OPTSR_CUR, FLASH_OPTSR_OPT_BUSY) != 0U)
 8006b4e:	4d12      	ldr	r5, [pc, #72]	@ (8006b98 <FLASH_OB_WaitForLastOperation+0x54>)
 8006b50:	69eb      	ldr	r3, [r5, #28]
 8006b52:	f013 0f01 	tst.w	r3, #1
 8006b56:	d00b      	beq.n	8006b70 <FLASH_OB_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 8006b58:	f1b4 3fff 	cmp.w	r4, #4294967295
 8006b5c:	d0f8      	beq.n	8006b50 <FLASH_OB_WaitForLastOperation+0xc>
    {
      if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006b5e:	f7fc fb39 	bl	80031d4 <HAL_GetTick>
 8006b62:	1b80      	subs	r0, r0, r6
 8006b64:	42a0      	cmp	r0, r4
 8006b66:	d801      	bhi.n	8006b6c <FLASH_OB_WaitForLastOperation+0x28>
 8006b68:	2c00      	cmp	r4, #0
 8006b6a:	d1f1      	bne.n	8006b50 <FLASH_OB_WaitForLastOperation+0xc>
      {
        return HAL_TIMEOUT;
 8006b6c:	2003      	movs	r0, #3
 8006b6e:	e005      	b.n	8006b7c <FLASH_OB_WaitForLastOperation+0x38>
      }
    }
  }

  /* Check option byte change error */
  if(READ_BIT(FLASH->OPTSR_CUR, FLASH_OPTSR_OPTCHANGEERR) != 0U)
 8006b70:	4b09      	ldr	r3, [pc, #36]	@ (8006b98 <FLASH_OB_WaitForLastOperation+0x54>)
 8006b72:	69db      	ldr	r3, [r3, #28]
 8006b74:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006b78:	d101      	bne.n	8006b7e <FLASH_OB_WaitForLastOperation+0x3a>

    return HAL_ERROR;
  }

  /* If there is no error flag set */
  return HAL_OK;
 8006b7a:	2000      	movs	r0, #0
}
 8006b7c:	bd70      	pop	{r4, r5, r6, pc}
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OB_CHANGE;
 8006b7e:	4a07      	ldr	r2, [pc, #28]	@ (8006b9c <FLASH_OB_WaitForLastOperation+0x58>)
 8006b80:	6993      	ldr	r3, [r2, #24]
 8006b82:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006b86:	6193      	str	r3, [r2, #24]
    FLASH->OPTCCR |= FLASH_OPTCCR_CLR_OPTCHANGEERR;
 8006b88:	4a03      	ldr	r2, [pc, #12]	@ (8006b98 <FLASH_OB_WaitForLastOperation+0x54>)
 8006b8a:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 8006b8c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006b90:	6253      	str	r3, [r2, #36]	@ 0x24
    return HAL_ERROR;
 8006b92:	2001      	movs	r0, #1
 8006b94:	e7f2      	b.n	8006b7c <FLASH_OB_WaitForLastOperation+0x38>
 8006b96:	bf00      	nop
 8006b98:	52002000 	.word	0x52002000
 8006b9c:	240016e0 	.word	0x240016e0

08006ba0 <FLASH_CRC_WaitForLastOperation>:
  * @param  Timeout maximum flash operation timeout
  * @param  Bank flash FLASH_BANK_1 or FLASH_BANK_2
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_CRC_WaitForLastOperation(uint32_t Timeout, uint32_t Bank)
{
 8006ba0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ba4:	4604      	mov	r4, r0
 8006ba6:	460f      	mov	r7, r1
  uint32_t bsyflag;
  uint32_t tickstart = HAL_GetTick();
 8006ba8:	f7fc fb14 	bl	80031d4 <HAL_GetTick>
 8006bac:	4680      	mov	r8, r0
  {
    bsyflag = FLASH_FLAG_CRC_BUSY_BANK1;
  }
  else
  {
    bsyflag = FLASH_FLAG_CRC_BUSY_BANK2;
 8006bae:	2f01      	cmp	r7, #1
 8006bb0:	4d15      	ldr	r5, [pc, #84]	@ (8006c08 <FLASH_CRC_WaitForLastOperation+0x68>)
 8006bb2:	bf08      	it	eq
 8006bb4:	2508      	moveq	r5, #8
  }

  /* Wait for the FLASH CRC computation to complete by polling on CRC_BUSY flag to be reset */
  while(__HAL_FLASH_GET_FLAG(bsyflag))
 8006bb6:	4e15      	ldr	r6, [pc, #84]	@ (8006c0c <FLASH_CRC_WaitForLastOperation+0x6c>)
 8006bb8:	6933      	ldr	r3, [r6, #16]
 8006bba:	ea35 0303 	bics.w	r3, r5, r3
 8006bbe:	d10c      	bne.n	8006bda <FLASH_CRC_WaitForLastOperation+0x3a>
  {
    if(Timeout != HAL_MAX_DELAY)
 8006bc0:	f1b4 3fff 	cmp.w	r4, #4294967295
 8006bc4:	d0f8      	beq.n	8006bb8 <FLASH_CRC_WaitForLastOperation+0x18>
    {
      if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006bc6:	f7fc fb05 	bl	80031d4 <HAL_GetTick>
 8006bca:	eba0 0008 	sub.w	r0, r0, r8
 8006bce:	42a0      	cmp	r0, r4
 8006bd0:	d801      	bhi.n	8006bd6 <FLASH_CRC_WaitForLastOperation+0x36>
 8006bd2:	2c00      	cmp	r4, #0
 8006bd4:	d1f0      	bne.n	8006bb8 <FLASH_CRC_WaitForLastOperation+0x18>
      {
        return HAL_TIMEOUT;
 8006bd6:	2003      	movs	r0, #3
 8006bd8:	e002      	b.n	8006be0 <FLASH_CRC_WaitForLastOperation+0x40>
      }
    }
  }

  /* Check FLASH CRC read error flag  */
  if(Bank == FLASH_BANK_1)
 8006bda:	2f01      	cmp	r7, #1
 8006bdc:	d002      	beq.n	8006be4 <FLASH_CRC_WaitForLastOperation+0x44>
    }
  }
#endif /* DUAL_BANK */

  /* If there is no error flag set */
  return HAL_OK;
 8006bde:	2000      	movs	r0, #0
}
 8006be0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_CRCRDERR_BANK1))
 8006be4:	4b09      	ldr	r3, [pc, #36]	@ (8006c0c <FLASH_CRC_WaitForLastOperation+0x6c>)
 8006be6:	691b      	ldr	r3, [r3, #16]
 8006be8:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8006bec:	d101      	bne.n	8006bf2 <FLASH_CRC_WaitForLastOperation+0x52>
  return HAL_OK;
 8006bee:	2000      	movs	r0, #0
 8006bf0:	e7f6      	b.n	8006be0 <FLASH_CRC_WaitForLastOperation+0x40>
      pFlash.ErrorCode |= HAL_FLASH_ERROR_CRCRD_BANK1;
 8006bf2:	4a07      	ldr	r2, [pc, #28]	@ (8006c10 <FLASH_CRC_WaitForLastOperation+0x70>)
 8006bf4:	6993      	ldr	r3, [r2, #24]
 8006bf6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006bfa:	6193      	str	r3, [r2, #24]
      __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_CRCRDERR_BANK1);
 8006bfc:	4b03      	ldr	r3, [pc, #12]	@ (8006c0c <FLASH_CRC_WaitForLastOperation+0x6c>)
 8006bfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c02:	615a      	str	r2, [r3, #20]
      return HAL_ERROR;
 8006c04:	2001      	movs	r0, #1
 8006c06:	e7eb      	b.n	8006be0 <FLASH_CRC_WaitForLastOperation+0x40>
 8006c08:	80000008 	.word	0x80000008
 8006c0c:	52002000 	.word	0x52002000
 8006c10:	240016e0 	.word	0x240016e0

08006c14 <HAL_FLASH_OB_Launch>:
{
 8006c14:	b508      	push	{r3, lr}
  if (FLASH_CRC_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 8006c16:	2101      	movs	r1, #1
 8006c18:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006c1c:	f7ff ffc0 	bl	8006ba0 <FLASH_CRC_WaitForLastOperation>
 8006c20:	b108      	cbz	r0, 8006c26 <HAL_FLASH_OB_Launch+0x12>
    status = HAL_ERROR;
 8006c22:	2001      	movs	r0, #1
}
 8006c24:	bd08      	pop	{r3, pc}
    SET_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTSTART);
 8006c26:	4a05      	ldr	r2, [pc, #20]	@ (8006c3c <HAL_FLASH_OB_Launch+0x28>)
 8006c28:	6993      	ldr	r3, [r2, #24]
 8006c2a:	f043 0302 	orr.w	r3, r3, #2
 8006c2e:	6193      	str	r3, [r2, #24]
    status = FLASH_OB_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006c30:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006c34:	f7ff ff86 	bl	8006b44 <FLASH_OB_WaitForLastOperation>
 8006c38:	e7f4      	b.n	8006c24 <HAL_FLASH_OB_Launch+0x10>
 8006c3a:	bf00      	nop
 8006c3c:	52002000 	.word	0x52002000

08006c40 <HAL_FLASHEx_OBProgram>:

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006c40:	4b88      	ldr	r3, [pc, #544]	@ (8006e64 <HAL_FLASHEx_OBProgram+0x224>)
 8006c42:	7d1b      	ldrb	r3, [r3, #20]
 8006c44:	2b01      	cmp	r3, #1
 8006c46:	f000 810b 	beq.w	8006e60 <HAL_FLASHEx_OBProgram+0x220>
{
 8006c4a:	b570      	push	{r4, r5, r6, lr}
 8006c4c:	4604      	mov	r4, r0
  __HAL_LOCK(&pFlash);
 8006c4e:	4b85      	ldr	r3, [pc, #532]	@ (8006e64 <HAL_FLASHEx_OBProgram+0x224>)
 8006c50:	2101      	movs	r1, #1
 8006c52:	7519      	strb	r1, [r3, #20]

  /* Reset Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006c54:	2200      	movs	r2, #0
 8006c56:	619a      	str	r2, [r3, #24]

  /* Wait for last operation to be completed */
  if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 8006c58:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006c5c:	f7ff ff36 	bl	8006acc <FLASH_WaitForLastOperation>
 8006c60:	2800      	cmp	r0, #0
 8006c62:	f040 80f8 	bne.w	8006e56 <HAL_FLASHEx_OBProgram+0x216>
  }

  if(status == HAL_OK)
  {
    /*Write protection configuration*/
    if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 8006c66:	6823      	ldr	r3, [r4, #0]
 8006c68:	f013 0f01 	tst.w	r3, #1
 8006c6c:	d00b      	beq.n	8006c86 <HAL_FLASHEx_OBProgram+0x46>
    {
      assert_param(IS_WRPSTATE(pOBInit->WRPState));

      if(pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 8006c6e:	6863      	ldr	r3, [r4, #4]
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	d036      	beq.n	8006ce2 <HAL_FLASHEx_OBProgram+0xa2>
{
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
  assert_param(IS_FLASH_BANK(Banks));

  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8006c74:	69e3      	ldr	r3, [r4, #28]
 8006c76:	f013 0f01 	tst.w	r3, #1
 8006c7a:	d004      	beq.n	8006c86 <HAL_FLASHEx_OBProgram+0x46>
  {
    /* Disable Write Protection for bank 1 */
    FLASH->WPSN_PRG1 |= (WRPSector & FLASH_WPSN_WRPSN);
 8006c7c:	4a7a      	ldr	r2, [pc, #488]	@ (8006e68 <HAL_FLASHEx_OBProgram+0x228>)
 8006c7e:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8006c80:	7a23      	ldrb	r3, [r4, #8]
 8006c82:	430b      	orrs	r3, r1
 8006c84:	63d3      	str	r3, [r2, #60]	@ 0x3c
    if((pOBInit->OptionType & OPTIONBYTE_RDP) != 0U)
 8006c86:	6823      	ldr	r3, [r4, #0]
 8006c88:	f013 0f02 	tst.w	r3, #2
 8006c8c:	d134      	bne.n	8006cf8 <HAL_FLASHEx_OBProgram+0xb8>
    if((pOBInit->OptionType & OPTIONBYTE_USER) != 0U)
 8006c8e:	6823      	ldr	r3, [r4, #0]
 8006c90:	f013 0f04 	tst.w	r3, #4
 8006c94:	d138      	bne.n	8006d08 <HAL_FLASHEx_OBProgram+0xc8>
    if((pOBInit->OptionType & OPTIONBYTE_PCROP) != 0U)
 8006c96:	6823      	ldr	r3, [r4, #0]
 8006c98:	f013 0f08 	tst.w	r3, #8
 8006c9c:	f040 808d 	bne.w	8006dba <HAL_FLASHEx_OBProgram+0x17a>
    if((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR)
 8006ca0:	6823      	ldr	r3, [r4, #0]
 8006ca2:	f013 0f10 	tst.w	r3, #16
 8006ca6:	f040 809b 	bne.w	8006de0 <HAL_FLASHEx_OBProgram+0x1a0>
    if((pOBInit->OptionType & OPTIONBYTE_BOOTADD) == OPTIONBYTE_BOOTADD)
 8006caa:	6823      	ldr	r3, [r4, #0]
 8006cac:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8006cb0:	f040 809e 	bne.w	8006df0 <HAL_FLASHEx_OBProgram+0x1b0>
    if((pOBInit->OptionType & OPTIONBYTE_SECURE_AREA) == OPTIONBYTE_SECURE_AREA)
 8006cb4:	6823      	ldr	r3, [r4, #0]
 8006cb6:	f013 0f20 	tst.w	r3, #32
 8006cba:	f040 80af 	bne.w	8006e1c <HAL_FLASHEx_OBProgram+0x1dc>
    if((pOBInit->OptionType & OPTIONBYTE_SHARED_RAM) == OPTIONBYTE_SHARED_RAM)
 8006cbe:	6823      	ldr	r3, [r4, #0]
 8006cc0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8006cc4:	f040 80bf 	bne.w	8006e46 <HAL_FLASHEx_OBProgram+0x206>
    if((pOBInit->OptionType & OPTIONBYTE_FREQ_BOOST) == OPTIONBYTE_FREQ_BOOST)
 8006cc8:	6823      	ldr	r3, [r4, #0]
 8006cca:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8006cce:	f000 80c3 	beq.w	8006e58 <HAL_FLASHEx_OBProgram+0x218>
{
  /* Check the parameters */
  assert_param(IS_OB_USER_CPUFREQ_BOOST(FreqBoost));

  /* Configure the CPU Frequency Boost in the option bytes register */
  MODIFY_REG(FLASH->OPTSR2_PRG, FLASH_OPTSR2_CPUFREQ_BOOST, FreqBoost);
 8006cd2:	4a65      	ldr	r2, [pc, #404]	@ (8006e68 <HAL_FLASHEx_OBProgram+0x228>)
 8006cd4:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8006cd6:	f023 0304 	bic.w	r3, r3, #4
 8006cda:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006cdc:	430b      	orrs	r3, r1
 8006cde:	6753      	str	r3, [r2, #116]	@ 0x74
}
 8006ce0:	e0ba      	b.n	8006e58 <HAL_FLASHEx_OBProgram+0x218>
  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8006ce2:	69e3      	ldr	r3, [r4, #28]
 8006ce4:	f013 0f01 	tst.w	r3, #1
 8006ce8:	d0cd      	beq.n	8006c86 <HAL_FLASHEx_OBProgram+0x46>
    FLASH->WPSN_PRG1 &= (~(WRPSector & FLASH_WPSN_WRPSN));
 8006cea:	4a5f      	ldr	r2, [pc, #380]	@ (8006e68 <HAL_FLASHEx_OBProgram+0x228>)
 8006cec:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8006cee:	7a21      	ldrb	r1, [r4, #8]
 8006cf0:	ea23 0301 	bic.w	r3, r3, r1
 8006cf4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8006cf6:	e7c6      	b.n	8006c86 <HAL_FLASHEx_OBProgram+0x46>
  MODIFY_REG(FLASH->OPTSR_PRG, FLASH_OPTSR_RDP, RDPLevel);
 8006cf8:	4a5b      	ldr	r2, [pc, #364]	@ (8006e68 <HAL_FLASHEx_OBProgram+0x228>)
 8006cfa:	6a13      	ldr	r3, [r2, #32]
 8006cfc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006d00:	68e1      	ldr	r1, [r4, #12]
 8006d02:	430b      	orrs	r3, r1
 8006d04:	6213      	str	r3, [r2, #32]
}
 8006d06:	e7c2      	b.n	8006c8e <HAL_FLASHEx_OBProgram+0x4e>
      FLASH_OB_UserConfig(pOBInit->USERType, pOBInit->USERConfig);
 8006d08:	6962      	ldr	r2, [r4, #20]
 8006d0a:	69a5      	ldr	r5, [r4, #24]
  if((UserType & OB_USER_IWDG1_SW) != 0U)
 8006d0c:	f012 0301 	ands.w	r3, r2, #1
 8006d10:	d003      	beq.n	8006d1a <HAL_FLASHEx_OBProgram+0xda>
    optr_reg_val |= (UserConfig & FLASH_OPTSR_IWDG1_SW);
 8006d12:	f005 0310 	and.w	r3, r5, #16
    optr_reg_mask |= FLASH_OPTSR_IWDG1_SW;
 8006d16:	2110      	movs	r1, #16
 8006d18:	e000      	b.n	8006d1c <HAL_FLASHEx_OBProgram+0xdc>
  uint32_t optr_reg_mask = 0;
 8006d1a:	4619      	mov	r1, r3
  if((UserType & OB_USER_NRST_STOP_D1) != 0U)
 8006d1c:	f012 0f02 	tst.w	r2, #2
 8006d20:	d004      	beq.n	8006d2c <HAL_FLASHEx_OBProgram+0xec>
    optr_reg_val |= (UserConfig & FLASH_OPTSR_NRST_STOP_D1);
 8006d22:	f005 0640 	and.w	r6, r5, #64	@ 0x40
 8006d26:	4333      	orrs	r3, r6
    optr_reg_mask |= FLASH_OPTSR_NRST_STOP_D1;
 8006d28:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
  if((UserType & OB_USER_NRST_STDBY_D1) != 0U)
 8006d2c:	f012 0f04 	tst.w	r2, #4
 8006d30:	d004      	beq.n	8006d3c <HAL_FLASHEx_OBProgram+0xfc>
    optr_reg_val |= (UserConfig & FLASH_OPTSR_NRST_STBY_D1);
 8006d32:	f005 0680 	and.w	r6, r5, #128	@ 0x80
 8006d36:	4333      	orrs	r3, r6
    optr_reg_mask |= FLASH_OPTSR_NRST_STBY_D1;
 8006d38:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
  if((UserType & OB_USER_IWDG_STOP) != 0U)
 8006d3c:	f012 0f08 	tst.w	r2, #8
 8006d40:	d004      	beq.n	8006d4c <HAL_FLASHEx_OBProgram+0x10c>
    optr_reg_val |= (UserConfig & FLASH_OPTSR_FZ_IWDG_STOP);
 8006d42:	f405 3600 	and.w	r6, r5, #131072	@ 0x20000
 8006d46:	4333      	orrs	r3, r6
    optr_reg_mask |= FLASH_OPTSR_FZ_IWDG_STOP;
 8006d48:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
  if((UserType & OB_USER_IWDG_STDBY) != 0U)
 8006d4c:	f012 0f10 	tst.w	r2, #16
 8006d50:	d004      	beq.n	8006d5c <HAL_FLASHEx_OBProgram+0x11c>
    optr_reg_val |= (UserConfig & FLASH_OPTSR_FZ_IWDG_SDBY);
 8006d52:	f405 2680 	and.w	r6, r5, #262144	@ 0x40000
 8006d56:	4333      	orrs	r3, r6
    optr_reg_mask |= FLASH_OPTSR_FZ_IWDG_SDBY;
 8006d58:	f441 2180 	orr.w	r1, r1, #262144	@ 0x40000
  if((UserType & OB_USER_ST_RAM_SIZE) != 0U)
 8006d5c:	f012 0f20 	tst.w	r2, #32
 8006d60:	d004      	beq.n	8006d6c <HAL_FLASHEx_OBProgram+0x12c>
    optr_reg_val |= (UserConfig & FLASH_OPTSR_ST_RAM_SIZE);
 8006d62:	f405 16c0 	and.w	r6, r5, #1572864	@ 0x180000
 8006d66:	4333      	orrs	r3, r6
    optr_reg_mask |= FLASH_OPTSR_ST_RAM_SIZE;
 8006d68:	f441 11c0 	orr.w	r1, r1, #1572864	@ 0x180000
  if((UserType & OB_USER_SECURITY) != 0U)
 8006d6c:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8006d70:	d004      	beq.n	8006d7c <HAL_FLASHEx_OBProgram+0x13c>
    optr_reg_val |= (UserConfig & FLASH_OPTSR_SECURITY);
 8006d72:	f405 1600 	and.w	r6, r5, #2097152	@ 0x200000
 8006d76:	4333      	orrs	r3, r6
    optr_reg_mask |= FLASH_OPTSR_SECURITY;
 8006d78:	f441 1100 	orr.w	r1, r1, #2097152	@ 0x200000
  if((UserType & OB_USER_NRST_STOP_D2) != 0U)
 8006d7c:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
 8006d80:	d004      	beq.n	8006d8c <HAL_FLASHEx_OBProgram+0x14c>
    optr_reg_val |= (UserConfig & FLASH_OPTSR_NRST_STOP_D2);
 8006d82:	f005 7680 	and.w	r6, r5, #16777216	@ 0x1000000
 8006d86:	4333      	orrs	r3, r6
    optr_reg_mask |= FLASH_OPTSR_NRST_STOP_D2;
 8006d88:	f041 7180 	orr.w	r1, r1, #16777216	@ 0x1000000
  if((UserType & OB_USER_NRST_STDBY_D2) != 0U)
 8006d8c:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 8006d90:	d004      	beq.n	8006d9c <HAL_FLASHEx_OBProgram+0x15c>
    optr_reg_val |= (UserConfig & FLASH_OPTSR_NRST_STBY_D2);
 8006d92:	f005 7600 	and.w	r6, r5, #33554432	@ 0x2000000
 8006d96:	4333      	orrs	r3, r6
    optr_reg_mask |= FLASH_OPTSR_NRST_STBY_D2;
 8006d98:	f041 7100 	orr.w	r1, r1, #33554432	@ 0x2000000
  if((UserType & OB_USER_IOHSLV) != 0U)
 8006d9c:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8006da0:	d004      	beq.n	8006dac <HAL_FLASHEx_OBProgram+0x16c>
    optr_reg_val |= (UserConfig & FLASH_OPTSR_IO_HSLV);
 8006da2:	f005 5500 	and.w	r5, r5, #536870912	@ 0x20000000
 8006da6:	432b      	orrs	r3, r5
    optr_reg_mask |= FLASH_OPTSR_IO_HSLV;
 8006da8:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
  MODIFY_REG(FLASH->OPTSR_PRG, optr_reg_mask, optr_reg_val);
 8006dac:	4d2e      	ldr	r5, [pc, #184]	@ (8006e68 <HAL_FLASHEx_OBProgram+0x228>)
 8006dae:	6a2a      	ldr	r2, [r5, #32]
 8006db0:	ea22 0201 	bic.w	r2, r2, r1
 8006db4:	4313      	orrs	r3, r2
 8006db6:	622b      	str	r3, [r5, #32]
}
 8006db8:	e76d      	b.n	8006c96 <HAL_FLASHEx_OBProgram+0x56>
  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8006dba:	69e3      	ldr	r3, [r4, #28]
 8006dbc:	f013 0f01 	tst.w	r3, #1
 8006dc0:	f43f af6e 	beq.w	8006ca0 <HAL_FLASHEx_OBProgram+0x60>
    FLASH->PRAR_PRG1 = ((PCROPStartAddr - FLASH_BANK1_BASE) >> 8)                                 | \
 8006dc4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006dc6:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
                       (((PCROPEndAddr - FLASH_BANK1_BASE) >> 8) << FLASH_PRAR_PROT_AREA_END_Pos) | \
 8006dca:	6a23      	ldr	r3, [r4, #32]
 8006dcc:	ea43 2312 	orr.w	r3, r3, r2, lsr #8
 8006dd0:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8006dd2:	0212      	lsls	r2, r2, #8
 8006dd4:	f36f 020f 	bfc	r2, #0, #16
 8006dd8:	4313      	orrs	r3, r2
    FLASH->PRAR_PRG1 = ((PCROPStartAddr - FLASH_BANK1_BASE) >> 8)                                 | \
 8006dda:	4a23      	ldr	r2, [pc, #140]	@ (8006e68 <HAL_FLASHEx_OBProgram+0x228>)
 8006ddc:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006dde:	e75f      	b.n	8006ca0 <HAL_FLASHEx_OBProgram+0x60>
  MODIFY_REG(FLASH->OPTSR_PRG, FLASH_OPTSR_BOR_LEV, Level);
 8006de0:	4a21      	ldr	r2, [pc, #132]	@ (8006e68 <HAL_FLASHEx_OBProgram+0x228>)
 8006de2:	6a13      	ldr	r3, [r2, #32]
 8006de4:	f023 030c 	bic.w	r3, r3, #12
 8006de8:	6921      	ldr	r1, [r4, #16]
 8006dea:	430b      	orrs	r3, r1
 8006dec:	6213      	str	r3, [r2, #32]
}
 8006dee:	e75c      	b.n	8006caa <HAL_FLASHEx_OBProgram+0x6a>
      FLASH_OB_BootAddConfig(pOBInit->BootConfig, pOBInit->BootAddr0, pOBInit->BootAddr1);
 8006df0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006df2:	6b66      	ldr	r6, [r4, #52]	@ 0x34
  if((BootOption & OB_BOOT_ADD0) == OB_BOOT_ADD0)
 8006df4:	f013 0f01 	tst.w	r3, #1
 8006df8:	d006      	beq.n	8006e08 <HAL_FLASHEx_OBProgram+0x1c8>
    MODIFY_REG(FLASH->BOOT_PRG, FLASH_BOOT_ADD0, (BootAddress0 >> 16));
 8006dfa:	4d1b      	ldr	r5, [pc, #108]	@ (8006e68 <HAL_FLASHEx_OBProgram+0x228>)
 8006dfc:	6c69      	ldr	r1, [r5, #68]	@ 0x44
 8006dfe:	8e62      	ldrh	r2, [r4, #50]	@ 0x32
 8006e00:	f36f 010f 	bfc	r1, #0, #16
 8006e04:	430a      	orrs	r2, r1
 8006e06:	646a      	str	r2, [r5, #68]	@ 0x44
  if((BootOption & OB_BOOT_ADD1) == OB_BOOT_ADD1)
 8006e08:	f013 0f02 	tst.w	r3, #2
 8006e0c:	f43f af52 	beq.w	8006cb4 <HAL_FLASHEx_OBProgram+0x74>
    MODIFY_REG(FLASH->BOOT_PRG, FLASH_BOOT_ADD1, BootAddress1);
 8006e10:	4a15      	ldr	r2, [pc, #84]	@ (8006e68 <HAL_FLASHEx_OBProgram+0x228>)
 8006e12:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8006e14:	b29b      	uxth	r3, r3
 8006e16:	4333      	orrs	r3, r6
 8006e18:	6453      	str	r3, [r2, #68]	@ 0x44
 8006e1a:	e74b      	b.n	8006cb4 <HAL_FLASHEx_OBProgram+0x74>
  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8006e1c:	69e3      	ldr	r3, [r4, #28]
 8006e1e:	f013 0f01 	tst.w	r3, #1
 8006e22:	f43f af4c 	beq.w	8006cbe <HAL_FLASHEx_OBProgram+0x7e>
    FLASH->SCAR_PRG1 = ((SecureAreaStartAddr - FLASH_BANK1_BASE) >> 8)                                | \
 8006e26:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006e28:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
                       (SecureAreaConfig & FLASH_SCAR_DMES);
 8006e2c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006e2e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
                       (((SecureAreaEndAddr - FLASH_BANK1_BASE) >> 8) << FLASH_SCAR_SEC_AREA_END_Pos) | \
 8006e32:	ea43 2312 	orr.w	r3, r3, r2, lsr #8
 8006e36:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8006e38:	0212      	lsls	r2, r2, #8
 8006e3a:	f36f 020f 	bfc	r2, #0, #16
 8006e3e:	4313      	orrs	r3, r2
    FLASH->SCAR_PRG1 = ((SecureAreaStartAddr - FLASH_BANK1_BASE) >> 8)                                | \
 8006e40:	4a09      	ldr	r2, [pc, #36]	@ (8006e68 <HAL_FLASHEx_OBProgram+0x228>)
 8006e42:	6353      	str	r3, [r2, #52]	@ 0x34
 8006e44:	e73b      	b.n	8006cbe <HAL_FLASHEx_OBProgram+0x7e>
  MODIFY_REG(FLASH->OPTSR2_PRG, FLASH_OPTSR2_TCM_AXI_SHARED, SharedRamConfig);
 8006e46:	4a08      	ldr	r2, [pc, #32]	@ (8006e68 <HAL_FLASHEx_OBProgram+0x228>)
 8006e48:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8006e4a:	f023 0303 	bic.w	r3, r3, #3
 8006e4e:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006e50:	430b      	orrs	r3, r1
 8006e52:	6753      	str	r3, [r2, #116]	@ 0x74
}
 8006e54:	e738      	b.n	8006cc8 <HAL_FLASHEx_OBProgram+0x88>
    status = HAL_ERROR;
 8006e56:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 8006e58:	4b02      	ldr	r3, [pc, #8]	@ (8006e64 <HAL_FLASHEx_OBProgram+0x224>)
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	751a      	strb	r2, [r3, #20]
}
 8006e5e:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(&pFlash);
 8006e60:	2002      	movs	r0, #2
}
 8006e62:	4770      	bx	lr
 8006e64:	240016e0 	.word	0x240016e0
 8006e68:	52002000 	.word	0x52002000

08006e6c <HAL_FLASHEx_OBGetConfig>:
{
 8006e6c:	b410      	push	{r4}
  pOBInit->OptionType = (OPTIONBYTE_USER | OPTIONBYTE_RDP | OPTIONBYTE_BOR);
 8006e6e:	2316      	movs	r3, #22
 8006e70:	6003      	str	r3, [r0, #0]
  uint32_t rdp_level = READ_BIT(FLASH->OPTSR_CUR, FLASH_OPTSR_RDP);
 8006e72:	4b2d      	ldr	r3, [pc, #180]	@ (8006f28 <HAL_FLASHEx_OBGetConfig+0xbc>)
 8006e74:	69db      	ldr	r3, [r3, #28]
 8006e76:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
  if ((rdp_level != OB_RDP_LEVEL_0) && (rdp_level != OB_RDP_LEVEL_2))
 8006e7a:	f5b3 4f2a 	cmp.w	r3, #43520	@ 0xaa00
 8006e7e:	d004      	beq.n	8006e8a <HAL_FLASHEx_OBGetConfig+0x1e>
    return (OB_RDP_LEVEL_1);
 8006e80:	f5b3 4f4c 	cmp.w	r3, #52224	@ 0xcc00
 8006e84:	bf18      	it	ne
 8006e86:	f44f 43aa 	movne.w	r3, #21760	@ 0x5500
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 8006e8a:	60c3      	str	r3, [r0, #12]
  uint32_t userConfig = READ_REG(FLASH->OPTSR_CUR);
 8006e8c:	4a26      	ldr	r2, [pc, #152]	@ (8006f28 <HAL_FLASHEx_OBGetConfig+0xbc>)
 8006e8e:	69d1      	ldr	r1, [r2, #28]
  userConfig &= (~(FLASH_OPTSR_BOR_LEV | FLASH_OPTSR_RDP));
 8006e90:	4b26      	ldr	r3, [pc, #152]	@ (8006f2c <HAL_FLASHEx_OBGetConfig+0xc0>)
 8006e92:	400b      	ands	r3, r1
  pOBInit->USERConfig = FLASH_OB_GetUser();
 8006e94:	6183      	str	r3, [r0, #24]
  return (FLASH->OPTSR_CUR & FLASH_OPTSR_BOR_LEV);
 8006e96:	69d3      	ldr	r3, [r2, #28]
 8006e98:	f003 030c 	and.w	r3, r3, #12
  pOBInit->BORLevel = FLASH_OB_GetBOR();
 8006e9c:	6103      	str	r3, [r0, #16]
  if (pOBInit->Banks == FLASH_BANK_1)
 8006e9e:	69c3      	ldr	r3, [r0, #28]
 8006ea0:	2b01      	cmp	r3, #1
 8006ea2:	d018      	beq.n	8006ed6 <HAL_FLASHEx_OBGetConfig+0x6a>
  regvalue = FLASH->BOOT_CUR;
 8006ea4:	4a20      	ldr	r2, [pc, #128]	@ (8006f28 <HAL_FLASHEx_OBGetConfig+0xbc>)
 8006ea6:	6c13      	ldr	r3, [r2, #64]	@ 0x40
  (*BootAddress0) = (regvalue & FLASH_BOOT_ADD0) << 16;
 8006ea8:	0419      	lsls	r1, r3, #16
 8006eaa:	6301      	str	r1, [r0, #48]	@ 0x30
  (*BootAddress1) = (regvalue & FLASH_BOOT_ADD1);
 8006eac:	f36f 030f 	bfc	r3, #0, #16
 8006eb0:	6343      	str	r3, [r0, #52]	@ 0x34
  pOBInit->OptionType |= OPTIONBYTE_BOOTADD;
 8006eb2:	6803      	ldr	r3, [r0, #0]
  pOBInit->OptionType |= OPTIONBYTE_SHARED_RAM;
 8006eb4:	f443 71a0 	orr.w	r1, r3, #320	@ 0x140
 8006eb8:	6001      	str	r1, [r0, #0]
  return (FLASH->OPTSR2_CUR & FLASH_OPTSR2_TCM_AXI_SHARED);
 8006eba:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 8006ebc:	f001 0103 	and.w	r1, r1, #3
  pOBInit->SharedRamConfig = FLASH_OB_SharedRAM_GetConfig();
 8006ec0:	6441      	str	r1, [r0, #68]	@ 0x44
  pOBInit->OptionType |= OPTIONBYTE_FREQ_BOOST;
 8006ec2:	f443 7350 	orr.w	r3, r3, #832	@ 0x340
 8006ec6:	6003      	str	r3, [r0, #0]
  * @retval FreqBoost returns the CPU Frequency Boost state.
  *         This return value can be a value of @ref FLASHEx_OB_CPUFREQ_BOOST
  */
static uint32_t FLASH_OB_CPUFreq_GetBoost(void)
{
  return (FLASH->OPTSR2_CUR & FLASH_OPTSR2_CPUFREQ_BOOST);
 8006ec8:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8006eca:	f003 0304 	and.w	r3, r3, #4
  pOBInit->FreqBoostState = FLASH_OB_CPUFreq_GetBoost();
 8006ece:	6483      	str	r3, [r0, #72]	@ 0x48
}
 8006ed0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ed4:	4770      	bx	lr
    pOBInit->OptionType |= (OPTIONBYTE_WRP | OPTIONBYTE_PCROP | OPTIONBYTE_SECURE_AREA);
 8006ed6:	233f      	movs	r3, #63	@ 0x3f
 8006ed8:	6003      	str	r3, [r0, #0]
    regvalue = FLASH->WPSN_CUR1;
 8006eda:	4611      	mov	r1, r2
 8006edc:	6b93      	ldr	r3, [r2, #56]	@ 0x38
  (*WRPSector) = (~regvalue) & FLASH_WPSN_WRPSN;
 8006ede:	43db      	mvns	r3, r3
 8006ee0:	b2db      	uxtb	r3, r3
 8006ee2:	6083      	str	r3, [r0, #8]
  if(*WRPSector == 0U)
 8006ee4:	3b00      	subs	r3, #0
 8006ee6:	bf18      	it	ne
 8006ee8:	2301      	movne	r3, #1
 8006eea:	6043      	str	r3, [r0, #4]
    regvalue = FLASH->PRAR_CUR1;
 8006eec:	6a92      	ldr	r2, [r2, #40]	@ 0x28
  (*PCROPConfig) =  (regvalue & FLASH_PRAR_DMEP);
 8006eee:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006ef2:	6203      	str	r3, [r0, #32]
  (*PCROPStartAddr) = ((regvalue & FLASH_PRAR_PROT_AREA_START) << 8) + bankBase;
 8006ef4:	4b0e      	ldr	r3, [pc, #56]	@ (8006f30 <HAL_FLASHEx_OBGetConfig+0xc4>)
 8006ef6:	ea03 2402 	and.w	r4, r3, r2, lsl #8
 8006efa:	f104 6400 	add.w	r4, r4, #134217728	@ 0x8000000
 8006efe:	6244      	str	r4, [r0, #36]	@ 0x24
  (*PCROPEndAddr) = ((*PCROPEndAddr) << 8) + bankBase;
 8006f00:	ea03 2212 	and.w	r2, r3, r2, lsr #8
 8006f04:	f102 6200 	add.w	r2, r2, #134217728	@ 0x8000000
 8006f08:	6282      	str	r2, [r0, #40]	@ 0x28
    regvalue = FLASH->SCAR_CUR1;
 8006f0a:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
  (*SecureAreaConfig) = (regvalue & FLASH_SCAR_DMES);
 8006f0c:	f002 4100 	and.w	r1, r2, #2147483648	@ 0x80000000
 8006f10:	6381      	str	r1, [r0, #56]	@ 0x38
  (*SecureAreaStartAddr) = ((regvalue & FLASH_SCAR_SEC_AREA_START) << 8) + bankBase;
 8006f12:	ea03 2102 	and.w	r1, r3, r2, lsl #8
 8006f16:	f101 6100 	add.w	r1, r1, #134217728	@ 0x8000000
 8006f1a:	63c1      	str	r1, [r0, #60]	@ 0x3c
  (*SecureAreaEndAddr) = ((*SecureAreaEndAddr) << 8) + bankBase;
 8006f1c:	ea03 2312 	and.w	r3, r3, r2, lsr #8
 8006f20:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8006f24:	6403      	str	r3, [r0, #64]	@ 0x40
}
 8006f26:	e7bd      	b.n	8006ea4 <HAL_FLASHEx_OBGetConfig+0x38>
 8006f28:	52002000 	.word	0x52002000
 8006f2c:	ffff00f3 	.word	0xffff00f3
 8006f30:	000fff00 	.word	0x000fff00

08006f34 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006f34:	680b      	ldr	r3, [r1, #0]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	f000 80f3 	beq.w	8007122 <HAL_GPIO_Init+0x1ee>
{
 8006f3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f40:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006f42:	f04f 0c00 	mov.w	ip, #0
  uint32_t position = 0x00U;
 8006f46:	4662      	mov	r2, ip
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006f48:	2501      	movs	r5, #1
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006f4a:	2403      	movs	r4, #3
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006f4c:	f04f 080f 	mov.w	r8, #15
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006f50:	f04f 4eb0 	mov.w	lr, #1476395008	@ 0x58000000
 8006f54:	e050      	b.n	8006ff8 <HAL_GPIO_Init+0xc4>
        temp = GPIOx->OSPEEDR;
 8006f56:	6883      	ldr	r3, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006f58:	fa04 fa0c 	lsl.w	sl, r4, ip
 8006f5c:	ea23 0a0a 	bic.w	sl, r3, sl
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006f60:	68cb      	ldr	r3, [r1, #12]
 8006f62:	fa03 f30c 	lsl.w	r3, r3, ip
 8006f66:	ea43 030a 	orr.w	r3, r3, sl
        GPIOx->OSPEEDR = temp;
 8006f6a:	6083      	str	r3, [r0, #8]
        temp = GPIOx->OTYPER;
 8006f6c:	6843      	ldr	r3, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006f6e:	ea23 0707 	bic.w	r7, r3, r7
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006f72:	684b      	ldr	r3, [r1, #4]
 8006f74:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006f78:	4093      	lsls	r3, r2
 8006f7a:	433b      	orrs	r3, r7
        GPIOx->OTYPER = temp;
 8006f7c:	6043      	str	r3, [r0, #4]
 8006f7e:	e046      	b.n	800700e <HAL_GPIO_Init+0xda>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006f80:	2300      	movs	r3, #0
 8006f82:	fa03 f30b 	lsl.w	r3, r3, fp
 8006f86:	ea43 030a 	orr.w	r3, r3, sl
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006f8a:	60bb      	str	r3, [r7, #8]
        temp = EXTI->RTSR1;
 8006f8c:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~(iocurrent);
 8006f90:	ea6f 0709 	mvn.w	r7, r9
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006f94:	684e      	ldr	r6, [r1, #4]
 8006f96:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp &= ~(iocurrent);
 8006f9a:	bf0c      	ite	eq
 8006f9c:	403b      	andeq	r3, r7
        {
          temp |= iocurrent;
 8006f9e:	ea49 0303 	orrne.w	r3, r9, r3
        }
        EXTI->RTSR1 = temp;
 8006fa2:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->FTSR1;
 8006fa6:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006faa:	684e      	ldr	r6, [r1, #4]
 8006fac:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        temp &= ~(iocurrent);
 8006fb0:	bf0c      	ite	eq
 8006fb2:	403b      	andeq	r3, r7
        {
          temp |= iocurrent;
 8006fb4:	ea49 0303 	orrne.w	r3, r9, r3
        }
        EXTI->FTSR1 = temp;
 8006fb8:	f8ce 3004 	str.w	r3, [lr, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006fbc:	f8de 3084 	ldr.w	r3, [lr, #132]	@ 0x84
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006fc0:	684e      	ldr	r6, [r1, #4]
 8006fc2:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        temp &= ~(iocurrent);
 8006fc6:	bf0c      	ite	eq
 8006fc8:	403b      	andeq	r3, r7
        {
          temp |= iocurrent;
 8006fca:	ea49 0303 	orrne.w	r3, r9, r3
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006fce:	f8ce 3084 	str.w	r3, [lr, #132]	@ 0x84

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8006fd2:	f8de 3080 	ldr.w	r3, [lr, #128]	@ 0x80
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006fd6:	684e      	ldr	r6, [r1, #4]
 8006fd8:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
        temp &= ~(iocurrent);
 8006fdc:	bf0c      	ite	eq
 8006fde:	401f      	andeq	r7, r3
        {
          temp |= iocurrent;
 8006fe0:	ea49 0703 	orrne.w	r7, r9, r3
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006fe4:	f8ce 7080 	str.w	r7, [lr, #128]	@ 0x80
      }
    }

    position++;
 8006fe8:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006fea:	680b      	ldr	r3, [r1, #0]
 8006fec:	f10c 0c02 	add.w	ip, ip, #2
 8006ff0:	fa33 f702 	lsrs.w	r7, r3, r2
 8006ff4:	f000 8092 	beq.w	800711c <HAL_GPIO_Init+0x1e8>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006ff8:	fa05 f702 	lsl.w	r7, r5, r2
    if (iocurrent != 0x00U)
 8006ffc:	ea17 0903 	ands.w	r9, r7, r3
 8007000:	d0f2      	beq.n	8006fe8 <HAL_GPIO_Init+0xb4>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007002:	684b      	ldr	r3, [r1, #4]
 8007004:	f003 0303 	and.w	r3, r3, #3
 8007008:	3b01      	subs	r3, #1
 800700a:	2b01      	cmp	r3, #1
 800700c:	d9a3      	bls.n	8006f56 <HAL_GPIO_Init+0x22>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800700e:	684b      	ldr	r3, [r1, #4]
 8007010:	f003 0303 	and.w	r3, r3, #3
 8007014:	2b03      	cmp	r3, #3
 8007016:	d020      	beq.n	800705a <HAL_GPIO_Init+0x126>
      temp = GPIOx->PUPDR;
 8007018:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800701a:	fa04 f30c 	lsl.w	r3, r4, ip
 800701e:	ea27 0703 	bic.w	r7, r7, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007022:	688b      	ldr	r3, [r1, #8]
 8007024:	fa03 f30c 	lsl.w	r3, r3, ip
 8007028:	433b      	orrs	r3, r7
      GPIOx->PUPDR = temp;
 800702a:	60c3      	str	r3, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800702c:	684b      	ldr	r3, [r1, #4]
 800702e:	f003 0303 	and.w	r3, r3, #3
 8007032:	2b02      	cmp	r3, #2
 8007034:	d111      	bne.n	800705a <HAL_GPIO_Init+0x126>
        temp = GPIOx->AFR[position >> 3U];
 8007036:	08d7      	lsrs	r7, r2, #3
 8007038:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800703c:	6a3b      	ldr	r3, [r7, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800703e:	f002 0b07 	and.w	fp, r2, #7
 8007042:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8007046:	fa08 fa0b 	lsl.w	sl, r8, fp
 800704a:	ea23 0a0a 	bic.w	sl, r3, sl
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800704e:	690b      	ldr	r3, [r1, #16]
 8007050:	fa03 f30b 	lsl.w	r3, r3, fp
 8007054:	ea43 030a 	orr.w	r3, r3, sl
        GPIOx->AFR[position >> 3U] = temp;
 8007058:	623b      	str	r3, [r7, #32]
      temp = GPIOx->MODER;
 800705a:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800705c:	fa04 f30c 	lsl.w	r3, r4, ip
 8007060:	ea27 0703 	bic.w	r7, r7, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007064:	684b      	ldr	r3, [r1, #4]
 8007066:	f003 0303 	and.w	r3, r3, #3
 800706a:	fa03 f30c 	lsl.w	r3, r3, ip
 800706e:	433b      	orrs	r3, r7
      GPIOx->MODER = temp;
 8007070:	6003      	str	r3, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007072:	684b      	ldr	r3, [r1, #4]
 8007074:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
 8007078:	d0b6      	beq.n	8006fe8 <HAL_GPIO_Init+0xb4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800707a:	4e2a      	ldr	r6, [pc, #168]	@ (8007124 <HAL_GPIO_Init+0x1f0>)
 800707c:	f8d6 30f4 	ldr.w	r3, [r6, #244]	@ 0xf4
 8007080:	f043 0302 	orr.w	r3, r3, #2
 8007084:	f8c6 30f4 	str.w	r3, [r6, #244]	@ 0xf4
 8007088:	f8d6 30f4 	ldr.w	r3, [r6, #244]	@ 0xf4
 800708c:	f003 0302 	and.w	r3, r3, #2
 8007090:	9301      	str	r3, [sp, #4]
 8007092:	9b01      	ldr	r3, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8007094:	f022 0703 	bic.w	r7, r2, #3
 8007098:	f107 47b0 	add.w	r7, r7, #1476395008	@ 0x58000000
 800709c:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 80070a0:	68bb      	ldr	r3, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80070a2:	f002 0b03 	and.w	fp, r2, #3
 80070a6:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80070aa:	fa08 fa0b 	lsl.w	sl, r8, fp
 80070ae:	ea23 0a0a 	bic.w	sl, r3, sl
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80070b2:	4b1d      	ldr	r3, [pc, #116]	@ (8007128 <HAL_GPIO_Init+0x1f4>)
 80070b4:	4298      	cmp	r0, r3
 80070b6:	f43f af63 	beq.w	8006f80 <HAL_GPIO_Init+0x4c>
 80070ba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80070be:	4298      	cmp	r0, r3
 80070c0:	d01e      	beq.n	8007100 <HAL_GPIO_Init+0x1cc>
 80070c2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80070c6:	4298      	cmp	r0, r3
 80070c8:	d01c      	beq.n	8007104 <HAL_GPIO_Init+0x1d0>
 80070ca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80070ce:	4298      	cmp	r0, r3
 80070d0:	d01a      	beq.n	8007108 <HAL_GPIO_Init+0x1d4>
 80070d2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80070d6:	4298      	cmp	r0, r3
 80070d8:	d018      	beq.n	800710c <HAL_GPIO_Init+0x1d8>
 80070da:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80070de:	4298      	cmp	r0, r3
 80070e0:	d016      	beq.n	8007110 <HAL_GPIO_Init+0x1dc>
 80070e2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80070e6:	4298      	cmp	r0, r3
 80070e8:	d014      	beq.n	8007114 <HAL_GPIO_Init+0x1e0>
 80070ea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80070ee:	4298      	cmp	r0, r3
 80070f0:	d012      	beq.n	8007118 <HAL_GPIO_Init+0x1e4>
 80070f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070f6:	4298      	cmp	r0, r3
 80070f8:	bf14      	ite	ne
 80070fa:	230a      	movne	r3, #10
 80070fc:	2309      	moveq	r3, #9
 80070fe:	e740      	b.n	8006f82 <HAL_GPIO_Init+0x4e>
 8007100:	2301      	movs	r3, #1
 8007102:	e73e      	b.n	8006f82 <HAL_GPIO_Init+0x4e>
 8007104:	2302      	movs	r3, #2
 8007106:	e73c      	b.n	8006f82 <HAL_GPIO_Init+0x4e>
 8007108:	2303      	movs	r3, #3
 800710a:	e73a      	b.n	8006f82 <HAL_GPIO_Init+0x4e>
 800710c:	2304      	movs	r3, #4
 800710e:	e738      	b.n	8006f82 <HAL_GPIO_Init+0x4e>
 8007110:	2305      	movs	r3, #5
 8007112:	e736      	b.n	8006f82 <HAL_GPIO_Init+0x4e>
 8007114:	2306      	movs	r3, #6
 8007116:	e734      	b.n	8006f82 <HAL_GPIO_Init+0x4e>
 8007118:	2307      	movs	r3, #7
 800711a:	e732      	b.n	8006f82 <HAL_GPIO_Init+0x4e>
  }
}
 800711c:	b003      	add	sp, #12
 800711e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007122:	4770      	bx	lr
 8007124:	58024400 	.word	0x58024400
 8007128:	58020000 	.word	0x58020000

0800712c <HAL_GPIO_DeInit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 800712c:	2900      	cmp	r1, #0
 800712e:	f000 80a2 	beq.w	8007276 <HAL_GPIO_DeInit+0x14a>
{
 8007132:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007136:	b083      	sub	sp, #12
 8007138:	468c      	mov	ip, r1
  uint32_t position = 0x00U;
 800713a:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 800713c:	f04f 0901 	mov.w	r9, #1
 8007140:	f8df b138 	ldr.w	fp, [pc, #312]	@ 800727c <HAL_GPIO_DeInit+0x150>
    if (iocurrent != 0x00U)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8007144:	f04f 080f 	mov.w	r8, #15
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8007148:	f04f 0a03 	mov.w	sl, #3
 800714c:	e028      	b.n	80071a0 <HAL_GPIO_DeInit+0x74>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800714e:	f04f 0e00 	mov.w	lr, #0
 8007152:	fa0e f101 	lsl.w	r1, lr, r1
 8007156:	9d01      	ldr	r5, [sp, #4]
 8007158:	42a9      	cmp	r1, r5
 800715a:	d06e      	beq.n	800723a <HAL_GPIO_DeInit+0x10e>
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800715c:	6804      	ldr	r4, [r0, #0]
 800715e:	0059      	lsls	r1, r3, #1
 8007160:	fa0a f101 	lsl.w	r1, sl, r1
 8007164:	430c      	orrs	r4, r1
 8007166:	6004      	str	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8007168:	08dd      	lsrs	r5, r3, #3
 800716a:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 800716e:	6a2e      	ldr	r6, [r5, #32]
 8007170:	f003 0407 	and.w	r4, r3, #7
 8007174:	00a4      	lsls	r4, r4, #2
 8007176:	fa08 f404 	lsl.w	r4, r8, r4
 800717a:	ea26 0404 	bic.w	r4, r6, r4
 800717e:	622c      	str	r4, [r5, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007180:	68c4      	ldr	r4, [r0, #12]
 8007182:	ea24 0401 	bic.w	r4, r4, r1
 8007186:	60c4      	str	r4, [r0, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8007188:	6844      	ldr	r4, [r0, #4]
 800718a:	ea24 0202 	bic.w	r2, r4, r2
 800718e:	6042      	str	r2, [r0, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007190:	6882      	ldr	r2, [r0, #8]
 8007192:	ea22 0201 	bic.w	r2, r2, r1
 8007196:	6082      	str	r2, [r0, #8]
    }

    position++;
 8007198:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0x00U)
 800719a:	fa3c f203 	lsrs.w	r2, ip, r3
 800719e:	d067      	beq.n	8007270 <HAL_GPIO_DeInit+0x144>
    iocurrent = GPIO_Pin & (1UL << position) ;
 80071a0:	fa09 f203 	lsl.w	r2, r9, r3
    if (iocurrent != 0x00U)
 80071a4:	ea12 060c 	ands.w	r6, r2, ip
 80071a8:	d0f6      	beq.n	8007198 <HAL_GPIO_DeInit+0x6c>
      tmp = SYSCFG->EXTICR[position >> 2U];
 80071aa:	f023 0403 	bic.w	r4, r3, #3
 80071ae:	445c      	add	r4, fp
 80071b0:	68a5      	ldr	r5, [r4, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 80071b2:	f003 0103 	and.w	r1, r3, #3
 80071b6:	0089      	lsls	r1, r1, #2
 80071b8:	fa08 f701 	lsl.w	r7, r8, r1
 80071bc:	403d      	ands	r5, r7
 80071be:	9501      	str	r5, [sp, #4]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80071c0:	4d2d      	ldr	r5, [pc, #180]	@ (8007278 <HAL_GPIO_DeInit+0x14c>)
 80071c2:	42a8      	cmp	r0, r5
 80071c4:	d0c3      	beq.n	800714e <HAL_GPIO_DeInit+0x22>
 80071c6:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80071ca:	42a8      	cmp	r0, r5
 80071cc:	d020      	beq.n	8007210 <HAL_GPIO_DeInit+0xe4>
 80071ce:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80071d2:	42a8      	cmp	r0, r5
 80071d4:	d01f      	beq.n	8007216 <HAL_GPIO_DeInit+0xea>
 80071d6:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80071da:	42a8      	cmp	r0, r5
 80071dc:	d01e      	beq.n	800721c <HAL_GPIO_DeInit+0xf0>
 80071de:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80071e2:	42a8      	cmp	r0, r5
 80071e4:	d01d      	beq.n	8007222 <HAL_GPIO_DeInit+0xf6>
 80071e6:	f8df e098 	ldr.w	lr, [pc, #152]	@ 8007280 <HAL_GPIO_DeInit+0x154>
 80071ea:	4570      	cmp	r0, lr
 80071ec:	d01c      	beq.n	8007228 <HAL_GPIO_DeInit+0xfc>
 80071ee:	f50e 6e80 	add.w	lr, lr, #1024	@ 0x400
 80071f2:	4570      	cmp	r0, lr
 80071f4:	d01b      	beq.n	800722e <HAL_GPIO_DeInit+0x102>
 80071f6:	f50e 6e80 	add.w	lr, lr, #1024	@ 0x400
 80071fa:	4570      	cmp	r0, lr
 80071fc:	d01a      	beq.n	8007234 <HAL_GPIO_DeInit+0x108>
 80071fe:	f50e 6e00 	add.w	lr, lr, #2048	@ 0x800
 8007202:	4570      	cmp	r0, lr
 8007204:	bf14      	ite	ne
 8007206:	f04f 0e0a 	movne.w	lr, #10
 800720a:	f04f 0e09 	moveq.w	lr, #9
 800720e:	e7a0      	b.n	8007152 <HAL_GPIO_DeInit+0x26>
 8007210:	f04f 0e01 	mov.w	lr, #1
 8007214:	e79d      	b.n	8007152 <HAL_GPIO_DeInit+0x26>
 8007216:	f04f 0e02 	mov.w	lr, #2
 800721a:	e79a      	b.n	8007152 <HAL_GPIO_DeInit+0x26>
 800721c:	f04f 0e03 	mov.w	lr, #3
 8007220:	e797      	b.n	8007152 <HAL_GPIO_DeInit+0x26>
 8007222:	f04f 0e04 	mov.w	lr, #4
 8007226:	e794      	b.n	8007152 <HAL_GPIO_DeInit+0x26>
 8007228:	f04f 0e05 	mov.w	lr, #5
 800722c:	e791      	b.n	8007152 <HAL_GPIO_DeInit+0x26>
 800722e:	f04f 0e06 	mov.w	lr, #6
 8007232:	e78e      	b.n	8007152 <HAL_GPIO_DeInit+0x26>
 8007234:	f04f 0e07 	mov.w	lr, #7
 8007238:	e78b      	b.n	8007152 <HAL_GPIO_DeInit+0x26>
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 800723a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800723e:	f8d1 5080 	ldr.w	r5, [r1, #128]	@ 0x80
 8007242:	ea25 0506 	bic.w	r5, r5, r6
 8007246:	f8c1 5080 	str.w	r5, [r1, #128]	@ 0x80
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 800724a:	f8d1 5084 	ldr.w	r5, [r1, #132]	@ 0x84
 800724e:	ea25 0506 	bic.w	r5, r5, r6
 8007252:	f8c1 5084 	str.w	r5, [r1, #132]	@ 0x84
        EXTI->FTSR1 &= ~(iocurrent);
 8007256:	684d      	ldr	r5, [r1, #4]
 8007258:	ea25 0506 	bic.w	r5, r5, r6
 800725c:	604d      	str	r5, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800725e:	680d      	ldr	r5, [r1, #0]
 8007260:	ea25 0506 	bic.w	r5, r5, r6
 8007264:	600d      	str	r5, [r1, #0]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8007266:	68a1      	ldr	r1, [r4, #8]
 8007268:	ea21 0107 	bic.w	r1, r1, r7
 800726c:	60a1      	str	r1, [r4, #8]
 800726e:	e775      	b.n	800715c <HAL_GPIO_DeInit+0x30>
  }
}
 8007270:	b003      	add	sp, #12
 8007272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007276:	4770      	bx	lr
 8007278:	58020000 	.word	0x58020000
 800727c:	58000400 	.word	0x58000400
 8007280:	58021400 	.word	0x58021400

08007284 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007284:	6903      	ldr	r3, [r0, #16]
 8007286:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8007288:	bf14      	ite	ne
 800728a:	2001      	movne	r0, #1
 800728c:	2000      	moveq	r0, #0
 800728e:	4770      	bx	lr

08007290 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007290:	b10a      	cbz	r2, 8007296 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007292:	6181      	str	r1, [r0, #24]
 8007294:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007296:	0409      	lsls	r1, r1, #16
 8007298:	6181      	str	r1, [r0, #24]
  }
}
 800729a:	4770      	bx	lr

0800729c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800729c:	b508      	push	{r3, lr}
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800729e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072a6:	4203      	tst	r3, r0
 80072a8:	d100      	bne.n	80072ac <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#endif
}
 80072aa:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80072ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072b0:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80072b4:	f013 fff6 	bl	801b2a4 <HAL_GPIO_EXTI_Callback>
}
 80072b8:	e7f7      	b.n	80072aa <HAL_GPIO_EXTI_IRQHandler+0xe>

080072ba <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80072ba:	6803      	ldr	r3, [r0, #0]
 80072bc:	699a      	ldr	r2, [r3, #24]
 80072be:	f012 0f02 	tst.w	r2, #2
 80072c2:	d001      	beq.n	80072c8 <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 80072c4:	2200      	movs	r2, #0
 80072c6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80072c8:	6803      	ldr	r3, [r0, #0]
 80072ca:	699a      	ldr	r2, [r3, #24]
 80072cc:	f012 0f01 	tst.w	r2, #1
 80072d0:	d103      	bne.n	80072da <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80072d2:	699a      	ldr	r2, [r3, #24]
 80072d4:	f042 0201 	orr.w	r2, r2, #1
 80072d8:	619a      	str	r2, [r3, #24]
  }
}
 80072da:	4770      	bx	lr

080072dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80072dc:	b430      	push	{r4, r5}
 80072de:	9c02      	ldr	r4, [sp, #8]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80072e0:	6805      	ldr	r5, [r0, #0]
 80072e2:	6868      	ldr	r0, [r5, #4]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80072e4:	4323      	orrs	r3, r4
 80072e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80072ea:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80072ee:	430b      	orrs	r3, r1
 80072f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
  MODIFY_REG(hi2c->Instance->CR2, \
 80072f4:	0d64      	lsrs	r4, r4, #21
 80072f6:	f404 6480 	and.w	r4, r4, #1024	@ 0x400
 80072fa:	f044 747f 	orr.w	r4, r4, #66846720	@ 0x3fc0000
 80072fe:	f444 3458 	orr.w	r4, r4, #221184	@ 0x36000
 8007302:	f444 747f 	orr.w	r4, r4, #1020	@ 0x3fc
 8007306:	f044 0403 	orr.w	r4, r4, #3
 800730a:	ea20 0004 	bic.w	r0, r0, r4
 800730e:	4303      	orrs	r3, r0
 8007310:	606b      	str	r3, [r5, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007312:	bc30      	pop	{r4, r5}
 8007314:	4770      	bx	lr
	...

08007318 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007318:	b410      	push	{r4}
  uint32_t tmpisr = 0U;

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800731a:	6b43      	ldr	r3, [r0, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800731c:	4c29      	ldr	r4, [pc, #164]	@ (80073c4 <I2C_Enable_IRQ+0xac>)
 800731e:	4a2a      	ldr	r2, [pc, #168]	@ (80073c8 <I2C_Enable_IRQ+0xb0>)
 8007320:	42a3      	cmp	r3, r4
 8007322:	bf18      	it	ne
 8007324:	4293      	cmpne	r3, r2
 8007326:	d018      	beq.n	800735a <I2C_Enable_IRQ+0x42>
 8007328:	4a28      	ldr	r2, [pc, #160]	@ (80073cc <I2C_Enable_IRQ+0xb4>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d015      	beq.n	800735a <I2C_Enable_IRQ+0x42>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800732e:	f411 4f00 	tst.w	r1, #32768	@ 0x8000
 8007332:	d133      	bne.n	800739c <I2C_Enable_IRQ+0x84>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007334:	f341 0300 	sbfx	r3, r1, #0, #1
 8007338:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800733c:	f011 0f02 	tst.w	r1, #2
 8007340:	d001      	beq.n	8007346 <I2C_Enable_IRQ+0x2e>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8007342:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007346:	2910      	cmp	r1, #16
 8007348:	d004      	beq.n	8007354 <I2C_Enable_IRQ+0x3c>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800734a:	2920      	cmp	r1, #32
 800734c:	d11c      	bne.n	8007388 <I2C_Enable_IRQ+0x70>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800734e:	f043 0320 	orr.w	r3, r3, #32
 8007352:	e019      	b.n	8007388 <I2C_Enable_IRQ+0x70>
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007354:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007358:	e016      	b.n	8007388 <I2C_Enable_IRQ+0x70>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800735a:	f411 4f00 	tst.w	r1, #32768	@ 0x8000
 800735e:	d127      	bne.n	80073b0 <I2C_Enable_IRQ+0x98>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007360:	f341 0300 	sbfx	r3, r1, #0, #1
 8007364:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007368:	f011 0f02 	tst.w	r1, #2
 800736c:	d001      	beq.n	8007372 <I2C_Enable_IRQ+0x5a>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800736e:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007372:	2910      	cmp	r1, #16
 8007374:	d006      	beq.n	8007384 <I2C_Enable_IRQ+0x6c>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007376:	2920      	cmp	r1, #32
 8007378:	d00d      	beq.n	8007396 <I2C_Enable_IRQ+0x7e>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800737a:	2940      	cmp	r1, #64	@ 0x40
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800737c:	bf08      	it	eq
 800737e:	f043 0340 	orreq.w	r3, r3, #64	@ 0x40
 8007382:	e001      	b.n	8007388 <I2C_Enable_IRQ+0x70>
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007384:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8007388:	6801      	ldr	r1, [r0, #0]
 800738a:	680a      	ldr	r2, [r1, #0]
 800738c:	4313      	orrs	r3, r2
 800738e:	600b      	str	r3, [r1, #0]
}
 8007390:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007394:	4770      	bx	lr
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8007396:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800739a:	e7f5      	b.n	8007388 <I2C_Enable_IRQ+0x70>
    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800739c:	f341 0300 	sbfx	r3, r1, #0, #1
 80073a0:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 80073a4:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80073a8:	f011 0f02 	tst.w	r1, #2
 80073ac:	d1c9      	bne.n	8007342 <I2C_Enable_IRQ+0x2a>
 80073ae:	e7eb      	b.n	8007388 <I2C_Enable_IRQ+0x70>
    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80073b0:	f341 0300 	sbfx	r3, r1, #0, #1
 80073b4:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 80073b8:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80073bc:	f011 0f02 	tst.w	r1, #2
 80073c0:	d1d5      	bne.n	800736e <I2C_Enable_IRQ+0x56>
 80073c2:	e7e1      	b.n	8007388 <I2C_Enable_IRQ+0x70>
 80073c4:	08008891 	.word	0x08008891
 80073c8:	08008b35 	.word	0x08008b35
 80073cc:	080086fd 	.word	0x080086fd

080073d0 <I2C_Disable_IRQ>:
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80073d0:	f011 0f01 	tst.w	r1, #1
 80073d4:	d008      	beq.n	80073e8 <I2C_Disable_IRQ+0x18>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80073d6:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80073da:	f003 0328 	and.w	r3, r3, #40	@ 0x28
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80073de:	2b28      	cmp	r3, #40	@ 0x28
 80073e0:	bf14      	ite	ne
 80073e2:	23f2      	movne	r3, #242	@ 0xf2
 80073e4:	2342      	moveq	r3, #66	@ 0x42
 80073e6:	e000      	b.n	80073ea <I2C_Disable_IRQ+0x1a>
  uint32_t tmpisr = 0U;
 80073e8:	2300      	movs	r3, #0
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80073ea:	f011 0f02 	tst.w	r1, #2
 80073ee:	d009      	beq.n	8007404 <I2C_Disable_IRQ+0x34>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80073f0:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 80073f4:	f002 0228 	and.w	r2, r2, #40	@ 0x28
 80073f8:	2a28      	cmp	r2, #40	@ 0x28
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80073fa:	bf0c      	ite	eq
 80073fc:	f043 0344 	orreq.w	r3, r3, #68	@ 0x44
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007400:	f043 03f4 	orrne.w	r3, r3, #244	@ 0xf4
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007404:	f411 4f00 	tst.w	r1, #32768	@ 0x8000
 8007408:	d106      	bne.n	8007418 <I2C_Disable_IRQ+0x48>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800740a:	2910      	cmp	r1, #16
 800740c:	d00c      	beq.n	8007428 <I2C_Disable_IRQ+0x58>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800740e:	2920      	cmp	r1, #32
 8007410:	d10d      	bne.n	800742e <I2C_Disable_IRQ+0x5e>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8007412:	f043 0320 	orr.w	r3, r3, #32
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007416:	e001      	b.n	800741c <I2C_Disable_IRQ+0x4c>
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007418:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800741c:	6801      	ldr	r1, [r0, #0]
 800741e:	680a      	ldr	r2, [r1, #0]
 8007420:	ea22 0303 	bic.w	r3, r2, r3
 8007424:	600b      	str	r3, [r1, #0]
}
 8007426:	4770      	bx	lr
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007428:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800742c:	e7f6      	b.n	800741c <I2C_Disable_IRQ+0x4c>
 800742e:	2940      	cmp	r1, #64	@ 0x40
    tmpisr |= I2C_IT_TCI;
 8007430:	bf08      	it	eq
 8007432:	f043 0340 	orreq.w	r3, r3, #64	@ 0x40
 8007436:	e7f1      	b.n	800741c <I2C_Disable_IRQ+0x4c>

08007438 <I2C_IsErrorOccurred>:
{
 8007438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800743a:	4604      	mov	r4, r0
  uint32_t itflag   = hi2c->Instance->ISR;
 800743c:	6803      	ldr	r3, [r0, #0]
 800743e:	699e      	ldr	r6, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007440:	f016 0610 	ands.w	r6, r6, #16
 8007444:	d079      	beq.n	800753a <I2C_IsErrorOccurred+0x102>
 8007446:	460d      	mov	r5, r1
 8007448:	4617      	mov	r7, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800744a:	2210      	movs	r2, #16
 800744c:	61da      	str	r2, [r3, #28]
  uint32_t error_code = 0;
 800744e:	2600      	movs	r6, #0
  HAL_StatusTypeDef status = HAL_OK;
 8007450:	4631      	mov	r1, r6
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007452:	6820      	ldr	r0, [r4, #0]
 8007454:	6983      	ldr	r3, [r0, #24]
 8007456:	f013 0f20 	tst.w	r3, #32
 800745a:	d130      	bne.n	80074be <I2C_IsErrorOccurred+0x86>
 800745c:	bb79      	cbnz	r1, 80074be <I2C_IsErrorOccurred+0x86>
      if (Timeout != HAL_MAX_DELAY)
 800745e:	f1b5 3fff 	cmp.w	r5, #4294967295
 8007462:	d0f7      	beq.n	8007454 <I2C_IsErrorOccurred+0x1c>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007464:	f7fb feb6 	bl	80031d4 <HAL_GetTick>
 8007468:	2100      	movs	r1, #0
 800746a:	1bc0      	subs	r0, r0, r7
 800746c:	42a8      	cmp	r0, r5
 800746e:	d801      	bhi.n	8007474 <I2C_IsErrorOccurred+0x3c>
 8007470:	2d00      	cmp	r5, #0
 8007472:	d1ee      	bne.n	8007452 <I2C_IsErrorOccurred+0x1a>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007474:	6822      	ldr	r2, [r4, #0]
 8007476:	6850      	ldr	r0, [r2, #4]
          tmp2 = hi2c->Mode;
 8007478:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800747c:	b2db      	uxtb	r3, r3
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800747e:	6991      	ldr	r1, [r2, #24]
 8007480:	f411 4f00 	tst.w	r1, #32768	@ 0x8000
 8007484:	d004      	beq.n	8007490 <I2C_IsErrorOccurred+0x58>
              (tmp1 != I2C_CR2_STOP) && \
 8007486:	f410 4f80 	tst.w	r0, #16384	@ 0x4000
 800748a:	d101      	bne.n	8007490 <I2C_IsErrorOccurred+0x58>
 800748c:	2b20      	cmp	r3, #32
 800748e:	d10c      	bne.n	80074aa <I2C_IsErrorOccurred+0x72>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007490:	6823      	ldr	r3, [r4, #0]
 8007492:	699b      	ldr	r3, [r3, #24]
 8007494:	f013 0f20 	tst.w	r3, #32
 8007498:	d10f      	bne.n	80074ba <I2C_IsErrorOccurred+0x82>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800749a:	f7fb fe9b 	bl	80031d4 <HAL_GetTick>
 800749e:	1bc0      	subs	r0, r0, r7
 80074a0:	2819      	cmp	r0, #25
 80074a2:	d9f5      	bls.n	8007490 <I2C_IsErrorOccurred+0x58>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80074a4:	2620      	movs	r6, #32
              status = HAL_ERROR;
 80074a6:	2101      	movs	r1, #1
 80074a8:	e7d3      	b.n	8007452 <I2C_IsErrorOccurred+0x1a>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80074aa:	6853      	ldr	r3, [r2, #4]
 80074ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80074b0:	6053      	str	r3, [r2, #4]
            tickstart = HAL_GetTick();
 80074b2:	f7fb fe8f 	bl	80031d4 <HAL_GetTick>
 80074b6:	4607      	mov	r7, r0
 80074b8:	e7ea      	b.n	8007490 <I2C_IsErrorOccurred+0x58>
 80074ba:	2100      	movs	r1, #0
 80074bc:	e7c9      	b.n	8007452 <I2C_IsErrorOccurred+0x1a>
    if (status == HAL_OK)
 80074be:	b909      	cbnz	r1, 80074c4 <I2C_IsErrorOccurred+0x8c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80074c0:	2320      	movs	r3, #32
 80074c2:	61c3      	str	r3, [r0, #28]
    error_code |= HAL_I2C_ERROR_AF;
 80074c4:	f046 0604 	orr.w	r6, r6, #4
    status = HAL_ERROR;
 80074c8:	2001      	movs	r0, #1
  itflag = hi2c->Instance->ISR;
 80074ca:	6822      	ldr	r2, [r4, #0]
 80074cc:	6993      	ldr	r3, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80074ce:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80074d2:	d005      	beq.n	80074e0 <I2C_IsErrorOccurred+0xa8>
    error_code |= HAL_I2C_ERROR_BERR;
 80074d4:	f046 0601 	orr.w	r6, r6, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80074d8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80074dc:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 80074de:	2001      	movs	r0, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80074e0:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80074e4:	d02b      	beq.n	800753e <I2C_IsErrorOccurred+0x106>
    error_code |= HAL_I2C_ERROR_OVR;
 80074e6:	f046 0608 	orr.w	r6, r6, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80074ea:	6822      	ldr	r2, [r4, #0]
 80074ec:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80074f0:	61d1      	str	r1, [r2, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80074f2:	f413 7f00 	tst.w	r3, #512	@ 0x200
 80074f6:	d005      	beq.n	8007504 <I2C_IsErrorOccurred+0xcc>
    error_code |= HAL_I2C_ERROR_ARLO;
 80074f8:	f046 0602 	orr.w	r6, r6, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80074fc:	6823      	ldr	r3, [r4, #0]
 80074fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007502:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8007504:	4620      	mov	r0, r4
 8007506:	f7ff fed8 	bl	80072ba <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 800750a:	6822      	ldr	r2, [r4, #0]
 800750c:	6853      	ldr	r3, [r2, #4]
 800750e:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 8007512:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 8007516:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 800751a:	f023 0301 	bic.w	r3, r3, #1
 800751e:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= error_code;
 8007520:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8007522:	4333      	orrs	r3, r6
 8007524:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007526:	2320      	movs	r3, #32
 8007528:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800752c:	2300      	movs	r3, #0
 800752e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 8007532:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8007536:	2001      	movs	r0, #1
}
 8007538:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  HAL_StatusTypeDef status = HAL_OK;
 800753a:	2000      	movs	r0, #0
 800753c:	e7c5      	b.n	80074ca <I2C_IsErrorOccurred+0x92>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800753e:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8007542:	d1d9      	bne.n	80074f8 <I2C_IsErrorOccurred+0xc0>
  if (status != HAL_OK)
 8007544:	2800      	cmp	r0, #0
 8007546:	d0f7      	beq.n	8007538 <I2C_IsErrorOccurred+0x100>
 8007548:	e7dc      	b.n	8007504 <I2C_IsErrorOccurred+0xcc>

0800754a <I2C_WaitOnTXISFlagUntilTimeout>:
{
 800754a:	b570      	push	{r4, r5, r6, lr}
 800754c:	4604      	mov	r4, r0
 800754e:	460d      	mov	r5, r1
 8007550:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007552:	6823      	ldr	r3, [r4, #0]
 8007554:	699b      	ldr	r3, [r3, #24]
 8007556:	f013 0f02 	tst.w	r3, #2
 800755a:	d122      	bne.n	80075a2 <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800755c:	4632      	mov	r2, r6
 800755e:	4629      	mov	r1, r5
 8007560:	4620      	mov	r0, r4
 8007562:	f7ff ff69 	bl	8007438 <I2C_IsErrorOccurred>
 8007566:	b9f0      	cbnz	r0, 80075a6 <I2C_WaitOnTXISFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 8007568:	f1b5 3fff 	cmp.w	r5, #4294967295
 800756c:	d0f1      	beq.n	8007552 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800756e:	f7fb fe31 	bl	80031d4 <HAL_GetTick>
 8007572:	1b80      	subs	r0, r0, r6
 8007574:	42a8      	cmp	r0, r5
 8007576:	d801      	bhi.n	800757c <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8007578:	2d00      	cmp	r5, #0
 800757a:	d1ea      	bne.n	8007552 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800757c:	6823      	ldr	r3, [r4, #0]
 800757e:	699b      	ldr	r3, [r3, #24]
 8007580:	f013 0f02 	tst.w	r3, #2
 8007584:	d1e5      	bne.n	8007552 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007586:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8007588:	f043 0320 	orr.w	r3, r3, #32
 800758c:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800758e:	2320      	movs	r3, #32
 8007590:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007594:	2300      	movs	r3, #0
 8007596:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          __HAL_UNLOCK(hi2c);
 800759a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
          return HAL_ERROR;
 800759e:	2001      	movs	r0, #1
 80075a0:	e000      	b.n	80075a4 <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
  return HAL_OK;
 80075a2:	2000      	movs	r0, #0
}
 80075a4:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80075a6:	2001      	movs	r0, #1
 80075a8:	e7fc      	b.n	80075a4 <I2C_WaitOnTXISFlagUntilTimeout+0x5a>

080075aa <I2C_WaitOnFlagUntilTimeout>:
{
 80075aa:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075ae:	4605      	mov	r5, r0
 80075b0:	4688      	mov	r8, r1
 80075b2:	4617      	mov	r7, r2
 80075b4:	461e      	mov	r6, r3
 80075b6:	f8dd 9020 	ldr.w	r9, [sp, #32]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80075ba:	682b      	ldr	r3, [r5, #0]
 80075bc:	699c      	ldr	r4, [r3, #24]
 80075be:	ea38 0404 	bics.w	r4, r8, r4
 80075c2:	bf0c      	ite	eq
 80075c4:	2301      	moveq	r3, #1
 80075c6:	2300      	movne	r3, #0
 80075c8:	42bb      	cmp	r3, r7
 80075ca:	d127      	bne.n	800761c <I2C_WaitOnFlagUntilTimeout+0x72>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80075cc:	464a      	mov	r2, r9
 80075ce:	4631      	mov	r1, r6
 80075d0:	4628      	mov	r0, r5
 80075d2:	f7ff ff31 	bl	8007438 <I2C_IsErrorOccurred>
 80075d6:	bb20      	cbnz	r0, 8007622 <I2C_WaitOnFlagUntilTimeout+0x78>
    if (Timeout != HAL_MAX_DELAY)
 80075d8:	f1b6 3fff 	cmp.w	r6, #4294967295
 80075dc:	d0ed      	beq.n	80075ba <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075de:	f7fb fdf9 	bl	80031d4 <HAL_GetTick>
 80075e2:	eba0 0009 	sub.w	r0, r0, r9
 80075e6:	42b0      	cmp	r0, r6
 80075e8:	d801      	bhi.n	80075ee <I2C_WaitOnFlagUntilTimeout+0x44>
 80075ea:	2e00      	cmp	r6, #0
 80075ec:	d1e5      	bne.n	80075ba <I2C_WaitOnFlagUntilTimeout+0x10>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80075ee:	682b      	ldr	r3, [r5, #0]
 80075f0:	699b      	ldr	r3, [r3, #24]
 80075f2:	ea38 0303 	bics.w	r3, r8, r3
 80075f6:	bf0c      	ite	eq
 80075f8:	2301      	moveq	r3, #1
 80075fa:	2300      	movne	r3, #0
 80075fc:	42bb      	cmp	r3, r7
 80075fe:	d1dc      	bne.n	80075ba <I2C_WaitOnFlagUntilTimeout+0x10>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007600:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8007602:	f043 0320 	orr.w	r3, r3, #32
 8007606:	646b      	str	r3, [r5, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007608:	2320      	movs	r3, #32
 800760a:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800760e:	2300      	movs	r3, #0
 8007610:	f885 3042 	strb.w	r3, [r5, #66]	@ 0x42
          __HAL_UNLOCK(hi2c);
 8007614:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
          return HAL_ERROR;
 8007618:	2001      	movs	r0, #1
 800761a:	e000      	b.n	800761e <I2C_WaitOnFlagUntilTimeout+0x74>
  return HAL_OK;
 800761c:	2000      	movs	r0, #0
}
 800761e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return HAL_ERROR;
 8007622:	2001      	movs	r0, #1
 8007624:	e7fb      	b.n	800761e <I2C_WaitOnFlagUntilTimeout+0x74>

08007626 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8007626:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007628:	4604      	mov	r4, r0
 800762a:	460d      	mov	r5, r1
 800762c:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800762e:	6803      	ldr	r3, [r0, #0]
 8007630:	699b      	ldr	r3, [r3, #24]
 8007632:	f013 0f20 	tst.w	r3, #32
 8007636:	d00b      	beq.n	8007650 <I2C_WaitOnSTOPFlagUntilTimeout+0x2a>
  return HAL_OK;
 8007638:	2700      	movs	r7, #0
 800763a:	e027      	b.n	800768c <I2C_WaitOnSTOPFlagUntilTimeout+0x66>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800763c:	6823      	ldr	r3, [r4, #0]
 800763e:	699b      	ldr	r3, [r3, #24]
 8007640:	f013 0f20 	tst.w	r3, #32
 8007644:	d013      	beq.n	800766e <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007646:	6823      	ldr	r3, [r4, #0]
 8007648:	699b      	ldr	r3, [r3, #24]
 800764a:	f013 0f20 	tst.w	r3, #32
 800764e:	d11d      	bne.n	800768c <I2C_WaitOnSTOPFlagUntilTimeout+0x66>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007650:	4632      	mov	r2, r6
 8007652:	4629      	mov	r1, r5
 8007654:	4620      	mov	r0, r4
 8007656:	f7ff feef 	bl	8007438 <I2C_IsErrorOccurred>
 800765a:	4607      	mov	r7, r0
 800765c:	b9a8      	cbnz	r0, 800768a <I2C_WaitOnSTOPFlagUntilTimeout+0x64>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800765e:	f7fb fdb9 	bl	80031d4 <HAL_GetTick>
 8007662:	1b80      	subs	r0, r0, r6
 8007664:	42a8      	cmp	r0, r5
 8007666:	d8e9      	bhi.n	800763c <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
 8007668:	2d00      	cmp	r5, #0
 800766a:	d0e7      	beq.n	800763c <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
 800766c:	e7eb      	b.n	8007646 <I2C_WaitOnSTOPFlagUntilTimeout+0x20>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800766e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8007670:	f043 0320 	orr.w	r3, r3, #32
 8007674:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007676:	2320      	movs	r3, #32
 8007678:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800767c:	2300      	movs	r3, #0
 800767e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        __HAL_UNLOCK(hi2c);
 8007682:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
        return HAL_ERROR;
 8007686:	2701      	movs	r7, #1
 8007688:	e000      	b.n	800768c <I2C_WaitOnSTOPFlagUntilTimeout+0x66>
      return HAL_ERROR;
 800768a:	2701      	movs	r7, #1
}
 800768c:	4638      	mov	r0, r7
 800768e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007690 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8007690:	2800      	cmp	r0, #0
 8007692:	d055      	beq.n	8007740 <HAL_I2C_Init+0xb0>
{
 8007694:	b510      	push	{r4, lr}
 8007696:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007698:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800769c:	2b00      	cmp	r3, #0
 800769e:	d04a      	beq.n	8007736 <HAL_I2C_Init+0xa6>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80076a0:	2324      	movs	r3, #36	@ 0x24
 80076a2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE(hi2c);
 80076a6:	6822      	ldr	r2, [r4, #0]
 80076a8:	6813      	ldr	r3, [r2, #0]
 80076aa:	f023 0301 	bic.w	r3, r3, #1
 80076ae:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80076b0:	6822      	ldr	r2, [r4, #0]
 80076b2:	6863      	ldr	r3, [r4, #4]
 80076b4:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 80076b8:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80076ba:	6822      	ldr	r2, [r4, #0]
 80076bc:	6893      	ldr	r3, [r2, #8]
 80076be:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80076c2:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80076c4:	68e3      	ldr	r3, [r4, #12]
 80076c6:	2b01      	cmp	r3, #1
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80076c8:	6822      	ldr	r2, [r4, #0]
 80076ca:	68a3      	ldr	r3, [r4, #8]
 80076cc:	bf0c      	ite	eq
 80076ce:	f443 4300 	orreq.w	r3, r3, #32768	@ 0x8000
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80076d2:	f443 4304 	orrne.w	r3, r3, #33792	@ 0x8400
 80076d6:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80076d8:	68e3      	ldr	r3, [r4, #12]
 80076da:	2b02      	cmp	r3, #2
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80076dc:	6822      	ldr	r2, [r4, #0]
 80076de:	6853      	ldr	r3, [r2, #4]
 80076e0:	bf0c      	ite	eq
 80076e2:	f443 6300 	orreq.w	r3, r3, #2048	@ 0x800
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80076e6:	f423 6300 	bicne.w	r3, r3, #2048	@ 0x800
 80076ea:	6053      	str	r3, [r2, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80076ec:	6822      	ldr	r2, [r4, #0]
 80076ee:	6851      	ldr	r1, [r2, #4]
 80076f0:	4b14      	ldr	r3, [pc, #80]	@ (8007744 <HAL_I2C_Init+0xb4>)
 80076f2:	430b      	orrs	r3, r1
 80076f4:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80076f6:	6822      	ldr	r2, [r4, #0]
 80076f8:	68d3      	ldr	r3, [r2, #12]
 80076fa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80076fe:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007700:	6822      	ldr	r2, [r4, #0]
 8007702:	6923      	ldr	r3, [r4, #16]
 8007704:	6961      	ldr	r1, [r4, #20]
 8007706:	430b      	orrs	r3, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007708:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800770a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800770e:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007710:	6822      	ldr	r2, [r4, #0]
 8007712:	69e3      	ldr	r3, [r4, #28]
 8007714:	6a21      	ldr	r1, [r4, #32]
 8007716:	430b      	orrs	r3, r1
 8007718:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 800771a:	6822      	ldr	r2, [r4, #0]
 800771c:	6813      	ldr	r3, [r2, #0]
 800771e:	f043 0301 	orr.w	r3, r3, #1
 8007722:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007724:	2000      	movs	r0, #0
 8007726:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007728:	2320      	movs	r3, #32
 800772a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800772e:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007730:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
}
 8007734:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8007736:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_I2C_MspInit(hi2c);
 800773a:	f7fa fc1b 	bl	8001f74 <HAL_I2C_MspInit>
 800773e:	e7af      	b.n	80076a0 <HAL_I2C_Init+0x10>
    return HAL_ERROR;
 8007740:	2001      	movs	r0, #1
}
 8007742:	4770      	bx	lr
 8007744:	02008000 	.word	0x02008000

08007748 <HAL_I2C_DeInit>:
  if (hi2c == NULL)
 8007748:	b1a8      	cbz	r0, 8007776 <HAL_I2C_DeInit+0x2e>
{
 800774a:	b510      	push	{r4, lr}
 800774c:	4604      	mov	r4, r0
  hi2c->State = HAL_I2C_STATE_BUSY;
 800774e:	2324      	movs	r3, #36	@ 0x24
 8007750:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  __HAL_I2C_DISABLE(hi2c);
 8007754:	6802      	ldr	r2, [r0, #0]
 8007756:	6813      	ldr	r3, [r2, #0]
 8007758:	f023 0301 	bic.w	r3, r3, #1
 800775c:	6013      	str	r3, [r2, #0]
  HAL_I2C_MspDeInit(hi2c);
 800775e:	f7fa fe27 	bl	80023b0 <HAL_I2C_MspDeInit>
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007762:	2000      	movs	r0, #0
 8007764:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8007766:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800776a:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800776c:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
  __HAL_UNLOCK(hi2c);
 8007770:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
}
 8007774:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8007776:	2001      	movs	r0, #1
}
 8007778:	4770      	bx	lr
	...

0800777c <HAL_I2C_Mem_Write>:
{
 800777c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007780:	b083      	sub	sp, #12
 8007782:	460d      	mov	r5, r1
 8007784:	f8bd a034 	ldrh.w	sl, [sp, #52]	@ 0x34
 8007788:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 800778a:	f890 1041 	ldrb.w	r1, [r0, #65]	@ 0x41
 800778e:	b2c9      	uxtb	r1, r1
 8007790:	2920      	cmp	r1, #32
 8007792:	f040 80e2 	bne.w	800795a <HAL_I2C_Mem_Write+0x1de>
 8007796:	4604      	mov	r4, r0
 8007798:	4690      	mov	r8, r2
 800779a:	4699      	mov	r9, r3
    if ((pData == NULL) || (Size == 0U))
 800779c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800779e:	b1cb      	cbz	r3, 80077d4 <HAL_I2C_Mem_Write+0x58>
 80077a0:	f1ba 0f00 	cmp.w	sl, #0
 80077a4:	d016      	beq.n	80077d4 <HAL_I2C_Mem_Write+0x58>
    __HAL_LOCK(hi2c);
 80077a6:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80077aa:	2b01      	cmp	r3, #1
 80077ac:	f000 80d9 	beq.w	8007962 <HAL_I2C_Mem_Write+0x1e6>
 80077b0:	f04f 0b01 	mov.w	fp, #1
 80077b4:	f880 b040 	strb.w	fp, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 80077b8:	f7fb fd0c 	bl	80031d4 <HAL_GetTick>
 80077bc:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80077be:	9000      	str	r0, [sp, #0]
 80077c0:	2319      	movs	r3, #25
 80077c2:	465a      	mov	r2, fp
 80077c4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80077c8:	4620      	mov	r0, r4
 80077ca:	f7ff feee 	bl	80075aa <I2C_WaitOnFlagUntilTimeout>
 80077ce:	b130      	cbz	r0, 80077de <HAL_I2C_Mem_Write+0x62>
      return HAL_ERROR;
 80077d0:	2001      	movs	r0, #1
 80077d2:	e0c3      	b.n	800795c <HAL_I2C_Mem_Write+0x1e0>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80077d4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80077d8:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 80077da:	2001      	movs	r0, #1
 80077dc:	e0be      	b.n	800795c <HAL_I2C_Mem_Write+0x1e0>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80077de:	2321      	movs	r3, #33	@ 0x21
 80077e0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80077e4:	2340      	movs	r3, #64	@ 0x40
 80077e6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80077ea:	2300      	movs	r3, #0
 80077ec:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 80077ee:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80077f0:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 80077f2:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80077f6:	6363      	str	r3, [r4, #52]	@ 0x34
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80077f8:	4b5e      	ldr	r3, [pc, #376]	@ (8007974 <HAL_I2C_Mem_Write+0x1f8>)
 80077fa:	9300      	str	r3, [sp, #0]
 80077fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007800:	fa5f f289 	uxtb.w	r2, r9
 8007804:	4629      	mov	r1, r5
 8007806:	4620      	mov	r0, r4
 8007808:	f7ff fd68 	bl	80072dc <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800780c:	4632      	mov	r2, r6
 800780e:	4639      	mov	r1, r7
 8007810:	4620      	mov	r0, r4
 8007812:	f7ff fe9a 	bl	800754a <I2C_WaitOnTXISFlagUntilTimeout>
 8007816:	bb78      	cbnz	r0, 8007878 <HAL_I2C_Mem_Write+0xfc>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007818:	45d9      	cmp	r9, fp
 800781a:	d11e      	bne.n	800785a <HAL_I2C_Mem_Write+0xde>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800781c:	6823      	ldr	r3, [r4, #0]
 800781e:	fa5f f288 	uxtb.w	r2, r8
 8007822:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007824:	9600      	str	r6, [sp, #0]
 8007826:	463b      	mov	r3, r7
 8007828:	2200      	movs	r2, #0
 800782a:	2180      	movs	r1, #128	@ 0x80
 800782c:	4620      	mov	r0, r4
 800782e:	f7ff febc 	bl	80075aa <I2C_WaitOnFlagUntilTimeout>
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007832:	bb08      	cbnz	r0, 8007878 <HAL_I2C_Mem_Write+0xfc>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007834:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8007836:	b29b      	uxth	r3, r3
 8007838:	2bff      	cmp	r3, #255	@ 0xff
 800783a:	d922      	bls.n	8007882 <HAL_I2C_Mem_Write+0x106>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800783c:	22ff      	movs	r2, #255	@ 0xff
 800783e:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007840:	2300      	movs	r3, #0
 8007842:	9300      	str	r3, [sp, #0]
 8007844:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007848:	4629      	mov	r1, r5
 800784a:	4620      	mov	r0, r4
 800784c:	f7ff fd46 	bl	80072dc <I2C_TransferConfig>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007850:	f04f 0900 	mov.w	r9, #0
 8007854:	f04f 0880 	mov.w	r8, #128	@ 0x80
 8007858:	e030      	b.n	80078bc <HAL_I2C_Mem_Write+0x140>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800785a:	6823      	ldr	r3, [r4, #0]
 800785c:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8007860:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007862:	4632      	mov	r2, r6
 8007864:	4639      	mov	r1, r7
 8007866:	4620      	mov	r0, r4
 8007868:	f7ff fe6f 	bl	800754a <I2C_WaitOnTXISFlagUntilTimeout>
 800786c:	b920      	cbnz	r0, 8007878 <HAL_I2C_Mem_Write+0xfc>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800786e:	6822      	ldr	r2, [r4, #0]
 8007870:	fa5f f388 	uxtb.w	r3, r8
 8007874:	6293      	str	r3, [r2, #40]	@ 0x28
 8007876:	e7d5      	b.n	8007824 <HAL_I2C_Mem_Write+0xa8>
      __HAL_UNLOCK(hi2c);
 8007878:	2300      	movs	r3, #0
 800787a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 800787e:	2001      	movs	r0, #1
 8007880:	e06c      	b.n	800795c <HAL_I2C_Mem_Write+0x1e0>
      hi2c->XferSize = hi2c->XferCount;
 8007882:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8007884:	b292      	uxth	r2, r2
 8007886:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007888:	2300      	movs	r3, #0
 800788a:	9300      	str	r3, [sp, #0]
 800788c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007890:	b2d2      	uxtb	r2, r2
 8007892:	4629      	mov	r1, r5
 8007894:	4620      	mov	r0, r4
 8007896:	f7ff fd21 	bl	80072dc <I2C_TransferConfig>
 800789a:	e7d9      	b.n	8007850 <HAL_I2C_Mem_Write+0xd4>
          hi2c->XferSize = hi2c->XferCount;
 800789c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800789e:	b292      	uxth	r2, r2
 80078a0:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80078a2:	2300      	movs	r3, #0
 80078a4:	9300      	str	r3, [sp, #0]
 80078a6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80078aa:	b2d2      	uxtb	r2, r2
 80078ac:	4629      	mov	r1, r5
 80078ae:	4620      	mov	r0, r4
 80078b0:	f7ff fd14 	bl	80072dc <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 80078b4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80078b6:	b29b      	uxth	r3, r3
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d032      	beq.n	8007922 <HAL_I2C_Mem_Write+0x1a6>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80078bc:	4632      	mov	r2, r6
 80078be:	4639      	mov	r1, r7
 80078c0:	4620      	mov	r0, r4
 80078c2:	f7ff fe42 	bl	800754a <I2C_WaitOnTXISFlagUntilTimeout>
 80078c6:	2800      	cmp	r0, #0
 80078c8:	d14d      	bne.n	8007966 <HAL_I2C_Mem_Write+0x1ea>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80078ca:	6823      	ldr	r3, [r4, #0]
 80078cc:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80078ce:	7812      	ldrb	r2, [r2, #0]
 80078d0:	629a      	str	r2, [r3, #40]	@ 0x28
      hi2c->pBuffPtr++;
 80078d2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80078d4:	3301      	adds	r3, #1
 80078d6:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 80078d8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80078da:	3b01      	subs	r3, #1
 80078dc:	b29b      	uxth	r3, r3
 80078de:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 80078e0:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 80078e2:	3b01      	subs	r3, #1
 80078e4:	b29b      	uxth	r3, r3
 80078e6:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80078e8:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80078ea:	b292      	uxth	r2, r2
 80078ec:	2a00      	cmp	r2, #0
 80078ee:	d0e1      	beq.n	80078b4 <HAL_I2C_Mem_Write+0x138>
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d1df      	bne.n	80078b4 <HAL_I2C_Mem_Write+0x138>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80078f4:	9600      	str	r6, [sp, #0]
 80078f6:	463b      	mov	r3, r7
 80078f8:	464a      	mov	r2, r9
 80078fa:	4641      	mov	r1, r8
 80078fc:	4620      	mov	r0, r4
 80078fe:	f7ff fe54 	bl	80075aa <I2C_WaitOnFlagUntilTimeout>
 8007902:	bb90      	cbnz	r0, 800796a <HAL_I2C_Mem_Write+0x1ee>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007904:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8007906:	b29b      	uxth	r3, r3
 8007908:	2bff      	cmp	r3, #255	@ 0xff
 800790a:	d9c7      	bls.n	800789c <HAL_I2C_Mem_Write+0x120>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800790c:	22ff      	movs	r2, #255	@ 0xff
 800790e:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007910:	2300      	movs	r3, #0
 8007912:	9300      	str	r3, [sp, #0]
 8007914:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007918:	4629      	mov	r1, r5
 800791a:	4620      	mov	r0, r4
 800791c:	f7ff fcde 	bl	80072dc <I2C_TransferConfig>
 8007920:	e7c8      	b.n	80078b4 <HAL_I2C_Mem_Write+0x138>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007922:	4632      	mov	r2, r6
 8007924:	4639      	mov	r1, r7
 8007926:	4620      	mov	r0, r4
 8007928:	f7ff fe7d 	bl	8007626 <I2C_WaitOnSTOPFlagUntilTimeout>
 800792c:	b9f8      	cbnz	r0, 800796e <HAL_I2C_Mem_Write+0x1f2>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800792e:	6823      	ldr	r3, [r4, #0]
 8007930:	2220      	movs	r2, #32
 8007932:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8007934:	6821      	ldr	r1, [r4, #0]
 8007936:	684b      	ldr	r3, [r1, #4]
 8007938:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 800793c:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 8007940:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8007944:	f023 0301 	bic.w	r3, r3, #1
 8007948:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800794a:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800794e:	2300      	movs	r3, #0
 8007950:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 8007954:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    return HAL_OK;
 8007958:	e000      	b.n	800795c <HAL_I2C_Mem_Write+0x1e0>
    return HAL_BUSY;
 800795a:	2002      	movs	r0, #2
}
 800795c:	b003      	add	sp, #12
 800795e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8007962:	2002      	movs	r0, #2
 8007964:	e7fa      	b.n	800795c <HAL_I2C_Mem_Write+0x1e0>
        return HAL_ERROR;
 8007966:	2001      	movs	r0, #1
 8007968:	e7f8      	b.n	800795c <HAL_I2C_Mem_Write+0x1e0>
          return HAL_ERROR;
 800796a:	2001      	movs	r0, #1
 800796c:	e7f6      	b.n	800795c <HAL_I2C_Mem_Write+0x1e0>
      return HAL_ERROR;
 800796e:	2001      	movs	r0, #1
 8007970:	e7f4      	b.n	800795c <HAL_I2C_Mem_Write+0x1e0>
 8007972:	bf00      	nop
 8007974:	80002000 	.word	0x80002000

08007978 <HAL_I2C_Mem_Read>:
{
 8007978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800797c:	b083      	sub	sp, #12
 800797e:	460d      	mov	r5, r1
 8007980:	f8bd a034 	ldrh.w	sl, [sp, #52]	@ 0x34
 8007984:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 8007986:	f890 1041 	ldrb.w	r1, [r0, #65]	@ 0x41
 800798a:	b2c9      	uxtb	r1, r1
 800798c:	2920      	cmp	r1, #32
 800798e:	f040 80e4 	bne.w	8007b5a <HAL_I2C_Mem_Read+0x1e2>
 8007992:	4604      	mov	r4, r0
 8007994:	4690      	mov	r8, r2
 8007996:	4699      	mov	r9, r3
    if ((pData == NULL) || (Size == 0U))
 8007998:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800799a:	b1cb      	cbz	r3, 80079d0 <HAL_I2C_Mem_Read+0x58>
 800799c:	f1ba 0f00 	cmp.w	sl, #0
 80079a0:	d016      	beq.n	80079d0 <HAL_I2C_Mem_Read+0x58>
    __HAL_LOCK(hi2c);
 80079a2:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80079a6:	2b01      	cmp	r3, #1
 80079a8:	f000 80db 	beq.w	8007b62 <HAL_I2C_Mem_Read+0x1ea>
 80079ac:	f04f 0b01 	mov.w	fp, #1
 80079b0:	f880 b040 	strb.w	fp, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 80079b4:	f7fb fc0e 	bl	80031d4 <HAL_GetTick>
 80079b8:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80079ba:	9000      	str	r0, [sp, #0]
 80079bc:	2319      	movs	r3, #25
 80079be:	465a      	mov	r2, fp
 80079c0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80079c4:	4620      	mov	r0, r4
 80079c6:	f7ff fdf0 	bl	80075aa <I2C_WaitOnFlagUntilTimeout>
 80079ca:	b130      	cbz	r0, 80079da <HAL_I2C_Mem_Read+0x62>
      return HAL_ERROR;
 80079cc:	2001      	movs	r0, #1
 80079ce:	e0c5      	b.n	8007b5c <HAL_I2C_Mem_Read+0x1e4>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80079d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80079d4:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 80079d6:	2001      	movs	r0, #1
 80079d8:	e0c0      	b.n	8007b5c <HAL_I2C_Mem_Read+0x1e4>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80079da:	2322      	movs	r3, #34	@ 0x22
 80079dc:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80079e0:	2340      	movs	r3, #64	@ 0x40
 80079e2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80079e6:	2300      	movs	r3, #0
 80079e8:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 80079ea:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80079ec:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 80079ee:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80079f2:	6363      	str	r3, [r4, #52]	@ 0x34
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80079f4:	4a5f      	ldr	r2, [pc, #380]	@ (8007b74 <HAL_I2C_Mem_Read+0x1fc>)
 80079f6:	9200      	str	r2, [sp, #0]
 80079f8:	fa5f f289 	uxtb.w	r2, r9
 80079fc:	4629      	mov	r1, r5
 80079fe:	4620      	mov	r0, r4
 8007a00:	f7ff fc6c 	bl	80072dc <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a04:	4632      	mov	r2, r6
 8007a06:	4639      	mov	r1, r7
 8007a08:	4620      	mov	r0, r4
 8007a0a:	f7ff fd9e 	bl	800754a <I2C_WaitOnTXISFlagUntilTimeout>
 8007a0e:	bb88      	cbnz	r0, 8007a74 <HAL_I2C_Mem_Read+0xfc>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007a10:	45d9      	cmp	r9, fp
 8007a12:	d120      	bne.n	8007a56 <HAL_I2C_Mem_Read+0xde>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007a14:	6823      	ldr	r3, [r4, #0]
 8007a16:	fa5f f288 	uxtb.w	r2, r8
 8007a1a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007a1c:	9600      	str	r6, [sp, #0]
 8007a1e:	463b      	mov	r3, r7
 8007a20:	2200      	movs	r2, #0
 8007a22:	2140      	movs	r1, #64	@ 0x40
 8007a24:	4620      	mov	r0, r4
 8007a26:	f7ff fdc0 	bl	80075aa <I2C_WaitOnFlagUntilTimeout>
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007a2a:	bb18      	cbnz	r0, 8007a74 <HAL_I2C_Mem_Read+0xfc>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007a2c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8007a2e:	b29b      	uxth	r3, r3
 8007a30:	2bff      	cmp	r3, #255	@ 0xff
 8007a32:	d924      	bls.n	8007a7e <HAL_I2C_Mem_Read+0x106>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007a34:	22ff      	movs	r2, #255	@ 0xff
 8007a36:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007a38:	4b4f      	ldr	r3, [pc, #316]	@ (8007b78 <HAL_I2C_Mem_Read+0x200>)
 8007a3a:	9300      	str	r3, [sp, #0]
 8007a3c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007a40:	4629      	mov	r1, r5
 8007a42:	4620      	mov	r0, r4
 8007a44:	f7ff fc4a 	bl	80072dc <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8007a48:	f04f 0800 	mov.w	r8, #0
 8007a4c:	f04f 0904 	mov.w	r9, #4
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007a50:	f04f 0a80 	mov.w	sl, #128	@ 0x80
 8007a54:	e030      	b.n	8007ab8 <HAL_I2C_Mem_Read+0x140>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007a56:	6823      	ldr	r3, [r4, #0]
 8007a58:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8007a5c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a5e:	4632      	mov	r2, r6
 8007a60:	4639      	mov	r1, r7
 8007a62:	4620      	mov	r0, r4
 8007a64:	f7ff fd71 	bl	800754a <I2C_WaitOnTXISFlagUntilTimeout>
 8007a68:	b920      	cbnz	r0, 8007a74 <HAL_I2C_Mem_Read+0xfc>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007a6a:	6822      	ldr	r2, [r4, #0]
 8007a6c:	fa5f f388 	uxtb.w	r3, r8
 8007a70:	6293      	str	r3, [r2, #40]	@ 0x28
 8007a72:	e7d3      	b.n	8007a1c <HAL_I2C_Mem_Read+0xa4>
      __HAL_UNLOCK(hi2c);
 8007a74:	2300      	movs	r3, #0
 8007a76:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8007a7a:	2001      	movs	r0, #1
 8007a7c:	e06e      	b.n	8007b5c <HAL_I2C_Mem_Read+0x1e4>
      hi2c->XferSize = hi2c->XferCount;
 8007a7e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8007a80:	b292      	uxth	r2, r2
 8007a82:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007a84:	4b3c      	ldr	r3, [pc, #240]	@ (8007b78 <HAL_I2C_Mem_Read+0x200>)
 8007a86:	9300      	str	r3, [sp, #0]
 8007a88:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007a8c:	b2d2      	uxtb	r2, r2
 8007a8e:	4629      	mov	r1, r5
 8007a90:	4620      	mov	r0, r4
 8007a92:	f7ff fc23 	bl	80072dc <I2C_TransferConfig>
 8007a96:	e7d7      	b.n	8007a48 <HAL_I2C_Mem_Read+0xd0>
          hi2c->XferSize = hi2c->XferCount;
 8007a98:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8007a9a:	b292      	uxth	r2, r2
 8007a9c:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	9300      	str	r3, [sp, #0]
 8007aa2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007aa6:	b2d2      	uxtb	r2, r2
 8007aa8:	4629      	mov	r1, r5
 8007aaa:	4620      	mov	r0, r4
 8007aac:	f7ff fc16 	bl	80072dc <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8007ab0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8007ab2:	b29b      	uxth	r3, r3
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d034      	beq.n	8007b22 <HAL_I2C_Mem_Read+0x1aa>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8007ab8:	9600      	str	r6, [sp, #0]
 8007aba:	463b      	mov	r3, r7
 8007abc:	4642      	mov	r2, r8
 8007abe:	4649      	mov	r1, r9
 8007ac0:	4620      	mov	r0, r4
 8007ac2:	f7ff fd72 	bl	80075aa <I2C_WaitOnFlagUntilTimeout>
 8007ac6:	2800      	cmp	r0, #0
 8007ac8:	d14d      	bne.n	8007b66 <HAL_I2C_Mem_Read+0x1ee>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007aca:	6823      	ldr	r3, [r4, #0]
 8007acc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007ace:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007ad0:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8007ad2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007ad4:	3301      	adds	r3, #1
 8007ad6:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8007ad8:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8007ada:	3b01      	subs	r3, #1
 8007adc:	b29b      	uxth	r3, r3
 8007ade:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8007ae0:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8007ae2:	3a01      	subs	r2, #1
 8007ae4:	b292      	uxth	r2, r2
 8007ae6:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007ae8:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8007aea:	b292      	uxth	r2, r2
 8007aec:	2a00      	cmp	r2, #0
 8007aee:	d0df      	beq.n	8007ab0 <HAL_I2C_Mem_Read+0x138>
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d1dd      	bne.n	8007ab0 <HAL_I2C_Mem_Read+0x138>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007af4:	9600      	str	r6, [sp, #0]
 8007af6:	463b      	mov	r3, r7
 8007af8:	4642      	mov	r2, r8
 8007afa:	4651      	mov	r1, sl
 8007afc:	4620      	mov	r0, r4
 8007afe:	f7ff fd54 	bl	80075aa <I2C_WaitOnFlagUntilTimeout>
 8007b02:	bb90      	cbnz	r0, 8007b6a <HAL_I2C_Mem_Read+0x1f2>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007b04:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8007b06:	b29b      	uxth	r3, r3
 8007b08:	2bff      	cmp	r3, #255	@ 0xff
 8007b0a:	d9c5      	bls.n	8007a98 <HAL_I2C_Mem_Read+0x120>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007b0c:	22ff      	movs	r2, #255	@ 0xff
 8007b0e:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8007b10:	2300      	movs	r3, #0
 8007b12:	9300      	str	r3, [sp, #0]
 8007b14:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007b18:	4629      	mov	r1, r5
 8007b1a:	4620      	mov	r0, r4
 8007b1c:	f7ff fbde 	bl	80072dc <I2C_TransferConfig>
 8007b20:	e7c6      	b.n	8007ab0 <HAL_I2C_Mem_Read+0x138>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b22:	4632      	mov	r2, r6
 8007b24:	4639      	mov	r1, r7
 8007b26:	4620      	mov	r0, r4
 8007b28:	f7ff fd7d 	bl	8007626 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007b2c:	b9f8      	cbnz	r0, 8007b6e <HAL_I2C_Mem_Read+0x1f6>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007b2e:	6823      	ldr	r3, [r4, #0]
 8007b30:	2220      	movs	r2, #32
 8007b32:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8007b34:	6821      	ldr	r1, [r4, #0]
 8007b36:	684b      	ldr	r3, [r1, #4]
 8007b38:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 8007b3c:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 8007b40:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8007b44:	f023 0301 	bic.w	r3, r3, #1
 8007b48:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8007b4a:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007b4e:	2300      	movs	r3, #0
 8007b50:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 8007b54:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    return HAL_OK;
 8007b58:	e000      	b.n	8007b5c <HAL_I2C_Mem_Read+0x1e4>
    return HAL_BUSY;
 8007b5a:	2002      	movs	r0, #2
}
 8007b5c:	b003      	add	sp, #12
 8007b5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8007b62:	2002      	movs	r0, #2
 8007b64:	e7fa      	b.n	8007b5c <HAL_I2C_Mem_Read+0x1e4>
        return HAL_ERROR;
 8007b66:	2001      	movs	r0, #1
 8007b68:	e7f8      	b.n	8007b5c <HAL_I2C_Mem_Read+0x1e4>
          return HAL_ERROR;
 8007b6a:	2001      	movs	r0, #1
 8007b6c:	e7f6      	b.n	8007b5c <HAL_I2C_Mem_Read+0x1e4>
      return HAL_ERROR;
 8007b6e:	2001      	movs	r0, #1
 8007b70:	e7f4      	b.n	8007b5c <HAL_I2C_Mem_Read+0x1e4>
 8007b72:	bf00      	nop
 8007b74:	80002000 	.word	0x80002000
 8007b78:	80002400 	.word	0x80002400

08007b7c <HAL_I2C_Mem_Write_DMA>:
{
 8007b7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b7e:	b083      	sub	sp, #12
 8007b80:	4604      	mov	r4, r0
 8007b82:	460e      	mov	r6, r1
 8007b84:	461f      	mov	r7, r3
 8007b86:	9908      	ldr	r1, [sp, #32]
 8007b88:	f8bd 3024 	ldrh.w	r3, [sp, #36]	@ 0x24
  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b8c:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 8007b90:	b2c0      	uxtb	r0, r0
 8007b92:	2820      	cmp	r0, #32
 8007b94:	d179      	bne.n	8007c8a <HAL_I2C_Mem_Write_DMA+0x10e>
    if ((pData == NULL) || (Size == 0U))
 8007b96:	2900      	cmp	r1, #0
 8007b98:	d04b      	beq.n	8007c32 <HAL_I2C_Mem_Write_DMA+0xb6>
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d049      	beq.n	8007c32 <HAL_I2C_Mem_Write_DMA+0xb6>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007b9e:	6820      	ldr	r0, [r4, #0]
 8007ba0:	6985      	ldr	r5, [r0, #24]
 8007ba2:	f415 4f00 	tst.w	r5, #32768	@ 0x8000
 8007ba6:	d174      	bne.n	8007c92 <HAL_I2C_Mem_Write_DMA+0x116>
    __HAL_LOCK(hi2c);
 8007ba8:	f894 5040 	ldrb.w	r5, [r4, #64]	@ 0x40
 8007bac:	2d01      	cmp	r5, #1
 8007bae:	d072      	beq.n	8007c96 <HAL_I2C_Mem_Write_DMA+0x11a>
 8007bb0:	2501      	movs	r5, #1
 8007bb2:	f884 5040 	strb.w	r5, [r4, #64]	@ 0x40
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007bb6:	2521      	movs	r5, #33	@ 0x21
 8007bb8:	f884 5041 	strb.w	r5, [r4, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8007bbc:	2540      	movs	r5, #64	@ 0x40
 8007bbe:	f884 5042 	strb.w	r5, [r4, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007bc2:	2500      	movs	r5, #0
 8007bc4:	6465      	str	r5, [r4, #68]	@ 0x44
    hi2c->pBuffPtr    = pData;
 8007bc6:	6261      	str	r1, [r4, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007bc8:	8563      	strh	r3, [r4, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007bca:	4b34      	ldr	r3, [pc, #208]	@ (8007c9c <HAL_I2C_Mem_Write_DMA+0x120>)
 8007bcc:	62e3      	str	r3, [r4, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 8007bce:	4b34      	ldr	r3, [pc, #208]	@ (8007ca0 <HAL_I2C_Mem_Write_DMA+0x124>)
 8007bd0:	6363      	str	r3, [r4, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 8007bd2:	64e6      	str	r6, [r4, #76]	@ 0x4c
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007bd4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8007bd6:	b29b      	uxth	r3, r3
 8007bd8:	2bff      	cmp	r3, #255	@ 0xff
 8007bda:	d82f      	bhi.n	8007c3c <HAL_I2C_Mem_Write_DMA+0xc0>
      hi2c->XferSize = hi2c->XferCount;
 8007bdc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8007bde:	b29b      	uxth	r3, r3
 8007be0:	8523      	strh	r3, [r4, #40]	@ 0x28
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007be2:	2f01      	cmp	r7, #1
 8007be4:	d02c      	beq.n	8007c40 <HAL_I2C_Mem_Write_DMA+0xc4>
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007be6:	0a13      	lsrs	r3, r2, #8
 8007be8:	6283      	str	r3, [r0, #40]	@ 0x28
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 8007bea:	b2d2      	uxtb	r2, r2
 8007bec:	6522      	str	r2, [r4, #80]	@ 0x50
    if (hi2c->hdmatx != NULL)
 8007bee:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8007bf0:	b363      	cbz	r3, 8007c4c <HAL_I2C_Mem_Write_DMA+0xd0>
      hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8007bf2:	4a2c      	ldr	r2, [pc, #176]	@ (8007ca4 <HAL_I2C_Mem_Write_DMA+0x128>)
 8007bf4:	63da      	str	r2, [r3, #60]	@ 0x3c
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8007bf6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8007bf8:	4a2b      	ldr	r2, [pc, #172]	@ (8007ca8 <HAL_I2C_Mem_Write_DMA+0x12c>)
 8007bfa:	64da      	str	r2, [r3, #76]	@ 0x4c
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8007bfc:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8007bfe:	2300      	movs	r3, #0
 8007c00:	6413      	str	r3, [r2, #64]	@ 0x40
      hi2c->hdmatx->XferAbortCallback = NULL;
 8007c02:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8007c04:	6513      	str	r3, [r2, #80]	@ 0x50
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8007c06:	6822      	ldr	r2, [r4, #0]
 8007c08:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8007c0a:	3228      	adds	r2, #40	@ 0x28
 8007c0c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8007c0e:	f7fd fcc9 	bl	80055a4 <HAL_DMA_Start_IT>
    if (dmaxferstatus == HAL_OK)
 8007c12:	4605      	mov	r5, r0
 8007c14:	b340      	cbz	r0, 8007c68 <HAL_I2C_Mem_Write_DMA+0xec>
      hi2c->State     = HAL_I2C_STATE_READY;
 8007c16:	2320      	movs	r3, #32
 8007c18:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8007c22:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8007c24:	f043 0310 	orr.w	r3, r3, #16
 8007c28:	6463      	str	r3, [r4, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8007c2a:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8007c2e:	2501      	movs	r5, #1
 8007c30:	e02c      	b.n	8007c8c <HAL_I2C_Mem_Write_DMA+0x110>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007c32:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007c36:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8007c38:	2501      	movs	r5, #1
 8007c3a:	e027      	b.n	8007c8c <HAL_I2C_Mem_Write_DMA+0x110>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007c3c:	23ff      	movs	r3, #255	@ 0xff
 8007c3e:	e7cf      	b.n	8007be0 <HAL_I2C_Mem_Write_DMA+0x64>
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007c40:	b2d2      	uxtb	r2, r2
 8007c42:	6282      	str	r2, [r0, #40]	@ 0x28
      hi2c->Memaddress = 0xFFFFFFFFU;
 8007c44:	f04f 33ff 	mov.w	r3, #4294967295
 8007c48:	6523      	str	r3, [r4, #80]	@ 0x50
 8007c4a:	e7d0      	b.n	8007bee <HAL_I2C_Mem_Write_DMA+0x72>
      hi2c->State     = HAL_I2C_STATE_READY;
 8007c4c:	2320      	movs	r3, #32
 8007c4e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007c52:	2200      	movs	r2, #0
 8007c54:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8007c58:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8007c5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c5e:	6463      	str	r3, [r4, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8007c60:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8007c64:	2501      	movs	r5, #1
 8007c66:	e011      	b.n	8007c8c <HAL_I2C_Mem_Write_DMA+0x110>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007c68:	4b10      	ldr	r3, [pc, #64]	@ (8007cac <HAL_I2C_Mem_Write_DMA+0x130>)
 8007c6a:	9300      	str	r3, [sp, #0]
 8007c6c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007c70:	b2fa      	uxtb	r2, r7
 8007c72:	4631      	mov	r1, r6
 8007c74:	4620      	mov	r0, r4
 8007c76:	f7ff fb31 	bl	80072dc <I2C_TransferConfig>
      __HAL_UNLOCK(hi2c);
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007c80:	2101      	movs	r1, #1
 8007c82:	4620      	mov	r0, r4
 8007c84:	f7ff fb48 	bl	8007318 <I2C_Enable_IRQ>
    return HAL_OK;
 8007c88:	e000      	b.n	8007c8c <HAL_I2C_Mem_Write_DMA+0x110>
    return HAL_BUSY;
 8007c8a:	2502      	movs	r5, #2
}
 8007c8c:	4628      	mov	r0, r5
 8007c8e:	b003      	add	sp, #12
 8007c90:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_BUSY;
 8007c92:	2502      	movs	r5, #2
 8007c94:	e7fa      	b.n	8007c8c <HAL_I2C_Mem_Write_DMA+0x110>
    __HAL_LOCK(hi2c);
 8007c96:	2502      	movs	r5, #2
 8007c98:	e7f8      	b.n	8007c8c <HAL_I2C_Mem_Write_DMA+0x110>
 8007c9a:	bf00      	nop
 8007c9c:	ffff0000 	.word	0xffff0000
 8007ca0:	080086fd 	.word	0x080086fd
 8007ca4:	08008e11 	.word	0x08008e11
 8007ca8:	08008c6d 	.word	0x08008c6d
 8007cac:	80002000 	.word	0x80002000

08007cb0 <HAL_I2C_Mem_Read_DMA>:
{
 8007cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007cb2:	b083      	sub	sp, #12
 8007cb4:	4604      	mov	r4, r0
 8007cb6:	461f      	mov	r7, r3
 8007cb8:	9d08      	ldr	r5, [sp, #32]
 8007cba:	f8bd 3024 	ldrh.w	r3, [sp, #36]	@ 0x24
  if (hi2c->State == HAL_I2C_STATE_READY)
 8007cbe:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 8007cc2:	b2c0      	uxtb	r0, r0
 8007cc4:	2820      	cmp	r0, #32
 8007cc6:	d17a      	bne.n	8007dbe <HAL_I2C_Mem_Read_DMA+0x10e>
 8007cc8:	460e      	mov	r6, r1
    if ((pData == NULL) || (Size == 0U))
 8007cca:	2d00      	cmp	r5, #0
 8007ccc:	d04c      	beq.n	8007d68 <HAL_I2C_Mem_Read_DMA+0xb8>
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d04a      	beq.n	8007d68 <HAL_I2C_Mem_Read_DMA+0xb8>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007cd2:	6821      	ldr	r1, [r4, #0]
 8007cd4:	6988      	ldr	r0, [r1, #24]
 8007cd6:	f410 4f00 	tst.w	r0, #32768	@ 0x8000
 8007cda:	d174      	bne.n	8007dc6 <HAL_I2C_Mem_Read_DMA+0x116>
    __HAL_LOCK(hi2c);
 8007cdc:	f894 0040 	ldrb.w	r0, [r4, #64]	@ 0x40
 8007ce0:	2801      	cmp	r0, #1
 8007ce2:	d072      	beq.n	8007dca <HAL_I2C_Mem_Read_DMA+0x11a>
 8007ce4:	2001      	movs	r0, #1
 8007ce6:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007cea:	2022      	movs	r0, #34	@ 0x22
 8007cec:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8007cf0:	2040      	movs	r0, #64	@ 0x40
 8007cf2:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007cf6:	2000      	movs	r0, #0
 8007cf8:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr    = pData;
 8007cfa:	6265      	str	r5, [r4, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007cfc:	8563      	strh	r3, [r4, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007cfe:	4b34      	ldr	r3, [pc, #208]	@ (8007dd0 <HAL_I2C_Mem_Read_DMA+0x120>)
 8007d00:	62e3      	str	r3, [r4, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 8007d02:	4b34      	ldr	r3, [pc, #208]	@ (8007dd4 <HAL_I2C_Mem_Read_DMA+0x124>)
 8007d04:	6363      	str	r3, [r4, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 8007d06:	64e6      	str	r6, [r4, #76]	@ 0x4c
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007d08:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8007d0a:	b29b      	uxth	r3, r3
 8007d0c:	2bff      	cmp	r3, #255	@ 0xff
 8007d0e:	d830      	bhi.n	8007d72 <HAL_I2C_Mem_Read_DMA+0xc2>
      hi2c->XferSize = hi2c->XferCount;
 8007d10:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8007d12:	b29b      	uxth	r3, r3
 8007d14:	8523      	strh	r3, [r4, #40]	@ 0x28
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007d16:	2f01      	cmp	r7, #1
 8007d18:	d02d      	beq.n	8007d76 <HAL_I2C_Mem_Read_DMA+0xc6>
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007d1a:	0a13      	lsrs	r3, r2, #8
 8007d1c:	628b      	str	r3, [r1, #40]	@ 0x28
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 8007d1e:	b2d2      	uxtb	r2, r2
 8007d20:	6522      	str	r2, [r4, #80]	@ 0x50
    if (hi2c->hdmarx != NULL)
 8007d22:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007d24:	b36b      	cbz	r3, 8007d82 <HAL_I2C_Mem_Read_DMA+0xd2>
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8007d26:	4a2c      	ldr	r2, [pc, #176]	@ (8007dd8 <HAL_I2C_Mem_Read_DMA+0x128>)
 8007d28:	63da      	str	r2, [r3, #60]	@ 0x3c
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8007d2a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007d2c:	4a2b      	ldr	r2, [pc, #172]	@ (8007ddc <HAL_I2C_Mem_Read_DMA+0x12c>)
 8007d2e:	64da      	str	r2, [r3, #76]	@ 0x4c
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8007d30:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8007d32:	2300      	movs	r3, #0
 8007d34:	6413      	str	r3, [r2, #64]	@ 0x40
      hi2c->hdmarx->XferAbortCallback = NULL;
 8007d36:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8007d38:	6513      	str	r3, [r2, #80]	@ 0x50
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8007d3a:	6821      	ldr	r1, [r4, #0]
 8007d3c:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8007d3e:	462a      	mov	r2, r5
 8007d40:	3124      	adds	r1, #36	@ 0x24
 8007d42:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8007d44:	f7fd fc2e 	bl	80055a4 <HAL_DMA_Start_IT>
    if (dmaxferstatus == HAL_OK)
 8007d48:	4605      	mov	r5, r0
 8007d4a:	b340      	cbz	r0, 8007d9e <HAL_I2C_Mem_Read_DMA+0xee>
      hi2c->State     = HAL_I2C_STATE_READY;
 8007d4c:	2320      	movs	r3, #32
 8007d4e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007d52:	2200      	movs	r2, #0
 8007d54:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8007d58:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8007d5a:	f043 0310 	orr.w	r3, r3, #16
 8007d5e:	6463      	str	r3, [r4, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8007d60:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8007d64:	2501      	movs	r5, #1
 8007d66:	e02b      	b.n	8007dc0 <HAL_I2C_Mem_Read_DMA+0x110>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007d68:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007d6c:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8007d6e:	2501      	movs	r5, #1
 8007d70:	e026      	b.n	8007dc0 <HAL_I2C_Mem_Read_DMA+0x110>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007d72:	23ff      	movs	r3, #255	@ 0xff
 8007d74:	e7ce      	b.n	8007d14 <HAL_I2C_Mem_Read_DMA+0x64>
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007d76:	b2d2      	uxtb	r2, r2
 8007d78:	628a      	str	r2, [r1, #40]	@ 0x28
      hi2c->Memaddress = 0xFFFFFFFFU;
 8007d7a:	f04f 33ff 	mov.w	r3, #4294967295
 8007d7e:	6523      	str	r3, [r4, #80]	@ 0x50
 8007d80:	e7cf      	b.n	8007d22 <HAL_I2C_Mem_Read_DMA+0x72>
      hi2c->State     = HAL_I2C_STATE_READY;
 8007d82:	2320      	movs	r3, #32
 8007d84:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007d88:	2200      	movs	r2, #0
 8007d8a:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8007d8e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8007d90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d94:	6463      	str	r3, [r4, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8007d96:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8007d9a:	2501      	movs	r5, #1
 8007d9c:	e010      	b.n	8007dc0 <HAL_I2C_Mem_Read_DMA+0x110>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007d9e:	4b10      	ldr	r3, [pc, #64]	@ (8007de0 <HAL_I2C_Mem_Read_DMA+0x130>)
 8007da0:	9300      	str	r3, [sp, #0]
 8007da2:	2300      	movs	r3, #0
 8007da4:	b2fa      	uxtb	r2, r7
 8007da6:	4631      	mov	r1, r6
 8007da8:	4620      	mov	r0, r4
 8007daa:	f7ff fa97 	bl	80072dc <I2C_TransferConfig>
      __HAL_UNLOCK(hi2c);
 8007dae:	2300      	movs	r3, #0
 8007db0:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007db4:	2101      	movs	r1, #1
 8007db6:	4620      	mov	r0, r4
 8007db8:	f7ff faae 	bl	8007318 <I2C_Enable_IRQ>
    return HAL_OK;
 8007dbc:	e000      	b.n	8007dc0 <HAL_I2C_Mem_Read_DMA+0x110>
    return HAL_BUSY;
 8007dbe:	2502      	movs	r5, #2
}
 8007dc0:	4628      	mov	r0, r5
 8007dc2:	b003      	add	sp, #12
 8007dc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_BUSY;
 8007dc6:	2502      	movs	r5, #2
 8007dc8:	e7fa      	b.n	8007dc0 <HAL_I2C_Mem_Read_DMA+0x110>
    __HAL_LOCK(hi2c);
 8007dca:	2502      	movs	r5, #2
 8007dcc:	e7f8      	b.n	8007dc0 <HAL_I2C_Mem_Read_DMA+0x110>
 8007dce:	bf00      	nop
 8007dd0:	ffff0000 	.word	0xffff0000
 8007dd4:	080086fd 	.word	0x080086fd
 8007dd8:	08008e69 	.word	0x08008e69
 8007ddc:	08008c6d 	.word	0x08008c6d
 8007de0:	80002000 	.word	0x80002000

08007de4 <HAL_I2C_EV_IRQHandler>:
{
 8007de4:	b508      	push	{r3, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007de6:	6803      	ldr	r3, [r0, #0]
 8007de8:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8007dea:	681a      	ldr	r2, [r3, #0]
  if (hi2c->XferISR != NULL)
 8007dec:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8007dee:	b103      	cbz	r3, 8007df2 <HAL_I2C_EV_IRQHandler+0xe>
    hi2c->XferISR(hi2c, itflags, itsources);
 8007df0:	4798      	blx	r3
}
 8007df2:	bd08      	pop	{r3, pc}

08007df4 <I2C_ITMasterSeqCplt>:
{
 8007df4:	b538      	push	{r3, r4, r5, lr}
 8007df6:	4604      	mov	r4, r0
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007df8:	2300      	movs	r3, #0
 8007dfa:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007dfe:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8007e02:	b2db      	uxtb	r3, r3
 8007e04:	2b21      	cmp	r3, #33	@ 0x21
 8007e06:	d00f      	beq.n	8007e28 <I2C_ITMasterSeqCplt+0x34>
    hi2c->State         = HAL_I2C_STATE_READY;
 8007e08:	2320      	movs	r3, #32
 8007e0a:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007e0e:	2312      	movs	r3, #18
 8007e10:	6303      	str	r3, [r0, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8007e12:	2500      	movs	r5, #0
 8007e14:	6345      	str	r5, [r0, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007e16:	2102      	movs	r1, #2
 8007e18:	f7ff fada 	bl	80073d0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007e1c:	f884 5040 	strb.w	r5, [r4, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8007e20:	4620      	mov	r0, r4
 8007e22:	f011 fc84 	bl	801972e <HAL_I2C_MasterRxCpltCallback>
}
 8007e26:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->State         = HAL_I2C_STATE_READY;
 8007e28:	2320      	movs	r3, #32
 8007e2a:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007e2e:	2311      	movs	r3, #17
 8007e30:	6303      	str	r3, [r0, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8007e32:	2500      	movs	r5, #0
 8007e34:	6345      	str	r5, [r0, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007e36:	2101      	movs	r1, #1
 8007e38:	f7ff faca 	bl	80073d0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007e3c:	f884 5040 	strb.w	r5, [r4, #64]	@ 0x40
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8007e40:	4620      	mov	r0, r4
 8007e42:	f011 fc73 	bl	801972c <HAL_I2C_MasterTxCpltCallback>
 8007e46:	e7ee      	b.n	8007e26 <I2C_ITMasterSeqCplt+0x32>

08007e48 <HAL_I2C_SlaveTxCpltCallback>:
}
 8007e48:	4770      	bx	lr

08007e4a <HAL_I2C_SlaveRxCpltCallback>:
}
 8007e4a:	4770      	bx	lr

08007e4c <I2C_ITSlaveSeqCplt>:
{
 8007e4c:	b510      	push	{r4, lr}
 8007e4e:	4604      	mov	r4, r0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007e50:	6803      	ldr	r3, [r0, #0]
 8007e52:	681a      	ldr	r2, [r3, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e54:	2100      	movs	r1, #0
 8007e56:	f880 1042 	strb.w	r1, [r0, #66]	@ 0x42
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007e5a:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 8007e5e:	d00e      	beq.n	8007e7e <I2C_ITSlaveSeqCplt+0x32>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007e60:	681a      	ldr	r2, [r3, #0]
 8007e62:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007e66:	601a      	str	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8007e68:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8007e6c:	b2db      	uxtb	r3, r3
 8007e6e:	2b29      	cmp	r3, #41	@ 0x29
 8007e70:	d00d      	beq.n	8007e8e <I2C_ITSlaveSeqCplt+0x42>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007e72:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8007e76:	b2db      	uxtb	r3, r3
 8007e78:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e7a:	d018      	beq.n	8007eae <I2C_ITSlaveSeqCplt+0x62>
}
 8007e7c:	bd10      	pop	{r4, pc}
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007e7e:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8007e82:	d0f1      	beq.n	8007e68 <I2C_ITSlaveSeqCplt+0x1c>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007e84:	681a      	ldr	r2, [r3, #0]
 8007e86:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007e8a:	601a      	str	r2, [r3, #0]
 8007e8c:	e7ec      	b.n	8007e68 <I2C_ITSlaveSeqCplt+0x1c>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007e8e:	2328      	movs	r3, #40	@ 0x28
 8007e90:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007e94:	2321      	movs	r3, #33	@ 0x21
 8007e96:	6323      	str	r3, [r4, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007e98:	2101      	movs	r1, #1
 8007e9a:	4620      	mov	r0, r4
 8007e9c:	f7ff fa98 	bl	80073d0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007ea6:	4620      	mov	r0, r4
 8007ea8:	f7ff ffce 	bl	8007e48 <HAL_I2C_SlaveTxCpltCallback>
 8007eac:	e7e6      	b.n	8007e7c <I2C_ITSlaveSeqCplt+0x30>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007eae:	2328      	movs	r3, #40	@ 0x28
 8007eb0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007eb4:	2322      	movs	r3, #34	@ 0x22
 8007eb6:	6323      	str	r3, [r4, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007eb8:	2102      	movs	r1, #2
 8007eba:	4620      	mov	r0, r4
 8007ebc:	f7ff fa88 	bl	80073d0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007ec6:	4620      	mov	r0, r4
 8007ec8:	f7ff ffbf 	bl	8007e4a <HAL_I2C_SlaveRxCpltCallback>
}
 8007ecc:	e7d6      	b.n	8007e7c <I2C_ITSlaveSeqCplt+0x30>

08007ece <HAL_I2C_AddrCallback>:
}
 8007ece:	4770      	bx	lr

08007ed0 <I2C_ITAddrCplt>:
{
 8007ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ed2:	4604      	mov	r4, r0
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007ed4:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8007ed8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007edc:	2b28      	cmp	r3, #40	@ 0x28
 8007ede:	d006      	beq.n	8007eee <I2C_ITAddrCplt+0x1e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007ee0:	6803      	ldr	r3, [r0, #0]
 8007ee2:	2208      	movs	r2, #8
 8007ee4:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
}
 8007eec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    transferdirection = I2C_GET_DIR(hi2c);
 8007eee:	6803      	ldr	r3, [r0, #0]
 8007ef0:	699e      	ldr	r6, [r3, #24]
 8007ef2:	f3c6 4600 	ubfx	r6, r6, #16, #1
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8007ef6:	699a      	ldr	r2, [r3, #24]
 8007ef8:	0c12      	lsrs	r2, r2, #16
 8007efa:	f002 05fe 	and.w	r5, r2, #254	@ 0xfe
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8007efe:	6899      	ldr	r1, [r3, #8]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8007f00:	68df      	ldr	r7, [r3, #12]
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007f02:	68c2      	ldr	r2, [r0, #12]
 8007f04:	2a02      	cmp	r2, #2
 8007f06:	d125      	bne.n	8007f54 <I2C_ITAddrCplt+0x84>
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8007f08:	f3c1 0209 	ubfx	r2, r1, #0, #10
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8007f0c:	ea85 11d1 	eor.w	r1, r5, r1, lsr #7
 8007f10:	f011 0f06 	tst.w	r1, #6
 8007f14:	d110      	bne.n	8007f38 <I2C_ITAddrCplt+0x68>
        hi2c->AddrEventCount++;
 8007f16:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8007f18:	3101      	adds	r1, #1
 8007f1a:	6481      	str	r1, [r0, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8007f1c:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8007f1e:	2902      	cmp	r1, #2
 8007f20:	d1e4      	bne.n	8007eec <I2C_ITAddrCplt+0x1c>
          hi2c->AddrEventCount = 0U;
 8007f22:	2100      	movs	r1, #0
 8007f24:	6481      	str	r1, [r0, #72]	@ 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007f26:	2008      	movs	r0, #8
 8007f28:	61d8      	str	r0, [r3, #28]
          __HAL_UNLOCK(hi2c);
 8007f2a:	f884 1040 	strb.w	r1, [r4, #64]	@ 0x40
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007f2e:	4631      	mov	r1, r6
 8007f30:	4620      	mov	r0, r4
 8007f32:	f7ff ffcc 	bl	8007ece <HAL_I2C_AddrCallback>
 8007f36:	e7d9      	b.n	8007eec <I2C_ITAddrCplt+0x1c>
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007f38:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007f3c:	f7ff fa48 	bl	80073d0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8007f40:	2300      	movs	r3, #0
 8007f42:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007f46:	f007 02fe 	and.w	r2, r7, #254	@ 0xfe
 8007f4a:	4631      	mov	r1, r6
 8007f4c:	4620      	mov	r0, r4
 8007f4e:	f7ff ffbe 	bl	8007ece <HAL_I2C_AddrCallback>
 8007f52:	e7cb      	b.n	8007eec <I2C_ITAddrCplt+0x1c>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007f54:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007f58:	f7ff fa3a 	bl	80073d0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007f62:	462a      	mov	r2, r5
 8007f64:	4631      	mov	r1, r6
 8007f66:	4620      	mov	r0, r4
 8007f68:	f7ff ffb1 	bl	8007ece <HAL_I2C_AddrCallback>
 8007f6c:	e7be      	b.n	8007eec <I2C_ITAddrCplt+0x1c>

08007f6e <HAL_I2C_ListenCpltCallback>:
}
 8007f6e:	4770      	bx	lr

08007f70 <I2C_ITListenCplt>:
{
 8007f70:	b510      	push	{r4, lr}
 8007f72:	4604      	mov	r4, r0
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007f74:	4b17      	ldr	r3, [pc, #92]	@ (8007fd4 <I2C_ITListenCplt+0x64>)
 8007f76:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	6303      	str	r3, [r0, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8007f7c:	2220      	movs	r2, #32
 8007f7e:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f82:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8007f86:	6343      	str	r3, [r0, #52]	@ 0x34
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8007f88:	f011 0f04 	tst.w	r1, #4
 8007f8c:	d012      	beq.n	8007fb4 <I2C_ITListenCplt+0x44>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007f8e:	6803      	ldr	r3, [r0, #0]
 8007f90:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007f92:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8007f94:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007f96:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8007f98:	3301      	adds	r3, #1
 8007f9a:	6243      	str	r3, [r0, #36]	@ 0x24
    if ((hi2c->XferSize > 0U))
 8007f9c:	8d03      	ldrh	r3, [r0, #40]	@ 0x28
 8007f9e:	b14b      	cbz	r3, 8007fb4 <I2C_ITListenCplt+0x44>
      hi2c->XferSize--;
 8007fa0:	3b01      	subs	r3, #1
 8007fa2:	8503      	strh	r3, [r0, #40]	@ 0x28
      hi2c->XferCount--;
 8007fa4:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
 8007fa6:	3b01      	subs	r3, #1
 8007fa8:	b29b      	uxth	r3, r3
 8007faa:	8543      	strh	r3, [r0, #42]	@ 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007fac:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8007fae:	f043 0304 	orr.w	r3, r3, #4
 8007fb2:	6443      	str	r3, [r0, #68]	@ 0x44
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007fb4:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007fb8:	4620      	mov	r0, r4
 8007fba:	f7ff fa09 	bl	80073d0 <I2C_Disable_IRQ>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007fbe:	6823      	ldr	r3, [r4, #0]
 8007fc0:	2210      	movs	r2, #16
 8007fc2:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 8007fca:	4620      	mov	r0, r4
 8007fcc:	f7ff ffcf 	bl	8007f6e <HAL_I2C_ListenCpltCallback>
}
 8007fd0:	bd10      	pop	{r4, pc}
 8007fd2:	bf00      	nop
 8007fd4:	ffff0000 	.word	0xffff0000

08007fd8 <HAL_I2C_AbortCpltCallback>:
}
 8007fd8:	4770      	bx	lr

08007fda <I2C_TreatErrorCallback>:
{
 8007fda:	b508      	push	{r3, lr}
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007fdc:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8007fe0:	b2db      	uxtb	r3, r3
 8007fe2:	2b60      	cmp	r3, #96	@ 0x60
 8007fe4:	d006      	beq.n	8007ff4 <I2C_TreatErrorCallback+0x1a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	6303      	str	r3, [r0, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007fea:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8007fee:	f011 fb9f 	bl	8019730 <HAL_I2C_ErrorCallback>
}
 8007ff2:	bd08      	pop	{r3, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8007ff4:	2320      	movs	r3, #32
 8007ff6:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	6303      	str	r3, [r0, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007ffe:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8008002:	f7ff ffe9 	bl	8007fd8 <HAL_I2C_AbortCpltCallback>
 8008006:	e7f4      	b.n	8007ff2 <I2C_TreatErrorCallback+0x18>

08008008 <I2C_ITError>:
{
 8008008:	b510      	push	{r4, lr}
 800800a:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800800c:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008010:	2200      	movs	r2, #0
 8008012:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008016:	4845      	ldr	r0, [pc, #276]	@ (800812c <I2C_ITError+0x124>)
 8008018:	62e0      	str	r0, [r4, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800801a:	8562      	strh	r2, [r4, #42]	@ 0x2a
  hi2c->ErrorCode |= ErrorCode;
 800801c:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800801e:	430a      	orrs	r2, r1
 8008020:	6462      	str	r2, [r4, #68]	@ 0x44
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8008022:	3b28      	subs	r3, #40	@ 0x28
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8008024:	b2db      	uxtb	r3, r3
 8008026:	2b02      	cmp	r3, #2
 8008028:	d819      	bhi.n	800805e <I2C_ITError+0x56>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800802a:	2103      	movs	r1, #3
 800802c:	4620      	mov	r0, r4
 800802e:	f7ff f9cf 	bl	80073d0 <I2C_Disable_IRQ>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008032:	2328      	movs	r3, #40	@ 0x28
 8008034:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8008038:	4b3d      	ldr	r3, [pc, #244]	@ (8008130 <I2C_ITError+0x128>)
 800803a:	6363      	str	r3, [r4, #52]	@ 0x34
  tmppreviousstate = hi2c->PreviousState;
 800803c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800803e:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8008040:	b11a      	cbz	r2, 800804a <I2C_ITError+0x42>
 8008042:	2b11      	cmp	r3, #17
 8008044:	d02f      	beq.n	80080a6 <I2C_ITError+0x9e>
 8008046:	2b21      	cmp	r3, #33	@ 0x21
 8008048:	d02d      	beq.n	80080a6 <I2C_ITError+0x9e>
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800804a:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800804c:	b11a      	cbz	r2, 8008056 <I2C_ITError+0x4e>
 800804e:	2b12      	cmp	r3, #18
 8008050:	d04a      	beq.n	80080e8 <I2C_ITError+0xe0>
 8008052:	2b22      	cmp	r3, #34	@ 0x22
 8008054:	d048      	beq.n	80080e8 <I2C_ITError+0xe0>
    I2C_TreatErrorCallback(hi2c);
 8008056:	4620      	mov	r0, r4
 8008058:	f7ff ffbf 	bl	8007fda <I2C_TreatErrorCallback>
}
 800805c:	bd10      	pop	{r4, pc}
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800805e:	f248 0103 	movw	r1, #32771	@ 0x8003
 8008062:	4620      	mov	r0, r4
 8008064:	f7ff f9b4 	bl	80073d0 <I2C_Disable_IRQ>
    I2C_Flush_TXDR(hi2c);
 8008068:	4620      	mov	r0, r4
 800806a:	f7ff f926 	bl	80072ba <I2C_Flush_TXDR>
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800806e:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008072:	b2db      	uxtb	r3, r3
 8008074:	2b60      	cmp	r3, #96	@ 0x60
 8008076:	d014      	beq.n	80080a2 <I2C_ITError+0x9a>
      hi2c->State         = HAL_I2C_STATE_READY;
 8008078:	2320      	movs	r3, #32
 800807a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800807e:	6823      	ldr	r3, [r4, #0]
 8008080:	699a      	ldr	r2, [r3, #24]
 8008082:	f012 0f20 	tst.w	r2, #32
 8008086:	d00c      	beq.n	80080a2 <I2C_ITError+0x9a>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008088:	699a      	ldr	r2, [r3, #24]
 800808a:	f012 0f10 	tst.w	r2, #16
 800808e:	d005      	beq.n	800809c <I2C_ITError+0x94>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008090:	2210      	movs	r2, #16
 8008092:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008094:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8008096:	f043 0304 	orr.w	r3, r3, #4
 800809a:	6463      	str	r3, [r4, #68]	@ 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800809c:	6823      	ldr	r3, [r4, #0]
 800809e:	2220      	movs	r2, #32
 80080a0:	61da      	str	r2, [r3, #28]
    hi2c->XferISR       = NULL;
 80080a2:	2300      	movs	r3, #0
 80080a4:	e7c9      	b.n	800803a <I2C_ITError+0x32>
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80080a6:	6823      	ldr	r3, [r4, #0]
 80080a8:	681a      	ldr	r2, [r3, #0]
 80080aa:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 80080ae:	d003      	beq.n	80080b8 <I2C_ITError+0xb0>
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80080b0:	681a      	ldr	r2, [r3, #0]
 80080b2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80080b6:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80080b8:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80080ba:	f7fe fcd5 	bl	8006a68 <HAL_DMA_GetState>
 80080be:	2801      	cmp	r0, #1
 80080c0:	d00e      	beq.n	80080e0 <I2C_ITError+0xd8>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80080c2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80080c4:	4a1b      	ldr	r2, [pc, #108]	@ (8008134 <I2C_ITError+0x12c>)
 80080c6:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_UNLOCK(hi2c);
 80080c8:	2300      	movs	r3, #0
 80080ca:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80080ce:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80080d0:	f7fd fea4 	bl	8005e1c <HAL_DMA_Abort_IT>
 80080d4:	2800      	cmp	r0, #0
 80080d6:	d0c1      	beq.n	800805c <I2C_ITError+0x54>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80080d8:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80080da:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 80080dc:	4798      	blx	r3
 80080de:	e7bd      	b.n	800805c <I2C_ITError+0x54>
      I2C_TreatErrorCallback(hi2c);
 80080e0:	4620      	mov	r0, r4
 80080e2:	f7ff ff7a 	bl	8007fda <I2C_TreatErrorCallback>
 80080e6:	e7b9      	b.n	800805c <I2C_ITError+0x54>
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80080e8:	6823      	ldr	r3, [r4, #0]
 80080ea:	681a      	ldr	r2, [r3, #0]
 80080ec:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 80080f0:	d003      	beq.n	80080fa <I2C_ITError+0xf2>
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80080f2:	681a      	ldr	r2, [r3, #0]
 80080f4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80080f8:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80080fa:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80080fc:	f7fe fcb4 	bl	8006a68 <HAL_DMA_GetState>
 8008100:	2801      	cmp	r0, #1
 8008102:	d00e      	beq.n	8008122 <I2C_ITError+0x11a>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008104:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008106:	4a0b      	ldr	r2, [pc, #44]	@ (8008134 <I2C_ITError+0x12c>)
 8008108:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_UNLOCK(hi2c);
 800810a:	2300      	movs	r3, #0
 800810c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008110:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8008112:	f7fd fe83 	bl	8005e1c <HAL_DMA_Abort_IT>
 8008116:	2800      	cmp	r0, #0
 8008118:	d0a0      	beq.n	800805c <I2C_ITError+0x54>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800811a:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800811c:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800811e:	4798      	blx	r3
 8008120:	e79c      	b.n	800805c <I2C_ITError+0x54>
      I2C_TreatErrorCallback(hi2c);
 8008122:	4620      	mov	r0, r4
 8008124:	f7ff ff59 	bl	8007fda <I2C_TreatErrorCallback>
 8008128:	e798      	b.n	800805c <I2C_ITError+0x54>
 800812a:	bf00      	nop
 800812c:	ffff0000 	.word	0xffff0000
 8008130:	08008491 	.word	0x08008491
 8008134:	08008f47 	.word	0x08008f47

08008138 <I2C_ITSlaveCplt>:
{
 8008138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800813a:	4604      	mov	r4, r0
 800813c:	460d      	mov	r5, r1
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800813e:	6802      	ldr	r2, [r0, #0]
 8008140:	6816      	ldr	r6, [r2, #0]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008142:	6ac7      	ldr	r7, [r0, #44]	@ 0x2c
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8008144:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008148:	2120      	movs	r1, #32
 800814a:	61d1      	str	r1, [r2, #28]
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800814c:	3b21      	subs	r3, #33	@ 0x21
 800814e:	2b09      	cmp	r3, #9
 8008150:	d811      	bhi.n	8008176 <I2C_ITSlaveCplt+0x3e>
 8008152:	e8df f013 	tbh	[pc, r3, lsl #1]
 8008156:	000a      	.short	0x000a
 8008158:	001000da 	.word	0x001000da
 800815c:	00100010 	.word	0x00100010
 8008160:	00100010 	.word	0x00100010
 8008164:	000a00e1 	.word	0x000a00e1
 8008168:	00da      	.short	0x00da
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800816a:	f248 0101 	movw	r1, #32769	@ 0x8001
 800816e:	f7ff f92f 	bl	80073d0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008172:	2321      	movs	r3, #33	@ 0x21
 8008174:	6323      	str	r3, [r4, #48]	@ 0x30
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8008176:	6822      	ldr	r2, [r4, #0]
 8008178:	6853      	ldr	r3, [r2, #4]
 800817a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800817e:	6053      	str	r3, [r2, #4]
  I2C_RESET_CR2(hi2c);
 8008180:	6822      	ldr	r2, [r4, #0]
 8008182:	6853      	ldr	r3, [r2, #4]
 8008184:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 8008188:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 800818c:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8008190:	f023 0301 	bic.w	r3, r3, #1
 8008194:	6053      	str	r3, [r2, #4]
  I2C_Flush_TXDR(hi2c);
 8008196:	4620      	mov	r0, r4
 8008198:	f7ff f88f 	bl	80072ba <I2C_Flush_TXDR>
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800819c:	f416 4f80 	tst.w	r6, #16384	@ 0x4000
 80081a0:	f000 80c4 	beq.w	800832c <I2C_ITSlaveCplt+0x1f4>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80081a4:	6822      	ldr	r2, [r4, #0]
 80081a6:	6813      	ldr	r3, [r2, #0]
 80081a8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80081ac:	6013      	str	r3, [r2, #0]
    if (hi2c->hdmatx != NULL)
 80081ae:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d051      	beq.n	8008258 <I2C_ITSlaveCplt+0x120>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80081b4:	681a      	ldr	r2, [r3, #0]
 80081b6:	4b9d      	ldr	r3, [pc, #628]	@ (800842c <I2C_ITSlaveCplt+0x2f4>)
 80081b8:	499d      	ldr	r1, [pc, #628]	@ (8008430 <I2C_ITSlaveCplt+0x2f8>)
 80081ba:	428a      	cmp	r2, r1
 80081bc:	bf18      	it	ne
 80081be:	429a      	cmpne	r2, r3
 80081c0:	bf0c      	ite	eq
 80081c2:	2301      	moveq	r3, #1
 80081c4:	2300      	movne	r3, #0
 80081c6:	3118      	adds	r1, #24
 80081c8:	428a      	cmp	r2, r1
 80081ca:	bf08      	it	eq
 80081cc:	f043 0301 	orreq.w	r3, r3, #1
 80081d0:	3118      	adds	r1, #24
 80081d2:	428a      	cmp	r2, r1
 80081d4:	bf08      	it	eq
 80081d6:	f043 0301 	orreq.w	r3, r3, #1
 80081da:	3118      	adds	r1, #24
 80081dc:	428a      	cmp	r2, r1
 80081de:	bf08      	it	eq
 80081e0:	f043 0301 	orreq.w	r3, r3, #1
 80081e4:	3118      	adds	r1, #24
 80081e6:	428a      	cmp	r2, r1
 80081e8:	bf08      	it	eq
 80081ea:	f043 0301 	orreq.w	r3, r3, #1
 80081ee:	3118      	adds	r1, #24
 80081f0:	428a      	cmp	r2, r1
 80081f2:	bf08      	it	eq
 80081f4:	f043 0301 	orreq.w	r3, r3, #1
 80081f8:	3118      	adds	r1, #24
 80081fa:	428a      	cmp	r2, r1
 80081fc:	bf08      	it	eq
 80081fe:	f043 0301 	orreq.w	r3, r3, #1
 8008202:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8008206:	428a      	cmp	r2, r1
 8008208:	bf08      	it	eq
 800820a:	f043 0301 	orreq.w	r3, r3, #1
 800820e:	3118      	adds	r1, #24
 8008210:	428a      	cmp	r2, r1
 8008212:	bf08      	it	eq
 8008214:	f043 0301 	orreq.w	r3, r3, #1
 8008218:	3118      	adds	r1, #24
 800821a:	428a      	cmp	r2, r1
 800821c:	bf08      	it	eq
 800821e:	f043 0301 	orreq.w	r3, r3, #1
 8008222:	3118      	adds	r1, #24
 8008224:	428a      	cmp	r2, r1
 8008226:	bf08      	it	eq
 8008228:	f043 0301 	orreq.w	r3, r3, #1
 800822c:	3118      	adds	r1, #24
 800822e:	428a      	cmp	r2, r1
 8008230:	bf08      	it	eq
 8008232:	f043 0301 	orreq.w	r3, r3, #1
 8008236:	3118      	adds	r1, #24
 8008238:	428a      	cmp	r2, r1
 800823a:	bf08      	it	eq
 800823c:	f043 0301 	orreq.w	r3, r3, #1
 8008240:	3118      	adds	r1, #24
 8008242:	428a      	cmp	r2, r1
 8008244:	bf08      	it	eq
 8008246:	f043 0301 	orreq.w	r3, r3, #1
 800824a:	b913      	cbnz	r3, 8008252 <I2C_ITSlaveCplt+0x11a>
 800824c:	4b79      	ldr	r3, [pc, #484]	@ (8008434 <I2C_ITSlaveCplt+0x2fc>)
 800824e:	429a      	cmp	r2, r3
 8008250:	d169      	bne.n	8008326 <I2C_ITSlaveCplt+0x1ee>
 8008252:	6853      	ldr	r3, [r2, #4]
 8008254:	b29b      	uxth	r3, r3
 8008256:	8563      	strh	r3, [r4, #42]	@ 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8008258:	f015 0f04 	tst.w	r5, #4
 800825c:	d010      	beq.n	8008280 <I2C_ITSlaveCplt+0x148>
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800825e:	f025 0504 	bic.w	r5, r5, #4
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008262:	6823      	ldr	r3, [r4, #0]
 8008264:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008266:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008268:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800826a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800826c:	3301      	adds	r3, #1
 800826e:	6263      	str	r3, [r4, #36]	@ 0x24
    if ((hi2c->XferSize > 0U))
 8008270:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8008272:	b12b      	cbz	r3, 8008280 <I2C_ITSlaveCplt+0x148>
      hi2c->XferSize--;
 8008274:	3b01      	subs	r3, #1
 8008276:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8008278:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800827a:	3b01      	subs	r3, #1
 800827c:	b29b      	uxth	r3, r3
 800827e:	8563      	strh	r3, [r4, #42]	@ 0x2a
  if (hi2c->XferCount != 0U)
 8008280:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8008282:	b29b      	uxth	r3, r3
 8008284:	b11b      	cbz	r3, 800828e <I2C_ITSlaveCplt+0x156>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008286:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8008288:	f043 0304 	orr.w	r3, r3, #4
 800828c:	6463      	str	r3, [r4, #68]	@ 0x44
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800828e:	f015 0f10 	tst.w	r5, #16
 8008292:	d01c      	beq.n	80082ce <I2C_ITSlaveCplt+0x196>
 8008294:	f016 0f10 	tst.w	r6, #16
 8008298:	d019      	beq.n	80082ce <I2C_ITSlaveCplt+0x196>
    if (hi2c->XferCount == 0U)
 800829a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800829c:	b29b      	uxth	r3, r3
 800829e:	2b00      	cmp	r3, #0
 80082a0:	f040 80b4 	bne.w	800840c <I2C_ITSlaveCplt+0x2d4>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80082a4:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 80082a8:	b2db      	uxtb	r3, r3
 80082aa:	f1b7 7f00 	cmp.w	r7, #33554432	@ 0x2000000
 80082ae:	d102      	bne.n	80082b6 <I2C_ITSlaveCplt+0x17e>
 80082b0:	2b28      	cmp	r3, #40	@ 0x28
 80082b2:	f000 809c 	beq.w	80083ee <I2C_ITSlaveCplt+0x2b6>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80082b6:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 80082ba:	b2db      	uxtb	r3, r3
 80082bc:	f517 3f80 	cmn.w	r7, #65536	@ 0x10000
 80082c0:	d002      	beq.n	80082c8 <I2C_ITSlaveCplt+0x190>
 80082c2:	2b29      	cmp	r3, #41	@ 0x29
 80082c4:	f000 8098 	beq.w	80083f8 <I2C_ITSlaveCplt+0x2c0>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80082c8:	6823      	ldr	r3, [r4, #0]
 80082ca:	2210      	movs	r2, #16
 80082cc:	61da      	str	r2, [r3, #28]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80082ce:	2300      	movs	r3, #0
 80082d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80082d4:	6363      	str	r3, [r4, #52]	@ 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80082d6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80082d8:	2b00      	cmp	r3, #0
 80082da:	f040 80ad 	bne.w	8008438 <I2C_ITSlaveCplt+0x300>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80082de:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80082e0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80082e4:	f040 80b6 	bne.w	8008454 <I2C_ITSlaveCplt+0x31c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80082e8:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 80082ec:	b2db      	uxtb	r3, r3
 80082ee:	2b22      	cmp	r3, #34	@ 0x22
 80082f0:	f000 80c0 	beq.w	8008474 <I2C_ITSlaveCplt+0x33c>
    hi2c->State = HAL_I2C_STATE_READY;
 80082f4:	2320      	movs	r3, #32
 80082f6:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80082fa:	2300      	movs	r3, #0
 80082fc:	6323      	str	r3, [r4, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80082fe:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008302:	4620      	mov	r0, r4
 8008304:	f7ff fda0 	bl	8007e48 <HAL_I2C_SlaveTxCpltCallback>
}
 8008308:	e0b3      	b.n	8008472 <I2C_ITSlaveCplt+0x33a>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800830a:	f248 0102 	movw	r1, #32770	@ 0x8002
 800830e:	f7ff f85f 	bl	80073d0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008312:	2322      	movs	r3, #34	@ 0x22
 8008314:	6323      	str	r3, [r4, #48]	@ 0x30
 8008316:	e72e      	b.n	8008176 <I2C_ITSlaveCplt+0x3e>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8008318:	f248 0103 	movw	r1, #32771	@ 0x8003
 800831c:	f7ff f858 	bl	80073d0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8008320:	2300      	movs	r3, #0
 8008322:	6323      	str	r3, [r4, #48]	@ 0x30
 8008324:	e727      	b.n	8008176 <I2C_ITSlaveCplt+0x3e>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8008326:	6853      	ldr	r3, [r2, #4]
 8008328:	b29b      	uxth	r3, r3
 800832a:	e794      	b.n	8008256 <I2C_ITSlaveCplt+0x11e>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800832c:	f416 4f00 	tst.w	r6, #32768	@ 0x8000
 8008330:	d092      	beq.n	8008258 <I2C_ITSlaveCplt+0x120>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008332:	6822      	ldr	r2, [r4, #0]
 8008334:	6813      	ldr	r3, [r2, #0]
 8008336:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800833a:	6013      	str	r3, [r2, #0]
    if (hi2c->hdmarx != NULL)
 800833c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800833e:	2b00      	cmp	r3, #0
 8008340:	d08a      	beq.n	8008258 <I2C_ITSlaveCplt+0x120>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8008342:	681a      	ldr	r2, [r3, #0]
 8008344:	4b39      	ldr	r3, [pc, #228]	@ (800842c <I2C_ITSlaveCplt+0x2f4>)
 8008346:	493a      	ldr	r1, [pc, #232]	@ (8008430 <I2C_ITSlaveCplt+0x2f8>)
 8008348:	428a      	cmp	r2, r1
 800834a:	bf18      	it	ne
 800834c:	429a      	cmpne	r2, r3
 800834e:	bf0c      	ite	eq
 8008350:	2301      	moveq	r3, #1
 8008352:	2300      	movne	r3, #0
 8008354:	3118      	adds	r1, #24
 8008356:	428a      	cmp	r2, r1
 8008358:	bf08      	it	eq
 800835a:	f043 0301 	orreq.w	r3, r3, #1
 800835e:	3118      	adds	r1, #24
 8008360:	428a      	cmp	r2, r1
 8008362:	bf08      	it	eq
 8008364:	f043 0301 	orreq.w	r3, r3, #1
 8008368:	3118      	adds	r1, #24
 800836a:	428a      	cmp	r2, r1
 800836c:	bf08      	it	eq
 800836e:	f043 0301 	orreq.w	r3, r3, #1
 8008372:	3118      	adds	r1, #24
 8008374:	428a      	cmp	r2, r1
 8008376:	bf08      	it	eq
 8008378:	f043 0301 	orreq.w	r3, r3, #1
 800837c:	3118      	adds	r1, #24
 800837e:	428a      	cmp	r2, r1
 8008380:	bf08      	it	eq
 8008382:	f043 0301 	orreq.w	r3, r3, #1
 8008386:	3118      	adds	r1, #24
 8008388:	428a      	cmp	r2, r1
 800838a:	bf08      	it	eq
 800838c:	f043 0301 	orreq.w	r3, r3, #1
 8008390:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8008394:	428a      	cmp	r2, r1
 8008396:	bf08      	it	eq
 8008398:	f043 0301 	orreq.w	r3, r3, #1
 800839c:	3118      	adds	r1, #24
 800839e:	428a      	cmp	r2, r1
 80083a0:	bf08      	it	eq
 80083a2:	f043 0301 	orreq.w	r3, r3, #1
 80083a6:	3118      	adds	r1, #24
 80083a8:	428a      	cmp	r2, r1
 80083aa:	bf08      	it	eq
 80083ac:	f043 0301 	orreq.w	r3, r3, #1
 80083b0:	3118      	adds	r1, #24
 80083b2:	428a      	cmp	r2, r1
 80083b4:	bf08      	it	eq
 80083b6:	f043 0301 	orreq.w	r3, r3, #1
 80083ba:	3118      	adds	r1, #24
 80083bc:	428a      	cmp	r2, r1
 80083be:	bf08      	it	eq
 80083c0:	f043 0301 	orreq.w	r3, r3, #1
 80083c4:	3118      	adds	r1, #24
 80083c6:	428a      	cmp	r2, r1
 80083c8:	bf08      	it	eq
 80083ca:	f043 0301 	orreq.w	r3, r3, #1
 80083ce:	3118      	adds	r1, #24
 80083d0:	428a      	cmp	r2, r1
 80083d2:	bf08      	it	eq
 80083d4:	f043 0301 	orreq.w	r3, r3, #1
 80083d8:	b913      	cbnz	r3, 80083e0 <I2C_ITSlaveCplt+0x2a8>
 80083da:	4b16      	ldr	r3, [pc, #88]	@ (8008434 <I2C_ITSlaveCplt+0x2fc>)
 80083dc:	429a      	cmp	r2, r3
 80083de:	d103      	bne.n	80083e8 <I2C_ITSlaveCplt+0x2b0>
 80083e0:	6853      	ldr	r3, [r2, #4]
 80083e2:	b29b      	uxth	r3, r3
 80083e4:	8563      	strh	r3, [r4, #42]	@ 0x2a
 80083e6:	e737      	b.n	8008258 <I2C_ITSlaveCplt+0x120>
 80083e8:	6853      	ldr	r3, [r2, #4]
 80083ea:	b29b      	uxth	r3, r3
 80083ec:	e7fa      	b.n	80083e4 <I2C_ITSlaveCplt+0x2ac>
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80083ee:	4629      	mov	r1, r5
 80083f0:	4620      	mov	r0, r4
 80083f2:	f7ff fdbd 	bl	8007f70 <I2C_ITListenCplt>
 80083f6:	e76a      	b.n	80082ce <I2C_ITSlaveCplt+0x196>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80083f8:	6823      	ldr	r3, [r4, #0]
 80083fa:	2210      	movs	r2, #16
 80083fc:	61da      	str	r2, [r3, #28]
        I2C_Flush_TXDR(hi2c);
 80083fe:	4620      	mov	r0, r4
 8008400:	f7fe ff5b 	bl	80072ba <I2C_Flush_TXDR>
        I2C_ITSlaveSeqCplt(hi2c);
 8008404:	4620      	mov	r0, r4
 8008406:	f7ff fd21 	bl	8007e4c <I2C_ITSlaveSeqCplt>
 800840a:	e760      	b.n	80082ce <I2C_ITSlaveCplt+0x196>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800840c:	6823      	ldr	r3, [r4, #0]
 800840e:	2210      	movs	r2, #16
 8008410:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008412:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8008414:	f043 0304 	orr.w	r3, r3, #4
 8008418:	6463      	str	r3, [r4, #68]	@ 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800841a:	f037 7380 	bics.w	r3, r7, #16777216	@ 0x1000000
 800841e:	f47f af56 	bne.w	80082ce <I2C_ITSlaveCplt+0x196>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8008422:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008424:	4620      	mov	r0, r4
 8008426:	f7ff fdef 	bl	8008008 <I2C_ITError>
 800842a:	e750      	b.n	80082ce <I2C_ITSlaveCplt+0x196>
 800842c:	40020010 	.word	0x40020010
 8008430:	40020028 	.word	0x40020028
 8008434:	400204b8 	.word	0x400204b8
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8008438:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800843a:	4620      	mov	r0, r4
 800843c:	f7ff fde4 	bl	8008008 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008440:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008444:	b2db      	uxtb	r3, r3
 8008446:	2b28      	cmp	r3, #40	@ 0x28
 8008448:	d113      	bne.n	8008472 <I2C_ITSlaveCplt+0x33a>
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800844a:	4629      	mov	r1, r5
 800844c:	4620      	mov	r0, r4
 800844e:	f7ff fd8f 	bl	8007f70 <I2C_ITListenCplt>
 8008452:	e00e      	b.n	8008472 <I2C_ITSlaveCplt+0x33a>
    I2C_ITSlaveSeqCplt(hi2c);
 8008454:	4620      	mov	r0, r4
 8008456:	f7ff fcf9 	bl	8007e4c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800845a:	4b0c      	ldr	r3, [pc, #48]	@ (800848c <I2C_ITSlaveCplt+0x354>)
 800845c:	62e3      	str	r3, [r4, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800845e:	2320      	movs	r3, #32
 8008460:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008464:	2300      	movs	r3, #0
 8008466:	6323      	str	r3, [r4, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8008468:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800846c:	4620      	mov	r0, r4
 800846e:	f7ff fd7e 	bl	8007f6e <HAL_I2C_ListenCpltCallback>
}
 8008472:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8008474:	2320      	movs	r3, #32
 8008476:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800847a:	2300      	movs	r3, #0
 800847c:	6323      	str	r3, [r4, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800847e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008482:	4620      	mov	r0, r4
 8008484:	f7ff fce1 	bl	8007e4a <HAL_I2C_SlaveRxCpltCallback>
 8008488:	e7f3      	b.n	8008472 <I2C_ITSlaveCplt+0x33a>
 800848a:	bf00      	nop
 800848c:	ffff0000 	.word	0xffff0000

08008490 <I2C_Slave_ISR_IT>:
{
 8008490:	b510      	push	{r4, lr}
 8008492:	4604      	mov	r4, r0
  uint32_t tmpoptions = hi2c->XferOptions;
 8008494:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
  __HAL_LOCK(hi2c);
 8008496:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 800849a:	2b01      	cmp	r3, #1
 800849c:	f000 8095 	beq.w	80085ca <I2C_Slave_ISR_IT+0x13a>
 80084a0:	2301      	movs	r3, #1
 80084a2:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80084a6:	f011 0f20 	tst.w	r1, #32
 80084aa:	d002      	beq.n	80084b2 <I2C_Slave_ISR_IT+0x22>
 80084ac:	f012 0f20 	tst.w	r2, #32
 80084b0:	d11c      	bne.n	80084ec <I2C_Slave_ISR_IT+0x5c>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80084b2:	f011 0f10 	tst.w	r1, #16
 80084b6:	d03d      	beq.n	8008534 <I2C_Slave_ISR_IT+0xa4>
 80084b8:	f012 0f10 	tst.w	r2, #16
 80084bc:	d03a      	beq.n	8008534 <I2C_Slave_ISR_IT+0xa4>
    if (hi2c->XferCount == 0U)
 80084be:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80084c0:	b29b      	uxth	r3, r3
 80084c2:	bb43      	cbnz	r3, 8008516 <I2C_Slave_ISR_IT+0x86>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80084c4:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 80084c8:	b2db      	uxtb	r3, r3
 80084ca:	f1b0 7f00 	cmp.w	r0, #33554432	@ 0x2000000
 80084ce:	d101      	bne.n	80084d4 <I2C_Slave_ISR_IT+0x44>
 80084d0:	2b28      	cmp	r3, #40	@ 0x28
 80084d2:	d012      	beq.n	80084fa <I2C_Slave_ISR_IT+0x6a>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80084d4:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 80084d8:	b2db      	uxtb	r3, r3
 80084da:	2b29      	cmp	r3, #41	@ 0x29
 80084dc:	d102      	bne.n	80084e4 <I2C_Slave_ISR_IT+0x54>
 80084de:	f510 3f80 	cmn.w	r0, #65536	@ 0x10000
 80084e2:	d10e      	bne.n	8008502 <I2C_Slave_ISR_IT+0x72>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80084e4:	6823      	ldr	r3, [r4, #0]
 80084e6:	2210      	movs	r2, #16
 80084e8:	61da      	str	r2, [r3, #28]
 80084ea:	e002      	b.n	80084f2 <I2C_Slave_ISR_IT+0x62>
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80084ec:	4620      	mov	r0, r4
 80084ee:	f7ff fe23 	bl	8008138 <I2C_ITSlaveCplt>
  __HAL_UNLOCK(hi2c);
 80084f2:	2000      	movs	r0, #0
 80084f4:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
}
 80084f8:	bd10      	pop	{r4, pc}
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80084fa:	4620      	mov	r0, r4
 80084fc:	f7ff fd38 	bl	8007f70 <I2C_ITListenCplt>
 8008500:	e7f7      	b.n	80084f2 <I2C_Slave_ISR_IT+0x62>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008502:	6823      	ldr	r3, [r4, #0]
 8008504:	2210      	movs	r2, #16
 8008506:	61da      	str	r2, [r3, #28]
        I2C_Flush_TXDR(hi2c);
 8008508:	4620      	mov	r0, r4
 800850a:	f7fe fed6 	bl	80072ba <I2C_Flush_TXDR>
        I2C_ITSlaveSeqCplt(hi2c);
 800850e:	4620      	mov	r0, r4
 8008510:	f7ff fc9c 	bl	8007e4c <I2C_ITSlaveSeqCplt>
 8008514:	e7ed      	b.n	80084f2 <I2C_Slave_ISR_IT+0x62>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008516:	6823      	ldr	r3, [r4, #0]
 8008518:	2210      	movs	r2, #16
 800851a:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800851c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800851e:	f043 0304 	orr.w	r3, r3, #4
 8008522:	6463      	str	r3, [r4, #68]	@ 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008524:	f030 7380 	bics.w	r3, r0, #16777216	@ 0x1000000
 8008528:	d1e3      	bne.n	80084f2 <I2C_Slave_ISR_IT+0x62>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800852a:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800852c:	4620      	mov	r0, r4
 800852e:	f7ff fd6b 	bl	8008008 <I2C_ITError>
 8008532:	e7de      	b.n	80084f2 <I2C_Slave_ISR_IT+0x62>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008534:	f011 0f04 	tst.w	r1, #4
 8008538:	d01e      	beq.n	8008578 <I2C_Slave_ISR_IT+0xe8>
 800853a:	f012 0f04 	tst.w	r2, #4
 800853e:	d01b      	beq.n	8008578 <I2C_Slave_ISR_IT+0xe8>
    if (hi2c->XferCount > 0U)
 8008540:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8008542:	b29b      	uxth	r3, r3
 8008544:	b16b      	cbz	r3, 8008562 <I2C_Slave_ISR_IT+0xd2>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008546:	6823      	ldr	r3, [r4, #0]
 8008548:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800854a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800854c:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 800854e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008550:	3301      	adds	r3, #1
 8008552:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8008554:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8008556:	3b01      	subs	r3, #1
 8008558:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 800855a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800855c:	3b01      	subs	r3, #1
 800855e:	b29b      	uxth	r3, r3
 8008560:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if ((hi2c->XferCount == 0U) && \
 8008562:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8008564:	b29b      	uxth	r3, r3
 8008566:	f510 3f80 	cmn.w	r0, #65536	@ 0x10000
 800856a:	d0c2      	beq.n	80084f2 <I2C_Slave_ISR_IT+0x62>
 800856c:	2b00      	cmp	r3, #0
 800856e:	d1c0      	bne.n	80084f2 <I2C_Slave_ISR_IT+0x62>
      I2C_ITSlaveSeqCplt(hi2c);
 8008570:	4620      	mov	r0, r4
 8008572:	f7ff fc6b 	bl	8007e4c <I2C_ITSlaveSeqCplt>
 8008576:	e7bc      	b.n	80084f2 <I2C_Slave_ISR_IT+0x62>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008578:	f011 0f08 	tst.w	r1, #8
 800857c:	d002      	beq.n	8008584 <I2C_Slave_ISR_IT+0xf4>
 800857e:	f012 0f08 	tst.w	r2, #8
 8008582:	d117      	bne.n	80085b4 <I2C_Slave_ISR_IT+0x124>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008584:	f011 0f02 	tst.w	r1, #2
 8008588:	d0b3      	beq.n	80084f2 <I2C_Slave_ISR_IT+0x62>
 800858a:	f012 0f02 	tst.w	r2, #2
 800858e:	d0b0      	beq.n	80084f2 <I2C_Slave_ISR_IT+0x62>
    if (hi2c->XferCount > 0U)
 8008590:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8008592:	b29b      	uxth	r3, r3
 8008594:	b193      	cbz	r3, 80085bc <I2C_Slave_ISR_IT+0x12c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008596:	6823      	ldr	r3, [r4, #0]
 8008598:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800859a:	7812      	ldrb	r2, [r2, #0]
 800859c:	629a      	str	r2, [r3, #40]	@ 0x28
      hi2c->pBuffPtr++;
 800859e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80085a0:	3301      	adds	r3, #1
 80085a2:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 80085a4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80085a6:	3b01      	subs	r3, #1
 80085a8:	b29b      	uxth	r3, r3
 80085aa:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 80085ac:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 80085ae:	3b01      	subs	r3, #1
 80085b0:	8523      	strh	r3, [r4, #40]	@ 0x28
 80085b2:	e79e      	b.n	80084f2 <I2C_Slave_ISR_IT+0x62>
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80085b4:	4620      	mov	r0, r4
 80085b6:	f7ff fc8b 	bl	8007ed0 <I2C_ITAddrCplt>
 80085ba:	e79a      	b.n	80084f2 <I2C_Slave_ISR_IT+0x62>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80085bc:	f030 7380 	bics.w	r3, r0, #16777216	@ 0x1000000
 80085c0:	d197      	bne.n	80084f2 <I2C_Slave_ISR_IT+0x62>
        I2C_ITSlaveSeqCplt(hi2c);
 80085c2:	4620      	mov	r0, r4
 80085c4:	f7ff fc42 	bl	8007e4c <I2C_ITSlaveSeqCplt>
 80085c8:	e793      	b.n	80084f2 <I2C_Slave_ISR_IT+0x62>
  __HAL_LOCK(hi2c);
 80085ca:	2002      	movs	r0, #2
 80085cc:	e794      	b.n	80084f8 <I2C_Slave_ISR_IT+0x68>

080085ce <I2C_ITMasterCplt>:
{
 80085ce:	b530      	push	{r4, r5, lr}
 80085d0:	b083      	sub	sp, #12
 80085d2:	4604      	mov	r4, r0
 80085d4:	460d      	mov	r5, r1
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80085d6:	6803      	ldr	r3, [r0, #0]
 80085d8:	2220      	movs	r2, #32
 80085da:	61da      	str	r2, [r3, #28]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80085dc:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80085e0:	b2db      	uxtb	r3, r3
 80085e2:	2b21      	cmp	r3, #33	@ 0x21
 80085e4:	d04a      	beq.n	800867c <I2C_ITMasterCplt+0xae>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80085e6:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80085ea:	b2db      	uxtb	r3, r3
 80085ec:	2b22      	cmp	r3, #34	@ 0x22
 80085ee:	d04b      	beq.n	8008688 <I2C_ITMasterCplt+0xba>
  I2C_RESET_CR2(hi2c);
 80085f0:	6822      	ldr	r2, [r4, #0]
 80085f2:	6853      	ldr	r3, [r2, #4]
 80085f4:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 80085f8:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 80085fc:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8008600:	f023 0301 	bic.w	r3, r3, #1
 8008604:	6053      	str	r3, [r2, #4]
  hi2c->XferISR       = NULL;
 8008606:	2300      	movs	r3, #0
 8008608:	6363      	str	r3, [r4, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800860a:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 800860e:	62e3      	str	r3, [r4, #44]	@ 0x2c
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8008610:	f015 0f10 	tst.w	r5, #16
 8008614:	d006      	beq.n	8008624 <I2C_ITMasterCplt+0x56>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008616:	6823      	ldr	r3, [r4, #0]
 8008618:	2210      	movs	r2, #16
 800861a:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800861c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800861e:	f043 0304 	orr.w	r3, r3, #4
 8008622:	6463      	str	r3, [r4, #68]	@ 0x44
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8008624:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008628:	b2db      	uxtb	r3, r3
 800862a:	2b60      	cmp	r3, #96	@ 0x60
 800862c:	d032      	beq.n	8008694 <I2C_ITMasterCplt+0xc6>
  I2C_Flush_TXDR(hi2c);
 800862e:	4620      	mov	r0, r4
 8008630:	f7fe fe43 	bl	80072ba <I2C_Flush_TXDR>
  tmperror = hi2c->ErrorCode;
 8008634:	6c62      	ldr	r2, [r4, #68]	@ 0x44
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8008636:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 800863a:	b2db      	uxtb	r3, r3
 800863c:	bb9a      	cbnz	r2, 80086a6 <I2C_ITMasterCplt+0xd8>
 800863e:	2b60      	cmp	r3, #96	@ 0x60
 8008640:	d031      	beq.n	80086a6 <I2C_ITMasterCplt+0xd8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008642:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008646:	b2db      	uxtb	r3, r3
 8008648:	2b21      	cmp	r3, #33	@ 0x21
 800864a:	d032      	beq.n	80086b2 <I2C_ITMasterCplt+0xe4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800864c:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008650:	b2db      	uxtb	r3, r3
 8008652:	2b22      	cmp	r3, #34	@ 0x22
 8008654:	d12b      	bne.n	80086ae <I2C_ITMasterCplt+0xe0>
    hi2c->State = HAL_I2C_STATE_READY;
 8008656:	2320      	movs	r3, #32
 8008658:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800865c:	2300      	movs	r3, #0
 800865e:	6323      	str	r3, [r4, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008660:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 8008664:	b2db      	uxtb	r3, r3
 8008666:	2b40      	cmp	r3, #64	@ 0x40
 8008668:	d03f      	beq.n	80086ea <I2C_ITMasterCplt+0x11c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800866a:	2300      	movs	r3, #0
 800866c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8008670:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8008674:	4620      	mov	r0, r4
 8008676:	f011 f85a 	bl	801972e <HAL_I2C_MasterRxCpltCallback>
}
 800867a:	e018      	b.n	80086ae <I2C_ITMasterCplt+0xe0>
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800867c:	2101      	movs	r1, #1
 800867e:	f7fe fea7 	bl	80073d0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008682:	2311      	movs	r3, #17
 8008684:	6323      	str	r3, [r4, #48]	@ 0x30
 8008686:	e7b3      	b.n	80085f0 <I2C_ITMasterCplt+0x22>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008688:	2102      	movs	r1, #2
 800868a:	f7fe fea1 	bl	80073d0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800868e:	2312      	movs	r3, #18
 8008690:	6323      	str	r3, [r4, #48]	@ 0x30
 8008692:	e7ad      	b.n	80085f0 <I2C_ITMasterCplt+0x22>
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8008694:	f015 0f04 	tst.w	r5, #4
 8008698:	d0c9      	beq.n	800862e <I2C_ITMasterCplt+0x60>
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800869a:	6823      	ldr	r3, [r4, #0]
 800869c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800869e:	b2db      	uxtb	r3, r3
 80086a0:	9301      	str	r3, [sp, #4]
    UNUSED(tmpreg);
 80086a2:	9b01      	ldr	r3, [sp, #4]
 80086a4:	e7c3      	b.n	800862e <I2C_ITMasterCplt+0x60>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80086a6:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80086a8:	4620      	mov	r0, r4
 80086aa:	f7ff fcad 	bl	8008008 <I2C_ITError>
}
 80086ae:	b003      	add	sp, #12
 80086b0:	bd30      	pop	{r4, r5, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 80086b2:	2320      	movs	r3, #32
 80086b4:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80086b8:	2300      	movs	r3, #0
 80086ba:	6323      	str	r3, [r4, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80086bc:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 80086c0:	b2db      	uxtb	r3, r3
 80086c2:	2b40      	cmp	r3, #64	@ 0x40
 80086c4:	d008      	beq.n	80086d8 <I2C_ITMasterCplt+0x10a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80086c6:	2300      	movs	r3, #0
 80086c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80086cc:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80086d0:	4620      	mov	r0, r4
 80086d2:	f011 f82b 	bl	801972c <HAL_I2C_MasterTxCpltCallback>
 80086d6:	e7ea      	b.n	80086ae <I2C_ITMasterCplt+0xe0>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80086d8:	2300      	movs	r3, #0
 80086da:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80086de:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 80086e2:	4620      	mov	r0, r4
 80086e4:	f011 f82c 	bl	8019740 <HAL_I2C_MemTxCpltCallback>
 80086e8:	e7e1      	b.n	80086ae <I2C_ITMasterCplt+0xe0>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80086ea:	2300      	movs	r3, #0
 80086ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80086f0:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 80086f4:	4620      	mov	r0, r4
 80086f6:	f011 f8d1 	bl	801989c <HAL_I2C_MemRxCpltCallback>
 80086fa:	e7d8      	b.n	80086ae <I2C_ITMasterCplt+0xe0>

080086fc <I2C_Mem_ISR_DMA>:
  __HAL_LOCK(hi2c);
 80086fc:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8008700:	2b01      	cmp	r3, #1
 8008702:	f000 80be 	beq.w	8008882 <I2C_Mem_ISR_DMA+0x186>
{
 8008706:	b510      	push	{r4, lr}
 8008708:	b082      	sub	sp, #8
 800870a:	4604      	mov	r4, r0
  __HAL_LOCK(hi2c);
 800870c:	2301      	movs	r3, #1
 800870e:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008712:	f011 0f10 	tst.w	r1, #16
 8008716:	d002      	beq.n	800871e <I2C_Mem_ISR_DMA+0x22>
 8008718:	f012 0f10 	tst.w	r2, #16
 800871c:	d110      	bne.n	8008740 <I2C_Mem_ISR_DMA+0x44>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800871e:	f011 0f02 	tst.w	r1, #2
 8008722:	d01b      	beq.n	800875c <I2C_Mem_ISR_DMA+0x60>
 8008724:	f012 0f02 	tst.w	r2, #2
 8008728:	d018      	beq.n	800875c <I2C_Mem_ISR_DMA+0x60>
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800872a:	6823      	ldr	r3, [r4, #0]
 800872c:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800872e:	629a      	str	r2, [r3, #40]	@ 0x28
    hi2c->Memaddress = 0xFFFFFFFFU;
 8008730:	f04f 33ff 	mov.w	r3, #4294967295
 8008734:	6523      	str	r3, [r4, #80]	@ 0x50
  __HAL_UNLOCK(hi2c);
 8008736:	2000      	movs	r0, #0
 8008738:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
}
 800873c:	b002      	add	sp, #8
 800873e:	bd10      	pop	{r4, pc}
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008740:	6803      	ldr	r3, [r0, #0]
 8008742:	2210      	movs	r2, #16
 8008744:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008746:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8008748:	f043 0304 	orr.w	r3, r3, #4
 800874c:	6443      	str	r3, [r0, #68]	@ 0x44
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800874e:	2120      	movs	r1, #32
 8008750:	f7fe fde2 	bl	8007318 <I2C_Enable_IRQ>
    I2C_Flush_TXDR(hi2c);
 8008754:	4620      	mov	r0, r4
 8008756:	f7fe fdb0 	bl	80072ba <I2C_Flush_TXDR>
 800875a:	e7ec      	b.n	8008736 <I2C_Mem_ISR_DMA+0x3a>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800875c:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8008760:	d04c      	beq.n	80087fc <I2C_Mem_ISR_DMA+0x100>
 8008762:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8008766:	d109      	bne.n	800877c <I2C_Mem_ISR_DMA+0x80>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008768:	f011 0f20 	tst.w	r1, #32
 800876c:	d0e3      	beq.n	8008736 <I2C_Mem_ISR_DMA+0x3a>
 800876e:	f012 0f20 	tst.w	r2, #32
 8008772:	d0e0      	beq.n	8008736 <I2C_Mem_ISR_DMA+0x3a>
    I2C_ITMasterCplt(hi2c, ITFlags);
 8008774:	4620      	mov	r0, r4
 8008776:	f7ff ff2a 	bl	80085ce <I2C_ITMasterCplt>
 800877a:	e7dc      	b.n	8008736 <I2C_Mem_ISR_DMA+0x3a>
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800877c:	2101      	movs	r1, #1
 800877e:	4620      	mov	r0, r4
 8008780:	f7fe fe26 	bl	80073d0 <I2C_Disable_IRQ>
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8008784:	2110      	movs	r1, #16
 8008786:	4620      	mov	r0, r4
 8008788:	f7fe fdc6 	bl	8007318 <I2C_Enable_IRQ>
    if (hi2c->XferCount != 0U)
 800878c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800878e:	b29b      	uxth	r3, r3
 8008790:	2b00      	cmp	r3, #0
 8008792:	d02e      	beq.n	80087f2 <I2C_Mem_ISR_DMA+0xf6>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008794:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8008796:	b29b      	uxth	r3, r3
 8008798:	2bff      	cmp	r3, #255	@ 0xff
 800879a:	d91c      	bls.n	80087d6 <I2C_Mem_ISR_DMA+0xda>
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800879c:	22ff      	movs	r2, #255	@ 0xff
 800879e:	8522      	strh	r2, [r4, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80087a0:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 80087a2:	2300      	movs	r3, #0
 80087a4:	9300      	str	r3, [sp, #0]
 80087a6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80087aa:	b289      	uxth	r1, r1
 80087ac:	4620      	mov	r0, r4
 80087ae:	f7fe fd95 	bl	80072dc <I2C_TransferConfig>
      hi2c->XferCount -= hi2c->XferSize;
 80087b2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80087b4:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 80087b6:	1a9b      	subs	r3, r3, r2
 80087b8:	b29b      	uxth	r3, r3
 80087ba:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80087bc:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 80087c0:	b2db      	uxtb	r3, r3
 80087c2:	2b22      	cmp	r3, #34	@ 0x22
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80087c4:	6822      	ldr	r2, [r4, #0]
 80087c6:	6813      	ldr	r3, [r2, #0]
 80087c8:	bf0c      	ite	eq
 80087ca:	f443 4300 	orreq.w	r3, r3, #32768	@ 0x8000
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80087ce:	f443 4380 	orrne.w	r3, r3, #16384	@ 0x4000
 80087d2:	6013      	str	r3, [r2, #0]
 80087d4:	e7af      	b.n	8008736 <I2C_Mem_ISR_DMA+0x3a>
        hi2c->XferSize = hi2c->XferCount;
 80087d6:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80087d8:	b292      	uxth	r2, r2
 80087da:	8522      	strh	r2, [r4, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80087dc:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 80087de:	2300      	movs	r3, #0
 80087e0:	9300      	str	r3, [sp, #0]
 80087e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80087e6:	b2d2      	uxtb	r2, r2
 80087e8:	b289      	uxth	r1, r1
 80087ea:	4620      	mov	r0, r4
 80087ec:	f7fe fd76 	bl	80072dc <I2C_TransferConfig>
 80087f0:	e7df      	b.n	80087b2 <I2C_Mem_ISR_DMA+0xb6>
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80087f2:	2140      	movs	r1, #64	@ 0x40
 80087f4:	4620      	mov	r0, r4
 80087f6:	f7ff fc07 	bl	8008008 <I2C_ITError>
 80087fa:	e79c      	b.n	8008736 <I2C_Mem_ISR_DMA+0x3a>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80087fc:	f011 0f40 	tst.w	r1, #64	@ 0x40
 8008800:	d0b2      	beq.n	8008768 <I2C_Mem_ISR_DMA+0x6c>
 8008802:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8008806:	d0af      	beq.n	8008768 <I2C_Mem_ISR_DMA+0x6c>
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008808:	2101      	movs	r1, #1
 800880a:	4620      	mov	r0, r4
 800880c:	f7fe fde0 	bl	80073d0 <I2C_Disable_IRQ>
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8008810:	2110      	movs	r1, #16
 8008812:	4620      	mov	r0, r4
 8008814:	f7fe fd80 	bl	8007318 <I2C_Enable_IRQ>
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008818:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 800881c:	b2db      	uxtb	r3, r3
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800881e:	4a1a      	ldr	r2, [pc, #104]	@ (8008888 <I2C_Mem_ISR_DMA+0x18c>)
 8008820:	481a      	ldr	r0, [pc, #104]	@ (800888c <I2C_Mem_ISR_DMA+0x190>)
 8008822:	2b22      	cmp	r3, #34	@ 0x22
 8008824:	bf08      	it	eq
 8008826:	4610      	moveq	r0, r2
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008828:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800882a:	b29b      	uxth	r3, r3
 800882c:	2bff      	cmp	r3, #255	@ 0xff
 800882e:	d91b      	bls.n	8008868 <I2C_Mem_ISR_DMA+0x16c>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008830:	22ff      	movs	r2, #255	@ 0xff
 8008832:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8008834:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8008836:	9000      	str	r0, [sp, #0]
 8008838:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800883c:	b289      	uxth	r1, r1
 800883e:	4620      	mov	r0, r4
 8008840:	f7fe fd4c 	bl	80072dc <I2C_TransferConfig>
    hi2c->XferCount -= hi2c->XferSize;
 8008844:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8008846:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 8008848:	1a9b      	subs	r3, r3, r2
 800884a:	b29b      	uxth	r3, r3
 800884c:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800884e:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008852:	b2db      	uxtb	r3, r3
 8008854:	2b22      	cmp	r3, #34	@ 0x22
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008856:	6822      	ldr	r2, [r4, #0]
 8008858:	6813      	ldr	r3, [r2, #0]
 800885a:	bf0c      	ite	eq
 800885c:	f443 4300 	orreq.w	r3, r3, #32768	@ 0x8000
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8008860:	f443 4380 	orrne.w	r3, r3, #16384	@ 0x4000
 8008864:	6013      	str	r3, [r2, #0]
 8008866:	e766      	b.n	8008736 <I2C_Mem_ISR_DMA+0x3a>
      hi2c->XferSize = hi2c->XferCount;
 8008868:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800886a:	b292      	uxth	r2, r2
 800886c:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800886e:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8008870:	9000      	str	r0, [sp, #0]
 8008872:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008876:	b2d2      	uxtb	r2, r2
 8008878:	b289      	uxth	r1, r1
 800887a:	4620      	mov	r0, r4
 800887c:	f7fe fd2e 	bl	80072dc <I2C_TransferConfig>
 8008880:	e7e0      	b.n	8008844 <I2C_Mem_ISR_DMA+0x148>
  __HAL_LOCK(hi2c);
 8008882:	2002      	movs	r0, #2
}
 8008884:	4770      	bx	lr
 8008886:	bf00      	nop
 8008888:	80002400 	.word	0x80002400
 800888c:	80002000 	.word	0x80002000

08008890 <I2C_Slave_ISR_DMA>:
{
 8008890:	b570      	push	{r4, r5, r6, lr}
 8008892:	4604      	mov	r4, r0
  uint32_t tmpoptions = hi2c->XferOptions;
 8008894:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
  __HAL_LOCK(hi2c);
 8008896:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 800889a:	2b01      	cmp	r3, #1
 800889c:	f000 80e1 	beq.w	8008a62 <I2C_Slave_ISR_DMA+0x1d2>
 80088a0:	2301      	movs	r3, #1
 80088a2:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80088a6:	f011 0f20 	tst.w	r1, #32
 80088aa:	d002      	beq.n	80088b2 <I2C_Slave_ISR_DMA+0x22>
 80088ac:	f012 0f20 	tst.w	r2, #32
 80088b0:	d114      	bne.n	80088dc <I2C_Slave_ISR_DMA+0x4c>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80088b2:	f011 0f10 	tst.w	r1, #16
 80088b6:	f000 80c6 	beq.w	8008a46 <I2C_Slave_ISR_DMA+0x1b6>
 80088ba:	f012 0f10 	tst.w	r2, #16
 80088be:	f000 80c2 	beq.w	8008a46 <I2C_Slave_ISR_DMA+0x1b6>
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80088c2:	f3c2 3580 	ubfx	r5, r2, #14, #1
 80088c6:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 80088ca:	d10b      	bne.n	80088e4 <I2C_Slave_ISR_DMA+0x54>
 80088cc:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 80088d0:	f040 80c9 	bne.w	8008a66 <I2C_Slave_ISR_DMA+0x1d6>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80088d4:	6823      	ldr	r3, [r4, #0]
 80088d6:	2210      	movs	r2, #16
 80088d8:	61da      	str	r2, [r3, #28]
 80088da:	e0ba      	b.n	8008a52 <I2C_Slave_ISR_DMA+0x1c2>
    I2C_ITSlaveCplt(hi2c, ITFlags);
 80088dc:	4620      	mov	r0, r4
 80088de:	f7ff fc2b 	bl	8008138 <I2C_ITSlaveCplt>
 80088e2:	e0b6      	b.n	8008a52 <I2C_Slave_ISR_DMA+0x1c2>
      if (hi2c->hdmarx != NULL)
 80088e4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80088e6:	b11b      	cbz	r3, 80088f0 <I2C_Slave_ISR_DMA+0x60>
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80088e8:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 80088ec:	f040 80be 	bne.w	8008a6c <I2C_Slave_ISR_DMA+0x1dc>
      if (hi2c->hdmatx != NULL)
 80088f0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80088f2:	2d00      	cmp	r5, #0
 80088f4:	f000 8086 	beq.w	8008a04 <I2C_Slave_ISR_DMA+0x174>
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	f000 8083 	beq.w	8008a04 <I2C_Slave_ISR_DMA+0x174>
 80088fe:	f04f 0c00 	mov.w	ip, #0
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8008902:	681a      	ldr	r2, [r3, #0]
 8008904:	4b88      	ldr	r3, [pc, #544]	@ (8008b28 <I2C_Slave_ISR_DMA+0x298>)
 8008906:	4d89      	ldr	r5, [pc, #548]	@ (8008b2c <I2C_Slave_ISR_DMA+0x29c>)
 8008908:	42aa      	cmp	r2, r5
 800890a:	bf18      	it	ne
 800890c:	429a      	cmpne	r2, r3
 800890e:	bf0c      	ite	eq
 8008910:	2301      	moveq	r3, #1
 8008912:	2300      	movne	r3, #0
 8008914:	3518      	adds	r5, #24
 8008916:	42aa      	cmp	r2, r5
 8008918:	bf08      	it	eq
 800891a:	f043 0301 	orreq.w	r3, r3, #1
 800891e:	3518      	adds	r5, #24
 8008920:	42aa      	cmp	r2, r5
 8008922:	bf08      	it	eq
 8008924:	f043 0301 	orreq.w	r3, r3, #1
 8008928:	3518      	adds	r5, #24
 800892a:	42aa      	cmp	r2, r5
 800892c:	bf08      	it	eq
 800892e:	f043 0301 	orreq.w	r3, r3, #1
 8008932:	3518      	adds	r5, #24
 8008934:	42aa      	cmp	r2, r5
 8008936:	bf08      	it	eq
 8008938:	f043 0301 	orreq.w	r3, r3, #1
 800893c:	3518      	adds	r5, #24
 800893e:	42aa      	cmp	r2, r5
 8008940:	bf08      	it	eq
 8008942:	f043 0301 	orreq.w	r3, r3, #1
 8008946:	3518      	adds	r5, #24
 8008948:	42aa      	cmp	r2, r5
 800894a:	bf08      	it	eq
 800894c:	f043 0301 	orreq.w	r3, r3, #1
 8008950:	f505 7556 	add.w	r5, r5, #856	@ 0x358
 8008954:	42aa      	cmp	r2, r5
 8008956:	bf08      	it	eq
 8008958:	f043 0301 	orreq.w	r3, r3, #1
 800895c:	3518      	adds	r5, #24
 800895e:	42aa      	cmp	r2, r5
 8008960:	bf08      	it	eq
 8008962:	f043 0301 	orreq.w	r3, r3, #1
 8008966:	3518      	adds	r5, #24
 8008968:	42aa      	cmp	r2, r5
 800896a:	bf08      	it	eq
 800896c:	f043 0301 	orreq.w	r3, r3, #1
 8008970:	3518      	adds	r5, #24
 8008972:	42aa      	cmp	r2, r5
 8008974:	bf08      	it	eq
 8008976:	f043 0301 	orreq.w	r3, r3, #1
 800897a:	3518      	adds	r5, #24
 800897c:	42aa      	cmp	r2, r5
 800897e:	bf08      	it	eq
 8008980:	f043 0301 	orreq.w	r3, r3, #1
 8008984:	3518      	adds	r5, #24
 8008986:	42aa      	cmp	r2, r5
 8008988:	bf08      	it	eq
 800898a:	f043 0301 	orreq.w	r3, r3, #1
 800898e:	3518      	adds	r5, #24
 8008990:	42aa      	cmp	r2, r5
 8008992:	bf08      	it	eq
 8008994:	f043 0301 	orreq.w	r3, r3, #1
 8008998:	b913      	cbnz	r3, 80089a0 <I2C_Slave_ISR_DMA+0x110>
 800899a:	4b65      	ldr	r3, [pc, #404]	@ (8008b30 <I2C_Slave_ISR_DMA+0x2a0>)
 800899c:	429a      	cmp	r2, r3
 800899e:	d11f      	bne.n	80089e0 <I2C_Slave_ISR_DMA+0x150>
 80089a0:	6853      	ldr	r3, [r2, #4]
 80089a2:	b113      	cbz	r3, 80089aa <I2C_Slave_ISR_DMA+0x11a>
      if (treatdmanack == 1U)
 80089a4:	f1bc 0f01 	cmp.w	ip, #1
 80089a8:	d12c      	bne.n	8008a04 <I2C_Slave_ISR_DMA+0x174>
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80089aa:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 80089ae:	b2db      	uxtb	r3, r3
 80089b0:	f1b0 7f00 	cmp.w	r0, #33554432	@ 0x2000000
 80089b4:	d101      	bne.n	80089ba <I2C_Slave_ISR_DMA+0x12a>
 80089b6:	2b28      	cmp	r3, #40	@ 0x28
 80089b8:	d016      	beq.n	80089e8 <I2C_Slave_ISR_DMA+0x158>
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80089ba:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 80089be:	b2db      	uxtb	r3, r3
 80089c0:	f510 3f80 	cmn.w	r0, #65536	@ 0x10000
 80089c4:	d001      	beq.n	80089ca <I2C_Slave_ISR_DMA+0x13a>
 80089c6:	2b29      	cmp	r3, #41	@ 0x29
 80089c8:	d012      	beq.n	80089f0 <I2C_Slave_ISR_DMA+0x160>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80089ca:	6823      	ldr	r3, [r4, #0]
 80089cc:	2210      	movs	r2, #16
 80089ce:	61da      	str	r2, [r3, #28]
 80089d0:	e03f      	b.n	8008a52 <I2C_Slave_ISR_DMA+0x1c2>
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80089d2:	f8d2 c004 	ldr.w	ip, [r2, #4]
 80089d6:	fabc fc8c 	clz	ip, ip
 80089da:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 80089de:	e09a      	b.n	8008b16 <I2C_Slave_ISR_DMA+0x286>
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80089e0:	6853      	ldr	r3, [r2, #4]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d0e1      	beq.n	80089aa <I2C_Slave_ISR_DMA+0x11a>
 80089e6:	e7dd      	b.n	80089a4 <I2C_Slave_ISR_DMA+0x114>
          I2C_ITListenCplt(hi2c, ITFlags);
 80089e8:	4620      	mov	r0, r4
 80089ea:	f7ff fac1 	bl	8007f70 <I2C_ITListenCplt>
 80089ee:	e030      	b.n	8008a52 <I2C_Slave_ISR_DMA+0x1c2>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80089f0:	6823      	ldr	r3, [r4, #0]
 80089f2:	2210      	movs	r2, #16
 80089f4:	61da      	str	r2, [r3, #28]
          I2C_Flush_TXDR(hi2c);
 80089f6:	4620      	mov	r0, r4
 80089f8:	f7fe fc5f 	bl	80072ba <I2C_Flush_TXDR>
          I2C_ITSlaveSeqCplt(hi2c);
 80089fc:	4620      	mov	r0, r4
 80089fe:	f7ff fa25 	bl	8007e4c <I2C_ITSlaveSeqCplt>
 8008a02:	e026      	b.n	8008a52 <I2C_Slave_ISR_DMA+0x1c2>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008a04:	6823      	ldr	r3, [r4, #0]
 8008a06:	2210      	movs	r2, #16
 8008a08:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008a0a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8008a0c:	f043 0304 	orr.w	r3, r3, #4
 8008a10:	6463      	str	r3, [r4, #68]	@ 0x44
        tmpstate = hi2c->State;
 8008a12:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008a16:	b2db      	uxtb	r3, r3
        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008a18:	f030 7280 	bics.w	r2, r0, #16777216	@ 0x1000000
 8008a1c:	d119      	bne.n	8008a52 <I2C_Slave_ISR_DMA+0x1c2>
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008a1e:	3b21      	subs	r3, #33	@ 0x21
 8008a20:	2b09      	cmp	r3, #9
 8008a22:	d808      	bhi.n	8008a36 <I2C_Slave_ISR_DMA+0x1a6>
 8008a24:	e8df f003 	tbb	[pc, r3]
 8008a28:	07070c05 	.word	0x07070c05
 8008a2c:	07070707 	.word	0x07070707
 8008a30:	0c05      	.short	0x0c05
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008a32:	2321      	movs	r3, #33	@ 0x21
 8008a34:	6323      	str	r3, [r4, #48]	@ 0x30
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8008a36:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008a38:	4620      	mov	r0, r4
 8008a3a:	f7ff fae5 	bl	8008008 <I2C_ITError>
 8008a3e:	e008      	b.n	8008a52 <I2C_Slave_ISR_DMA+0x1c2>
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008a40:	2322      	movs	r3, #34	@ 0x22
 8008a42:	6323      	str	r3, [r4, #48]	@ 0x30
 8008a44:	e7f7      	b.n	8008a36 <I2C_Slave_ISR_DMA+0x1a6>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008a46:	f011 0f08 	tst.w	r1, #8
 8008a4a:	d002      	beq.n	8008a52 <I2C_Slave_ISR_DMA+0x1c2>
 8008a4c:	f012 0f08 	tst.w	r2, #8
 8008a50:	d103      	bne.n	8008a5a <I2C_Slave_ISR_DMA+0x1ca>
  __HAL_UNLOCK(hi2c);
 8008a52:	2000      	movs	r0, #0
 8008a54:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
}
 8008a58:	bd70      	pop	{r4, r5, r6, pc}
    I2C_ITAddrCplt(hi2c, ITFlags);
 8008a5a:	4620      	mov	r0, r4
 8008a5c:	f7ff fa38 	bl	8007ed0 <I2C_ITAddrCplt>
 8008a60:	e7f7      	b.n	8008a52 <I2C_Slave_ISR_DMA+0x1c2>
  __HAL_LOCK(hi2c);
 8008a62:	2002      	movs	r0, #2
 8008a64:	e7f8      	b.n	8008a58 <I2C_Slave_ISR_DMA+0x1c8>
      if (hi2c->hdmarx != NULL)
 8008a66:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d0cb      	beq.n	8008a04 <I2C_Slave_ISR_DMA+0x174>
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8008a6c:	681a      	ldr	r2, [r3, #0]
 8008a6e:	4b2e      	ldr	r3, [pc, #184]	@ (8008b28 <I2C_Slave_ISR_DMA+0x298>)
 8008a70:	4e2e      	ldr	r6, [pc, #184]	@ (8008b2c <I2C_Slave_ISR_DMA+0x29c>)
 8008a72:	42b2      	cmp	r2, r6
 8008a74:	bf18      	it	ne
 8008a76:	429a      	cmpne	r2, r3
 8008a78:	bf0c      	ite	eq
 8008a7a:	2301      	moveq	r3, #1
 8008a7c:	2300      	movne	r3, #0
 8008a7e:	3618      	adds	r6, #24
 8008a80:	42b2      	cmp	r2, r6
 8008a82:	bf08      	it	eq
 8008a84:	f043 0301 	orreq.w	r3, r3, #1
 8008a88:	3618      	adds	r6, #24
 8008a8a:	42b2      	cmp	r2, r6
 8008a8c:	bf08      	it	eq
 8008a8e:	f043 0301 	orreq.w	r3, r3, #1
 8008a92:	3618      	adds	r6, #24
 8008a94:	42b2      	cmp	r2, r6
 8008a96:	bf08      	it	eq
 8008a98:	f043 0301 	orreq.w	r3, r3, #1
 8008a9c:	3618      	adds	r6, #24
 8008a9e:	42b2      	cmp	r2, r6
 8008aa0:	bf08      	it	eq
 8008aa2:	f043 0301 	orreq.w	r3, r3, #1
 8008aa6:	3618      	adds	r6, #24
 8008aa8:	42b2      	cmp	r2, r6
 8008aaa:	bf08      	it	eq
 8008aac:	f043 0301 	orreq.w	r3, r3, #1
 8008ab0:	3618      	adds	r6, #24
 8008ab2:	42b2      	cmp	r2, r6
 8008ab4:	bf08      	it	eq
 8008ab6:	f043 0301 	orreq.w	r3, r3, #1
 8008aba:	f506 7656 	add.w	r6, r6, #856	@ 0x358
 8008abe:	42b2      	cmp	r2, r6
 8008ac0:	bf08      	it	eq
 8008ac2:	f043 0301 	orreq.w	r3, r3, #1
 8008ac6:	3618      	adds	r6, #24
 8008ac8:	42b2      	cmp	r2, r6
 8008aca:	bf08      	it	eq
 8008acc:	f043 0301 	orreq.w	r3, r3, #1
 8008ad0:	3618      	adds	r6, #24
 8008ad2:	42b2      	cmp	r2, r6
 8008ad4:	bf08      	it	eq
 8008ad6:	f043 0301 	orreq.w	r3, r3, #1
 8008ada:	3618      	adds	r6, #24
 8008adc:	42b2      	cmp	r2, r6
 8008ade:	bf08      	it	eq
 8008ae0:	f043 0301 	orreq.w	r3, r3, #1
 8008ae4:	3618      	adds	r6, #24
 8008ae6:	42b2      	cmp	r2, r6
 8008ae8:	bf08      	it	eq
 8008aea:	f043 0301 	orreq.w	r3, r3, #1
 8008aee:	3618      	adds	r6, #24
 8008af0:	42b2      	cmp	r2, r6
 8008af2:	bf08      	it	eq
 8008af4:	f043 0301 	orreq.w	r3, r3, #1
 8008af8:	3618      	adds	r6, #24
 8008afa:	42b2      	cmp	r2, r6
 8008afc:	bf08      	it	eq
 8008afe:	f043 0301 	orreq.w	r3, r3, #1
 8008b02:	b91b      	cbnz	r3, 8008b0c <I2C_Slave_ISR_DMA+0x27c>
 8008b04:	4b0a      	ldr	r3, [pc, #40]	@ (8008b30 <I2C_Slave_ISR_DMA+0x2a0>)
 8008b06:	429a      	cmp	r2, r3
 8008b08:	f47f af63 	bne.w	80089d2 <I2C_Slave_ISR_DMA+0x142>
 8008b0c:	6853      	ldr	r3, [r2, #4]
 8008b0e:	fab3 fc83 	clz	ip, r3
 8008b12:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
      if (hi2c->hdmatx != NULL)
 8008b16:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8008b18:	2d00      	cmp	r5, #0
 8008b1a:	f43f af43 	beq.w	80089a4 <I2C_Slave_ISR_DMA+0x114>
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	f47f aeef 	bne.w	8008902 <I2C_Slave_ISR_DMA+0x72>
 8008b24:	e73e      	b.n	80089a4 <I2C_Slave_ISR_DMA+0x114>
 8008b26:	bf00      	nop
 8008b28:	40020010 	.word	0x40020010
 8008b2c:	40020028 	.word	0x40020028
 8008b30:	400204b8 	.word	0x400204b8

08008b34 <I2C_Master_ISR_DMA>:
  __HAL_LOCK(hi2c);
 8008b34:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8008b38:	2b01      	cmp	r3, #1
 8008b3a:	f000 8095 	beq.w	8008c68 <I2C_Master_ISR_DMA+0x134>
{
 8008b3e:	b510      	push	{r4, lr}
 8008b40:	b082      	sub	sp, #8
 8008b42:	4604      	mov	r4, r0
  __HAL_LOCK(hi2c);
 8008b44:	2301      	movs	r3, #1
 8008b46:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008b4a:	f011 0f10 	tst.w	r1, #16
 8008b4e:	d002      	beq.n	8008b56 <I2C_Master_ISR_DMA+0x22>
 8008b50:	f012 0f10 	tst.w	r2, #16
 8008b54:	d133      	bne.n	8008bbe <I2C_Master_ISR_DMA+0x8a>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8008b56:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8008b5a:	d05b      	beq.n	8008c14 <I2C_Master_ISR_DMA+0xe0>
 8008b5c:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8008b60:	d078      	beq.n	8008c54 <I2C_Master_ISR_DMA+0x120>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8008b62:	6822      	ldr	r2, [r4, #0]
 8008b64:	6813      	ldr	r3, [r2, #0]
 8008b66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b6a:	6013      	str	r3, [r2, #0]
    if (hi2c->XferCount != 0U)
 8008b6c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8008b6e:	b29b      	uxth	r3, r3
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d041      	beq.n	8008bf8 <I2C_Master_ISR_DMA+0xc4>
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8008b74:	6823      	ldr	r3, [r4, #0]
 8008b76:	6859      	ldr	r1, [r3, #4]
 8008b78:	f3c1 0109 	ubfx	r1, r1, #0, #10
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008b7c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8008b7e:	b29b      	uxth	r3, r3
 8008b80:	2bff      	cmp	r3, #255	@ 0xff
 8008b82:	d92e      	bls.n	8008be2 <I2C_Master_ISR_DMA+0xae>
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8008b84:	23ff      	movs	r3, #255	@ 0xff
 8008b86:	8523      	strh	r3, [r4, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8008b88:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	9200      	str	r2, [sp, #0]
 8008b90:	f894 2028 	ldrb.w	r2, [r4, #40]	@ 0x28
 8008b94:	4620      	mov	r0, r4
 8008b96:	f7fe fba1 	bl	80072dc <I2C_TransferConfig>
      hi2c->XferCount -= hi2c->XferSize;
 8008b9a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8008b9c:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 8008b9e:	1a9b      	subs	r3, r3, r2
 8008ba0:	b29b      	uxth	r3, r3
 8008ba2:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008ba4:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008ba8:	b2db      	uxtb	r3, r3
 8008baa:	2b22      	cmp	r3, #34	@ 0x22
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008bac:	6822      	ldr	r2, [r4, #0]
 8008bae:	6813      	ldr	r3, [r2, #0]
 8008bb0:	bf0c      	ite	eq
 8008bb2:	f443 4300 	orreq.w	r3, r3, #32768	@ 0x8000
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8008bb6:	f443 4380 	orrne.w	r3, r3, #16384	@ 0x4000
 8008bba:	6013      	str	r3, [r2, #0]
 8008bbc:	e00c      	b.n	8008bd8 <I2C_Master_ISR_DMA+0xa4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008bbe:	6803      	ldr	r3, [r0, #0]
 8008bc0:	2210      	movs	r2, #16
 8008bc2:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008bc4:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8008bc6:	f043 0304 	orr.w	r3, r3, #4
 8008bca:	6443      	str	r3, [r0, #68]	@ 0x44
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8008bcc:	2120      	movs	r1, #32
 8008bce:	f7fe fba3 	bl	8007318 <I2C_Enable_IRQ>
    I2C_Flush_TXDR(hi2c);
 8008bd2:	4620      	mov	r0, r4
 8008bd4:	f7fe fb71 	bl	80072ba <I2C_Flush_TXDR>
  __HAL_UNLOCK(hi2c);
 8008bd8:	2000      	movs	r0, #0
 8008bda:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
}
 8008bde:	b002      	add	sp, #8
 8008be0:	bd10      	pop	{r4, pc}
        hi2c->XferSize = hi2c->XferCount;
 8008be2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8008be4:	8523      	strh	r3, [r4, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008be6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008be8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008bec:	d001      	beq.n	8008bf2 <I2C_Master_ISR_DMA+0xbe>
          xfermode = hi2c->XferOptions;
 8008bee:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008bf0:	e7cc      	b.n	8008b8c <I2C_Master_ISR_DMA+0x58>
          xfermode = I2C_AUTOEND_MODE;
 8008bf2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008bf6:	e7c9      	b.n	8008b8c <I2C_Master_ISR_DMA+0x58>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008bf8:	6823      	ldr	r3, [r4, #0]
 8008bfa:	685b      	ldr	r3, [r3, #4]
 8008bfc:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8008c00:	d103      	bne.n	8008c0a <I2C_Master_ISR_DMA+0xd6>
        I2C_ITMasterSeqCplt(hi2c);
 8008c02:	4620      	mov	r0, r4
 8008c04:	f7ff f8f6 	bl	8007df4 <I2C_ITMasterSeqCplt>
 8008c08:	e7e6      	b.n	8008bd8 <I2C_Master_ISR_DMA+0xa4>
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008c0a:	2140      	movs	r1, #64	@ 0x40
 8008c0c:	4620      	mov	r0, r4
 8008c0e:	f7ff f9fb 	bl	8008008 <I2C_ITError>
 8008c12:	e7e1      	b.n	8008bd8 <I2C_Master_ISR_DMA+0xa4>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8008c14:	f011 0f40 	tst.w	r1, #64	@ 0x40
 8008c18:	d01c      	beq.n	8008c54 <I2C_Master_ISR_DMA+0x120>
 8008c1a:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8008c1e:	d019      	beq.n	8008c54 <I2C_Master_ISR_DMA+0x120>
    if (hi2c->XferCount == 0U)
 8008c20:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8008c22:	b29b      	uxth	r3, r3
 8008c24:	b98b      	cbnz	r3, 8008c4a <I2C_Master_ISR_DMA+0x116>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008c26:	6823      	ldr	r3, [r4, #0]
 8008c28:	685a      	ldr	r2, [r3, #4]
 8008c2a:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8008c2e:	d1d3      	bne.n	8008bd8 <I2C_Master_ISR_DMA+0xa4>
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8008c30:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008c32:	f512 3f80 	cmn.w	r2, #65536	@ 0x10000
 8008c36:	d104      	bne.n	8008c42 <I2C_Master_ISR_DMA+0x10e>
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008c38:	685a      	ldr	r2, [r3, #4]
 8008c3a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008c3e:	605a      	str	r2, [r3, #4]
 8008c40:	e7ca      	b.n	8008bd8 <I2C_Master_ISR_DMA+0xa4>
          I2C_ITMasterSeqCplt(hi2c);
 8008c42:	4620      	mov	r0, r4
 8008c44:	f7ff f8d6 	bl	8007df4 <I2C_ITMasterSeqCplt>
 8008c48:	e7c6      	b.n	8008bd8 <I2C_Master_ISR_DMA+0xa4>
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008c4a:	2140      	movs	r1, #64	@ 0x40
 8008c4c:	4620      	mov	r0, r4
 8008c4e:	f7ff f9db 	bl	8008008 <I2C_ITError>
 8008c52:	e7c1      	b.n	8008bd8 <I2C_Master_ISR_DMA+0xa4>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008c54:	f011 0f20 	tst.w	r1, #32
 8008c58:	d0be      	beq.n	8008bd8 <I2C_Master_ISR_DMA+0xa4>
 8008c5a:	f012 0f20 	tst.w	r2, #32
 8008c5e:	d0bb      	beq.n	8008bd8 <I2C_Master_ISR_DMA+0xa4>
    I2C_ITMasterCplt(hi2c, ITFlags);
 8008c60:	4620      	mov	r0, r4
 8008c62:	f7ff fcb4 	bl	80085ce <I2C_ITMasterCplt>
 8008c66:	e7b7      	b.n	8008bd8 <I2C_Master_ISR_DMA+0xa4>
  __HAL_LOCK(hi2c);
 8008c68:	2002      	movs	r0, #2
}
 8008c6a:	4770      	bx	lr

08008c6c <I2C_DMAError>:
{
 8008c6c:	b538      	push	{r3, r4, r5, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008c6e:	6b85      	ldr	r5, [r0, #56]	@ 0x38
  if (hi2c->hdmatx != NULL)
 8008c70:	6bab      	ldr	r3, [r5, #56]	@ 0x38
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	f000 80b4 	beq.w	8008de0 <I2C_DMAError+0x174>
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8008c78:	681a      	ldr	r2, [r3, #0]
 8008c7a:	4b62      	ldr	r3, [pc, #392]	@ (8008e04 <I2C_DMAError+0x198>)
 8008c7c:	4962      	ldr	r1, [pc, #392]	@ (8008e08 <I2C_DMAError+0x19c>)
 8008c7e:	428a      	cmp	r2, r1
 8008c80:	bf18      	it	ne
 8008c82:	429a      	cmpne	r2, r3
 8008c84:	bf0c      	ite	eq
 8008c86:	2301      	moveq	r3, #1
 8008c88:	2300      	movne	r3, #0
 8008c8a:	3118      	adds	r1, #24
 8008c8c:	428a      	cmp	r2, r1
 8008c8e:	bf08      	it	eq
 8008c90:	f043 0301 	orreq.w	r3, r3, #1
 8008c94:	3118      	adds	r1, #24
 8008c96:	428a      	cmp	r2, r1
 8008c98:	bf08      	it	eq
 8008c9a:	f043 0301 	orreq.w	r3, r3, #1
 8008c9e:	3118      	adds	r1, #24
 8008ca0:	428a      	cmp	r2, r1
 8008ca2:	bf08      	it	eq
 8008ca4:	f043 0301 	orreq.w	r3, r3, #1
 8008ca8:	3118      	adds	r1, #24
 8008caa:	428a      	cmp	r2, r1
 8008cac:	bf08      	it	eq
 8008cae:	f043 0301 	orreq.w	r3, r3, #1
 8008cb2:	3118      	adds	r1, #24
 8008cb4:	428a      	cmp	r2, r1
 8008cb6:	bf08      	it	eq
 8008cb8:	f043 0301 	orreq.w	r3, r3, #1
 8008cbc:	3118      	adds	r1, #24
 8008cbe:	428a      	cmp	r2, r1
 8008cc0:	bf08      	it	eq
 8008cc2:	f043 0301 	orreq.w	r3, r3, #1
 8008cc6:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8008cca:	428a      	cmp	r2, r1
 8008ccc:	bf08      	it	eq
 8008cce:	f043 0301 	orreq.w	r3, r3, #1
 8008cd2:	3118      	adds	r1, #24
 8008cd4:	428a      	cmp	r2, r1
 8008cd6:	bf08      	it	eq
 8008cd8:	f043 0301 	orreq.w	r3, r3, #1
 8008cdc:	3118      	adds	r1, #24
 8008cde:	428a      	cmp	r2, r1
 8008ce0:	bf08      	it	eq
 8008ce2:	f043 0301 	orreq.w	r3, r3, #1
 8008ce6:	3118      	adds	r1, #24
 8008ce8:	428a      	cmp	r2, r1
 8008cea:	bf08      	it	eq
 8008cec:	f043 0301 	orreq.w	r3, r3, #1
 8008cf0:	3118      	adds	r1, #24
 8008cf2:	428a      	cmp	r2, r1
 8008cf4:	bf08      	it	eq
 8008cf6:	f043 0301 	orreq.w	r3, r3, #1
 8008cfa:	3118      	adds	r1, #24
 8008cfc:	428a      	cmp	r2, r1
 8008cfe:	bf08      	it	eq
 8008d00:	f043 0301 	orreq.w	r3, r3, #1
 8008d04:	3118      	adds	r1, #24
 8008d06:	428a      	cmp	r2, r1
 8008d08:	bf08      	it	eq
 8008d0a:	f043 0301 	orreq.w	r3, r3, #1
 8008d0e:	b913      	cbnz	r3, 8008d16 <I2C_DMAError+0xaa>
 8008d10:	4b3e      	ldr	r3, [pc, #248]	@ (8008e0c <I2C_DMAError+0x1a0>)
 8008d12:	429a      	cmp	r2, r3
 8008d14:	d15f      	bne.n	8008dd6 <I2C_DMAError+0x16a>
 8008d16:	6854      	ldr	r4, [r2, #4]
 8008d18:	fab4 f484 	clz	r4, r4
 8008d1c:	0964      	lsrs	r4, r4, #5
  if (hi2c->hdmarx != NULL)
 8008d1e:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d052      	beq.n	8008dca <I2C_DMAError+0x15e>
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8008d24:	681a      	ldr	r2, [r3, #0]
 8008d26:	4b37      	ldr	r3, [pc, #220]	@ (8008e04 <I2C_DMAError+0x198>)
 8008d28:	4937      	ldr	r1, [pc, #220]	@ (8008e08 <I2C_DMAError+0x19c>)
 8008d2a:	428a      	cmp	r2, r1
 8008d2c:	bf18      	it	ne
 8008d2e:	429a      	cmpne	r2, r3
 8008d30:	bf0c      	ite	eq
 8008d32:	2301      	moveq	r3, #1
 8008d34:	2300      	movne	r3, #0
 8008d36:	3118      	adds	r1, #24
 8008d38:	428a      	cmp	r2, r1
 8008d3a:	bf08      	it	eq
 8008d3c:	f043 0301 	orreq.w	r3, r3, #1
 8008d40:	3118      	adds	r1, #24
 8008d42:	428a      	cmp	r2, r1
 8008d44:	bf08      	it	eq
 8008d46:	f043 0301 	orreq.w	r3, r3, #1
 8008d4a:	3118      	adds	r1, #24
 8008d4c:	428a      	cmp	r2, r1
 8008d4e:	bf08      	it	eq
 8008d50:	f043 0301 	orreq.w	r3, r3, #1
 8008d54:	3118      	adds	r1, #24
 8008d56:	428a      	cmp	r2, r1
 8008d58:	bf08      	it	eq
 8008d5a:	f043 0301 	orreq.w	r3, r3, #1
 8008d5e:	3118      	adds	r1, #24
 8008d60:	428a      	cmp	r2, r1
 8008d62:	bf08      	it	eq
 8008d64:	f043 0301 	orreq.w	r3, r3, #1
 8008d68:	3118      	adds	r1, #24
 8008d6a:	428a      	cmp	r2, r1
 8008d6c:	bf08      	it	eq
 8008d6e:	f043 0301 	orreq.w	r3, r3, #1
 8008d72:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8008d76:	428a      	cmp	r2, r1
 8008d78:	bf08      	it	eq
 8008d7a:	f043 0301 	orreq.w	r3, r3, #1
 8008d7e:	3118      	adds	r1, #24
 8008d80:	428a      	cmp	r2, r1
 8008d82:	bf08      	it	eq
 8008d84:	f043 0301 	orreq.w	r3, r3, #1
 8008d88:	3118      	adds	r1, #24
 8008d8a:	428a      	cmp	r2, r1
 8008d8c:	bf08      	it	eq
 8008d8e:	f043 0301 	orreq.w	r3, r3, #1
 8008d92:	3118      	adds	r1, #24
 8008d94:	428a      	cmp	r2, r1
 8008d96:	bf08      	it	eq
 8008d98:	f043 0301 	orreq.w	r3, r3, #1
 8008d9c:	3118      	adds	r1, #24
 8008d9e:	428a      	cmp	r2, r1
 8008da0:	bf08      	it	eq
 8008da2:	f043 0301 	orreq.w	r3, r3, #1
 8008da6:	3118      	adds	r1, #24
 8008da8:	428a      	cmp	r2, r1
 8008daa:	bf08      	it	eq
 8008dac:	f043 0301 	orreq.w	r3, r3, #1
 8008db0:	3118      	adds	r1, #24
 8008db2:	428a      	cmp	r2, r1
 8008db4:	bf08      	it	eq
 8008db6:	f043 0301 	orreq.w	r3, r3, #1
 8008dba:	b913      	cbnz	r3, 8008dc2 <I2C_DMAError+0x156>
 8008dbc:	4b13      	ldr	r3, [pc, #76]	@ (8008e0c <I2C_DMAError+0x1a0>)
 8008dbe:	429a      	cmp	r2, r3
 8008dc0:	d110      	bne.n	8008de4 <I2C_DMAError+0x178>
 8008dc2:	6853      	ldr	r3, [r2, #4]
      treatdmaerror = 1U;
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	bf08      	it	eq
 8008dc8:	2401      	moveq	r4, #1
  if (!((HAL_DMA_GetError(hdma) == HAL_DMA_ERROR_FE)) && (treatdmaerror != 0U))
 8008dca:	f7fd fe50 	bl	8006a6e <HAL_DMA_GetError>
 8008dce:	b10c      	cbz	r4, 8008dd4 <I2C_DMAError+0x168>
 8008dd0:	2802      	cmp	r0, #2
 8008dd2:	d10c      	bne.n	8008dee <I2C_DMAError+0x182>
}
 8008dd4:	bd38      	pop	{r3, r4, r5, pc}
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8008dd6:	6854      	ldr	r4, [r2, #4]
 8008dd8:	fab4 f484 	clz	r4, r4
 8008ddc:	0964      	lsrs	r4, r4, #5
 8008dde:	e79e      	b.n	8008d1e <I2C_DMAError+0xb2>
  uint32_t treatdmaerror = 0U;
 8008de0:	2400      	movs	r4, #0
 8008de2:	e79c      	b.n	8008d1e <I2C_DMAError+0xb2>
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8008de4:	6853      	ldr	r3, [r2, #4]
      treatdmaerror = 1U;
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	bf08      	it	eq
 8008dea:	2401      	moveq	r4, #1
 8008dec:	e7ed      	b.n	8008dca <I2C_DMAError+0x15e>
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8008dee:	682a      	ldr	r2, [r5, #0]
 8008df0:	6853      	ldr	r3, [r2, #4]
 8008df2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008df6:	6053      	str	r3, [r2, #4]
    I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8008df8:	2110      	movs	r1, #16
 8008dfa:	4628      	mov	r0, r5
 8008dfc:	f7ff f904 	bl	8008008 <I2C_ITError>
}
 8008e00:	e7e8      	b.n	8008dd4 <I2C_DMAError+0x168>
 8008e02:	bf00      	nop
 8008e04:	40020010 	.word	0x40020010
 8008e08:	40020028 	.word	0x40020028
 8008e0c:	400204b8 	.word	0x400204b8

08008e10 <I2C_DMAMasterTransmitCplt>:
{
 8008e10:	b510      	push	{r4, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008e12:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008e14:	6822      	ldr	r2, [r4, #0]
 8008e16:	6813      	ldr	r3, [r2, #0]
 8008e18:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008e1c:	6013      	str	r3, [r2, #0]
  if (hi2c->XferCount == 0U)
 8008e1e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8008e20:	b29b      	uxth	r3, r3
 8008e22:	b153      	cbz	r3, 8008e3a <I2C_DMAMasterTransmitCplt+0x2a>
    hi2c->pBuffPtr += hi2c->XferSize;
 8008e24:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8008e26:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008e28:	4419      	add	r1, r3
 8008e2a:	6261      	str	r1, [r4, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008e2c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8008e2e:	b29b      	uxth	r3, r3
 8008e30:	2bff      	cmp	r3, #255	@ 0xff
 8008e32:	d807      	bhi.n	8008e44 <I2C_DMAMasterTransmitCplt+0x34>
      hi2c->XferSize = hi2c->XferCount;
 8008e34:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8008e36:	b29b      	uxth	r3, r3
 8008e38:	e005      	b.n	8008e46 <I2C_DMAMasterTransmitCplt+0x36>
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8008e3a:	2120      	movs	r1, #32
 8008e3c:	4620      	mov	r0, r4
 8008e3e:	f7fe fa6b 	bl	8007318 <I2C_Enable_IRQ>
 8008e42:	e00b      	b.n	8008e5c <I2C_DMAMasterTransmitCplt+0x4c>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008e44:	23ff      	movs	r3, #255	@ 0xff
 8008e46:	8523      	strh	r3, [r4, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8008e48:	6822      	ldr	r2, [r4, #0]
 8008e4a:	3228      	adds	r2, #40	@ 0x28
 8008e4c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8008e4e:	f7fc fba9 	bl	80055a4 <HAL_DMA_Start_IT>
 8008e52:	b120      	cbz	r0, 8008e5e <I2C_DMAMasterTransmitCplt+0x4e>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8008e54:	2110      	movs	r1, #16
 8008e56:	4620      	mov	r0, r4
 8008e58:	f7ff f8d6 	bl	8008008 <I2C_ITError>
}
 8008e5c:	bd10      	pop	{r4, pc}
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8008e5e:	2140      	movs	r1, #64	@ 0x40
 8008e60:	4620      	mov	r0, r4
 8008e62:	f7fe fa59 	bl	8007318 <I2C_Enable_IRQ>
}
 8008e66:	e7f9      	b.n	8008e5c <I2C_DMAMasterTransmitCplt+0x4c>

08008e68 <I2C_DMAMasterReceiveCplt>:
{
 8008e68:	b510      	push	{r4, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008e6a:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008e6c:	6822      	ldr	r2, [r4, #0]
 8008e6e:	6813      	ldr	r3, [r2, #0]
 8008e70:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008e74:	6013      	str	r3, [r2, #0]
  if (hi2c->XferCount == 0U)
 8008e76:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8008e78:	b29b      	uxth	r3, r3
 8008e7a:	b153      	cbz	r3, 8008e92 <I2C_DMAMasterReceiveCplt+0x2a>
    hi2c->pBuffPtr += hi2c->XferSize;
 8008e7c:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8008e7e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008e80:	441a      	add	r2, r3
 8008e82:	6262      	str	r2, [r4, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008e84:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8008e86:	b29b      	uxth	r3, r3
 8008e88:	2bff      	cmp	r3, #255	@ 0xff
 8008e8a:	d807      	bhi.n	8008e9c <I2C_DMAMasterReceiveCplt+0x34>
      hi2c->XferSize = hi2c->XferCount;
 8008e8c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8008e8e:	b29b      	uxth	r3, r3
 8008e90:	e005      	b.n	8008e9e <I2C_DMAMasterReceiveCplt+0x36>
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8008e92:	2120      	movs	r1, #32
 8008e94:	4620      	mov	r0, r4
 8008e96:	f7fe fa3f 	bl	8007318 <I2C_Enable_IRQ>
 8008e9a:	e00b      	b.n	8008eb4 <I2C_DMAMasterReceiveCplt+0x4c>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008e9c:	23ff      	movs	r3, #255	@ 0xff
 8008e9e:	8523      	strh	r3, [r4, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8008ea0:	6821      	ldr	r1, [r4, #0]
 8008ea2:	3124      	adds	r1, #36	@ 0x24
 8008ea4:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8008ea6:	f7fc fb7d 	bl	80055a4 <HAL_DMA_Start_IT>
 8008eaa:	b120      	cbz	r0, 8008eb6 <I2C_DMAMasterReceiveCplt+0x4e>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8008eac:	2110      	movs	r1, #16
 8008eae:	4620      	mov	r0, r4
 8008eb0:	f7ff f8aa 	bl	8008008 <I2C_ITError>
}
 8008eb4:	bd10      	pop	{r4, pc}
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8008eb6:	2140      	movs	r1, #64	@ 0x40
 8008eb8:	4620      	mov	r0, r4
 8008eba:	f7fe fa2d 	bl	8007318 <I2C_Enable_IRQ>
}
 8008ebe:	e7f9      	b.n	8008eb4 <I2C_DMAMasterReceiveCplt+0x4c>

08008ec0 <HAL_I2C_ER_IRQHandler>:
{
 8008ec0:	b508      	push	{r3, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008ec2:	6802      	ldr	r2, [r0, #0]
 8008ec4:	6993      	ldr	r3, [r2, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008ec6:	6811      	ldr	r1, [r2, #0]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8008ec8:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8008ecc:	d010      	beq.n	8008ef0 <HAL_I2C_ER_IRQHandler+0x30>
 8008ece:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8008ed2:	d02e      	beq.n	8008f32 <HAL_I2C_ER_IRQHandler+0x72>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8008ed4:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8008ed6:	f041 0101 	orr.w	r1, r1, #1
 8008eda:	6441      	str	r1, [r0, #68]	@ 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008edc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008ee0:	61d1      	str	r1, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8008ee2:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8008ee6:	d109      	bne.n	8008efc <HAL_I2C_ER_IRQHandler+0x3c>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008ee8:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8008eec:	d111      	bne.n	8008f12 <HAL_I2C_ER_IRQHandler+0x52>
 8008eee:	e018      	b.n	8008f22 <HAL_I2C_ER_IRQHandler+0x62>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8008ef0:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8008ef4:	d020      	beq.n	8008f38 <HAL_I2C_ER_IRQHandler+0x78>
 8008ef6:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8008efa:	d012      	beq.n	8008f22 <HAL_I2C_ER_IRQHandler+0x62>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8008efc:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8008efe:	f042 0208 	orr.w	r2, r2, #8
 8008f02:	6442      	str	r2, [r0, #68]	@ 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008f04:	6802      	ldr	r2, [r0, #0]
 8008f06:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8008f0a:	61d1      	str	r1, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008f0c:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8008f10:	d007      	beq.n	8008f22 <HAL_I2C_ER_IRQHandler+0x62>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8008f12:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8008f14:	f043 0302 	orr.w	r3, r3, #2
 8008f18:	6443      	str	r3, [r0, #68]	@ 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008f1a:	6803      	ldr	r3, [r0, #0]
 8008f1c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008f20:	61da      	str	r2, [r3, #28]
  tmperror = hi2c->ErrorCode;
 8008f22:	6c41      	ldr	r1, [r0, #68]	@ 0x44
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8008f24:	f011 0f0b 	tst.w	r1, #11
 8008f28:	d100      	bne.n	8008f2c <HAL_I2C_ER_IRQHandler+0x6c>
}
 8008f2a:	bd08      	pop	{r3, pc}
    I2C_ITError(hi2c, tmperror);
 8008f2c:	f7ff f86c 	bl	8008008 <I2C_ITError>
}
 8008f30:	e7fb      	b.n	8008f2a <HAL_I2C_ER_IRQHandler+0x6a>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8008f32:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8008f36:	d1f4      	bne.n	8008f22 <HAL_I2C_ER_IRQHandler+0x62>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008f38:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8008f3c:	d0f1      	beq.n	8008f22 <HAL_I2C_ER_IRQHandler+0x62>
 8008f3e:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8008f42:	d0ee      	beq.n	8008f22 <HAL_I2C_ER_IRQHandler+0x62>
 8008f44:	e7e5      	b.n	8008f12 <HAL_I2C_ER_IRQHandler+0x52>

08008f46 <I2C_DMAAbort>:
{
 8008f46:	b508      	push	{r3, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008f48:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if (hi2c->hdmatx != NULL)
 8008f4a:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8008f4c:	b10b      	cbz	r3, 8008f52 <I2C_DMAAbort+0xc>
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008f4e:	2200      	movs	r2, #0
 8008f50:	651a      	str	r2, [r3, #80]	@ 0x50
  if (hi2c->hdmarx != NULL)
 8008f52:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8008f54:	b10b      	cbz	r3, 8008f5a <I2C_DMAAbort+0x14>
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008f56:	2200      	movs	r2, #0
 8008f58:	651a      	str	r2, [r3, #80]	@ 0x50
  I2C_TreatErrorCallback(hi2c);
 8008f5a:	f7ff f83e 	bl	8007fda <I2C_TreatErrorCallback>
}
 8008f5e:	bd08      	pop	{r3, pc}

08008f60 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008f60:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008f62:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8008f66:	b2d2      	uxtb	r2, r2
 8008f68:	2a20      	cmp	r2, #32
 8008f6a:	d123      	bne.n	8008fb4 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008f6c:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 8008f70:	2a01      	cmp	r2, #1
 8008f72:	d021      	beq.n	8008fb8 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8008f74:	2201      	movs	r2, #1
 8008f76:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008f7a:	2224      	movs	r2, #36	@ 0x24
 8008f7c:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008f80:	6800      	ldr	r0, [r0, #0]
 8008f82:	6802      	ldr	r2, [r0, #0]
 8008f84:	f022 0201 	bic.w	r2, r2, #1
 8008f88:	6002      	str	r2, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008f8a:	6818      	ldr	r0, [r3, #0]
 8008f8c:	6802      	ldr	r2, [r0, #0]
 8008f8e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008f92:	6002      	str	r2, [r0, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008f94:	6818      	ldr	r0, [r3, #0]
 8008f96:	6802      	ldr	r2, [r0, #0]
 8008f98:	4311      	orrs	r1, r2
 8008f9a:	6001      	str	r1, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008f9c:	6819      	ldr	r1, [r3, #0]
 8008f9e:	680a      	ldr	r2, [r1, #0]
 8008fa0:	f042 0201 	orr.w	r2, r2, #1
 8008fa4:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008fa6:	2220      	movs	r2, #32
 8008fa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008fac:	2000      	movs	r0, #0
 8008fae:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 8008fb2:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8008fb4:	2002      	movs	r0, #2
 8008fb6:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8008fb8:	2002      	movs	r0, #2
  }
}
 8008fba:	4770      	bx	lr

08008fbc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008fbc:	4603      	mov	r3, r0

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008fbe:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8008fc2:	b2d2      	uxtb	r2, r2
 8008fc4:	2a20      	cmp	r2, #32
 8008fc6:	d121      	bne.n	800900c <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008fc8:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 8008fcc:	2a01      	cmp	r2, #1
 8008fce:	d01f      	beq.n	8009010 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 8008fd0:	2201      	movs	r2, #1
 8008fd2:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008fd6:	2224      	movs	r2, #36	@ 0x24
 8008fd8:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008fdc:	6800      	ldr	r0, [r0, #0]
 8008fde:	6802      	ldr	r2, [r0, #0]
 8008fe0:	f022 0201 	bic.w	r2, r2, #1
 8008fe4:	6002      	str	r2, [r0, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008fe6:	6818      	ldr	r0, [r3, #0]
 8008fe8:	6802      	ldr	r2, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008fea:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008fee:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008ff2:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008ff4:	6819      	ldr	r1, [r3, #0]
 8008ff6:	680a      	ldr	r2, [r1, #0]
 8008ff8:	f042 0201 	orr.w	r2, r2, #1
 8008ffc:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008ffe:	2220      	movs	r2, #32
 8009000:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009004:	2000      	movs	r0, #0
 8009006:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 800900a:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 800900c:	2002      	movs	r0, #2
 800900e:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8009010:	2002      	movs	r0, #2
  }
}
 8009012:	4770      	bx	lr

08009014 <HAL_IWDG_Init>:
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8009014:	2800      	cmp	r0, #0
 8009016:	d037      	beq.n	8009088 <HAL_IWDG_Init+0x74>
{
 8009018:	b570      	push	{r4, r5, r6, lr}
 800901a:	4604      	mov	r4, r0
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800901c:	6803      	ldr	r3, [r0, #0]
 800901e:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8009022:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8009024:	6803      	ldr	r3, [r0, #0]
 8009026:	f245 5255 	movw	r2, #21845	@ 0x5555
 800902a:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800902c:	6803      	ldr	r3, [r0, #0]
 800902e:	6842      	ldr	r2, [r0, #4]
 8009030:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8009032:	6803      	ldr	r3, [r0, #0]
 8009034:	6882      	ldr	r2, [r0, #8]
 8009036:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8009038:	f7fa f8cc 	bl	80031d4 <HAL_GetTick>
 800903c:	4605      	mov	r5, r0

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800903e:	6823      	ldr	r3, [r4, #0]
 8009040:	68da      	ldr	r2, [r3, #12]
 8009042:	f012 0f07 	tst.w	r2, #7
 8009046:	d013      	beq.n	8009070 <HAL_IWDG_Init+0x5c>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8009048:	f641 0601 	movw	r6, #6145	@ 0x1801
 800904c:	e004      	b.n	8009058 <HAL_IWDG_Init+0x44>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800904e:	6823      	ldr	r3, [r4, #0]
 8009050:	68da      	ldr	r2, [r3, #12]
 8009052:	f012 0f07 	tst.w	r2, #7
 8009056:	d00b      	beq.n	8009070 <HAL_IWDG_Init+0x5c>
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8009058:	f7fa f8bc 	bl	80031d4 <HAL_GetTick>
 800905c:	1b40      	subs	r0, r0, r5
 800905e:	42b0      	cmp	r0, r6
 8009060:	d9f5      	bls.n	800904e <HAL_IWDG_Init+0x3a>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8009062:	6823      	ldr	r3, [r4, #0]
 8009064:	68db      	ldr	r3, [r3, #12]
 8009066:	f013 0f07 	tst.w	r3, #7
 800906a:	d0f0      	beq.n	800904e <HAL_IWDG_Init+0x3a>
      {
        return HAL_TIMEOUT;
 800906c:	2003      	movs	r0, #3
 800906e:	e005      	b.n	800907c <HAL_IWDG_Init+0x68>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8009070:	6919      	ldr	r1, [r3, #16]
 8009072:	68e2      	ldr	r2, [r4, #12]
 8009074:	4291      	cmp	r1, r2
 8009076:	d002      	beq.n	800907e <HAL_IWDG_Init+0x6a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8009078:	611a      	str	r2, [r3, #16]
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
 800907a:	2000      	movs	r0, #0
}
 800907c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800907e:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8009082:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8009084:	2000      	movs	r0, #0
 8009086:	e7f9      	b.n	800907c <HAL_IWDG_Init+0x68>
    return HAL_ERROR;
 8009088:	2001      	movs	r0, #1
}
 800908a:	4770      	bx	lr

0800908c <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800908c:	6803      	ldr	r3, [r0, #0]
 800908e:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8009092:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 8009094:	2000      	movs	r0, #0
 8009096:	4770      	bx	lr

08009098 <HAL_PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));

  /* Select the regulator state in STOP mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8009098:	4b10      	ldr	r3, [pc, #64]	@ (80090dc <HAL_PWR_EnterSTOPMode+0x44>)
 800909a:	681a      	ldr	r2, [r3, #0]
 800909c:	f022 0201 	bic.w	r2, r2, #1
 80090a0:	4302      	orrs	r2, r0
 80090a2:	601a      	str	r2, [r3, #0]
    /* Keep DSTOP mode when Cortex-M4 enters DEEP-SLEEP */
    CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D2 | PWR_CPUCR_PDDS_D3));
  }
#else /* Single core devices */
  /* Keep DSTOP mode when Cortex-M7 enter in DEEP-SLEEP */
  CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D1 | PWR_CPUCR_PDDS_D3));
 80090a4:	691a      	ldr	r2, [r3, #16]
 80090a6:	f022 0205 	bic.w	r2, r2, #5
 80090aa:	611a      	str	r2, [r3, #16]

#if defined (PWR_CPUCR_PDDS_D2)
  /* Keep DSTOP mode when Cortex-M7 enter in DEEP-SLEEP */
  CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D2);
 80090ac:	691a      	ldr	r2, [r3, #16]
 80090ae:	f022 0202 	bic.w	r2, r2, #2
 80090b2:	611a      	str	r2, [r3, #16]
#endif /* PWR_CPUCR_PDDS_D2 */
#endif /* defined (DUAL_CORE) */

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 80090b4:	4a0a      	ldr	r2, [pc, #40]	@ (80090e0 <HAL_PWR_EnterSTOPMode+0x48>)
 80090b6:	6913      	ldr	r3, [r2, #16]
 80090b8:	f043 0304 	orr.w	r3, r3, #4
 80090bc:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 80090be:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80090c2:	f3bf 8f6f 	isb	sy
  /* Ensure that all instructions are done before entering STOP mode */
  __DSB ();
  __ISB ();

  /* Select STOP mode entry */
  if (STOPEntry == PWR_STOPENTRY_WFI)
 80090c6:	2901      	cmp	r1, #1
 80090c8:	d006      	beq.n	80090d8 <HAL_PWR_EnterSTOPMode+0x40>
    __WFI ();
  }
  else
  {
    /* Request Wait For Event */
    __WFE ();
 80090ca:	bf20      	wfe
  }

  /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
  CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 80090cc:	4a04      	ldr	r2, [pc, #16]	@ (80090e0 <HAL_PWR_EnterSTOPMode+0x48>)
 80090ce:	6913      	ldr	r3, [r2, #16]
 80090d0:	f023 0304 	bic.w	r3, r3, #4
 80090d4:	6113      	str	r3, [r2, #16]
}
 80090d6:	4770      	bx	lr
    __WFI ();
 80090d8:	bf30      	wfi
 80090da:	e7f7      	b.n	80090cc <HAL_PWR_EnterSTOPMode+0x34>
 80090dc:	58024800 	.word	0x58024800
 80090e0:	e000ed00 	.word	0xe000ed00

080090e4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80090e4:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80090e6:	4b12      	ldr	r3, [pc, #72]	@ (8009130 <HAL_PWREx_ConfigSupply+0x4c>)
 80090e8:	68db      	ldr	r3, [r3, #12]
 80090ea:	f013 0f04 	tst.w	r3, #4
 80090ee:	d107      	bne.n	8009100 <HAL_PWREx_ConfigSupply+0x1c>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80090f0:	4b0f      	ldr	r3, [pc, #60]	@ (8009130 <HAL_PWREx_ConfigSupply+0x4c>)
 80090f2:	68db      	ldr	r3, [r3, #12]
 80090f4:	f003 0307 	and.w	r3, r3, #7
 80090f8:	1a18      	subs	r0, r3, r0
 80090fa:	bf18      	it	ne
 80090fc:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 80090fe:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8009100:	4a0b      	ldr	r2, [pc, #44]	@ (8009130 <HAL_PWREx_ConfigSupply+0x4c>)
 8009102:	68d3      	ldr	r3, [r2, #12]
 8009104:	f023 0307 	bic.w	r3, r3, #7
 8009108:	4303      	orrs	r3, r0
 800910a:	60d3      	str	r3, [r2, #12]
  tickstart = HAL_GetTick ();
 800910c:	f7fa f862 	bl	80031d4 <HAL_GetTick>
 8009110:	4604      	mov	r4, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009112:	4d07      	ldr	r5, [pc, #28]	@ (8009130 <HAL_PWREx_ConfigSupply+0x4c>)
 8009114:	686b      	ldr	r3, [r5, #4]
 8009116:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 800911a:	d107      	bne.n	800912c <HAL_PWREx_ConfigSupply+0x48>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800911c:	f7fa f85a 	bl	80031d4 <HAL_GetTick>
 8009120:	1b00      	subs	r0, r0, r4
 8009122:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8009126:	d9f5      	bls.n	8009114 <HAL_PWREx_ConfigSupply+0x30>
      return HAL_ERROR;
 8009128:	2001      	movs	r0, #1
 800912a:	e7e8      	b.n	80090fe <HAL_PWREx_ConfigSupply+0x1a>
  return HAL_OK;
 800912c:	2000      	movs	r0, #0
 800912e:	e7e6      	b.n	80090fe <HAL_PWREx_ConfigSupply+0x1a>
 8009130:	58024800 	.word	0x58024800

08009134 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009134:	2800      	cmp	r0, #0
 8009136:	f000 82d5 	beq.w	80096e4 <HAL_RCC_OscConfig+0x5b0>
{
 800913a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800913c:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800913e:	6803      	ldr	r3, [r0, #0]
 8009140:	f013 0f01 	tst.w	r3, #1
 8009144:	d025      	beq.n	8009192 <HAL_RCC_OscConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009146:	4aa0      	ldr	r2, [pc, #640]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 8009148:	6913      	ldr	r3, [r2, #16]
 800914a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800914e:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8009150:	2b10      	cmp	r3, #16
 8009152:	d015      	beq.n	8009180 <HAL_RCC_OscConfig+0x4c>
 8009154:	2b18      	cmp	r3, #24
 8009156:	d00f      	beq.n	8009178 <HAL_RCC_OscConfig+0x44>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009158:	6863      	ldr	r3, [r4, #4]
 800915a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800915e:	d03f      	beq.n	80091e0 <HAL_RCC_OscConfig+0xac>
 8009160:	2b00      	cmp	r3, #0
 8009162:	d153      	bne.n	800920c <HAL_RCC_OscConfig+0xd8>
 8009164:	4b98      	ldr	r3, [pc, #608]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 8009166:	681a      	ldr	r2, [r3, #0]
 8009168:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800916c:	601a      	str	r2, [r3, #0]
 800916e:	681a      	ldr	r2, [r3, #0]
 8009170:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009174:	601a      	str	r2, [r3, #0]
 8009176:	e038      	b.n	80091ea <HAL_RCC_OscConfig+0xb6>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8009178:	f002 0203 	and.w	r2, r2, #3
 800917c:	2a02      	cmp	r2, #2
 800917e:	d1eb      	bne.n	8009158 <HAL_RCC_OscConfig+0x24>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009180:	4b91      	ldr	r3, [pc, #580]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8009188:	d003      	beq.n	8009192 <HAL_RCC_OscConfig+0x5e>
 800918a:	6863      	ldr	r3, [r4, #4]
 800918c:	2b00      	cmp	r3, #0
 800918e:	f000 82ab 	beq.w	80096e8 <HAL_RCC_OscConfig+0x5b4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009192:	6823      	ldr	r3, [r4, #0]
 8009194:	f013 0f02 	tst.w	r3, #2
 8009198:	f000 8088 	beq.w	80092ac <HAL_RCC_OscConfig+0x178>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800919c:	4a8a      	ldr	r2, [pc, #552]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 800919e:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80091a0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80091a2:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 80091a6:	d05a      	beq.n	800925e <HAL_RCC_OscConfig+0x12a>
 80091a8:	2b18      	cmp	r3, #24
 80091aa:	d055      	beq.n	8009258 <HAL_RCC_OscConfig+0x124>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80091ac:	68e2      	ldr	r2, [r4, #12]
 80091ae:	2a00      	cmp	r2, #0
 80091b0:	f000 80a9 	beq.w	8009306 <HAL_RCC_OscConfig+0x1d2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80091b4:	4984      	ldr	r1, [pc, #528]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 80091b6:	680b      	ldr	r3, [r1, #0]
 80091b8:	f023 0319 	bic.w	r3, r3, #25
 80091bc:	4313      	orrs	r3, r2
 80091be:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091c0:	f7fa f808 	bl	80031d4 <HAL_GetTick>
 80091c4:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80091c6:	4e80      	ldr	r6, [pc, #512]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 80091c8:	6833      	ldr	r3, [r6, #0]
 80091ca:	f013 0f04 	tst.w	r3, #4
 80091ce:	f040 8091 	bne.w	80092f4 <HAL_RCC_OscConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80091d2:	f7f9 ffff 	bl	80031d4 <HAL_GetTick>
 80091d6:	1b40      	subs	r0, r0, r5
 80091d8:	2802      	cmp	r0, #2
 80091da:	d9f5      	bls.n	80091c8 <HAL_RCC_OscConfig+0x94>
          {
            return HAL_TIMEOUT;
 80091dc:	2003      	movs	r0, #3
 80091de:	e28a      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80091e0:	4a79      	ldr	r2, [pc, #484]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 80091e2:	6813      	ldr	r3, [r2, #0]
 80091e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80091e8:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80091ea:	6863      	ldr	r3, [r4, #4]
 80091ec:	b32b      	cbz	r3, 800923a <HAL_RCC_OscConfig+0x106>
        tickstart = HAL_GetTick();
 80091ee:	f7f9 fff1 	bl	80031d4 <HAL_GetTick>
 80091f2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80091f4:	4e74      	ldr	r6, [pc, #464]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 80091f6:	6833      	ldr	r3, [r6, #0]
 80091f8:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80091fc:	d1c9      	bne.n	8009192 <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80091fe:	f7f9 ffe9 	bl	80031d4 <HAL_GetTick>
 8009202:	1b40      	subs	r0, r0, r5
 8009204:	2864      	cmp	r0, #100	@ 0x64
 8009206:	d9f6      	bls.n	80091f6 <HAL_RCC_OscConfig+0xc2>
            return HAL_TIMEOUT;
 8009208:	2003      	movs	r0, #3
 800920a:	e274      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800920c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009210:	d009      	beq.n	8009226 <HAL_RCC_OscConfig+0xf2>
 8009212:	4b6d      	ldr	r3, [pc, #436]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 8009214:	681a      	ldr	r2, [r3, #0]
 8009216:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800921a:	601a      	str	r2, [r3, #0]
 800921c:	681a      	ldr	r2, [r3, #0]
 800921e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009222:	601a      	str	r2, [r3, #0]
 8009224:	e7e1      	b.n	80091ea <HAL_RCC_OscConfig+0xb6>
 8009226:	4b68      	ldr	r3, [pc, #416]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 8009228:	681a      	ldr	r2, [r3, #0]
 800922a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800922e:	601a      	str	r2, [r3, #0]
 8009230:	681a      	ldr	r2, [r3, #0]
 8009232:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8009236:	601a      	str	r2, [r3, #0]
 8009238:	e7d7      	b.n	80091ea <HAL_RCC_OscConfig+0xb6>
        tickstart = HAL_GetTick();
 800923a:	f7f9 ffcb 	bl	80031d4 <HAL_GetTick>
 800923e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009240:	4e61      	ldr	r6, [pc, #388]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 8009242:	6833      	ldr	r3, [r6, #0]
 8009244:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8009248:	d0a3      	beq.n	8009192 <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800924a:	f7f9 ffc3 	bl	80031d4 <HAL_GetTick>
 800924e:	1b40      	subs	r0, r0, r5
 8009250:	2864      	cmp	r0, #100	@ 0x64
 8009252:	d9f6      	bls.n	8009242 <HAL_RCC_OscConfig+0x10e>
            return HAL_TIMEOUT;
 8009254:	2003      	movs	r0, #3
 8009256:	e24e      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8009258:	f012 0f03 	tst.w	r2, #3
 800925c:	d1a6      	bne.n	80091ac <HAL_RCC_OscConfig+0x78>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800925e:	4b5a      	ldr	r3, [pc, #360]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	f013 0f04 	tst.w	r3, #4
 8009266:	d003      	beq.n	8009270 <HAL_RCC_OscConfig+0x13c>
 8009268:	68e3      	ldr	r3, [r4, #12]
 800926a:	2b00      	cmp	r3, #0
 800926c:	f000 823e 	beq.w	80096ec <HAL_RCC_OscConfig+0x5b8>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009270:	4a55      	ldr	r2, [pc, #340]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 8009272:	6813      	ldr	r3, [r2, #0]
 8009274:	f023 0319 	bic.w	r3, r3, #25
 8009278:	68e1      	ldr	r1, [r4, #12]
 800927a:	430b      	orrs	r3, r1
 800927c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800927e:	f7f9 ffa9 	bl	80031d4 <HAL_GetTick>
 8009282:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009284:	4e50      	ldr	r6, [pc, #320]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 8009286:	6833      	ldr	r3, [r6, #0]
 8009288:	f013 0f04 	tst.w	r3, #4
 800928c:	d106      	bne.n	800929c <HAL_RCC_OscConfig+0x168>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800928e:	f7f9 ffa1 	bl	80031d4 <HAL_GetTick>
 8009292:	1b40      	subs	r0, r0, r5
 8009294:	2802      	cmp	r0, #2
 8009296:	d9f6      	bls.n	8009286 <HAL_RCC_OscConfig+0x152>
            return HAL_TIMEOUT;
 8009298:	2003      	movs	r0, #3
 800929a:	e22c      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800929c:	4a4a      	ldr	r2, [pc, #296]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 800929e:	6853      	ldr	r3, [r2, #4]
 80092a0:	6921      	ldr	r1, [r4, #16]
 80092a2:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80092a6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80092aa:	6053      	str	r3, [r2, #4]
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80092ac:	6823      	ldr	r3, [r4, #0]
 80092ae:	f013 0f10 	tst.w	r3, #16
 80092b2:	d051      	beq.n	8009358 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80092b4:	4a44      	ldr	r2, [pc, #272]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 80092b6:	6913      	ldr	r3, [r2, #16]
 80092b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80092bc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80092be:	2b08      	cmp	r3, #8
 80092c0:	d039      	beq.n	8009336 <HAL_RCC_OscConfig+0x202>
 80092c2:	2b18      	cmp	r3, #24
 80092c4:	d033      	beq.n	800932e <HAL_RCC_OscConfig+0x1fa>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80092c6:	69e3      	ldr	r3, [r4, #28]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d069      	beq.n	80093a0 <HAL_RCC_OscConfig+0x26c>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80092cc:	4a3e      	ldr	r2, [pc, #248]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 80092ce:	6813      	ldr	r3, [r2, #0]
 80092d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092d6:	f7f9 ff7d 	bl	80031d4 <HAL_GetTick>
 80092da:	4605      	mov	r5, r0

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80092dc:	4e3a      	ldr	r6, [pc, #232]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 80092de:	6833      	ldr	r3, [r6, #0]
 80092e0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80092e4:	d153      	bne.n	800938e <HAL_RCC_OscConfig+0x25a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80092e6:	f7f9 ff75 	bl	80031d4 <HAL_GetTick>
 80092ea:	1b40      	subs	r0, r0, r5
 80092ec:	2802      	cmp	r0, #2
 80092ee:	d9f6      	bls.n	80092de <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80092f0:	2003      	movs	r0, #3
 80092f2:	e200      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80092f4:	4a34      	ldr	r2, [pc, #208]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 80092f6:	6853      	ldr	r3, [r2, #4]
 80092f8:	6921      	ldr	r1, [r4, #16]
 80092fa:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80092fe:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8009302:	6053      	str	r3, [r2, #4]
 8009304:	e7d2      	b.n	80092ac <HAL_RCC_OscConfig+0x178>
        __HAL_RCC_HSI_DISABLE();
 8009306:	4a30      	ldr	r2, [pc, #192]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 8009308:	6813      	ldr	r3, [r2, #0]
 800930a:	f023 0301 	bic.w	r3, r3, #1
 800930e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8009310:	f7f9 ff60 	bl	80031d4 <HAL_GetTick>
 8009314:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009316:	4e2c      	ldr	r6, [pc, #176]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 8009318:	6833      	ldr	r3, [r6, #0]
 800931a:	f013 0f04 	tst.w	r3, #4
 800931e:	d0c5      	beq.n	80092ac <HAL_RCC_OscConfig+0x178>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009320:	f7f9 ff58 	bl	80031d4 <HAL_GetTick>
 8009324:	1b40      	subs	r0, r0, r5
 8009326:	2802      	cmp	r0, #2
 8009328:	d9f6      	bls.n	8009318 <HAL_RCC_OscConfig+0x1e4>
            return HAL_TIMEOUT;
 800932a:	2003      	movs	r0, #3
 800932c:	e1e3      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800932e:	f002 0203 	and.w	r2, r2, #3
 8009332:	2a01      	cmp	r2, #1
 8009334:	d1c7      	bne.n	80092c6 <HAL_RCC_OscConfig+0x192>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009336:	4b24      	ldr	r3, [pc, #144]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800933e:	d003      	beq.n	8009348 <HAL_RCC_OscConfig+0x214>
 8009340:	69e3      	ldr	r3, [r4, #28]
 8009342:	2b80      	cmp	r3, #128	@ 0x80
 8009344:	f040 81d4 	bne.w	80096f0 <HAL_RCC_OscConfig+0x5bc>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009348:	4a1f      	ldr	r2, [pc, #124]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 800934a:	68d3      	ldr	r3, [r2, #12]
 800934c:	6a21      	ldr	r1, [r4, #32]
 800934e:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8009352:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8009356:	60d3      	str	r3, [r2, #12]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009358:	6823      	ldr	r3, [r4, #0]
 800935a:	f013 0f08 	tst.w	r3, #8
 800935e:	d049      	beq.n	80093f4 <HAL_RCC_OscConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009360:	6963      	ldr	r3, [r4, #20]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d032      	beq.n	80093cc <HAL_RCC_OscConfig+0x298>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009366:	4a18      	ldr	r2, [pc, #96]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 8009368:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 800936a:	f043 0301 	orr.w	r3, r3, #1
 800936e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009370:	f7f9 ff30 	bl	80031d4 <HAL_GetTick>
 8009374:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009376:	4e14      	ldr	r6, [pc, #80]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 8009378:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 800937a:	f013 0f02 	tst.w	r3, #2
 800937e:	d139      	bne.n	80093f4 <HAL_RCC_OscConfig+0x2c0>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009380:	f7f9 ff28 	bl	80031d4 <HAL_GetTick>
 8009384:	1b40      	subs	r0, r0, r5
 8009386:	2802      	cmp	r0, #2
 8009388:	d9f6      	bls.n	8009378 <HAL_RCC_OscConfig+0x244>
        {
          return HAL_TIMEOUT;
 800938a:	2003      	movs	r0, #3
 800938c:	e1b3      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800938e:	4a0e      	ldr	r2, [pc, #56]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 8009390:	68d3      	ldr	r3, [r2, #12]
 8009392:	6a21      	ldr	r1, [r4, #32]
 8009394:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8009398:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800939c:	60d3      	str	r3, [r2, #12]
 800939e:	e7db      	b.n	8009358 <HAL_RCC_OscConfig+0x224>
        __HAL_RCC_CSI_DISABLE();
 80093a0:	4a09      	ldr	r2, [pc, #36]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 80093a2:	6813      	ldr	r3, [r2, #0]
 80093a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80093a8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80093aa:	f7f9 ff13 	bl	80031d4 <HAL_GetTick>
 80093ae:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80093b0:	4e05      	ldr	r6, [pc, #20]	@ (80093c8 <HAL_RCC_OscConfig+0x294>)
 80093b2:	6833      	ldr	r3, [r6, #0]
 80093b4:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80093b8:	d0ce      	beq.n	8009358 <HAL_RCC_OscConfig+0x224>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80093ba:	f7f9 ff0b 	bl	80031d4 <HAL_GetTick>
 80093be:	1b40      	subs	r0, r0, r5
 80093c0:	2802      	cmp	r0, #2
 80093c2:	d9f6      	bls.n	80093b2 <HAL_RCC_OscConfig+0x27e>
            return HAL_TIMEOUT;
 80093c4:	2003      	movs	r0, #3
 80093c6:	e196      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
 80093c8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80093cc:	4a9d      	ldr	r2, [pc, #628]	@ (8009644 <HAL_RCC_OscConfig+0x510>)
 80093ce:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 80093d0:	f023 0301 	bic.w	r3, r3, #1
 80093d4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80093d6:	f7f9 fefd 	bl	80031d4 <HAL_GetTick>
 80093da:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80093dc:	4e99      	ldr	r6, [pc, #612]	@ (8009644 <HAL_RCC_OscConfig+0x510>)
 80093de:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 80093e0:	f013 0f02 	tst.w	r3, #2
 80093e4:	d006      	beq.n	80093f4 <HAL_RCC_OscConfig+0x2c0>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80093e6:	f7f9 fef5 	bl	80031d4 <HAL_GetTick>
 80093ea:	1b40      	subs	r0, r0, r5
 80093ec:	2802      	cmp	r0, #2
 80093ee:	d9f6      	bls.n	80093de <HAL_RCC_OscConfig+0x2aa>
        {
          return HAL_TIMEOUT;
 80093f0:	2003      	movs	r0, #3
 80093f2:	e180      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80093f4:	6823      	ldr	r3, [r4, #0]
 80093f6:	f013 0f20 	tst.w	r3, #32
 80093fa:	d029      	beq.n	8009450 <HAL_RCC_OscConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80093fc:	69a3      	ldr	r3, [r4, #24]
 80093fe:	b19b      	cbz	r3, 8009428 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009400:	4a90      	ldr	r2, [pc, #576]	@ (8009644 <HAL_RCC_OscConfig+0x510>)
 8009402:	6813      	ldr	r3, [r2, #0]
 8009404:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8009408:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800940a:	f7f9 fee3 	bl	80031d4 <HAL_GetTick>
 800940e:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009410:	4e8c      	ldr	r6, [pc, #560]	@ (8009644 <HAL_RCC_OscConfig+0x510>)
 8009412:	6833      	ldr	r3, [r6, #0]
 8009414:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8009418:	d11a      	bne.n	8009450 <HAL_RCC_OscConfig+0x31c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800941a:	f7f9 fedb 	bl	80031d4 <HAL_GetTick>
 800941e:	1b40      	subs	r0, r0, r5
 8009420:	2802      	cmp	r0, #2
 8009422:	d9f6      	bls.n	8009412 <HAL_RCC_OscConfig+0x2de>
        {
          return HAL_TIMEOUT;
 8009424:	2003      	movs	r0, #3
 8009426:	e166      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009428:	4a86      	ldr	r2, [pc, #536]	@ (8009644 <HAL_RCC_OscConfig+0x510>)
 800942a:	6813      	ldr	r3, [r2, #0]
 800942c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009430:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009432:	f7f9 fecf 	bl	80031d4 <HAL_GetTick>
 8009436:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009438:	4e82      	ldr	r6, [pc, #520]	@ (8009644 <HAL_RCC_OscConfig+0x510>)
 800943a:	6833      	ldr	r3, [r6, #0]
 800943c:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8009440:	d006      	beq.n	8009450 <HAL_RCC_OscConfig+0x31c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009442:	f7f9 fec7 	bl	80031d4 <HAL_GetTick>
 8009446:	1b40      	subs	r0, r0, r5
 8009448:	2802      	cmp	r0, #2
 800944a:	d9f6      	bls.n	800943a <HAL_RCC_OscConfig+0x306>
        {
          return HAL_TIMEOUT;
 800944c:	2003      	movs	r0, #3
 800944e:	e152      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009450:	6823      	ldr	r3, [r4, #0]
 8009452:	f013 0f04 	tst.w	r3, #4
 8009456:	d121      	bne.n	800949c <HAL_RCC_OscConfig+0x368>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009458:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800945a:	2b00      	cmp	r3, #0
 800945c:	f000 814a 	beq.w	80096f4 <HAL_RCC_OscConfig+0x5c0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8009460:	4a78      	ldr	r2, [pc, #480]	@ (8009644 <HAL_RCC_OscConfig+0x510>)
 8009462:	6912      	ldr	r2, [r2, #16]
 8009464:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8009468:	2a18      	cmp	r2, #24
 800946a:	f000 80f1 	beq.w	8009650 <HAL_RCC_OscConfig+0x51c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800946e:	2b02      	cmp	r3, #2
 8009470:	d075      	beq.n	800955e <HAL_RCC_OscConfig+0x42a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009472:	4a74      	ldr	r2, [pc, #464]	@ (8009644 <HAL_RCC_OscConfig+0x510>)
 8009474:	6813      	ldr	r3, [r2, #0]
 8009476:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800947a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800947c:	f7f9 feaa 	bl	80031d4 <HAL_GetTick>
 8009480:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009482:	4d70      	ldr	r5, [pc, #448]	@ (8009644 <HAL_RCC_OscConfig+0x510>)
 8009484:	682b      	ldr	r3, [r5, #0]
 8009486:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800948a:	f000 80d8 	beq.w	800963e <HAL_RCC_OscConfig+0x50a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800948e:	f7f9 fea1 	bl	80031d4 <HAL_GetTick>
 8009492:	1b00      	subs	r0, r0, r4
 8009494:	2802      	cmp	r0, #2
 8009496:	d9f5      	bls.n	8009484 <HAL_RCC_OscConfig+0x350>
          {
            return HAL_TIMEOUT;
 8009498:	2003      	movs	r0, #3
 800949a:	e12c      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
    PWR->CR1 |= PWR_CR1_DBP;
 800949c:	4a6a      	ldr	r2, [pc, #424]	@ (8009648 <HAL_RCC_OscConfig+0x514>)
 800949e:	6813      	ldr	r3, [r2, #0]
 80094a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80094a4:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80094a6:	f7f9 fe95 	bl	80031d4 <HAL_GetTick>
 80094aa:	4605      	mov	r5, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80094ac:	4e66      	ldr	r6, [pc, #408]	@ (8009648 <HAL_RCC_OscConfig+0x514>)
 80094ae:	6833      	ldr	r3, [r6, #0]
 80094b0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80094b4:	d106      	bne.n	80094c4 <HAL_RCC_OscConfig+0x390>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80094b6:	f7f9 fe8d 	bl	80031d4 <HAL_GetTick>
 80094ba:	1b40      	subs	r0, r0, r5
 80094bc:	2864      	cmp	r0, #100	@ 0x64
 80094be:	d9f6      	bls.n	80094ae <HAL_RCC_OscConfig+0x37a>
        return HAL_TIMEOUT;
 80094c0:	2003      	movs	r0, #3
 80094c2:	e118      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80094c4:	68a3      	ldr	r3, [r4, #8]
 80094c6:	2b01      	cmp	r3, #1
 80094c8:	d00a      	beq.n	80094e0 <HAL_RCC_OscConfig+0x3ac>
 80094ca:	bb0b      	cbnz	r3, 8009510 <HAL_RCC_OscConfig+0x3dc>
 80094cc:	4b5d      	ldr	r3, [pc, #372]	@ (8009644 <HAL_RCC_OscConfig+0x510>)
 80094ce:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80094d0:	f022 0201 	bic.w	r2, r2, #1
 80094d4:	671a      	str	r2, [r3, #112]	@ 0x70
 80094d6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80094d8:	f022 0204 	bic.w	r2, r2, #4
 80094dc:	671a      	str	r2, [r3, #112]	@ 0x70
 80094de:	e004      	b.n	80094ea <HAL_RCC_OscConfig+0x3b6>
 80094e0:	4a58      	ldr	r2, [pc, #352]	@ (8009644 <HAL_RCC_OscConfig+0x510>)
 80094e2:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80094e4:	f043 0301 	orr.w	r3, r3, #1
 80094e8:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80094ea:	68a3      	ldr	r3, [r4, #8]
 80094ec:	b333      	cbz	r3, 800953c <HAL_RCC_OscConfig+0x408>
      tickstart = HAL_GetTick();
 80094ee:	f7f9 fe71 	bl	80031d4 <HAL_GetTick>
 80094f2:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80094f4:	4e53      	ldr	r6, [pc, #332]	@ (8009644 <HAL_RCC_OscConfig+0x510>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80094f6:	f241 3788 	movw	r7, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80094fa:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 80094fc:	f013 0f02 	tst.w	r3, #2
 8009500:	d1aa      	bne.n	8009458 <HAL_RCC_OscConfig+0x324>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009502:	f7f9 fe67 	bl	80031d4 <HAL_GetTick>
 8009506:	1b40      	subs	r0, r0, r5
 8009508:	42b8      	cmp	r0, r7
 800950a:	d9f6      	bls.n	80094fa <HAL_RCC_OscConfig+0x3c6>
          return HAL_TIMEOUT;
 800950c:	2003      	movs	r0, #3
 800950e:	e0f2      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009510:	2b05      	cmp	r3, #5
 8009512:	d009      	beq.n	8009528 <HAL_RCC_OscConfig+0x3f4>
 8009514:	4b4b      	ldr	r3, [pc, #300]	@ (8009644 <HAL_RCC_OscConfig+0x510>)
 8009516:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009518:	f022 0201 	bic.w	r2, r2, #1
 800951c:	671a      	str	r2, [r3, #112]	@ 0x70
 800951e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009520:	f022 0204 	bic.w	r2, r2, #4
 8009524:	671a      	str	r2, [r3, #112]	@ 0x70
 8009526:	e7e0      	b.n	80094ea <HAL_RCC_OscConfig+0x3b6>
 8009528:	4b46      	ldr	r3, [pc, #280]	@ (8009644 <HAL_RCC_OscConfig+0x510>)
 800952a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800952c:	f042 0204 	orr.w	r2, r2, #4
 8009530:	671a      	str	r2, [r3, #112]	@ 0x70
 8009532:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009534:	f042 0201 	orr.w	r2, r2, #1
 8009538:	671a      	str	r2, [r3, #112]	@ 0x70
 800953a:	e7d6      	b.n	80094ea <HAL_RCC_OscConfig+0x3b6>
      tickstart = HAL_GetTick();
 800953c:	f7f9 fe4a 	bl	80031d4 <HAL_GetTick>
 8009540:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009542:	4e40      	ldr	r6, [pc, #256]	@ (8009644 <HAL_RCC_OscConfig+0x510>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009544:	f241 3788 	movw	r7, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009548:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 800954a:	f013 0f02 	tst.w	r3, #2
 800954e:	d083      	beq.n	8009458 <HAL_RCC_OscConfig+0x324>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009550:	f7f9 fe40 	bl	80031d4 <HAL_GetTick>
 8009554:	1b40      	subs	r0, r0, r5
 8009556:	42b8      	cmp	r0, r7
 8009558:	d9f6      	bls.n	8009548 <HAL_RCC_OscConfig+0x414>
          return HAL_TIMEOUT;
 800955a:	2003      	movs	r0, #3
 800955c:	e0cb      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
        __HAL_RCC_PLL_DISABLE();
 800955e:	4a39      	ldr	r2, [pc, #228]	@ (8009644 <HAL_RCC_OscConfig+0x510>)
 8009560:	6813      	ldr	r3, [r2, #0]
 8009562:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009566:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8009568:	f7f9 fe34 	bl	80031d4 <HAL_GetTick>
 800956c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800956e:	4e35      	ldr	r6, [pc, #212]	@ (8009644 <HAL_RCC_OscConfig+0x510>)
 8009570:	6833      	ldr	r3, [r6, #0]
 8009572:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8009576:	d006      	beq.n	8009586 <HAL_RCC_OscConfig+0x452>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009578:	f7f9 fe2c 	bl	80031d4 <HAL_GetTick>
 800957c:	1b40      	subs	r0, r0, r5
 800957e:	2802      	cmp	r0, #2
 8009580:	d9f6      	bls.n	8009570 <HAL_RCC_OscConfig+0x43c>
            return HAL_TIMEOUT;
 8009582:	2003      	movs	r0, #3
 8009584:	e0b7      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009586:	4b2f      	ldr	r3, [pc, #188]	@ (8009644 <HAL_RCC_OscConfig+0x510>)
 8009588:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800958a:	4a30      	ldr	r2, [pc, #192]	@ (800964c <HAL_RCC_OscConfig+0x518>)
 800958c:	400a      	ands	r2, r1
 800958e:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8009590:	430a      	orrs	r2, r1
 8009592:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009594:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 8009598:	629a      	str	r2, [r3, #40]	@ 0x28
 800959a:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800959c:	3a01      	subs	r2, #1
 800959e:	0252      	lsls	r2, r2, #9
 80095a0:	b292      	uxth	r2, r2
 80095a2:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80095a4:	3901      	subs	r1, #1
 80095a6:	0409      	lsls	r1, r1, #16
 80095a8:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 80095ac:	430a      	orrs	r2, r1
 80095ae:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80095b0:	3901      	subs	r1, #1
 80095b2:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80095b6:	430a      	orrs	r2, r1
 80095b8:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80095ba:	3901      	subs	r1, #1
 80095bc:	0609      	lsls	r1, r1, #24
 80095be:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 80095c2:	430a      	orrs	r2, r1
 80095c4:	631a      	str	r2, [r3, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 80095c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095c8:	f022 0201 	bic.w	r2, r2, #1
 80095cc:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80095ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80095d0:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80095d2:	f36f 02cf 	bfc	r2, #3, #13
 80095d6:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80095da:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80095dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095de:	f022 020c 	bic.w	r2, r2, #12
 80095e2:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 80095e4:	430a      	orrs	r2, r1
 80095e6:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80095e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095ea:	f022 0202 	bic.w	r2, r2, #2
 80095ee:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80095f0:	430a      	orrs	r2, r1
 80095f2:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80095f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095f6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80095fa:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80095fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095fe:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8009602:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8009604:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009606:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800960a:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 800960c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800960e:	f042 0201 	orr.w	r2, r2, #1
 8009612:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 8009614:	681a      	ldr	r2, [r3, #0]
 8009616:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800961a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800961c:	f7f9 fdda 	bl	80031d4 <HAL_GetTick>
 8009620:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009622:	4d08      	ldr	r5, [pc, #32]	@ (8009644 <HAL_RCC_OscConfig+0x510>)
 8009624:	682b      	ldr	r3, [r5, #0]
 8009626:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800962a:	d106      	bne.n	800963a <HAL_RCC_OscConfig+0x506>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800962c:	f7f9 fdd2 	bl	80031d4 <HAL_GetTick>
 8009630:	1b00      	subs	r0, r0, r4
 8009632:	2802      	cmp	r0, #2
 8009634:	d9f6      	bls.n	8009624 <HAL_RCC_OscConfig+0x4f0>
            return HAL_TIMEOUT;
 8009636:	2003      	movs	r0, #3
 8009638:	e05d      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
          __HAL_RCC_PLLFRACN_ENABLE();
        }
      }
    }
  }
  return HAL_OK;
 800963a:	2000      	movs	r0, #0
 800963c:	e05b      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
 800963e:	2000      	movs	r0, #0
 8009640:	e059      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
 8009642:	bf00      	nop
 8009644:	58024400 	.word	0x58024400
 8009648:	58024800 	.word	0x58024800
 800964c:	fffffc0c 	.word	0xfffffc0c
      temp1_pllckcfg = RCC->PLLCKSELR;
 8009650:	4930      	ldr	r1, [pc, #192]	@ (8009714 <HAL_RCC_OscConfig+0x5e0>)
 8009652:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8009654:	6b08      	ldr	r0, [r1, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009656:	2b01      	cmp	r3, #1
 8009658:	d04e      	beq.n	80096f8 <HAL_RCC_OscConfig+0x5c4>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800965a:	f002 0303 	and.w	r3, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800965e:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8009660:	428b      	cmp	r3, r1
 8009662:	d14b      	bne.n	80096fc <HAL_RCC_OscConfig+0x5c8>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009664:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009668:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800966a:	429a      	cmp	r2, r3
 800966c:	d148      	bne.n	8009700 <HAL_RCC_OscConfig+0x5cc>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800966e:	f3c0 0208 	ubfx	r2, r0, #0, #9
 8009672:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8009674:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009676:	429a      	cmp	r2, r3
 8009678:	d144      	bne.n	8009704 <HAL_RCC_OscConfig+0x5d0>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800967a:	f3c0 2246 	ubfx	r2, r0, #9, #7
 800967e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009680:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009682:	429a      	cmp	r2, r3
 8009684:	d140      	bne.n	8009708 <HAL_RCC_OscConfig+0x5d4>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009686:	f3c0 4206 	ubfx	r2, r0, #16, #7
 800968a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800968c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800968e:	429a      	cmp	r2, r3
 8009690:	d13c      	bne.n	800970c <HAL_RCC_OscConfig+0x5d8>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8009692:	f3c0 6006 	ubfx	r0, r0, #24, #7
 8009696:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8009698:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800969a:	4298      	cmp	r0, r3
 800969c:	d138      	bne.n	8009710 <HAL_RCC_OscConfig+0x5dc>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800969e:	4b1d      	ldr	r3, [pc, #116]	@ (8009714 <HAL_RCC_OscConfig+0x5e0>)
 80096a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80096a2:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80096a6:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80096a8:	429a      	cmp	r2, r3
 80096aa:	d101      	bne.n	80096b0 <HAL_RCC_OscConfig+0x57c>
  return HAL_OK;
 80096ac:	2000      	movs	r0, #0
 80096ae:	e022      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
          __HAL_RCC_PLLFRACN_DISABLE();
 80096b0:	4a18      	ldr	r2, [pc, #96]	@ (8009714 <HAL_RCC_OscConfig+0x5e0>)
 80096b2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80096b4:	f023 0301 	bic.w	r3, r3, #1
 80096b8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 80096ba:	f7f9 fd8b 	bl	80031d4 <HAL_GetTick>
 80096be:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80096c0:	f7f9 fd88 	bl	80031d4 <HAL_GetTick>
 80096c4:	42a8      	cmp	r0, r5
 80096c6:	d0fb      	beq.n	80096c0 <HAL_RCC_OscConfig+0x58c>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80096c8:	4a12      	ldr	r2, [pc, #72]	@ (8009714 <HAL_RCC_OscConfig+0x5e0>)
 80096ca:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 80096cc:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80096ce:	f36f 03cf 	bfc	r3, #3, #13
 80096d2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80096d6:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 80096d8:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80096da:	f043 0301 	orr.w	r3, r3, #1
 80096de:	62d3      	str	r3, [r2, #44]	@ 0x2c
  return HAL_OK;
 80096e0:	2000      	movs	r0, #0
 80096e2:	e008      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
    return HAL_ERROR;
 80096e4:	2001      	movs	r0, #1
}
 80096e6:	4770      	bx	lr
        return HAL_ERROR;
 80096e8:	2001      	movs	r0, #1
 80096ea:	e004      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
        return HAL_ERROR;
 80096ec:	2001      	movs	r0, #1
 80096ee:	e002      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
        return HAL_ERROR;
 80096f0:	2001      	movs	r0, #1
 80096f2:	e000      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
  return HAL_OK;
 80096f4:	2000      	movs	r0, #0
}
 80096f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_ERROR;
 80096f8:	2001      	movs	r0, #1
 80096fa:	e7fc      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
 80096fc:	2001      	movs	r0, #1
 80096fe:	e7fa      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
 8009700:	2001      	movs	r0, #1
 8009702:	e7f8      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
 8009704:	2001      	movs	r0, #1
 8009706:	e7f6      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
 8009708:	2001      	movs	r0, #1
 800970a:	e7f4      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
 800970c:	2001      	movs	r0, #1
 800970e:	e7f2      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
 8009710:	2001      	movs	r0, #1
 8009712:	e7f0      	b.n	80096f6 <HAL_RCC_OscConfig+0x5c2>
 8009714:	58024400 	.word	0x58024400

08009718 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009718:	4b75      	ldr	r3, [pc, #468]	@ (80098f0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 800971a:	691b      	ldr	r3, [r3, #16]
 800971c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009720:	2b10      	cmp	r3, #16
 8009722:	f000 80df 	beq.w	80098e4 <HAL_RCC_GetSysClockFreq+0x1cc>
 8009726:	2b18      	cmp	r3, #24
 8009728:	d00f      	beq.n	800974a <HAL_RCC_GetSysClockFreq+0x32>
 800972a:	2b00      	cmp	r3, #0
 800972c:	f040 80dc 	bne.w	80098e8 <HAL_RCC_GetSysClockFreq+0x1d0>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009730:	4b6f      	ldr	r3, [pc, #444]	@ (80098f0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	f013 0f20 	tst.w	r3, #32
 8009738:	f000 80d8 	beq.w	80098ec <HAL_RCC_GetSysClockFreq+0x1d4>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800973c:	4b6c      	ldr	r3, [pc, #432]	@ (80098f0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8009744:	486b      	ldr	r0, [pc, #428]	@ (80098f4 <HAL_RCC_GetSysClockFreq+0x1dc>)
 8009746:	40d8      	lsrs	r0, r3
 8009748:	4770      	bx	lr
{
 800974a:	b410      	push	{r4}
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800974c:	4b68      	ldr	r3, [pc, #416]	@ (80098f0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 800974e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8009750:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8009752:	f3c1 1005 	ubfx	r0, r1, #4, #6
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8009756:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009758:	6b5b      	ldr	r3, [r3, #52]	@ 0x34

      if (pllm != 0U)
 800975a:	f411 7f7c 	tst.w	r1, #1008	@ 0x3f0
 800975e:	f000 8084 	beq.w	800986a <HAL_RCC_GetSysClockFreq+0x152>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009762:	f3c3 03cc 	ubfx	r3, r3, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8009766:	f004 0401 	and.w	r4, r4, #1
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800976a:	fb04 f303 	mul.w	r3, r4, r3
 800976e:	ee07 3a90 	vmov	s15, r3
 8009772:	eef8 7a67 	vcvt.f32.u32	s15, s15
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009776:	f002 0203 	and.w	r2, r2, #3
      {
        switch (pllsource)
 800977a:	2a01      	cmp	r2, #1
 800977c:	d04a      	beq.n	8009814 <HAL_RCC_GetSysClockFreq+0xfc>
 800977e:	2a02      	cmp	r2, #2
 8009780:	d076      	beq.n	8009870 <HAL_RCC_GetSysClockFreq+0x158>
 8009782:	2a00      	cmp	r2, #0
 8009784:	f040 8091 	bne.w	80098aa <HAL_RCC_GetSysClockFreq+0x192>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009788:	4b59      	ldr	r3, [pc, #356]	@ (80098f0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f013 0f20 	tst.w	r3, #32
 8009790:	d023      	beq.n	80097da <HAL_RCC_GetSysClockFreq+0xc2>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009792:	4b57      	ldr	r3, [pc, #348]	@ (80098f0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8009794:	6819      	ldr	r1, [r3, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009798:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 800979c:	4a55      	ldr	r2, [pc, #340]	@ (80098f4 <HAL_RCC_GetSysClockFreq+0x1dc>)
 800979e:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80097a0:	ee07 2a10 	vmov	s14, r2
 80097a4:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80097a8:	ee07 0a10 	vmov	s14, r0
 80097ac:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 80097b0:	ee86 7a86 	vdiv.f32	s14, s13, s12
 80097b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80097b8:	ee06 3a90 	vmov	s13, r3
 80097bc:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80097c0:	ed9f 6a4d 	vldr	s12, [pc, #308]	@ 80098f8 <HAL_RCC_GetSysClockFreq+0x1e0>
 80097c4:	ee67 7a86 	vmul.f32	s15, s15, s12
 80097c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80097cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80097d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80097d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80097d8:	e038      	b.n	800984c <HAL_RCC_GetSysClockFreq+0x134>
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80097da:	4b45      	ldr	r3, [pc, #276]	@ (80098f0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80097dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80097e2:	ee07 3a10 	vmov	s14, r3
 80097e6:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80097ea:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80098f8 <HAL_RCC_GetSysClockFreq+0x1e0>
 80097ee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80097f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80097f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80097fa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80097fe:	ee07 0a10 	vmov	s14, r0
 8009802:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8009806:	ed9f 6a3d 	vldr	s12, [pc, #244]	@ 80098fc <HAL_RCC_GetSysClockFreq+0x1e4>
 800980a:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800980e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009812:	e01b      	b.n	800984c <HAL_RCC_GetSysClockFreq+0x134>
            }
            break;

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009814:	4b36      	ldr	r3, [pc, #216]	@ (80098f0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8009816:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009818:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800981c:	ee07 3a10 	vmov	s14, r3
 8009820:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8009824:	eddf 6a34 	vldr	s13, [pc, #208]	@ 80098f8 <HAL_RCC_GetSysClockFreq+0x1e0>
 8009828:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800982c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009830:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009834:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009838:	ee07 0a10 	vmov	s14, r0
 800983c:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8009840:	ed9f 6a2f 	vldr	s12, [pc, #188]	@ 8009900 <HAL_RCC_GetSysClockFreq+0x1e8>
 8009844:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8009848:	ee67 7a87 	vmul.f32	s15, s15, s14

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800984c:	4b28      	ldr	r3, [pc, #160]	@ (80098f0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 800984e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009850:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8009854:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8009856:	ee07 3a10 	vmov	s14, r3
 800985a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800985e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009862:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8009866:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 800986a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800986e:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009870:	4b1f      	ldr	r3, [pc, #124]	@ (80098f0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8009872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009874:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009878:	ee07 3a10 	vmov	s14, r3
 800987c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8009880:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 80098f8 <HAL_RCC_GetSysClockFreq+0x1e0>
 8009884:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8009888:	ee77 7a27 	vadd.f32	s15, s14, s15
 800988c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009890:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009894:	ee07 0a10 	vmov	s14, r0
 8009898:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800989c:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8009904 <HAL_RCC_GetSysClockFreq+0x1ec>
 80098a0:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80098a4:	ee67 7a87 	vmul.f32	s15, s15, s14
            break;
 80098a8:	e7d0      	b.n	800984c <HAL_RCC_GetSysClockFreq+0x134>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80098aa:	4b11      	ldr	r3, [pc, #68]	@ (80098f0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80098ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098b2:	ee07 3a10 	vmov	s14, r3
 80098b6:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80098ba:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 80098f8 <HAL_RCC_GetSysClockFreq+0x1e0>
 80098be:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80098c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80098c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80098ca:	ee77 7a87 	vadd.f32	s15, s15, s14
 80098ce:	ee07 0a10 	vmov	s14, r0
 80098d2:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80098d6:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 8009900 <HAL_RCC_GetSysClockFreq+0x1e8>
 80098da:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80098de:	ee67 7a87 	vmul.f32	s15, s15, s14
            break;
 80098e2:	e7b3      	b.n	800984c <HAL_RCC_GetSysClockFreq+0x134>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80098e4:	4808      	ldr	r0, [pc, #32]	@ (8009908 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80098e6:	4770      	bx	lr
      sysclockfreq = CSI_VALUE;
 80098e8:	4808      	ldr	r0, [pc, #32]	@ (800990c <HAL_RCC_GetSysClockFreq+0x1f4>)
 80098ea:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 80098ec:	4801      	ldr	r0, [pc, #4]	@ (80098f4 <HAL_RCC_GetSysClockFreq+0x1dc>)
}
 80098ee:	4770      	bx	lr
 80098f0:	58024400 	.word	0x58024400
 80098f4:	03d09000 	.word	0x03d09000
 80098f8:	39000000 	.word	0x39000000
 80098fc:	4c742400 	.word	0x4c742400
 8009900:	4a742400 	.word	0x4a742400
 8009904:	4af42400 	.word	0x4af42400
 8009908:	007a1200 	.word	0x007a1200
 800990c:	003d0900 	.word	0x003d0900

08009910 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8009910:	2800      	cmp	r0, #0
 8009912:	f000 80c3 	beq.w	8009a9c <HAL_RCC_ClockConfig+0x18c>
{
 8009916:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800991a:	460d      	mov	r5, r1
 800991c:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800991e:	4b65      	ldr	r3, [pc, #404]	@ (8009ab4 <HAL_RCC_ClockConfig+0x1a4>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	f003 030f 	and.w	r3, r3, #15
 8009926:	428b      	cmp	r3, r1
 8009928:	d20b      	bcs.n	8009942 <HAL_RCC_ClockConfig+0x32>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800992a:	4a62      	ldr	r2, [pc, #392]	@ (8009ab4 <HAL_RCC_ClockConfig+0x1a4>)
 800992c:	6813      	ldr	r3, [r2, #0]
 800992e:	f023 030f 	bic.w	r3, r3, #15
 8009932:	430b      	orrs	r3, r1
 8009934:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009936:	6813      	ldr	r3, [r2, #0]
 8009938:	f003 030f 	and.w	r3, r3, #15
 800993c:	428b      	cmp	r3, r1
 800993e:	f040 80af 	bne.w	8009aa0 <HAL_RCC_ClockConfig+0x190>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009942:	6823      	ldr	r3, [r4, #0]
 8009944:	f013 0f04 	tst.w	r3, #4
 8009948:	d00c      	beq.n	8009964 <HAL_RCC_ClockConfig+0x54>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800994a:	6922      	ldr	r2, [r4, #16]
 800994c:	4b5a      	ldr	r3, [pc, #360]	@ (8009ab8 <HAL_RCC_ClockConfig+0x1a8>)
 800994e:	699b      	ldr	r3, [r3, #24]
 8009950:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009954:	429a      	cmp	r2, r3
 8009956:	d905      	bls.n	8009964 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009958:	4957      	ldr	r1, [pc, #348]	@ (8009ab8 <HAL_RCC_ClockConfig+0x1a8>)
 800995a:	698b      	ldr	r3, [r1, #24]
 800995c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009960:	4313      	orrs	r3, r2
 8009962:	618b      	str	r3, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009964:	6823      	ldr	r3, [r4, #0]
 8009966:	f013 0f08 	tst.w	r3, #8
 800996a:	d00c      	beq.n	8009986 <HAL_RCC_ClockConfig+0x76>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800996c:	6962      	ldr	r2, [r4, #20]
 800996e:	4b52      	ldr	r3, [pc, #328]	@ (8009ab8 <HAL_RCC_ClockConfig+0x1a8>)
 8009970:	69db      	ldr	r3, [r3, #28]
 8009972:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009976:	429a      	cmp	r2, r3
 8009978:	d905      	bls.n	8009986 <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800997a:	494f      	ldr	r1, [pc, #316]	@ (8009ab8 <HAL_RCC_ClockConfig+0x1a8>)
 800997c:	69cb      	ldr	r3, [r1, #28]
 800997e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009982:	4313      	orrs	r3, r2
 8009984:	61cb      	str	r3, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009986:	6823      	ldr	r3, [r4, #0]
 8009988:	f013 0f10 	tst.w	r3, #16
 800998c:	d00c      	beq.n	80099a8 <HAL_RCC_ClockConfig+0x98>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800998e:	69a2      	ldr	r2, [r4, #24]
 8009990:	4b49      	ldr	r3, [pc, #292]	@ (8009ab8 <HAL_RCC_ClockConfig+0x1a8>)
 8009992:	69db      	ldr	r3, [r3, #28]
 8009994:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009998:	429a      	cmp	r2, r3
 800999a:	d905      	bls.n	80099a8 <HAL_RCC_ClockConfig+0x98>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800999c:	4946      	ldr	r1, [pc, #280]	@ (8009ab8 <HAL_RCC_ClockConfig+0x1a8>)
 800999e:	69cb      	ldr	r3, [r1, #28]
 80099a0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80099a4:	4313      	orrs	r3, r2
 80099a6:	61cb      	str	r3, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80099a8:	6823      	ldr	r3, [r4, #0]
 80099aa:	f013 0f20 	tst.w	r3, #32
 80099ae:	d00c      	beq.n	80099ca <HAL_RCC_ClockConfig+0xba>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80099b0:	69e2      	ldr	r2, [r4, #28]
 80099b2:	4b41      	ldr	r3, [pc, #260]	@ (8009ab8 <HAL_RCC_ClockConfig+0x1a8>)
 80099b4:	6a1b      	ldr	r3, [r3, #32]
 80099b6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80099ba:	429a      	cmp	r2, r3
 80099bc:	d905      	bls.n	80099ca <HAL_RCC_ClockConfig+0xba>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80099be:	493e      	ldr	r1, [pc, #248]	@ (8009ab8 <HAL_RCC_ClockConfig+0x1a8>)
 80099c0:	6a0b      	ldr	r3, [r1, #32]
 80099c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80099c6:	4313      	orrs	r3, r2
 80099c8:	620b      	str	r3, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80099ca:	6823      	ldr	r3, [r4, #0]
 80099cc:	f013 0f02 	tst.w	r3, #2
 80099d0:	d074      	beq.n	8009abc <HAL_RCC_ClockConfig+0x1ac>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80099d2:	68e1      	ldr	r1, [r4, #12]
 80099d4:	4a38      	ldr	r2, [pc, #224]	@ (8009ab8 <HAL_RCC_ClockConfig+0x1a8>)
 80099d6:	6992      	ldr	r2, [r2, #24]
 80099d8:	f002 020f 	and.w	r2, r2, #15
 80099dc:	4291      	cmp	r1, r2
 80099de:	d965      	bls.n	8009aac <HAL_RCC_ClockConfig+0x19c>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80099e0:	4a35      	ldr	r2, [pc, #212]	@ (8009ab8 <HAL_RCC_ClockConfig+0x1a8>)
 80099e2:	6993      	ldr	r3, [r2, #24]
 80099e4:	f023 030f 	bic.w	r3, r3, #15
 80099e8:	430b      	orrs	r3, r1
 80099ea:	6193      	str	r3, [r2, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80099ec:	6823      	ldr	r3, [r4, #0]
 80099ee:	f013 0f01 	tst.w	r3, #1
 80099f2:	d041      	beq.n	8009a78 <HAL_RCC_ClockConfig+0x168>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80099f4:	4a30      	ldr	r2, [pc, #192]	@ (8009ab8 <HAL_RCC_ClockConfig+0x1a8>)
 80099f6:	6993      	ldr	r3, [r2, #24]
 80099f8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80099fc:	68a1      	ldr	r1, [r4, #8]
 80099fe:	430b      	orrs	r3, r1
 8009a00:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009a02:	6862      	ldr	r2, [r4, #4]
 8009a04:	2a02      	cmp	r2, #2
 8009a06:	d00a      	beq.n	8009a1e <HAL_RCC_ClockConfig+0x10e>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009a08:	2a03      	cmp	r2, #3
 8009a0a:	d027      	beq.n	8009a5c <HAL_RCC_ClockConfig+0x14c>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8009a0c:	2a01      	cmp	r2, #1
 8009a0e:	d02c      	beq.n	8009a6a <HAL_RCC_ClockConfig+0x15a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009a10:	4b29      	ldr	r3, [pc, #164]	@ (8009ab8 <HAL_RCC_ClockConfig+0x1a8>)
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f013 0f04 	tst.w	r3, #4
 8009a18:	d106      	bne.n	8009a28 <HAL_RCC_ClockConfig+0x118>
        return HAL_ERROR;
 8009a1a:	2001      	movs	r0, #1
 8009a1c:	e0c1      	b.n	8009ba2 <HAL_RCC_ClockConfig+0x292>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009a1e:	4b26      	ldr	r3, [pc, #152]	@ (8009ab8 <HAL_RCC_ClockConfig+0x1a8>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8009a26:	d03d      	beq.n	8009aa4 <HAL_RCC_ClockConfig+0x194>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009a28:	4923      	ldr	r1, [pc, #140]	@ (8009ab8 <HAL_RCC_ClockConfig+0x1a8>)
 8009a2a:	690b      	ldr	r3, [r1, #16]
 8009a2c:	f023 0307 	bic.w	r3, r3, #7
 8009a30:	4313      	orrs	r3, r2
 8009a32:	610b      	str	r3, [r1, #16]
    tickstart = HAL_GetTick();
 8009a34:	f7f9 fbce 	bl	80031d4 <HAL_GetTick>
 8009a38:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009a3a:	4f1f      	ldr	r7, [pc, #124]	@ (8009ab8 <HAL_RCC_ClockConfig+0x1a8>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009a3c:	f241 3888 	movw	r8, #5000	@ 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009a40:	693b      	ldr	r3, [r7, #16]
 8009a42:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009a46:	6862      	ldr	r2, [r4, #4]
 8009a48:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8009a4c:	d014      	beq.n	8009a78 <HAL_RCC_ClockConfig+0x168>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009a4e:	f7f9 fbc1 	bl	80031d4 <HAL_GetTick>
 8009a52:	1b80      	subs	r0, r0, r6
 8009a54:	4540      	cmp	r0, r8
 8009a56:	d9f3      	bls.n	8009a40 <HAL_RCC_ClockConfig+0x130>
        return HAL_TIMEOUT;
 8009a58:	2003      	movs	r0, #3
 8009a5a:	e0a2      	b.n	8009ba2 <HAL_RCC_ClockConfig+0x292>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009a5c:	4b16      	ldr	r3, [pc, #88]	@ (8009ab8 <HAL_RCC_ClockConfig+0x1a8>)
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8009a64:	d1e0      	bne.n	8009a28 <HAL_RCC_ClockConfig+0x118>
        return HAL_ERROR;
 8009a66:	2001      	movs	r0, #1
 8009a68:	e09b      	b.n	8009ba2 <HAL_RCC_ClockConfig+0x292>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009a6a:	4b13      	ldr	r3, [pc, #76]	@ (8009ab8 <HAL_RCC_ClockConfig+0x1a8>)
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8009a72:	d1d9      	bne.n	8009a28 <HAL_RCC_ClockConfig+0x118>
        return HAL_ERROR;
 8009a74:	2001      	movs	r0, #1
 8009a76:	e094      	b.n	8009ba2 <HAL_RCC_ClockConfig+0x292>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009a78:	6823      	ldr	r3, [r4, #0]
 8009a7a:	f013 0f02 	tst.w	r3, #2
 8009a7e:	d020      	beq.n	8009ac2 <HAL_RCC_ClockConfig+0x1b2>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009a80:	68e2      	ldr	r2, [r4, #12]
 8009a82:	4b0d      	ldr	r3, [pc, #52]	@ (8009ab8 <HAL_RCC_ClockConfig+0x1a8>)
 8009a84:	699b      	ldr	r3, [r3, #24]
 8009a86:	f003 030f 	and.w	r3, r3, #15
 8009a8a:	429a      	cmp	r2, r3
 8009a8c:	d219      	bcs.n	8009ac2 <HAL_RCC_ClockConfig+0x1b2>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009a8e:	490a      	ldr	r1, [pc, #40]	@ (8009ab8 <HAL_RCC_ClockConfig+0x1a8>)
 8009a90:	698b      	ldr	r3, [r1, #24]
 8009a92:	f023 030f 	bic.w	r3, r3, #15
 8009a96:	4313      	orrs	r3, r2
 8009a98:	618b      	str	r3, [r1, #24]
 8009a9a:	e012      	b.n	8009ac2 <HAL_RCC_ClockConfig+0x1b2>
    return HAL_ERROR;
 8009a9c:	2001      	movs	r0, #1
}
 8009a9e:	4770      	bx	lr
      return HAL_ERROR;
 8009aa0:	2001      	movs	r0, #1
 8009aa2:	e07e      	b.n	8009ba2 <HAL_RCC_ClockConfig+0x292>
        return HAL_ERROR;
 8009aa4:	2001      	movs	r0, #1
 8009aa6:	e07c      	b.n	8009ba2 <HAL_RCC_ClockConfig+0x292>
      return HAL_ERROR;
 8009aa8:	2001      	movs	r0, #1
 8009aaa:	e07a      	b.n	8009ba2 <HAL_RCC_ClockConfig+0x292>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009aac:	f013 0f01 	tst.w	r3, #1
 8009ab0:	d1a0      	bne.n	80099f4 <HAL_RCC_ClockConfig+0xe4>
 8009ab2:	e7e5      	b.n	8009a80 <HAL_RCC_ClockConfig+0x170>
 8009ab4:	52002000 	.word	0x52002000
 8009ab8:	58024400 	.word	0x58024400
 8009abc:	f013 0f01 	tst.w	r3, #1
 8009ac0:	d198      	bne.n	80099f4 <HAL_RCC_ClockConfig+0xe4>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009ac2:	4b39      	ldr	r3, [pc, #228]	@ (8009ba8 <HAL_RCC_ClockConfig+0x298>)
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	f003 030f 	and.w	r3, r3, #15
 8009aca:	42ab      	cmp	r3, r5
 8009acc:	d90a      	bls.n	8009ae4 <HAL_RCC_ClockConfig+0x1d4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009ace:	4a36      	ldr	r2, [pc, #216]	@ (8009ba8 <HAL_RCC_ClockConfig+0x298>)
 8009ad0:	6813      	ldr	r3, [r2, #0]
 8009ad2:	f023 030f 	bic.w	r3, r3, #15
 8009ad6:	432b      	orrs	r3, r5
 8009ad8:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009ada:	6813      	ldr	r3, [r2, #0]
 8009adc:	f003 030f 	and.w	r3, r3, #15
 8009ae0:	42ab      	cmp	r3, r5
 8009ae2:	d1e1      	bne.n	8009aa8 <HAL_RCC_ClockConfig+0x198>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009ae4:	6823      	ldr	r3, [r4, #0]
 8009ae6:	f013 0f04 	tst.w	r3, #4
 8009aea:	d00c      	beq.n	8009b06 <HAL_RCC_ClockConfig+0x1f6>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009aec:	6922      	ldr	r2, [r4, #16]
 8009aee:	4b2f      	ldr	r3, [pc, #188]	@ (8009bac <HAL_RCC_ClockConfig+0x29c>)
 8009af0:	699b      	ldr	r3, [r3, #24]
 8009af2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009af6:	429a      	cmp	r2, r3
 8009af8:	d205      	bcs.n	8009b06 <HAL_RCC_ClockConfig+0x1f6>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009afa:	492c      	ldr	r1, [pc, #176]	@ (8009bac <HAL_RCC_ClockConfig+0x29c>)
 8009afc:	698b      	ldr	r3, [r1, #24]
 8009afe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b02:	4313      	orrs	r3, r2
 8009b04:	618b      	str	r3, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009b06:	6823      	ldr	r3, [r4, #0]
 8009b08:	f013 0f08 	tst.w	r3, #8
 8009b0c:	d00c      	beq.n	8009b28 <HAL_RCC_ClockConfig+0x218>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009b0e:	6962      	ldr	r2, [r4, #20]
 8009b10:	4b26      	ldr	r3, [pc, #152]	@ (8009bac <HAL_RCC_ClockConfig+0x29c>)
 8009b12:	69db      	ldr	r3, [r3, #28]
 8009b14:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009b18:	429a      	cmp	r2, r3
 8009b1a:	d205      	bcs.n	8009b28 <HAL_RCC_ClockConfig+0x218>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009b1c:	4923      	ldr	r1, [pc, #140]	@ (8009bac <HAL_RCC_ClockConfig+0x29c>)
 8009b1e:	69cb      	ldr	r3, [r1, #28]
 8009b20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b24:	4313      	orrs	r3, r2
 8009b26:	61cb      	str	r3, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009b28:	6823      	ldr	r3, [r4, #0]
 8009b2a:	f013 0f10 	tst.w	r3, #16
 8009b2e:	d00c      	beq.n	8009b4a <HAL_RCC_ClockConfig+0x23a>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009b30:	69a2      	ldr	r2, [r4, #24]
 8009b32:	4b1e      	ldr	r3, [pc, #120]	@ (8009bac <HAL_RCC_ClockConfig+0x29c>)
 8009b34:	69db      	ldr	r3, [r3, #28]
 8009b36:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009b3a:	429a      	cmp	r2, r3
 8009b3c:	d205      	bcs.n	8009b4a <HAL_RCC_ClockConfig+0x23a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009b3e:	491b      	ldr	r1, [pc, #108]	@ (8009bac <HAL_RCC_ClockConfig+0x29c>)
 8009b40:	69cb      	ldr	r3, [r1, #28]
 8009b42:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8009b46:	4313      	orrs	r3, r2
 8009b48:	61cb      	str	r3, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009b4a:	6823      	ldr	r3, [r4, #0]
 8009b4c:	f013 0f20 	tst.w	r3, #32
 8009b50:	d00c      	beq.n	8009b6c <HAL_RCC_ClockConfig+0x25c>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8009b52:	69e2      	ldr	r2, [r4, #28]
 8009b54:	4b15      	ldr	r3, [pc, #84]	@ (8009bac <HAL_RCC_ClockConfig+0x29c>)
 8009b56:	6a1b      	ldr	r3, [r3, #32]
 8009b58:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009b5c:	429a      	cmp	r2, r3
 8009b5e:	d205      	bcs.n	8009b6c <HAL_RCC_ClockConfig+0x25c>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009b60:	4912      	ldr	r1, [pc, #72]	@ (8009bac <HAL_RCC_ClockConfig+0x29c>)
 8009b62:	6a0b      	ldr	r3, [r1, #32]
 8009b64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b68:	4313      	orrs	r3, r2
 8009b6a:	620b      	str	r3, [r1, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8009b6c:	f7ff fdd4 	bl	8009718 <HAL_RCC_GetSysClockFreq>
 8009b70:	490e      	ldr	r1, [pc, #56]	@ (8009bac <HAL_RCC_ClockConfig+0x29c>)
 8009b72:	698b      	ldr	r3, [r1, #24]
 8009b74:	4a0e      	ldr	r2, [pc, #56]	@ (8009bb0 <HAL_RCC_ClockConfig+0x2a0>)
 8009b76:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8009b7a:	5cd3      	ldrb	r3, [r2, r3]
 8009b7c:	f003 031f 	and.w	r3, r3, #31
 8009b80:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009b82:	698b      	ldr	r3, [r1, #24]
 8009b84:	f003 030f 	and.w	r3, r3, #15
 8009b88:	5cd3      	ldrb	r3, [r2, r3]
 8009b8a:	f003 031f 	and.w	r3, r3, #31
 8009b8e:	fa20 f303 	lsr.w	r3, r0, r3
 8009b92:	4a08      	ldr	r2, [pc, #32]	@ (8009bb4 <HAL_RCC_ClockConfig+0x2a4>)
 8009b94:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8009b96:	4b08      	ldr	r3, [pc, #32]	@ (8009bb8 <HAL_RCC_ClockConfig+0x2a8>)
 8009b98:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 8009b9a:	4b08      	ldr	r3, [pc, #32]	@ (8009bbc <HAL_RCC_ClockConfig+0x2ac>)
 8009b9c:	6818      	ldr	r0, [r3, #0]
 8009b9e:	f7f9 fab9 	bl	8003114 <HAL_InitTick>
}
 8009ba2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ba6:	bf00      	nop
 8009ba8:	52002000 	.word	0x52002000
 8009bac:	58024400 	.word	0x58024400
 8009bb0:	08023744 	.word	0x08023744
 8009bb4:	24000000 	.word	0x24000000
 8009bb8:	24000004 	.word	0x24000004
 8009bbc:	2400000c 	.word	0x2400000c

08009bc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009bc0:	b508      	push	{r3, lr}
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8009bc2:	f7ff fda9 	bl	8009718 <HAL_RCC_GetSysClockFreq>
 8009bc6:	4a0b      	ldr	r2, [pc, #44]	@ (8009bf4 <HAL_RCC_GetHCLKFreq+0x34>)
 8009bc8:	6993      	ldr	r3, [r2, #24]
 8009bca:	490b      	ldr	r1, [pc, #44]	@ (8009bf8 <HAL_RCC_GetHCLKFreq+0x38>)
 8009bcc:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8009bd0:	5ccb      	ldrb	r3, [r1, r3]
 8009bd2:	f003 031f 	and.w	r3, r3, #31
 8009bd6:	fa20 f303 	lsr.w	r3, r0, r3
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009bda:	6992      	ldr	r2, [r2, #24]
 8009bdc:	f002 020f 	and.w	r2, r2, #15
 8009be0:	5c88      	ldrb	r0, [r1, r2]
 8009be2:	f000 001f 	and.w	r0, r0, #31
 8009be6:	fa23 f000 	lsr.w	r0, r3, r0
 8009bea:	4a04      	ldr	r2, [pc, #16]	@ (8009bfc <HAL_RCC_GetHCLKFreq+0x3c>)
 8009bec:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009bee:	4a04      	ldr	r2, [pc, #16]	@ (8009c00 <HAL_RCC_GetHCLKFreq+0x40>)
 8009bf0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8009bf2:	bd08      	pop	{r3, pc}
 8009bf4:	58024400 	.word	0x58024400
 8009bf8:	08023744 	.word	0x08023744
 8009bfc:	24000000 	.word	0x24000000
 8009c00:	24000004 	.word	0x24000004

08009c04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009c04:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8009c06:	f7ff ffdb 	bl	8009bc0 <HAL_RCC_GetHCLKFreq>
 8009c0a:	4b05      	ldr	r3, [pc, #20]	@ (8009c20 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8009c0c:	69db      	ldr	r3, [r3, #28]
 8009c0e:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8009c12:	4a04      	ldr	r2, [pc, #16]	@ (8009c24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009c14:	5cd3      	ldrb	r3, [r2, r3]
 8009c16:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8009c1a:	40d8      	lsrs	r0, r3
 8009c1c:	bd08      	pop	{r3, pc}
 8009c1e:	bf00      	nop
 8009c20:	58024400 	.word	0x58024400
 8009c24:	08023744 	.word	0x08023744

08009c28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009c28:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8009c2a:	f7ff ffc9 	bl	8009bc0 <HAL_RCC_GetHCLKFreq>
 8009c2e:	4b05      	ldr	r3, [pc, #20]	@ (8009c44 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8009c30:	69db      	ldr	r3, [r3, #28]
 8009c32:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8009c36:	4a04      	ldr	r2, [pc, #16]	@ (8009c48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009c38:	5cd3      	ldrb	r3, [r2, r3]
 8009c3a:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8009c3e:	40d8      	lsrs	r0, r3
 8009c40:	bd08      	pop	{r3, pc}
 8009c42:	bf00      	nop
 8009c44:	58024400 	.word	0x58024400
 8009c48:	08023744 	.word	0x08023744

08009c4c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009c4e:	4b3e      	ldr	r3, [pc, #248]	@ (8009d48 <RCCEx_PLL2_Config+0xfc>)
 8009c50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c52:	f003 0303 	and.w	r3, r3, #3
 8009c56:	2b03      	cmp	r3, #3
 8009c58:	d074      	beq.n	8009d44 <RCCEx_PLL2_Config+0xf8>
 8009c5a:	4606      	mov	r6, r0
 8009c5c:	460f      	mov	r7, r1


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8009c5e:	4a3a      	ldr	r2, [pc, #232]	@ (8009d48 <RCCEx_PLL2_Config+0xfc>)
 8009c60:	6813      	ldr	r3, [r2, #0]
 8009c62:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009c66:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009c68:	f7f9 fab4 	bl	80031d4 <HAL_GetTick>
 8009c6c:	4604      	mov	r4, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009c6e:	4d36      	ldr	r5, [pc, #216]	@ (8009d48 <RCCEx_PLL2_Config+0xfc>)
 8009c70:	682b      	ldr	r3, [r5, #0]
 8009c72:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8009c76:	d006      	beq.n	8009c86 <RCCEx_PLL2_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009c78:	f7f9 faac 	bl	80031d4 <HAL_GetTick>
 8009c7c:	1b03      	subs	r3, r0, r4
 8009c7e:	2b02      	cmp	r3, #2
 8009c80:	d9f6      	bls.n	8009c70 <RCCEx_PLL2_Config+0x24>
      {
        return HAL_TIMEOUT;
 8009c82:	2003      	movs	r0, #3
 8009c84:	e05f      	b.n	8009d46 <RCCEx_PLL2_Config+0xfa>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009c86:	4b30      	ldr	r3, [pc, #192]	@ (8009d48 <RCCEx_PLL2_Config+0xfc>)
 8009c88:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009c8a:	6831      	ldr	r1, [r6, #0]
 8009c8c:	f422 327c 	bic.w	r2, r2, #258048	@ 0x3f000
 8009c90:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 8009c94:	629a      	str	r2, [r3, #40]	@ 0x28
 8009c96:	68b2      	ldr	r2, [r6, #8]
 8009c98:	3a01      	subs	r2, #1
 8009c9a:	0252      	lsls	r2, r2, #9
 8009c9c:	b292      	uxth	r2, r2
 8009c9e:	68f1      	ldr	r1, [r6, #12]
 8009ca0:	3901      	subs	r1, #1
 8009ca2:	0409      	lsls	r1, r1, #16
 8009ca4:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 8009ca8:	430a      	orrs	r2, r1
 8009caa:	6871      	ldr	r1, [r6, #4]
 8009cac:	3901      	subs	r1, #1
 8009cae:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8009cb2:	430a      	orrs	r2, r1
 8009cb4:	6931      	ldr	r1, [r6, #16]
 8009cb6:	3901      	subs	r1, #1
 8009cb8:	0609      	lsls	r1, r1, #24
 8009cba:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 8009cbe:	430a      	orrs	r2, r1
 8009cc0:	639a      	str	r2, [r3, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8009cc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cc4:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8009cc8:	6971      	ldr	r1, [r6, #20]
 8009cca:	430a      	orrs	r2, r1
 8009ccc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8009cce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cd0:	f022 0220 	bic.w	r2, r2, #32
 8009cd4:	69b1      	ldr	r1, [r6, #24]
 8009cd6:	430a      	orrs	r2, r1
 8009cd8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8009cda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cdc:	f022 0210 	bic.w	r2, r2, #16
 8009ce0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009ce2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009ce4:	69f1      	ldr	r1, [r6, #28]
 8009ce6:	f36f 02cf 	bfc	r2, #3, #13
 8009cea:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8009cee:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8009cf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cf2:	f042 0210 	orr.w	r2, r2, #16
 8009cf6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009cf8:	b9c7      	cbnz	r7, 8009d2c <RCCEx_PLL2_Config+0xe0>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009cfa:	461a      	mov	r2, r3
 8009cfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cfe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009d02:	62d3      	str	r3, [r2, #44]	@ 0x2c
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8009d04:	4a10      	ldr	r2, [pc, #64]	@ (8009d48 <RCCEx_PLL2_Config+0xfc>)
 8009d06:	6813      	ldr	r3, [r2, #0]
 8009d08:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009d0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009d0e:	f7f9 fa61 	bl	80031d4 <HAL_GetTick>
 8009d12:	4604      	mov	r4, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009d14:	4d0c      	ldr	r5, [pc, #48]	@ (8009d48 <RCCEx_PLL2_Config+0xfc>)
 8009d16:	682b      	ldr	r3, [r5, #0]
 8009d18:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8009d1c:	d110      	bne.n	8009d40 <RCCEx_PLL2_Config+0xf4>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009d1e:	f7f9 fa59 	bl	80031d4 <HAL_GetTick>
 8009d22:	1b00      	subs	r0, r0, r4
 8009d24:	2802      	cmp	r0, #2
 8009d26:	d9f6      	bls.n	8009d16 <RCCEx_PLL2_Config+0xca>
      {
        return HAL_TIMEOUT;
 8009d28:	2003      	movs	r0, #3
 8009d2a:	e00c      	b.n	8009d46 <RCCEx_PLL2_Config+0xfa>
    else if (Divider == DIVIDER_Q_UPDATE)
 8009d2c:	2f01      	cmp	r7, #1
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009d2e:	4a06      	ldr	r2, [pc, #24]	@ (8009d48 <RCCEx_PLL2_Config+0xfc>)
 8009d30:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8009d32:	bf0c      	ite	eq
 8009d34:	f443 1380 	orreq.w	r3, r3, #1048576	@ 0x100000
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8009d38:	f443 1300 	orrne.w	r3, r3, #2097152	@ 0x200000
 8009d3c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009d3e:	e7e1      	b.n	8009d04 <RCCEx_PLL2_Config+0xb8>
    }

  }


  return status;
 8009d40:	2000      	movs	r0, #0
 8009d42:	e000      	b.n	8009d46 <RCCEx_PLL2_Config+0xfa>
    return HAL_ERROR;
 8009d44:	2001      	movs	r0, #1
}
 8009d46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d48:	58024400 	.word	0x58024400

08009d4c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8009d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009d4e:	4b3e      	ldr	r3, [pc, #248]	@ (8009e48 <RCCEx_PLL3_Config+0xfc>)
 8009d50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d52:	f003 0303 	and.w	r3, r3, #3
 8009d56:	2b03      	cmp	r3, #3
 8009d58:	d074      	beq.n	8009e44 <RCCEx_PLL3_Config+0xf8>
 8009d5a:	4606      	mov	r6, r0
 8009d5c:	460f      	mov	r7, r1


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8009d5e:	4a3a      	ldr	r2, [pc, #232]	@ (8009e48 <RCCEx_PLL3_Config+0xfc>)
 8009d60:	6813      	ldr	r3, [r2, #0]
 8009d62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009d66:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009d68:	f7f9 fa34 	bl	80031d4 <HAL_GetTick>
 8009d6c:	4604      	mov	r4, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009d6e:	4d36      	ldr	r5, [pc, #216]	@ (8009e48 <RCCEx_PLL3_Config+0xfc>)
 8009d70:	682b      	ldr	r3, [r5, #0]
 8009d72:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8009d76:	d006      	beq.n	8009d86 <RCCEx_PLL3_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009d78:	f7f9 fa2c 	bl	80031d4 <HAL_GetTick>
 8009d7c:	1b03      	subs	r3, r0, r4
 8009d7e:	2b02      	cmp	r3, #2
 8009d80:	d9f6      	bls.n	8009d70 <RCCEx_PLL3_Config+0x24>
      {
        return HAL_TIMEOUT;
 8009d82:	2003      	movs	r0, #3
 8009d84:	e05f      	b.n	8009e46 <RCCEx_PLL3_Config+0xfa>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8009d86:	4b30      	ldr	r3, [pc, #192]	@ (8009e48 <RCCEx_PLL3_Config+0xfc>)
 8009d88:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009d8a:	6831      	ldr	r1, [r6, #0]
 8009d8c:	f022 727c 	bic.w	r2, r2, #66060288	@ 0x3f00000
 8009d90:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8009d94:	629a      	str	r2, [r3, #40]	@ 0x28
 8009d96:	68b2      	ldr	r2, [r6, #8]
 8009d98:	3a01      	subs	r2, #1
 8009d9a:	0252      	lsls	r2, r2, #9
 8009d9c:	b292      	uxth	r2, r2
 8009d9e:	68f1      	ldr	r1, [r6, #12]
 8009da0:	3901      	subs	r1, #1
 8009da2:	0409      	lsls	r1, r1, #16
 8009da4:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 8009da8:	430a      	orrs	r2, r1
 8009daa:	6871      	ldr	r1, [r6, #4]
 8009dac:	3901      	subs	r1, #1
 8009dae:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8009db2:	430a      	orrs	r2, r1
 8009db4:	6931      	ldr	r1, [r6, #16]
 8009db6:	3901      	subs	r1, #1
 8009db8:	0609      	lsls	r1, r1, #24
 8009dba:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 8009dbe:	430a      	orrs	r2, r1
 8009dc0:	641a      	str	r2, [r3, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009dc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dc4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8009dc8:	6971      	ldr	r1, [r6, #20]
 8009dca:	430a      	orrs	r2, r1
 8009dcc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009dce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dd0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8009dd4:	69b1      	ldr	r1, [r6, #24]
 8009dd6:	430a      	orrs	r2, r1
 8009dd8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8009dda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ddc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009de0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009de2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009de4:	69f1      	ldr	r1, [r6, #28]
 8009de6:	f36f 02cf 	bfc	r2, #3, #13
 8009dea:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8009dee:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8009df0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009df2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009df6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009df8:	b9c7      	cbnz	r7, 8009e2c <RCCEx_PLL3_Config+0xe0>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009dfa:	461a      	mov	r2, r3
 8009dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dfe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009e02:	62d3      	str	r3, [r2, #44]	@ 0x2c
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8009e04:	4a10      	ldr	r2, [pc, #64]	@ (8009e48 <RCCEx_PLL3_Config+0xfc>)
 8009e06:	6813      	ldr	r3, [r2, #0]
 8009e08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009e0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009e0e:	f7f9 f9e1 	bl	80031d4 <HAL_GetTick>
 8009e12:	4604      	mov	r4, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009e14:	4d0c      	ldr	r5, [pc, #48]	@ (8009e48 <RCCEx_PLL3_Config+0xfc>)
 8009e16:	682b      	ldr	r3, [r5, #0]
 8009e18:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8009e1c:	d110      	bne.n	8009e40 <RCCEx_PLL3_Config+0xf4>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009e1e:	f7f9 f9d9 	bl	80031d4 <HAL_GetTick>
 8009e22:	1b00      	subs	r0, r0, r4
 8009e24:	2802      	cmp	r0, #2
 8009e26:	d9f6      	bls.n	8009e16 <RCCEx_PLL3_Config+0xca>
      {
        return HAL_TIMEOUT;
 8009e28:	2003      	movs	r0, #3
 8009e2a:	e00c      	b.n	8009e46 <RCCEx_PLL3_Config+0xfa>
    else if (Divider == DIVIDER_Q_UPDATE)
 8009e2c:	2f01      	cmp	r7, #1
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009e2e:	4a06      	ldr	r2, [pc, #24]	@ (8009e48 <RCCEx_PLL3_Config+0xfc>)
 8009e30:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8009e32:	bf0c      	ite	eq
 8009e34:	f443 0300 	orreq.w	r3, r3, #8388608	@ 0x800000
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8009e38:	f043 7380 	orrne.w	r3, r3, #16777216	@ 0x1000000
 8009e3c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009e3e:	e7e1      	b.n	8009e04 <RCCEx_PLL3_Config+0xb8>
    }

  }


  return status;
 8009e40:	2000      	movs	r0, #0
 8009e42:	e000      	b.n	8009e46 <RCCEx_PLL3_Config+0xfa>
    return HAL_ERROR;
 8009e44:	2001      	movs	r0, #1
}
 8009e46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e48:	58024400 	.word	0x58024400

08009e4c <HAL_RCCEx_PeriphCLKConfig>:
{
 8009e4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e50:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009e52:	6803      	ldr	r3, [r0, #0]
 8009e54:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8009e58:	d02a      	beq.n	8009eb0 <HAL_RCCEx_PeriphCLKConfig+0x64>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8009e5a:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8009e5c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009e60:	d020      	beq.n	8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x58>
 8009e62:	d814      	bhi.n	8009e8e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8009e64:	b1c3      	cbz	r3, 8009e98 <HAL_RCCEx_PeriphCLKConfig+0x4c>
 8009e66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009e6a:	d10e      	bne.n	8009e8a <HAL_RCCEx_PeriphCLKConfig+0x3e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009e6c:	2102      	movs	r1, #2
 8009e6e:	3008      	adds	r0, #8
 8009e70:	f7ff feec 	bl	8009c4c <RCCEx_PLL2_Config>
 8009e74:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 8009e76:	b9e6      	cbnz	r6, 8009eb2 <HAL_RCCEx_PeriphCLKConfig+0x66>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8009e78:	4a90      	ldr	r2, [pc, #576]	@ (800a0bc <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8009e7a:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8009e7c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009e80:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8009e82:	430b      	orrs	r3, r1
 8009e84:	6513      	str	r3, [r2, #80]	@ 0x50
 8009e86:	2600      	movs	r6, #0
 8009e88:	e013      	b.n	8009eb2 <HAL_RCCEx_PeriphCLKConfig+0x66>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8009e8a:	2601      	movs	r6, #1
 8009e8c:	e011      	b.n	8009eb2 <HAL_RCCEx_PeriphCLKConfig+0x66>
 8009e8e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009e92:	d0f1      	beq.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0x2c>
 8009e94:	2601      	movs	r6, #1
 8009e96:	e00c      	b.n	8009eb2 <HAL_RCCEx_PeriphCLKConfig+0x66>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009e98:	4a88      	ldr	r2, [pc, #544]	@ (800a0bc <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8009e9a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8009e9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009ea0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8009ea2:	e7e9      	b.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0x2c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009ea4:	2102      	movs	r1, #2
 8009ea6:	3028      	adds	r0, #40	@ 0x28
 8009ea8:	f7ff ff50 	bl	8009d4c <RCCEx_PLL3_Config>
 8009eac:	4606      	mov	r6, r0
        break;
 8009eae:	e7e2      	b.n	8009e76 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009eb0:	2600      	movs	r6, #0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009eb2:	6823      	ldr	r3, [r4, #0]
 8009eb4:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8009eb8:	d026      	beq.n	8009f08 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    switch (PeriphClkInit->Sai1ClockSelection)
 8009eba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009ebc:	2b04      	cmp	r3, #4
 8009ebe:	d839      	bhi.n	8009f34 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8009ec0:	e8df f003 	tbb	[pc, r3]
 8009ec4:	18110a03 	.word	0x18110a03
 8009ec8:	18          	.byte	0x18
 8009ec9:	00          	.byte	0x00
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009eca:	4a7c      	ldr	r2, [pc, #496]	@ (800a0bc <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8009ecc:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8009ece:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009ed2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8009ed4:	4635      	mov	r5, r6
 8009ed6:	e00e      	b.n	8009ef6 <HAL_RCCEx_PeriphCLKConfig+0xaa>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009ed8:	2100      	movs	r1, #0
 8009eda:	f104 0008 	add.w	r0, r4, #8
 8009ede:	f7ff feb5 	bl	8009c4c <RCCEx_PLL2_Config>
 8009ee2:	4605      	mov	r5, r0
        break;
 8009ee4:	e007      	b.n	8009ef6 <HAL_RCCEx_PeriphCLKConfig+0xaa>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009ee6:	2100      	movs	r1, #0
 8009ee8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8009eec:	f7ff ff2e 	bl	8009d4c <RCCEx_PLL3_Config>
 8009ef0:	4605      	mov	r5, r0
        break;
 8009ef2:	e000      	b.n	8009ef6 <HAL_RCCEx_PeriphCLKConfig+0xaa>
    switch (PeriphClkInit->Sai1ClockSelection)
 8009ef4:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 8009ef6:	bb05      	cbnz	r5, 8009f3a <HAL_RCCEx_PeriphCLKConfig+0xee>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009ef8:	4a70      	ldr	r2, [pc, #448]	@ (800a0bc <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8009efa:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8009efc:	f023 0307 	bic.w	r3, r3, #7
 8009f00:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8009f02:	430b      	orrs	r3, r1
 8009f04:	6513      	str	r3, [r2, #80]	@ 0x50
 8009f06:	e000      	b.n	8009f0a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8009f08:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8009f0a:	6823      	ldr	r3, [r4, #0]
 8009f0c:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8009f10:	d031      	beq.n	8009f76 <HAL_RCCEx_PeriphCLKConfig+0x12a>
    switch (PeriphClkInit->Sai4AClockSelection)
 8009f12:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 8009f16:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009f1a:	d041      	beq.n	8009fa0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8009f1c:	d812      	bhi.n	8009f44 <HAL_RCCEx_PeriphCLKConfig+0xf8>
 8009f1e:	b1e3      	cbz	r3, 8009f5a <HAL_RCCEx_PeriphCLKConfig+0x10e>
 8009f20:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009f24:	d10b      	bne.n	8009f3e <HAL_RCCEx_PeriphCLKConfig+0xf2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009f26:	2100      	movs	r1, #0
 8009f28:	f104 0008 	add.w	r0, r4, #8
 8009f2c:	f7ff fe8e 	bl	8009c4c <RCCEx_PLL2_Config>
 8009f30:	4605      	mov	r5, r0
        break;
 8009f32:	e017      	b.n	8009f64 <HAL_RCCEx_PeriphCLKConfig+0x118>
    switch (PeriphClkInit->Sai1ClockSelection)
 8009f34:	2601      	movs	r6, #1
 8009f36:	4635      	mov	r5, r6
 8009f38:	e7e7      	b.n	8009f0a <HAL_RCCEx_PeriphCLKConfig+0xbe>
      status = ret;
 8009f3a:	462e      	mov	r6, r5
 8009f3c:	e7e5      	b.n	8009f0a <HAL_RCCEx_PeriphCLKConfig+0xbe>
    switch (PeriphClkInit->Sai4AClockSelection)
 8009f3e:	2601      	movs	r6, #1
 8009f40:	4635      	mov	r5, r6
 8009f42:	e018      	b.n	8009f76 <HAL_RCCEx_PeriphCLKConfig+0x12a>
 8009f44:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8009f48:	f5b2 0f00 	cmp.w	r2, #8388608	@ 0x800000
 8009f4c:	d00a      	beq.n	8009f64 <HAL_RCCEx_PeriphCLKConfig+0x118>
 8009f4e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009f52:	d007      	beq.n	8009f64 <HAL_RCCEx_PeriphCLKConfig+0x118>
 8009f54:	2601      	movs	r6, #1
 8009f56:	4635      	mov	r5, r6
 8009f58:	e00d      	b.n	8009f76 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009f5a:	4a58      	ldr	r2, [pc, #352]	@ (800a0bc <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8009f5c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8009f5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009f62:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8009f64:	bb1d      	cbnz	r5, 8009fae <HAL_RCCEx_PeriphCLKConfig+0x162>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8009f66:	4a55      	ldr	r2, [pc, #340]	@ (800a0bc <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8009f68:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8009f6a:	f423 0360 	bic.w	r3, r3, #14680064	@ 0xe00000
 8009f6e:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 8009f72:	430b      	orrs	r3, r1
 8009f74:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8009f76:	6823      	ldr	r3, [r4, #0]
 8009f78:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8009f7c:	d036      	beq.n	8009fec <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    switch (PeriphClkInit->Sai4BClockSelection)
 8009f7e:	f8d4 30a8 	ldr.w	r3, [r4, #168]	@ 0xa8
 8009f82:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009f86:	d05d      	beq.n	800a044 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8009f88:	d816      	bhi.n	8009fb8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8009f8a:	b303      	cbz	r3, 8009fce <HAL_RCCEx_PeriphCLKConfig+0x182>
 8009f8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009f90:	d10f      	bne.n	8009fb2 <HAL_RCCEx_PeriphCLKConfig+0x166>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009f92:	2100      	movs	r1, #0
 8009f94:	f104 0008 	add.w	r0, r4, #8
 8009f98:	f7ff fe58 	bl	8009c4c <RCCEx_PLL2_Config>
 8009f9c:	4605      	mov	r5, r0
        break;
 8009f9e:	e01b      	b.n	8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009fa0:	2100      	movs	r1, #0
 8009fa2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8009fa6:	f7ff fed1 	bl	8009d4c <RCCEx_PLL3_Config>
 8009faa:	4605      	mov	r5, r0
        break;
 8009fac:	e7da      	b.n	8009f64 <HAL_RCCEx_PeriphCLKConfig+0x118>
      status = ret;
 8009fae:	462e      	mov	r6, r5
 8009fb0:	e7e1      	b.n	8009f76 <HAL_RCCEx_PeriphCLKConfig+0x12a>
    switch (PeriphClkInit->Sai4BClockSelection)
 8009fb2:	2601      	movs	r6, #1
 8009fb4:	4635      	mov	r5, r6
 8009fb6:	e019      	b.n	8009fec <HAL_RCCEx_PeriphCLKConfig+0x1a0>
 8009fb8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009fbc:	f1b2 6f80 	cmp.w	r2, #67108864	@ 0x4000000
 8009fc0:	d00a      	beq.n	8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8009fc2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009fc6:	d007      	beq.n	8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8009fc8:	2601      	movs	r6, #1
 8009fca:	4635      	mov	r5, r6
 8009fcc:	e00e      	b.n	8009fec <HAL_RCCEx_PeriphCLKConfig+0x1a0>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009fce:	4a3b      	ldr	r2, [pc, #236]	@ (800a0bc <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8009fd0:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8009fd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009fd6:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8009fd8:	2d00      	cmp	r5, #0
 8009fda:	d13a      	bne.n	800a052 <HAL_RCCEx_PeriphCLKConfig+0x206>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009fdc:	4a37      	ldr	r2, [pc, #220]	@ (800a0bc <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8009fde:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8009fe0:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8009fe4:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 8009fe8:	430b      	orrs	r3, r1
 8009fea:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8009fec:	6823      	ldr	r3, [r4, #0]
 8009fee:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8009ff2:	d013      	beq.n	800a01c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    switch (PeriphClkInit->OspiClockSelection)
 8009ff4:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8009ff6:	2b20      	cmp	r3, #32
 8009ff8:	d035      	beq.n	800a066 <HAL_RCCEx_PeriphCLKConfig+0x21a>
 8009ffa:	d82f      	bhi.n	800a05c <HAL_RCCEx_PeriphCLKConfig+0x210>
 8009ffc:	b133      	cbz	r3, 800a00c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8009ffe:	2b10      	cmp	r3, #16
 800a000:	d129      	bne.n	800a056 <HAL_RCCEx_PeriphCLKConfig+0x20a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a002:	4a2e      	ldr	r2, [pc, #184]	@ (800a0bc <HAL_RCCEx_PeriphCLKConfig+0x270>)
 800a004:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800a006:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a00a:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800a00c:	bb95      	cbnz	r5, 800a074 <HAL_RCCEx_PeriphCLKConfig+0x228>
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800a00e:	4a2b      	ldr	r2, [pc, #172]	@ (800a0bc <HAL_RCCEx_PeriphCLKConfig+0x270>)
 800a010:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800a012:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800a016:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800a018:	430b      	orrs	r3, r1
 800a01a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800a01c:	6823      	ldr	r3, [r4, #0]
 800a01e:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 800a022:	d04e      	beq.n	800a0c2 <HAL_RCCEx_PeriphCLKConfig+0x276>
    switch (PeriphClkInit->Spi123ClockSelection)
 800a024:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800a026:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a02a:	d03f      	beq.n	800a0ac <HAL_RCCEx_PeriphCLKConfig+0x260>
 800a02c:	d827      	bhi.n	800a07e <HAL_RCCEx_PeriphCLKConfig+0x232>
 800a02e:	b37b      	cbz	r3, 800a090 <HAL_RCCEx_PeriphCLKConfig+0x244>
 800a030:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a034:	d120      	bne.n	800a078 <HAL_RCCEx_PeriphCLKConfig+0x22c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a036:	2100      	movs	r1, #0
 800a038:	f104 0008 	add.w	r0, r4, #8
 800a03c:	f7ff fe06 	bl	8009c4c <RCCEx_PLL2_Config>
 800a040:	4605      	mov	r5, r0
        break;
 800a042:	e02a      	b.n	800a09a <HAL_RCCEx_PeriphCLKConfig+0x24e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a044:	2100      	movs	r1, #0
 800a046:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a04a:	f7ff fe7f 	bl	8009d4c <RCCEx_PLL3_Config>
 800a04e:	4605      	mov	r5, r0
        break;
 800a050:	e7c2      	b.n	8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      status = ret;
 800a052:	462e      	mov	r6, r5
 800a054:	e7ca      	b.n	8009fec <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    switch (PeriphClkInit->OspiClockSelection)
 800a056:	2601      	movs	r6, #1
 800a058:	4635      	mov	r5, r6
 800a05a:	e7df      	b.n	800a01c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 800a05c:	2b30      	cmp	r3, #48	@ 0x30
 800a05e:	d0d5      	beq.n	800a00c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800a060:	2601      	movs	r6, #1
 800a062:	4635      	mov	r5, r6
 800a064:	e7da      	b.n	800a01c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a066:	2102      	movs	r1, #2
 800a068:	f104 0008 	add.w	r0, r4, #8
 800a06c:	f7ff fdee 	bl	8009c4c <RCCEx_PLL2_Config>
 800a070:	4605      	mov	r5, r0
        break;
 800a072:	e7cb      	b.n	800a00c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
      status = ret;
 800a074:	462e      	mov	r6, r5
 800a076:	e7d1      	b.n	800a01c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    switch (PeriphClkInit->Spi123ClockSelection)
 800a078:	2601      	movs	r6, #1
 800a07a:	4635      	mov	r5, r6
 800a07c:	e021      	b.n	800a0c2 <HAL_RCCEx_PeriphCLKConfig+0x276>
 800a07e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a082:	d00a      	beq.n	800a09a <HAL_RCCEx_PeriphCLKConfig+0x24e>
 800a084:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a088:	d007      	beq.n	800a09a <HAL_RCCEx_PeriphCLKConfig+0x24e>
 800a08a:	2601      	movs	r6, #1
 800a08c:	4635      	mov	r5, r6
 800a08e:	e018      	b.n	800a0c2 <HAL_RCCEx_PeriphCLKConfig+0x276>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a090:	4a0a      	ldr	r2, [pc, #40]	@ (800a0bc <HAL_RCCEx_PeriphCLKConfig+0x270>)
 800a092:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800a094:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a098:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800a09a:	b98d      	cbnz	r5, 800a0c0 <HAL_RCCEx_PeriphCLKConfig+0x274>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800a09c:	4a07      	ldr	r2, [pc, #28]	@ (800a0bc <HAL_RCCEx_PeriphCLKConfig+0x270>)
 800a09e:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800a0a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a0a4:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 800a0a6:	430b      	orrs	r3, r1
 800a0a8:	6513      	str	r3, [r2, #80]	@ 0x50
 800a0aa:	e00a      	b.n	800a0c2 <HAL_RCCEx_PeriphCLKConfig+0x276>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a0ac:	2100      	movs	r1, #0
 800a0ae:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a0b2:	f7ff fe4b 	bl	8009d4c <RCCEx_PLL3_Config>
 800a0b6:	4605      	mov	r5, r0
        break;
 800a0b8:	e7ef      	b.n	800a09a <HAL_RCCEx_PeriphCLKConfig+0x24e>
 800a0ba:	bf00      	nop
 800a0bc:	58024400 	.word	0x58024400
      status = ret;
 800a0c0:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800a0c2:	6823      	ldr	r3, [r4, #0]
 800a0c4:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 800a0c8:	d017      	beq.n	800a0fa <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    switch (PeriphClkInit->Spi45ClockSelection)
 800a0ca:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800a0cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a0d0:	d04e      	beq.n	800a170 <HAL_RCCEx_PeriphCLKConfig+0x324>
 800a0d2:	d842      	bhi.n	800a15a <HAL_RCCEx_PeriphCLKConfig+0x30e>
 800a0d4:	b143      	cbz	r3, 800a0e8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 800a0d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a0da:	d13b      	bne.n	800a154 <HAL_RCCEx_PeriphCLKConfig+0x308>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a0dc:	2101      	movs	r1, #1
 800a0de:	f104 0008 	add.w	r0, r4, #8
 800a0e2:	f7ff fdb3 	bl	8009c4c <RCCEx_PLL2_Config>
 800a0e6:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800a0e8:	2d00      	cmp	r5, #0
 800a0ea:	d148      	bne.n	800a17e <HAL_RCCEx_PeriphCLKConfig+0x332>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800a0ec:	4a93      	ldr	r2, [pc, #588]	@ (800a33c <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 800a0ee:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800a0f0:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800a0f4:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 800a0f6:	430b      	orrs	r3, r1
 800a0f8:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800a0fa:	6823      	ldr	r3, [r4, #0]
 800a0fc:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 800a100:	d019      	beq.n	800a136 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
    switch (PeriphClkInit->Spi6ClockSelection)
 800a102:	f8d4 30ac 	ldr.w	r3, [r4, #172]	@ 0xac
 800a106:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a10a:	d048      	beq.n	800a19e <HAL_RCCEx_PeriphCLKConfig+0x352>
 800a10c:	d83c      	bhi.n	800a188 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800a10e:	b143      	cbz	r3, 800a122 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 800a110:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a114:	d135      	bne.n	800a182 <HAL_RCCEx_PeriphCLKConfig+0x336>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a116:	2101      	movs	r1, #1
 800a118:	f104 0008 	add.w	r0, r4, #8
 800a11c:	f7ff fd96 	bl	8009c4c <RCCEx_PLL2_Config>
 800a120:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800a122:	2d00      	cmp	r5, #0
 800a124:	d142      	bne.n	800a1ac <HAL_RCCEx_PeriphCLKConfig+0x360>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800a126:	4a85      	ldr	r2, [pc, #532]	@ (800a33c <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 800a128:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800a12a:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 800a12e:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 800a132:	430b      	orrs	r3, r1
 800a134:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a136:	6823      	ldr	r3, [r4, #0]
 800a138:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 800a13c:	d045      	beq.n	800a1ca <HAL_RCCEx_PeriphCLKConfig+0x37e>
    switch (PeriphClkInit->FdcanClockSelection)
 800a13e:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800a140:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a144:	d034      	beq.n	800a1b0 <HAL_RCCEx_PeriphCLKConfig+0x364>
 800a146:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a14a:	d049      	beq.n	800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x394>
 800a14c:	b3ab      	cbz	r3, 800a1ba <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800a14e:	2601      	movs	r6, #1
 800a150:	4635      	mov	r5, r6
 800a152:	e03a      	b.n	800a1ca <HAL_RCCEx_PeriphCLKConfig+0x37e>
    switch (PeriphClkInit->Spi45ClockSelection)
 800a154:	2601      	movs	r6, #1
 800a156:	4635      	mov	r5, r6
 800a158:	e7cf      	b.n	800a0fa <HAL_RCCEx_PeriphCLKConfig+0x2ae>
 800a15a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a15e:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 800a162:	d0c1      	beq.n	800a0e8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 800a164:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a168:	d0be      	beq.n	800a0e8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 800a16a:	2601      	movs	r6, #1
 800a16c:	4635      	mov	r5, r6
 800a16e:	e7c4      	b.n	800a0fa <HAL_RCCEx_PeriphCLKConfig+0x2ae>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a170:	2101      	movs	r1, #1
 800a172:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a176:	f7ff fde9 	bl	8009d4c <RCCEx_PLL3_Config>
 800a17a:	4605      	mov	r5, r0
        break;
 800a17c:	e7b4      	b.n	800a0e8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      status = ret;
 800a17e:	462e      	mov	r6, r5
 800a180:	e7bb      	b.n	800a0fa <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    switch (PeriphClkInit->Spi6ClockSelection)
 800a182:	2601      	movs	r6, #1
 800a184:	4635      	mov	r5, r6
 800a186:	e7d6      	b.n	800a136 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
 800a188:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800a18c:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800a190:	d0c7      	beq.n	800a122 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 800a192:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a196:	d0c4      	beq.n	800a122 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 800a198:	2601      	movs	r6, #1
 800a19a:	4635      	mov	r5, r6
 800a19c:	e7cb      	b.n	800a136 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a19e:	2101      	movs	r1, #1
 800a1a0:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a1a4:	f7ff fdd2 	bl	8009d4c <RCCEx_PLL3_Config>
 800a1a8:	4605      	mov	r5, r0
        break;
 800a1aa:	e7ba      	b.n	800a122 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      status = ret;
 800a1ac:	462e      	mov	r6, r5
 800a1ae:	e7c2      	b.n	800a136 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a1b0:	4a62      	ldr	r2, [pc, #392]	@ (800a33c <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 800a1b2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800a1b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a1b8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800a1ba:	b9c5      	cbnz	r5, 800a1ee <HAL_RCCEx_PeriphCLKConfig+0x3a2>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a1bc:	4a5f      	ldr	r2, [pc, #380]	@ (800a33c <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 800a1be:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800a1c0:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 800a1c4:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 800a1c6:	430b      	orrs	r3, r1
 800a1c8:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800a1ca:	6823      	ldr	r3, [r4, #0]
 800a1cc:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 800a1d0:	d01c      	beq.n	800a20c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
    switch (PeriphClkInit->FmcClockSelection)
 800a1d2:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800a1d4:	2b03      	cmp	r3, #3
 800a1d6:	d844      	bhi.n	800a262 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800a1d8:	e8df f003 	tbb	[pc, r3]
 800a1dc:	103c0b10 	.word	0x103c0b10
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a1e0:	2101      	movs	r1, #1
 800a1e2:	f104 0008 	add.w	r0, r4, #8
 800a1e6:	f7ff fd31 	bl	8009c4c <RCCEx_PLL2_Config>
 800a1ea:	4605      	mov	r5, r0
        break;
 800a1ec:	e7e5      	b.n	800a1ba <HAL_RCCEx_PeriphCLKConfig+0x36e>
      status = ret;
 800a1ee:	462e      	mov	r6, r5
 800a1f0:	e7eb      	b.n	800a1ca <HAL_RCCEx_PeriphCLKConfig+0x37e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a1f2:	4a52      	ldr	r2, [pc, #328]	@ (800a33c <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 800a1f4:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800a1f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a1fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800a1fc:	bba5      	cbnz	r5, 800a268 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800a1fe:	4a4f      	ldr	r2, [pc, #316]	@ (800a33c <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 800a200:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800a202:	f023 0303 	bic.w	r3, r3, #3
 800a206:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a208:	430b      	orrs	r3, r1
 800a20a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a20c:	6823      	ldr	r3, [r4, #0]
 800a20e:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800a212:	d12b      	bne.n	800a26c <HAL_RCCEx_PeriphCLKConfig+0x420>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800a214:	6823      	ldr	r3, [r4, #0]
 800a216:	f013 0f01 	tst.w	r3, #1
 800a21a:	f000 80ad 	beq.w	800a378 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    switch (PeriphClkInit->Usart16ClockSelection)
 800a21e:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 800a220:	2b28      	cmp	r3, #40	@ 0x28
 800a222:	f200 80a7 	bhi.w	800a374 <HAL_RCCEx_PeriphCLKConfig+0x528>
 800a226:	e8df f003 	tbb	[pc, r3]
 800a22a:	a595      	.short	0xa595
 800a22c:	a5a5a5a5 	.word	0xa5a5a5a5
 800a230:	a58fa5a5 	.word	0xa58fa5a5
 800a234:	a5a5a5a5 	.word	0xa5a5a5a5
 800a238:	a59ea5a5 	.word	0xa59ea5a5
 800a23c:	a5a5a5a5 	.word	0xa5a5a5a5
 800a240:	a595a5a5 	.word	0xa595a5a5
 800a244:	a5a5a5a5 	.word	0xa5a5a5a5
 800a248:	a595a5a5 	.word	0xa595a5a5
 800a24c:	a5a5a5a5 	.word	0xa5a5a5a5
 800a250:	a5a5      	.short	0xa5a5
 800a252:	95          	.byte	0x95
 800a253:	00          	.byte	0x00
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a254:	2102      	movs	r1, #2
 800a256:	f104 0008 	add.w	r0, r4, #8
 800a25a:	f7ff fcf7 	bl	8009c4c <RCCEx_PLL2_Config>
 800a25e:	4605      	mov	r5, r0
        break;
 800a260:	e7cc      	b.n	800a1fc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
    switch (PeriphClkInit->FmcClockSelection)
 800a262:	2601      	movs	r6, #1
 800a264:	4635      	mov	r5, r6
 800a266:	e7d1      	b.n	800a20c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
      status = ret;
 800a268:	462e      	mov	r6, r5
 800a26a:	e7cf      	b.n	800a20c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a26c:	4a34      	ldr	r2, [pc, #208]	@ (800a340 <HAL_RCCEx_PeriphCLKConfig+0x4f4>)
 800a26e:	6813      	ldr	r3, [r2, #0]
 800a270:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a274:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800a276:	f7f8 ffad 	bl	80031d4 <HAL_GetTick>
 800a27a:	4607      	mov	r7, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a27c:	f8df 80c0 	ldr.w	r8, [pc, #192]	@ 800a340 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 800a280:	f8d8 3000 	ldr.w	r3, [r8]
 800a284:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800a288:	d107      	bne.n	800a29a <HAL_RCCEx_PeriphCLKConfig+0x44e>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a28a:	f7f8 ffa3 	bl	80031d4 <HAL_GetTick>
 800a28e:	1bc0      	subs	r0, r0, r7
 800a290:	2864      	cmp	r0, #100	@ 0x64
 800a292:	d9f5      	bls.n	800a280 <HAL_RCCEx_PeriphCLKConfig+0x434>
        ret = HAL_TIMEOUT;
 800a294:	2603      	movs	r6, #3
 800a296:	4635      	mov	r5, r6
 800a298:	e7bc      	b.n	800a214 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
    if (ret == HAL_OK)
 800a29a:	2d00      	cmp	r5, #0
 800a29c:	d14c      	bne.n	800a338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800a29e:	4b27      	ldr	r3, [pc, #156]	@ (800a33c <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 800a2a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a2a2:	f8d4 20b0 	ldr.w	r2, [r4, #176]	@ 0xb0
 800a2a6:	4053      	eors	r3, r2
 800a2a8:	f413 7f40 	tst.w	r3, #768	@ 0x300
 800a2ac:	d00c      	beq.n	800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a2ae:	4b23      	ldr	r3, [pc, #140]	@ (800a33c <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 800a2b0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800a2b2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 800a2b6:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800a2b8:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 800a2bc:	6719      	str	r1, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a2be:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800a2c0:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 800a2c4:	6719      	str	r1, [r3, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 800a2c6:	671a      	str	r2, [r3, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800a2c8:	f8d4 30b0 	ldr.w	r3, [r4, #176]	@ 0xb0
 800a2cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a2d0:	d014      	beq.n	800a2fc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a2d2:	f8d4 30b0 	ldr.w	r3, [r4, #176]	@ 0xb0
 800a2d6:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800a2da:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 800a2de:	d021      	beq.n	800a324 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
 800a2e0:	4a16      	ldr	r2, [pc, #88]	@ (800a33c <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 800a2e2:	6913      	ldr	r3, [r2, #16]
 800a2e4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a2e8:	6113      	str	r3, [r2, #16]
 800a2ea:	4a14      	ldr	r2, [pc, #80]	@ (800a33c <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 800a2ec:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 800a2ee:	f8d4 30b0 	ldr.w	r3, [r4, #176]	@ 0xb0
 800a2f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a2f6:	430b      	orrs	r3, r1
 800a2f8:	6713      	str	r3, [r2, #112]	@ 0x70
 800a2fa:	e78b      	b.n	800a214 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
        tickstart = HAL_GetTick();
 800a2fc:	f7f8 ff6a 	bl	80031d4 <HAL_GetTick>
 800a300:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a302:	f8df 8038 	ldr.w	r8, [pc, #56]	@ 800a33c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a306:	f241 3988 	movw	r9, #5000	@ 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a30a:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 800a30e:	f013 0f02 	tst.w	r3, #2
 800a312:	d1de      	bne.n	800a2d2 <HAL_RCCEx_PeriphCLKConfig+0x486>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a314:	f7f8 ff5e 	bl	80031d4 <HAL_GetTick>
 800a318:	1bc0      	subs	r0, r0, r7
 800a31a:	4548      	cmp	r0, r9
 800a31c:	d9f5      	bls.n	800a30a <HAL_RCCEx_PeriphCLKConfig+0x4be>
            ret = HAL_TIMEOUT;
 800a31e:	2603      	movs	r6, #3
 800a320:	4635      	mov	r5, r6
 800a322:	e777      	b.n	800a214 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a324:	4805      	ldr	r0, [pc, #20]	@ (800a33c <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 800a326:	6901      	ldr	r1, [r0, #16]
 800a328:	4a06      	ldr	r2, [pc, #24]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 800a32a:	ea02 1313 	and.w	r3, r2, r3, lsr #4
 800a32e:	f421 527c 	bic.w	r2, r1, #16128	@ 0x3f00
 800a332:	4313      	orrs	r3, r2
 800a334:	6103      	str	r3, [r0, #16]
 800a336:	e7d8      	b.n	800a2ea <HAL_RCCEx_PeriphCLKConfig+0x49e>
      status = ret;
 800a338:	462e      	mov	r6, r5
 800a33a:	e76b      	b.n	800a214 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 800a33c:	58024400 	.word	0x58024400
 800a340:	58024800 	.word	0x58024800
 800a344:	00ffffcf 	.word	0x00ffffcf
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a348:	2101      	movs	r1, #1
 800a34a:	f104 0008 	add.w	r0, r4, #8
 800a34e:	f7ff fc7d 	bl	8009c4c <RCCEx_PLL2_Config>
 800a352:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800a354:	b9e5      	cbnz	r5, 800a390 <HAL_RCCEx_PeriphCLKConfig+0x544>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800a356:	4ab2      	ldr	r2, [pc, #712]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x7d4>)
 800a358:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800a35a:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 800a35e:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 800a360:	430b      	orrs	r3, r1
 800a362:	6553      	str	r3, [r2, #84]	@ 0x54
 800a364:	e008      	b.n	800a378 <HAL_RCCEx_PeriphCLKConfig+0x52c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a366:	2101      	movs	r1, #1
 800a368:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a36c:	f7ff fcee 	bl	8009d4c <RCCEx_PLL3_Config>
 800a370:	4605      	mov	r5, r0
        break;
 800a372:	e7ef      	b.n	800a354 <HAL_RCCEx_PeriphCLKConfig+0x508>
    switch (PeriphClkInit->Usart16ClockSelection)
 800a374:	2601      	movs	r6, #1
 800a376:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800a378:	6823      	ldr	r3, [r4, #0]
 800a37a:	f013 0f02 	tst.w	r3, #2
 800a37e:	d017      	beq.n	800a3b0 <HAL_RCCEx_PeriphCLKConfig+0x564>
    switch (PeriphClkInit->Usart234578ClockSelection)
 800a380:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 800a382:	2b05      	cmp	r3, #5
 800a384:	d829      	bhi.n	800a3da <HAL_RCCEx_PeriphCLKConfig+0x58e>
 800a386:	e8df f003 	tbb	[pc, r3]
 800a38a:	050b      	.short	0x050b
 800a38c:	0b0b0b21 	.word	0x0b0b0b21
      status = ret;
 800a390:	462e      	mov	r6, r5
 800a392:	e7f1      	b.n	800a378 <HAL_RCCEx_PeriphCLKConfig+0x52c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a394:	2101      	movs	r1, #1
 800a396:	f104 0008 	add.w	r0, r4, #8
 800a39a:	f7ff fc57 	bl	8009c4c <RCCEx_PLL2_Config>
 800a39e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800a3a0:	b9f5      	cbnz	r5, 800a3e0 <HAL_RCCEx_PeriphCLKConfig+0x594>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800a3a2:	4a9f      	ldr	r2, [pc, #636]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x7d4>)
 800a3a4:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800a3a6:	f023 0307 	bic.w	r3, r3, #7
 800a3aa:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 800a3ac:	430b      	orrs	r3, r1
 800a3ae:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a3b0:	6823      	ldr	r3, [r4, #0]
 800a3b2:	f013 0f04 	tst.w	r3, #4
 800a3b6:	d026      	beq.n	800a406 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800a3b8:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800a3bc:	2b05      	cmp	r3, #5
 800a3be:	f200 80d5 	bhi.w	800a56c <HAL_RCCEx_PeriphCLKConfig+0x720>
 800a3c2:	e8df f003 	tbb	[pc, r3]
 800a3c6:	0f15      	.short	0x0f15
 800a3c8:	151515cc 	.word	0x151515cc
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a3cc:	2101      	movs	r1, #1
 800a3ce:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a3d2:	f7ff fcbb 	bl	8009d4c <RCCEx_PLL3_Config>
 800a3d6:	4605      	mov	r5, r0
        break;
 800a3d8:	e7e2      	b.n	800a3a0 <HAL_RCCEx_PeriphCLKConfig+0x554>
    switch (PeriphClkInit->Usart234578ClockSelection)
 800a3da:	2601      	movs	r6, #1
 800a3dc:	4635      	mov	r5, r6
 800a3de:	e7e7      	b.n	800a3b0 <HAL_RCCEx_PeriphCLKConfig+0x564>
      status = ret;
 800a3e0:	462e      	mov	r6, r5
 800a3e2:	e7e5      	b.n	800a3b0 <HAL_RCCEx_PeriphCLKConfig+0x564>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a3e4:	2101      	movs	r1, #1
 800a3e6:	f104 0008 	add.w	r0, r4, #8
 800a3ea:	f7ff fc2f 	bl	8009c4c <RCCEx_PLL2_Config>
 800a3ee:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800a3f0:	2d00      	cmp	r5, #0
 800a3f2:	f040 80be 	bne.w	800a572 <HAL_RCCEx_PeriphCLKConfig+0x726>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a3f6:	4a8a      	ldr	r2, [pc, #552]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x7d4>)
 800a3f8:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800a3fa:	f023 0307 	bic.w	r3, r3, #7
 800a3fe:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 800a402:	430b      	orrs	r3, r1
 800a404:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a406:	6823      	ldr	r3, [r4, #0]
 800a408:	f013 0f20 	tst.w	r3, #32
 800a40c:	d01d      	beq.n	800a44a <HAL_RCCEx_PeriphCLKConfig+0x5fe>
    switch (PeriphClkInit->Lptim1ClockSelection)
 800a40e:	f8d4 308c 	ldr.w	r3, [r4, #140]	@ 0x8c
 800a412:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a416:	f000 80be 	beq.w	800a596 <HAL_RCCEx_PeriphCLKConfig+0x74a>
 800a41a:	f200 80af 	bhi.w	800a57c <HAL_RCCEx_PeriphCLKConfig+0x730>
 800a41e:	b14b      	cbz	r3, 800a434 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
 800a420:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a424:	f040 80a7 	bne.w	800a576 <HAL_RCCEx_PeriphCLKConfig+0x72a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a428:	2100      	movs	r1, #0
 800a42a:	f104 0008 	add.w	r0, r4, #8
 800a42e:	f7ff fc0d 	bl	8009c4c <RCCEx_PLL2_Config>
 800a432:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800a434:	2d00      	cmp	r5, #0
 800a436:	f040 80b5 	bne.w	800a5a4 <HAL_RCCEx_PeriphCLKConfig+0x758>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a43a:	4a79      	ldr	r2, [pc, #484]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x7d4>)
 800a43c:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800a43e:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 800a442:	f8d4 108c 	ldr.w	r1, [r4, #140]	@ 0x8c
 800a446:	430b      	orrs	r3, r1
 800a448:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800a44a:	6823      	ldr	r3, [r4, #0]
 800a44c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800a450:	d01d      	beq.n	800a48e <HAL_RCCEx_PeriphCLKConfig+0x642>
    switch (PeriphClkInit->Lptim2ClockSelection)
 800a452:	f8d4 3098 	ldr.w	r3, [r4, #152]	@ 0x98
 800a456:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a45a:	f000 80b5 	beq.w	800a5c8 <HAL_RCCEx_PeriphCLKConfig+0x77c>
 800a45e:	f200 80a6 	bhi.w	800a5ae <HAL_RCCEx_PeriphCLKConfig+0x762>
 800a462:	b14b      	cbz	r3, 800a478 <HAL_RCCEx_PeriphCLKConfig+0x62c>
 800a464:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a468:	f040 809e 	bne.w	800a5a8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a46c:	2100      	movs	r1, #0
 800a46e:	f104 0008 	add.w	r0, r4, #8
 800a472:	f7ff fbeb 	bl	8009c4c <RCCEx_PLL2_Config>
 800a476:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800a478:	2d00      	cmp	r5, #0
 800a47a:	f040 80ac 	bne.w	800a5d6 <HAL_RCCEx_PeriphCLKConfig+0x78a>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a47e:	4a68      	ldr	r2, [pc, #416]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x7d4>)
 800a480:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800a482:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 800a486:	f8d4 1098 	ldr.w	r1, [r4, #152]	@ 0x98
 800a48a:	430b      	orrs	r3, r1
 800a48c:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800a48e:	6823      	ldr	r3, [r4, #0]
 800a490:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a494:	d01d      	beq.n	800a4d2 <HAL_RCCEx_PeriphCLKConfig+0x686>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800a496:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 800a49a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a49e:	f000 80ac 	beq.w	800a5fa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 800a4a2:	f200 809d 	bhi.w	800a5e0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800a4a6:	b14b      	cbz	r3, 800a4bc <HAL_RCCEx_PeriphCLKConfig+0x670>
 800a4a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a4ac:	f040 8095 	bne.w	800a5da <HAL_RCCEx_PeriphCLKConfig+0x78e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a4b0:	2100      	movs	r1, #0
 800a4b2:	f104 0008 	add.w	r0, r4, #8
 800a4b6:	f7ff fbc9 	bl	8009c4c <RCCEx_PLL2_Config>
 800a4ba:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800a4bc:	2d00      	cmp	r5, #0
 800a4be:	f040 80a3 	bne.w	800a608 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800a4c2:	4a57      	ldr	r2, [pc, #348]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x7d4>)
 800a4c4:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800a4c6:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800a4ca:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 800a4ce:	430b      	orrs	r3, r1
 800a4d0:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800a4d2:	6823      	ldr	r3, [r4, #0]
 800a4d4:	f013 0f08 	tst.w	r3, #8
 800a4d8:	d00d      	beq.n	800a4f6 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800a4da:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800a4de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a4e2:	f000 8093 	beq.w	800a60c <HAL_RCCEx_PeriphCLKConfig+0x7c0>
    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800a4e6:	4a4e      	ldr	r2, [pc, #312]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x7d4>)
 800a4e8:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800a4ea:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800a4ee:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 800a4f2:	430b      	orrs	r3, r1
 800a4f4:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a4f6:	6823      	ldr	r3, [r4, #0]
 800a4f8:	f013 0f10 	tst.w	r3, #16
 800a4fc:	d00d      	beq.n	800a51a <HAL_RCCEx_PeriphCLKConfig+0x6ce>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800a4fe:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 800a502:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a506:	f000 808d 	beq.w	800a624 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a50a:	4a45      	ldr	r2, [pc, #276]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x7d4>)
 800a50c:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800a50e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a512:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 800a516:	430b      	orrs	r3, r1
 800a518:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a51a:	6823      	ldr	r3, [r4, #0]
 800a51c:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 800a520:	f000 8094 	beq.w	800a64c <HAL_RCCEx_PeriphCLKConfig+0x800>
    switch (PeriphClkInit->AdcClockSelection)
 800a524:	f8d4 30a0 	ldr.w	r3, [r4, #160]	@ 0xa0
 800a528:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a52c:	f000 8083 	beq.w	800a636 <HAL_RCCEx_PeriphCLKConfig+0x7ea>
 800a530:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a534:	d008      	beq.n	800a548 <HAL_RCCEx_PeriphCLKConfig+0x6fc>
 800a536:	2b00      	cmp	r3, #0
 800a538:	f040 8084 	bne.w	800a644 <HAL_RCCEx_PeriphCLKConfig+0x7f8>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a53c:	2100      	movs	r1, #0
 800a53e:	f104 0008 	add.w	r0, r4, #8
 800a542:	f7ff fb83 	bl	8009c4c <RCCEx_PLL2_Config>
 800a546:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800a548:	2d00      	cmp	r5, #0
 800a54a:	d17e      	bne.n	800a64a <HAL_RCCEx_PeriphCLKConfig+0x7fe>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a54c:	4a34      	ldr	r2, [pc, #208]	@ (800a620 <HAL_RCCEx_PeriphCLKConfig+0x7d4>)
 800a54e:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800a550:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800a554:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 800a558:	430b      	orrs	r3, r1
 800a55a:	6593      	str	r3, [r2, #88]	@ 0x58
 800a55c:	e076      	b.n	800a64c <HAL_RCCEx_PeriphCLKConfig+0x800>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a55e:	2101      	movs	r1, #1
 800a560:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a564:	f7ff fbf2 	bl	8009d4c <RCCEx_PLL3_Config>
 800a568:	4605      	mov	r5, r0
        break;
 800a56a:	e741      	b.n	800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800a56c:	2601      	movs	r6, #1
 800a56e:	4635      	mov	r5, r6
 800a570:	e749      	b.n	800a406 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
      status = ret;
 800a572:	462e      	mov	r6, r5
 800a574:	e747      	b.n	800a406 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    switch (PeriphClkInit->Lptim1ClockSelection)
 800a576:	2601      	movs	r6, #1
 800a578:	4635      	mov	r5, r6
 800a57a:	e766      	b.n	800a44a <HAL_RCCEx_PeriphCLKConfig+0x5fe>
 800a57c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800a580:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800a584:	f43f af56 	beq.w	800a434 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
 800a588:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a58c:	f43f af52 	beq.w	800a434 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
 800a590:	2601      	movs	r6, #1
 800a592:	4635      	mov	r5, r6
 800a594:	e759      	b.n	800a44a <HAL_RCCEx_PeriphCLKConfig+0x5fe>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a596:	2102      	movs	r1, #2
 800a598:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a59c:	f7ff fbd6 	bl	8009d4c <RCCEx_PLL3_Config>
 800a5a0:	4605      	mov	r5, r0
        break;
 800a5a2:	e747      	b.n	800a434 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
      status = ret;
 800a5a4:	462e      	mov	r6, r5
 800a5a6:	e750      	b.n	800a44a <HAL_RCCEx_PeriphCLKConfig+0x5fe>
    switch (PeriphClkInit->Lptim2ClockSelection)
 800a5a8:	2601      	movs	r6, #1
 800a5aa:	4635      	mov	r5, r6
 800a5ac:	e76f      	b.n	800a48e <HAL_RCCEx_PeriphCLKConfig+0x642>
 800a5ae:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800a5b2:	f5b2 5f80 	cmp.w	r2, #4096	@ 0x1000
 800a5b6:	f43f af5f 	beq.w	800a478 <HAL_RCCEx_PeriphCLKConfig+0x62c>
 800a5ba:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a5be:	f43f af5b 	beq.w	800a478 <HAL_RCCEx_PeriphCLKConfig+0x62c>
 800a5c2:	2601      	movs	r6, #1
 800a5c4:	4635      	mov	r5, r6
 800a5c6:	e762      	b.n	800a48e <HAL_RCCEx_PeriphCLKConfig+0x642>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a5c8:	2102      	movs	r1, #2
 800a5ca:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a5ce:	f7ff fbbd 	bl	8009d4c <RCCEx_PLL3_Config>
 800a5d2:	4605      	mov	r5, r0
        break;
 800a5d4:	e750      	b.n	800a478 <HAL_RCCEx_PeriphCLKConfig+0x62c>
      status = ret;
 800a5d6:	462e      	mov	r6, r5
 800a5d8:	e759      	b.n	800a48e <HAL_RCCEx_PeriphCLKConfig+0x642>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800a5da:	2601      	movs	r6, #1
 800a5dc:	4635      	mov	r5, r6
 800a5de:	e778      	b.n	800a4d2 <HAL_RCCEx_PeriphCLKConfig+0x686>
 800a5e0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800a5e4:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 800a5e8:	f43f af68 	beq.w	800a4bc <HAL_RCCEx_PeriphCLKConfig+0x670>
 800a5ec:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a5f0:	f43f af64 	beq.w	800a4bc <HAL_RCCEx_PeriphCLKConfig+0x670>
 800a5f4:	2601      	movs	r6, #1
 800a5f6:	4635      	mov	r5, r6
 800a5f8:	e76b      	b.n	800a4d2 <HAL_RCCEx_PeriphCLKConfig+0x686>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a5fa:	2102      	movs	r1, #2
 800a5fc:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a600:	f7ff fba4 	bl	8009d4c <RCCEx_PLL3_Config>
 800a604:	4605      	mov	r5, r0
        break;
 800a606:	e759      	b.n	800a4bc <HAL_RCCEx_PeriphCLKConfig+0x670>
      status = ret;
 800a608:	462e      	mov	r6, r5
 800a60a:	e762      	b.n	800a4d2 <HAL_RCCEx_PeriphCLKConfig+0x686>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a60c:	2102      	movs	r1, #2
 800a60e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a612:	f7ff fb9b 	bl	8009d4c <RCCEx_PLL3_Config>
        status = HAL_ERROR;
 800a616:	2800      	cmp	r0, #0
 800a618:	bf18      	it	ne
 800a61a:	2601      	movne	r6, #1
 800a61c:	e763      	b.n	800a4e6 <HAL_RCCEx_PeriphCLKConfig+0x69a>
 800a61e:	bf00      	nop
 800a620:	58024400 	.word	0x58024400
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a624:	2102      	movs	r1, #2
 800a626:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a62a:	f7ff fb8f 	bl	8009d4c <RCCEx_PLL3_Config>
        status = HAL_ERROR;
 800a62e:	2800      	cmp	r0, #0
 800a630:	bf18      	it	ne
 800a632:	2601      	movne	r6, #1
 800a634:	e769      	b.n	800a50a <HAL_RCCEx_PeriphCLKConfig+0x6be>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a636:	2102      	movs	r1, #2
 800a638:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a63c:	f7ff fb86 	bl	8009d4c <RCCEx_PLL3_Config>
 800a640:	4605      	mov	r5, r0
        break;
 800a642:	e781      	b.n	800a548 <HAL_RCCEx_PeriphCLKConfig+0x6fc>
    switch (PeriphClkInit->AdcClockSelection)
 800a644:	2601      	movs	r6, #1
 800a646:	4635      	mov	r5, r6
 800a648:	e000      	b.n	800a64c <HAL_RCCEx_PeriphCLKConfig+0x800>
      status = ret;
 800a64a:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a64c:	6823      	ldr	r3, [r4, #0]
 800a64e:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 800a652:	d024      	beq.n	800a69e <HAL_RCCEx_PeriphCLKConfig+0x852>
    switch (PeriphClkInit->UsbClockSelection)
 800a654:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800a658:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a65c:	d014      	beq.n	800a688 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 800a65e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a662:	d007      	beq.n	800a674 <HAL_RCCEx_PeriphCLKConfig+0x828>
 800a664:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a668:	d115      	bne.n	800a696 <HAL_RCCEx_PeriphCLKConfig+0x84a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a66a:	4a7c      	ldr	r2, [pc, #496]	@ (800a85c <HAL_RCCEx_PeriphCLKConfig+0xa10>)
 800a66c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800a66e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a672:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800a674:	b995      	cbnz	r5, 800a69c <HAL_RCCEx_PeriphCLKConfig+0x850>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a676:	4a79      	ldr	r2, [pc, #484]	@ (800a85c <HAL_RCCEx_PeriphCLKConfig+0xa10>)
 800a678:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800a67a:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800a67e:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 800a682:	430b      	orrs	r3, r1
 800a684:	6553      	str	r3, [r2, #84]	@ 0x54
 800a686:	e00a      	b.n	800a69e <HAL_RCCEx_PeriphCLKConfig+0x852>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a688:	2101      	movs	r1, #1
 800a68a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a68e:	f7ff fb5d 	bl	8009d4c <RCCEx_PLL3_Config>
 800a692:	4605      	mov	r5, r0
        break;
 800a694:	e7ee      	b.n	800a674 <HAL_RCCEx_PeriphCLKConfig+0x828>
    switch (PeriphClkInit->UsbClockSelection)
 800a696:	2601      	movs	r6, #1
 800a698:	4635      	mov	r5, r6
 800a69a:	e000      	b.n	800a69e <HAL_RCCEx_PeriphCLKConfig+0x852>
      status = ret;
 800a69c:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a69e:	6823      	ldr	r3, [r4, #0]
 800a6a0:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800a6a4:	d006      	beq.n	800a6b4 <HAL_RCCEx_PeriphCLKConfig+0x868>
    switch (PeriphClkInit->SdmmcClockSelection)
 800a6a6:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800a6a8:	b1c3      	cbz	r3, 800a6dc <HAL_RCCEx_PeriphCLKConfig+0x890>
 800a6aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a6ae:	d023      	beq.n	800a6f8 <HAL_RCCEx_PeriphCLKConfig+0x8ac>
 800a6b0:	2601      	movs	r6, #1
 800a6b2:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a6b4:	6823      	ldr	r3, [r4, #0]
 800a6b6:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 800a6ba:	d126      	bne.n	800a70a <HAL_RCCEx_PeriphCLKConfig+0x8be>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a6bc:	6823      	ldr	r3, [r4, #0]
 800a6be:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800a6c2:	d03c      	beq.n	800a73e <HAL_RCCEx_PeriphCLKConfig+0x8f2>
    switch (PeriphClkInit->RngClockSelection)
 800a6c4:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 800a6c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a6ca:	d02a      	beq.n	800a722 <HAL_RCCEx_PeriphCLKConfig+0x8d6>
 800a6cc:	d926      	bls.n	800a71c <HAL_RCCEx_PeriphCLKConfig+0x8d0>
 800a6ce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a6d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6d6:	d029      	beq.n	800a72c <HAL_RCCEx_PeriphCLKConfig+0x8e0>
 800a6d8:	2601      	movs	r6, #1
 800a6da:	e030      	b.n	800a73e <HAL_RCCEx_PeriphCLKConfig+0x8f2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a6dc:	4a5f      	ldr	r2, [pc, #380]	@ (800a85c <HAL_RCCEx_PeriphCLKConfig+0xa10>)
 800a6de:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800a6e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a6e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800a6e6:	b975      	cbnz	r5, 800a706 <HAL_RCCEx_PeriphCLKConfig+0x8ba>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a6e8:	4a5c      	ldr	r2, [pc, #368]	@ (800a85c <HAL_RCCEx_PeriphCLKConfig+0xa10>)
 800a6ea:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800a6ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a6f0:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 800a6f2:	430b      	orrs	r3, r1
 800a6f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a6f6:	e7dd      	b.n	800a6b4 <HAL_RCCEx_PeriphCLKConfig+0x868>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a6f8:	2102      	movs	r1, #2
 800a6fa:	f104 0008 	add.w	r0, r4, #8
 800a6fe:	f7ff faa5 	bl	8009c4c <RCCEx_PLL2_Config>
 800a702:	4605      	mov	r5, r0
        break;
 800a704:	e7ef      	b.n	800a6e6 <HAL_RCCEx_PeriphCLKConfig+0x89a>
      status = ret;
 800a706:	462e      	mov	r6, r5
 800a708:	e7d4      	b.n	800a6b4 <HAL_RCCEx_PeriphCLKConfig+0x868>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a70a:	2102      	movs	r1, #2
 800a70c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a710:	f7ff fb1c 	bl	8009d4c <RCCEx_PLL3_Config>
      status = HAL_ERROR;
 800a714:	2800      	cmp	r0, #0
 800a716:	bf18      	it	ne
 800a718:	2601      	movne	r6, #1
 800a71a:	e7cf      	b.n	800a6bc <HAL_RCCEx_PeriphCLKConfig+0x870>
    switch (PeriphClkInit->RngClockSelection)
 800a71c:	b133      	cbz	r3, 800a72c <HAL_RCCEx_PeriphCLKConfig+0x8e0>
 800a71e:	2601      	movs	r6, #1
 800a720:	e00d      	b.n	800a73e <HAL_RCCEx_PeriphCLKConfig+0x8f2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a722:	4a4e      	ldr	r2, [pc, #312]	@ (800a85c <HAL_RCCEx_PeriphCLKConfig+0xa10>)
 800a724:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800a726:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a72a:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800a72c:	2d00      	cmp	r5, #0
 800a72e:	d15d      	bne.n	800a7ec <HAL_RCCEx_PeriphCLKConfig+0x9a0>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a730:	4a4a      	ldr	r2, [pc, #296]	@ (800a85c <HAL_RCCEx_PeriphCLKConfig+0xa10>)
 800a732:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800a734:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a738:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 800a73a:	430b      	orrs	r3, r1
 800a73c:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a73e:	6823      	ldr	r3, [r4, #0]
 800a740:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800a744:	d006      	beq.n	800a754 <HAL_RCCEx_PeriphCLKConfig+0x908>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a746:	4a45      	ldr	r2, [pc, #276]	@ (800a85c <HAL_RCCEx_PeriphCLKConfig+0xa10>)
 800a748:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800a74a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a74e:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 800a750:	430b      	orrs	r3, r1
 800a752:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a754:	6823      	ldr	r3, [r4, #0]
 800a756:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 800a75a:	d006      	beq.n	800a76a <HAL_RCCEx_PeriphCLKConfig+0x91e>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a75c:	4a3f      	ldr	r2, [pc, #252]	@ (800a85c <HAL_RCCEx_PeriphCLKConfig+0xa10>)
 800a75e:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800a760:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a764:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 800a766:	430b      	orrs	r3, r1
 800a768:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a76a:	6823      	ldr	r3, [r4, #0]
 800a76c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a770:	d009      	beq.n	800a786 <HAL_RCCEx_PeriphCLKConfig+0x93a>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a772:	4b3a      	ldr	r3, [pc, #232]	@ (800a85c <HAL_RCCEx_PeriphCLKConfig+0xa10>)
 800a774:	691a      	ldr	r2, [r3, #16]
 800a776:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a77a:	611a      	str	r2, [r3, #16]
 800a77c:	691a      	ldr	r2, [r3, #16]
 800a77e:	f8d4 10b4 	ldr.w	r1, [r4, #180]	@ 0xb4
 800a782:	430a      	orrs	r2, r1
 800a784:	611a      	str	r2, [r3, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a786:	6823      	ldr	r3, [r4, #0]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	da06      	bge.n	800a79a <HAL_RCCEx_PeriphCLKConfig+0x94e>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a78c:	4a33      	ldr	r2, [pc, #204]	@ (800a85c <HAL_RCCEx_PeriphCLKConfig+0xa10>)
 800a78e:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800a790:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 800a794:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 800a796:	430b      	orrs	r3, r1
 800a798:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a79a:	6823      	ldr	r3, [r4, #0]
 800a79c:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 800a7a0:	d007      	beq.n	800a7b2 <HAL_RCCEx_PeriphCLKConfig+0x966>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a7a2:	4a2e      	ldr	r2, [pc, #184]	@ (800a85c <HAL_RCCEx_PeriphCLKConfig+0xa10>)
 800a7a4:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800a7a6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800a7aa:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 800a7ae:	430b      	orrs	r3, r1
 800a7b0:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800a7b2:	6863      	ldr	r3, [r4, #4]
 800a7b4:	f013 0f01 	tst.w	r3, #1
 800a7b8:	d11a      	bne.n	800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x9a4>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a7ba:	6863      	ldr	r3, [r4, #4]
 800a7bc:	f013 0f02 	tst.w	r3, #2
 800a7c0:	d11f      	bne.n	800a802 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a7c2:	6863      	ldr	r3, [r4, #4]
 800a7c4:	f013 0f04 	tst.w	r3, #4
 800a7c8:	d124      	bne.n	800a814 <HAL_RCCEx_PeriphCLKConfig+0x9c8>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a7ca:	6863      	ldr	r3, [r4, #4]
 800a7cc:	f013 0f08 	tst.w	r3, #8
 800a7d0:	d129      	bne.n	800a826 <HAL_RCCEx_PeriphCLKConfig+0x9da>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a7d2:	6863      	ldr	r3, [r4, #4]
 800a7d4:	f013 0f10 	tst.w	r3, #16
 800a7d8:	d12e      	bne.n	800a838 <HAL_RCCEx_PeriphCLKConfig+0x9ec>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a7da:	6863      	ldr	r3, [r4, #4]
 800a7dc:	f013 0f20 	tst.w	r3, #32
 800a7e0:	d133      	bne.n	800a84a <HAL_RCCEx_PeriphCLKConfig+0x9fe>
  if (status == HAL_OK)
 800a7e2:	1e30      	subs	r0, r6, #0
 800a7e4:	bf18      	it	ne
 800a7e6:	2001      	movne	r0, #1
}
 800a7e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      status = ret;
 800a7ec:	462e      	mov	r6, r5
 800a7ee:	e7a6      	b.n	800a73e <HAL_RCCEx_PeriphCLKConfig+0x8f2>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a7f0:	2100      	movs	r1, #0
 800a7f2:	f104 0008 	add.w	r0, r4, #8
 800a7f6:	f7ff fa29 	bl	8009c4c <RCCEx_PLL2_Config>
      status = ret;
 800a7fa:	2800      	cmp	r0, #0
 800a7fc:	bf18      	it	ne
 800a7fe:	4606      	movne	r6, r0
 800a800:	e7db      	b.n	800a7ba <HAL_RCCEx_PeriphCLKConfig+0x96e>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a802:	2101      	movs	r1, #1
 800a804:	f104 0008 	add.w	r0, r4, #8
 800a808:	f7ff fa20 	bl	8009c4c <RCCEx_PLL2_Config>
      status = ret;
 800a80c:	2800      	cmp	r0, #0
 800a80e:	bf18      	it	ne
 800a810:	4606      	movne	r6, r0
 800a812:	e7d6      	b.n	800a7c2 <HAL_RCCEx_PeriphCLKConfig+0x976>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a814:	2102      	movs	r1, #2
 800a816:	f104 0008 	add.w	r0, r4, #8
 800a81a:	f7ff fa17 	bl	8009c4c <RCCEx_PLL2_Config>
      status = ret;
 800a81e:	2800      	cmp	r0, #0
 800a820:	bf18      	it	ne
 800a822:	4606      	movne	r6, r0
 800a824:	e7d1      	b.n	800a7ca <HAL_RCCEx_PeriphCLKConfig+0x97e>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a826:	2100      	movs	r1, #0
 800a828:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a82c:	f7ff fa8e 	bl	8009d4c <RCCEx_PLL3_Config>
      status = ret;
 800a830:	2800      	cmp	r0, #0
 800a832:	bf18      	it	ne
 800a834:	4606      	movne	r6, r0
 800a836:	e7cc      	b.n	800a7d2 <HAL_RCCEx_PeriphCLKConfig+0x986>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a838:	2101      	movs	r1, #1
 800a83a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a83e:	f7ff fa85 	bl	8009d4c <RCCEx_PLL3_Config>
      status = ret;
 800a842:	2800      	cmp	r0, #0
 800a844:	bf18      	it	ne
 800a846:	4606      	movne	r6, r0
 800a848:	e7c7      	b.n	800a7da <HAL_RCCEx_PeriphCLKConfig+0x98e>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a84a:	2102      	movs	r1, #2
 800a84c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a850:	f7ff fa7c 	bl	8009d4c <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800a854:	2800      	cmp	r0, #0
 800a856:	d0c4      	beq.n	800a7e2 <HAL_RCCEx_PeriphCLKConfig+0x996>
  return HAL_ERROR;
 800a858:	2001      	movs	r0, #1
 800a85a:	e7c5      	b.n	800a7e8 <HAL_RCCEx_PeriphCLKConfig+0x99c>
 800a85c:	58024400 	.word	0x58024400

0800a860 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 800a860:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800a862:	f7ff f9ad 	bl	8009bc0 <HAL_RCC_GetHCLKFreq>
 800a866:	4b05      	ldr	r3, [pc, #20]	@ (800a87c <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 800a868:	6a1b      	ldr	r3, [r3, #32]
 800a86a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800a86e:	4a04      	ldr	r2, [pc, #16]	@ (800a880 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 800a870:	5cd3      	ldrb	r3, [r2, r3]
 800a872:	f003 031f 	and.w	r3, r3, #31
}
 800a876:	40d8      	lsrs	r0, r3
 800a878:	bd08      	pop	{r3, pc}
 800a87a:	bf00      	nop
 800a87c:	58024400 	.word	0x58024400
 800a880:	08023744 	.word	0x08023744

0800a884 <HAL_RCCEx_GetPLL2ClockFreq>:
{
 800a884:	b430      	push	{r4, r5}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a886:	4b79      	ldr	r3, [pc, #484]	@ (800aa6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 800a888:	6a99      	ldr	r1, [r3, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800a88a:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 800a88c:	f3c4 3205 	ubfx	r2, r4, #12, #6
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800a890:	6add      	ldr	r5, [r3, #44]	@ 0x2c
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800a892:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  if (pll2m != 0U)
 800a894:	f414 3f7c 	tst.w	r4, #258048	@ 0x3f000
 800a898:	f000 80e3 	beq.w	800aa62 <HAL_RCCEx_GetPLL2ClockFreq+0x1de>
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800a89c:	f3c3 03cc 	ubfx	r3, r3, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800a8a0:	f3c5 1500 	ubfx	r5, r5, #4, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800a8a4:	fb05 f303 	mul.w	r3, r5, r3
 800a8a8:	ee07 3a90 	vmov	s15, r3
 800a8ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a8b0:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 800a8b4:	2901      	cmp	r1, #1
 800a8b6:	d04b      	beq.n	800a950 <HAL_RCCEx_GetPLL2ClockFreq+0xcc>
 800a8b8:	2902      	cmp	r1, #2
 800a8ba:	f000 8098 	beq.w	800a9ee <HAL_RCCEx_GetPLL2ClockFreq+0x16a>
 800a8be:	2900      	cmp	r1, #0
 800a8c0:	f040 80b2 	bne.w	800aa28 <HAL_RCCEx_GetPLL2ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a8c4:	4b69      	ldr	r3, [pc, #420]	@ (800aa6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	f013 0f20 	tst.w	r3, #32
 800a8cc:	d023      	beq.n	800a916 <HAL_RCCEx_GetPLL2ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a8ce:	4b67      	ldr	r3, [pc, #412]	@ (800aa6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 800a8d0:	681c      	ldr	r4, [r3, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a8d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a8d4:	f3c4 04c1 	ubfx	r4, r4, #3, #2
 800a8d8:	4965      	ldr	r1, [pc, #404]	@ (800aa70 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>)
 800a8da:	40e1      	lsrs	r1, r4
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a8dc:	ee07 1a90 	vmov	s15, r1
 800a8e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a8e4:	ee07 2a90 	vmov	s15, r2
 800a8e8:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 800a8ec:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800a8f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a8f4:	ee06 3a90 	vmov	s13, r3
 800a8f8:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800a8fc:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 800aa74 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 800a900:	ee27 7a06 	vmul.f32	s14, s14, s12
 800a904:	ee36 7a87 	vadd.f32	s14, s13, s14
 800a908:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a90c:	ee37 7a26 	vadd.f32	s14, s14, s13
 800a910:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a914:	e038      	b.n	800a988 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a916:	4b55      	ldr	r3, [pc, #340]	@ (800aa6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 800a918:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a91a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a91e:	ee07 3a90 	vmov	s15, r3
 800a922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a926:	eddf 6a53 	vldr	s13, [pc, #332]	@ 800aa74 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 800a92a:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a92e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a932:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a936:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a93a:	ee07 2a10 	vmov	s14, r2
 800a93e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800a942:	ed9f 6a4d 	vldr	s12, [pc, #308]	@ 800aa78 <HAL_RCCEx_GetPLL2ClockFreq+0x1f4>
 800a946:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800a94a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a94e:	e01b      	b.n	800a988 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a950:	4b46      	ldr	r3, [pc, #280]	@ (800aa6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 800a952:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a954:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a958:	ee07 3a90 	vmov	s15, r3
 800a95c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a960:	eddf 6a44 	vldr	s13, [pc, #272]	@ 800aa74 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 800a964:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a968:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a96c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a970:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a974:	ee07 2a10 	vmov	s14, r2
 800a978:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800a97c:	ed9f 6a3f 	vldr	s12, [pc, #252]	@ 800aa7c <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 800a980:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800a984:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800a988:	4a38      	ldr	r2, [pc, #224]	@ (800aa6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 800a98a:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800a98c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800a990:	ee07 3a10 	vmov	s14, r3
 800a994:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800a998:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a99c:	ee37 7a26 	vadd.f32	s14, s14, s13
 800a9a0:	ee87 6a87 	vdiv.f32	s12, s15, s14
 800a9a4:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 800a9a8:	ed80 6a00 	vstr	s12, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800a9ac:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800a9ae:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800a9b2:	ee07 3a10 	vmov	s14, r3
 800a9b6:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800a9ba:	ee37 7a26 	vadd.f32	s14, s14, s13
 800a9be:	ee87 6a87 	vdiv.f32	s12, s15, s14
 800a9c2:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 800a9c6:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800a9ca:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800a9cc:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800a9d0:	ee07 3a10 	vmov	s14, r3
 800a9d4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800a9d8:	ee37 7a26 	vadd.f32	s14, s14, s13
 800a9dc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a9e0:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 800a9e4:	ee17 2a90 	vmov	r2, s15
 800a9e8:	6082      	str	r2, [r0, #8]
}
 800a9ea:	bc30      	pop	{r4, r5}
 800a9ec:	4770      	bx	lr
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a9ee:	4b1f      	ldr	r3, [pc, #124]	@ (800aa6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 800a9f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a9f6:	ee07 3a90 	vmov	s15, r3
 800a9fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a9fe:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 800aa74 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 800aa02:	ee27 7a26 	vmul.f32	s14, s14, s13
 800aa06:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aa0a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800aa0e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aa12:	ee07 2a10 	vmov	s14, r2
 800aa16:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800aa1a:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 800aa80 <HAL_RCCEx_GetPLL2ClockFreq+0x1fc>
 800aa1e:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800aa22:	ee67 7a87 	vmul.f32	s15, s15, s14
        break;
 800aa26:	e7af      	b.n	800a988 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800aa28:	4b10      	ldr	r3, [pc, #64]	@ (800aa6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 800aa2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa30:	ee07 3a90 	vmov	s15, r3
 800aa34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa38:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800aa74 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 800aa3c:	ee27 7a26 	vmul.f32	s14, s14, s13
 800aa40:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aa44:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800aa48:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aa4c:	ee07 2a10 	vmov	s14, r2
 800aa50:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800aa54:	ed9f 6a09 	vldr	s12, [pc, #36]	@ 800aa7c <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 800aa58:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800aa5c:	ee67 7a87 	vmul.f32	s15, s15, s14
        break;
 800aa60:	e792      	b.n	800a988 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800aa62:	2300      	movs	r3, #0
 800aa64:	6003      	str	r3, [r0, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800aa66:	6043      	str	r3, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800aa68:	e7be      	b.n	800a9e8 <HAL_RCCEx_GetPLL2ClockFreq+0x164>
 800aa6a:	bf00      	nop
 800aa6c:	58024400 	.word	0x58024400
 800aa70:	03d09000 	.word	0x03d09000
 800aa74:	39000000 	.word	0x39000000
 800aa78:	4c742400 	.word	0x4c742400
 800aa7c:	4a742400 	.word	0x4a742400
 800aa80:	4af42400 	.word	0x4af42400

0800aa84 <HAL_RCCEx_GetPLL3ClockFreq>:
{
 800aa84:	b430      	push	{r4, r5}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800aa86:	4b79      	ldr	r3, [pc, #484]	@ (800ac6c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800aa88:	6a99      	ldr	r1, [r3, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800aa8a:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 800aa8c:	f3c4 5205 	ubfx	r2, r4, #20, #6
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800aa90:	6add      	ldr	r5, [r3, #44]	@ 0x2c
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800aa92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  if (pll3m != 0U)
 800aa94:	f014 7f7c 	tst.w	r4, #66060288	@ 0x3f00000
 800aa98:	f000 80e3 	beq.w	800ac62 <HAL_RCCEx_GetPLL3ClockFreq+0x1de>
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800aa9c:	f3c3 03cc 	ubfx	r3, r3, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800aaa0:	f3c5 2500 	ubfx	r5, r5, #8, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800aaa4:	fb05 f303 	mul.w	r3, r5, r3
 800aaa8:	ee07 3a90 	vmov	s15, r3
 800aaac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800aab0:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 800aab4:	2901      	cmp	r1, #1
 800aab6:	d04b      	beq.n	800ab50 <HAL_RCCEx_GetPLL3ClockFreq+0xcc>
 800aab8:	2902      	cmp	r1, #2
 800aaba:	f000 8098 	beq.w	800abee <HAL_RCCEx_GetPLL3ClockFreq+0x16a>
 800aabe:	2900      	cmp	r1, #0
 800aac0:	f040 80b2 	bne.w	800ac28 <HAL_RCCEx_GetPLL3ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aac4:	4b69      	ldr	r3, [pc, #420]	@ (800ac6c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	f013 0f20 	tst.w	r3, #32
 800aacc:	d023      	beq.n	800ab16 <HAL_RCCEx_GetPLL3ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aace:	4b67      	ldr	r3, [pc, #412]	@ (800ac6c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800aad0:	681c      	ldr	r4, [r3, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800aad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aad4:	f3c4 04c1 	ubfx	r4, r4, #3, #2
 800aad8:	4965      	ldr	r1, [pc, #404]	@ (800ac70 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>)
 800aada:	40e1      	lsrs	r1, r4
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800aadc:	ee07 1a90 	vmov	s15, r1
 800aae0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aae4:	ee07 2a90 	vmov	s15, r2
 800aae8:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 800aaec:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800aaf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aaf4:	ee06 3a90 	vmov	s13, r3
 800aaf8:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800aafc:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 800ac74 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 800ab00:	ee27 7a06 	vmul.f32	s14, s14, s12
 800ab04:	ee36 7a87 	vadd.f32	s14, s13, s14
 800ab08:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ab0c:	ee37 7a26 	vadd.f32	s14, s14, s13
 800ab10:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ab14:	e038      	b.n	800ab88 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ab16:	4b55      	ldr	r3, [pc, #340]	@ (800ac6c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800ab18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab1e:	ee07 3a90 	vmov	s15, r3
 800ab22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab26:	eddf 6a53 	vldr	s13, [pc, #332]	@ 800ac74 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 800ab2a:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ab2e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ab32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ab36:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ab3a:	ee07 2a10 	vmov	s14, r2
 800ab3e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800ab42:	ed9f 6a4d 	vldr	s12, [pc, #308]	@ 800ac78 <HAL_RCCEx_GetPLL3ClockFreq+0x1f4>
 800ab46:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800ab4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ab4e:	e01b      	b.n	800ab88 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ab50:	4b46      	ldr	r3, [pc, #280]	@ (800ac6c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800ab52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab58:	ee07 3a90 	vmov	s15, r3
 800ab5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab60:	eddf 6a44 	vldr	s13, [pc, #272]	@ 800ac74 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 800ab64:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ab68:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ab6c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ab70:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ab74:	ee07 2a10 	vmov	s14, r2
 800ab78:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800ab7c:	ed9f 6a3f 	vldr	s12, [pc, #252]	@ 800ac7c <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 800ab80:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800ab84:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800ab88:	4a38      	ldr	r2, [pc, #224]	@ (800ac6c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800ab8a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800ab8c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800ab90:	ee07 3a10 	vmov	s14, r3
 800ab94:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800ab98:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ab9c:	ee37 7a26 	vadd.f32	s14, s14, s13
 800aba0:	ee87 6a87 	vdiv.f32	s12, s15, s14
 800aba4:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 800aba8:	ed80 6a00 	vstr	s12, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800abac:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800abae:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800abb2:	ee07 3a10 	vmov	s14, r3
 800abb6:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800abba:	ee37 7a26 	vadd.f32	s14, s14, s13
 800abbe:	ee87 6a87 	vdiv.f32	s12, s15, s14
 800abc2:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 800abc6:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800abca:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800abcc:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800abd0:	ee07 3a10 	vmov	s14, r3
 800abd4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800abd8:	ee37 7a26 	vadd.f32	s14, s14, s13
 800abdc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800abe0:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 800abe4:	ee17 2a90 	vmov	r2, s15
 800abe8:	6082      	str	r2, [r0, #8]
}
 800abea:	bc30      	pop	{r4, r5}
 800abec:	4770      	bx	lr
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800abee:	4b1f      	ldr	r3, [pc, #124]	@ (800ac6c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800abf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800abf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800abf6:	ee07 3a90 	vmov	s15, r3
 800abfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800abfe:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 800ac74 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 800ac02:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ac06:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ac0a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ac0e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ac12:	ee07 2a10 	vmov	s14, r2
 800ac16:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800ac1a:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 800ac80 <HAL_RCCEx_GetPLL3ClockFreq+0x1fc>
 800ac1e:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800ac22:	ee67 7a87 	vmul.f32	s15, s15, s14
        break;
 800ac26:	e7af      	b.n	800ab88 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ac28:	4b10      	ldr	r3, [pc, #64]	@ (800ac6c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800ac2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac30:	ee07 3a90 	vmov	s15, r3
 800ac34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac38:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800ac74 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 800ac3c:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ac40:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ac44:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ac48:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ac4c:	ee07 2a10 	vmov	s14, r2
 800ac50:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800ac54:	ed9f 6a09 	vldr	s12, [pc, #36]	@ 800ac7c <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 800ac58:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800ac5c:	ee67 7a87 	vmul.f32	s15, s15, s14
        break;
 800ac60:	e792      	b.n	800ab88 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800ac62:	2300      	movs	r3, #0
 800ac64:	6003      	str	r3, [r0, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800ac66:	6043      	str	r3, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800ac68:	e7be      	b.n	800abe8 <HAL_RCCEx_GetPLL3ClockFreq+0x164>
 800ac6a:	bf00      	nop
 800ac6c:	58024400 	.word	0x58024400
 800ac70:	03d09000 	.word	0x03d09000
 800ac74:	39000000 	.word	0x39000000
 800ac78:	4c742400 	.word	0x4c742400
 800ac7c:	4a742400 	.word	0x4a742400
 800ac80:	4af42400 	.word	0x4af42400

0800ac84 <HAL_RCCEx_GetPLL1ClockFreq>:
{
 800ac84:	b430      	push	{r4, r5}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ac86:	4b79      	ldr	r3, [pc, #484]	@ (800ae6c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 800ac88:	6a99      	ldr	r1, [r3, #40]	@ 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800ac8a:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 800ac8c:	f3c4 1205 	ubfx	r2, r4, #4, #6
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800ac90:	6add      	ldr	r5, [r3, #44]	@ 0x2c
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ac92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if (pll1m != 0U)
 800ac94:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
 800ac98:	f000 80e3 	beq.w	800ae62 <HAL_RCCEx_GetPLL1ClockFreq+0x1de>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ac9c:	f3c3 03cc 	ubfx	r3, r3, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800aca0:	f005 0501 	and.w	r5, r5, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800aca4:	fb05 f303 	mul.w	r3, r5, r3
 800aca8:	ee07 3a90 	vmov	s15, r3
 800acac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800acb0:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 800acb4:	2901      	cmp	r1, #1
 800acb6:	d04b      	beq.n	800ad50 <HAL_RCCEx_GetPLL1ClockFreq+0xcc>
 800acb8:	2902      	cmp	r1, #2
 800acba:	f000 8098 	beq.w	800adee <HAL_RCCEx_GetPLL1ClockFreq+0x16a>
 800acbe:	2900      	cmp	r1, #0
 800acc0:	f040 80b2 	bne.w	800ae28 <HAL_RCCEx_GetPLL1ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800acc4:	4b69      	ldr	r3, [pc, #420]	@ (800ae6c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	f013 0f20 	tst.w	r3, #32
 800accc:	d023      	beq.n	800ad16 <HAL_RCCEx_GetPLL1ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800acce:	4b67      	ldr	r3, [pc, #412]	@ (800ae6c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 800acd0:	681c      	ldr	r4, [r3, #0]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800acd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800acd4:	f3c4 04c1 	ubfx	r4, r4, #3, #2
 800acd8:	4965      	ldr	r1, [pc, #404]	@ (800ae70 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>)
 800acda:	40e1      	lsrs	r1, r4
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800acdc:	ee07 1a90 	vmov	s15, r1
 800ace0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ace4:	ee07 2a90 	vmov	s15, r2
 800ace8:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 800acec:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800acf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800acf4:	ee06 3a90 	vmov	s13, r3
 800acf8:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800acfc:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 800ae74 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 800ad00:	ee27 7a06 	vmul.f32	s14, s14, s12
 800ad04:	ee36 7a87 	vadd.f32	s14, s13, s14
 800ad08:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ad0c:	ee37 7a26 	vadd.f32	s14, s14, s13
 800ad10:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ad14:	e038      	b.n	800ad88 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ad16:	4b55      	ldr	r3, [pc, #340]	@ (800ae6c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 800ad18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad1e:	ee07 3a90 	vmov	s15, r3
 800ad22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad26:	eddf 6a53 	vldr	s13, [pc, #332]	@ 800ae74 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 800ad2a:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ad2e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ad32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ad36:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ad3a:	ee07 2a10 	vmov	s14, r2
 800ad3e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800ad42:	ed9f 6a4d 	vldr	s12, [pc, #308]	@ 800ae78 <HAL_RCCEx_GetPLL1ClockFreq+0x1f4>
 800ad46:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800ad4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ad4e:	e01b      	b.n	800ad88 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ad50:	4b46      	ldr	r3, [pc, #280]	@ (800ae6c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 800ad52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad58:	ee07 3a90 	vmov	s15, r3
 800ad5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad60:	eddf 6a44 	vldr	s13, [pc, #272]	@ 800ae74 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 800ad64:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ad68:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ad6c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ad70:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ad74:	ee07 2a10 	vmov	s14, r2
 800ad78:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800ad7c:	ed9f 6a3f 	vldr	s12, [pc, #252]	@ 800ae7c <HAL_RCCEx_GetPLL1ClockFreq+0x1f8>
 800ad80:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800ad84:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800ad88:	4a38      	ldr	r2, [pc, #224]	@ (800ae6c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 800ad8a:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800ad8c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800ad90:	ee07 3a10 	vmov	s14, r3
 800ad94:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800ad98:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ad9c:	ee37 7a26 	vadd.f32	s14, s14, s13
 800ada0:	ee87 6a87 	vdiv.f32	s12, s15, s14
 800ada4:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 800ada8:	ed80 6a00 	vstr	s12, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800adac:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800adae:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800adb2:	ee07 3a10 	vmov	s14, r3
 800adb6:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800adba:	ee37 7a26 	vadd.f32	s14, s14, s13
 800adbe:	ee87 6a87 	vdiv.f32	s12, s15, s14
 800adc2:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 800adc6:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800adca:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800adcc:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800add0:	ee07 3a10 	vmov	s14, r3
 800add4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800add8:	ee37 7a26 	vadd.f32	s14, s14, s13
 800addc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800ade0:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 800ade4:	ee17 2a90 	vmov	r2, s15
 800ade8:	6082      	str	r2, [r0, #8]
}
 800adea:	bc30      	pop	{r4, r5}
 800adec:	4770      	bx	lr
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800adee:	4b1f      	ldr	r3, [pc, #124]	@ (800ae6c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 800adf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800adf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800adf6:	ee07 3a90 	vmov	s15, r3
 800adfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800adfe:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 800ae74 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 800ae02:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ae06:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ae0a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ae0e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ae12:	ee07 2a10 	vmov	s14, r2
 800ae16:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800ae1a:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 800ae80 <HAL_RCCEx_GetPLL1ClockFreq+0x1fc>
 800ae1e:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800ae22:	ee67 7a87 	vmul.f32	s15, s15, s14
        break;
 800ae26:	e7af      	b.n	800ad88 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ae28:	4b10      	ldr	r3, [pc, #64]	@ (800ae6c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 800ae2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae30:	ee07 3a90 	vmov	s15, r3
 800ae34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae38:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800ae74 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 800ae3c:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ae40:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ae44:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ae48:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ae4c:	ee07 2a10 	vmov	s14, r2
 800ae50:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800ae54:	ed9f 6a08 	vldr	s12, [pc, #32]	@ 800ae78 <HAL_RCCEx_GetPLL1ClockFreq+0x1f4>
 800ae58:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800ae5c:	ee67 7a87 	vmul.f32	s15, s15, s14
        break;
 800ae60:	e792      	b.n	800ad88 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800ae62:	2300      	movs	r3, #0
 800ae64:	6003      	str	r3, [r0, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800ae66:	6043      	str	r3, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800ae68:	e7be      	b.n	800ade8 <HAL_RCCEx_GetPLL1ClockFreq+0x164>
 800ae6a:	bf00      	nop
 800ae6c:	58024400 	.word	0x58024400
 800ae70:	03d09000 	.word	0x03d09000
 800ae74:	39000000 	.word	0x39000000
 800ae78:	4c742400 	.word	0x4c742400
 800ae7c:	4a742400 	.word	0x4a742400
 800ae80:	4af42400 	.word	0x4af42400

0800ae84 <HAL_RCCEx_GetPeriphCLKFreq>:
{
 800ae84:	b500      	push	{lr}
 800ae86:	b08b      	sub	sp, #44	@ 0x2c
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800ae88:	f5a0 7380 	sub.w	r3, r0, #256	@ 0x100
 800ae8c:	430b      	orrs	r3, r1
 800ae8e:	d028      	beq.n	800aee2 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800ae90:	f5a0 6380 	sub.w	r3, r0, #1024	@ 0x400
 800ae94:	430b      	orrs	r3, r1
 800ae96:	d077      	beq.n	800af88 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800ae98:	f5a0 6300 	sub.w	r3, r0, #2048	@ 0x800
 800ae9c:	430b      	orrs	r3, r1
 800ae9e:	f000 80cb 	beq.w	800b038 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800aea2:	f5a0 5380 	sub.w	r3, r0, #4096	@ 0x1000
 800aea6:	430b      	orrs	r3, r1
 800aea8:	f000 811f 	beq.w	800b0ea <HAL_RCCEx_GetPeriphCLKFreq+0x266>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800aeac:	f5a0 5300 	sub.w	r3, r0, #8192	@ 0x2000
 800aeb0:	430b      	orrs	r3, r1
 800aeb2:	f000 817c 	beq.w	800b1ae <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800aeb6:	f5a0 2300 	sub.w	r3, r0, #524288	@ 0x80000
 800aeba:	430b      	orrs	r3, r1
 800aebc:	f000 81c5 	beq.w	800b24a <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800aec0:	f5a0 3380 	sub.w	r3, r0, #65536	@ 0x10000
 800aec4:	430b      	orrs	r3, r1
 800aec6:	f000 8208 	beq.w	800b2da <HAL_RCCEx_GetPeriphCLKFreq+0x456>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800aeca:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
 800aece:	430b      	orrs	r3, r1
 800aed0:	f000 821e 	beq.w	800b310 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800aed4:	f5a0 4000 	sub.w	r0, r0, #32768	@ 0x8000
 800aed8:	4308      	orrs	r0, r1
 800aeda:	f000 826f 	beq.w	800b3bc <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    frequency = 0;
 800aede:	2000      	movs	r0, #0
 800aee0:	e00c      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800aee2:	4b98      	ldr	r3, [pc, #608]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800aee4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aee6:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 800aeea:	2b04      	cmp	r3, #4
 800aeec:	f200 8290 	bhi.w	800b410 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>
 800aef0:	e8df f003 	tbb	[pc, r3]
 800aef4:	031b1107 	.word	0x031b1107
 800aef8:	25          	.byte	0x25
 800aef9:	00          	.byte	0x00
        frequency = EXTERNAL_CLOCK_VALUE;
 800aefa:	4893      	ldr	r0, [pc, #588]	@ (800b148 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
}
 800aefc:	b00b      	add	sp, #44	@ 0x2c
 800aefe:	f85d fb04 	ldr.w	pc, [sp], #4
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800af02:	4b90      	ldr	r3, [pc, #576]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800af04:	6818      	ldr	r0, [r3, #0]
 800af06:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 800af0a:	d0f7      	beq.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800af0c:	a807      	add	r0, sp, #28
 800af0e:	f7ff feb9 	bl	800ac84 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800af12:	9808      	ldr	r0, [sp, #32]
 800af14:	e7f2      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800af16:	4b8b      	ldr	r3, [pc, #556]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800af18:	6818      	ldr	r0, [r3, #0]
 800af1a:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800af1e:	d0ed      	beq.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af20:	a804      	add	r0, sp, #16
 800af22:	f7ff fcaf 	bl	800a884 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800af26:	9804      	ldr	r0, [sp, #16]
 800af28:	e7e8      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800af2a:	4b86      	ldr	r3, [pc, #536]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800af2c:	6818      	ldr	r0, [r3, #0]
 800af2e:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800af32:	d0e3      	beq.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800af34:	a801      	add	r0, sp, #4
 800af36:	f7ff fda5 	bl	800aa84 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800af3a:	9801      	ldr	r0, [sp, #4]
 800af3c:	e7de      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800af3e:	4a81      	ldr	r2, [pc, #516]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800af40:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800af42:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800af46:	6812      	ldr	r2, [r2, #0]
 800af48:	f012 0f04 	tst.w	r2, #4
 800af4c:	d000      	beq.n	800af50 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 800af4e:	b193      	cbz	r3, 800af76 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800af50:	4a7c      	ldr	r2, [pc, #496]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800af52:	6812      	ldr	r2, [r2, #0]
 800af54:	f412 7f80 	tst.w	r2, #256	@ 0x100
 800af58:	d003      	beq.n	800af62 <HAL_RCCEx_GetPeriphCLKFreq+0xde>
 800af5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800af5e:	f000 8259 	beq.w	800b414 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800af62:	4a78      	ldr	r2, [pc, #480]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800af64:	6812      	ldr	r2, [r2, #0]
 800af66:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 800af6a:	d002      	beq.n	800af72 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 800af6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800af70:	d008      	beq.n	800af84 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
          frequency = 0;
 800af72:	2000      	movs	r0, #0
 800af74:	e7c2      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800af76:	4b73      	ldr	r3, [pc, #460]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800af7e:	4873      	ldr	r0, [pc, #460]	@ (800b14c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 800af80:	40d8      	lsrs	r0, r3
 800af82:	e7bb      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = HSE_VALUE;
 800af84:	4872      	ldr	r0, [pc, #456]	@ (800b150 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800af86:	e7b9      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800af88:	4b6e      	ldr	r3, [pc, #440]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800af8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af8c:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
    switch (saiclocksource)
 800af90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800af94:	d03c      	beq.n	800b010 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 800af96:	d923      	bls.n	800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
 800af98:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800af9c:	f000 823c 	beq.w	800b418 <HAL_RCCEx_GetPeriphCLKFreq+0x594>
 800afa0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800afa4:	d127      	bne.n	800aff6 <HAL_RCCEx_GetPeriphCLKFreq+0x172>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800afa6:	4a67      	ldr	r2, [pc, #412]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800afa8:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800afaa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800afae:	6812      	ldr	r2, [r2, #0]
 800afb0:	f012 0f04 	tst.w	r2, #4
 800afb4:	d001      	beq.n	800afba <HAL_RCCEx_GetPeriphCLKFreq+0x136>
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d035      	beq.n	800b026 <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800afba:	4a62      	ldr	r2, [pc, #392]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800afbc:	6812      	ldr	r2, [r2, #0]
 800afbe:	f412 7f80 	tst.w	r2, #256	@ 0x100
 800afc2:	d003      	beq.n	800afcc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 800afc4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800afc8:	f000 8228 	beq.w	800b41c <HAL_RCCEx_GetPeriphCLKFreq+0x598>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800afcc:	4a5d      	ldr	r2, [pc, #372]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800afce:	6812      	ldr	r2, [r2, #0]
 800afd0:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 800afd4:	d002      	beq.n	800afdc <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 800afd6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800afda:	d02b      	beq.n	800b034 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
          frequency = 0;
 800afdc:	2000      	movs	r0, #0
 800afde:	e78d      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (saiclocksource)
 800afe0:	b15b      	cbz	r3, 800affa <HAL_RCCEx_GetPeriphCLKFreq+0x176>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800afe2:	4b58      	ldr	r3, [pc, #352]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800afe4:	6818      	ldr	r0, [r3, #0]
 800afe6:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800afea:	d087      	beq.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800afec:	a804      	add	r0, sp, #16
 800afee:	f7ff fc49 	bl	800a884 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800aff2:	9804      	ldr	r0, [sp, #16]
 800aff4:	e782      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (saiclocksource)
 800aff6:	2000      	movs	r0, #0
 800aff8:	e780      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800affa:	4b52      	ldr	r3, [pc, #328]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800affc:	6818      	ldr	r0, [r3, #0]
 800affe:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 800b002:	f43f af7b 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b006:	a807      	add	r0, sp, #28
 800b008:	f7ff fe3c 	bl	800ac84 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b00c:	9808      	ldr	r0, [sp, #32]
 800b00e:	e775      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b010:	4b4c      	ldr	r3, [pc, #304]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800b012:	6818      	ldr	r0, [r3, #0]
 800b014:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800b018:	f43f af70 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b01c:	a801      	add	r0, sp, #4
 800b01e:	f7ff fd31 	bl	800aa84 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b022:	9801      	ldr	r0, [sp, #4]
 800b024:	e76a      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b026:	4b47      	ldr	r3, [pc, #284]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b02e:	4847      	ldr	r0, [pc, #284]	@ (800b14c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 800b030:	40d8      	lsrs	r0, r3
 800b032:	e763      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = HSE_VALUE;
 800b034:	4846      	ldr	r0, [pc, #280]	@ (800b150 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800b036:	e761      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800b038:	4b42      	ldr	r3, [pc, #264]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800b03a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b03c:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
    switch (saiclocksource)
 800b040:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b044:	d03d      	beq.n	800b0c2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800b046:	d923      	bls.n	800b090 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 800b048:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b04c:	f000 81e8 	beq.w	800b420 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 800b050:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b054:	d128      	bne.n	800b0a8 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b056:	4a3b      	ldr	r2, [pc, #236]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800b058:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800b05a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b05e:	6812      	ldr	r2, [r2, #0]
 800b060:	f012 0f04 	tst.w	r2, #4
 800b064:	d001      	beq.n	800b06a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800b066:	2b00      	cmp	r3, #0
 800b068:	d036      	beq.n	800b0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b06a:	4a36      	ldr	r2, [pc, #216]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800b06c:	6812      	ldr	r2, [r2, #0]
 800b06e:	f412 7f80 	tst.w	r2, #256	@ 0x100
 800b072:	d003      	beq.n	800b07c <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>
 800b074:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b078:	f000 81d4 	beq.w	800b424 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b07c:	4a31      	ldr	r2, [pc, #196]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800b07e:	6812      	ldr	r2, [r2, #0]
 800b080:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 800b084:	d002      	beq.n	800b08c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800b086:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b08a:	d02c      	beq.n	800b0e6 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          frequency = 0;
 800b08c:	2000      	movs	r0, #0
 800b08e:	e735      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (saiclocksource)
 800b090:	b163      	cbz	r3, 800b0ac <HAL_RCCEx_GetPeriphCLKFreq+0x228>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b092:	4b2c      	ldr	r3, [pc, #176]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800b094:	6818      	ldr	r0, [r3, #0]
 800b096:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800b09a:	f43f af2f 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b09e:	a804      	add	r0, sp, #16
 800b0a0:	f7ff fbf0 	bl	800a884 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b0a4:	9804      	ldr	r0, [sp, #16]
 800b0a6:	e729      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (saiclocksource)
 800b0a8:	2000      	movs	r0, #0
 800b0aa:	e727      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b0ac:	4b25      	ldr	r3, [pc, #148]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800b0ae:	6818      	ldr	r0, [r3, #0]
 800b0b0:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 800b0b4:	f43f af22 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b0b8:	a807      	add	r0, sp, #28
 800b0ba:	f7ff fde3 	bl	800ac84 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b0be:	9808      	ldr	r0, [sp, #32]
 800b0c0:	e71c      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b0c2:	4b20      	ldr	r3, [pc, #128]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800b0c4:	6818      	ldr	r0, [r3, #0]
 800b0c6:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800b0ca:	f43f af17 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b0ce:	a801      	add	r0, sp, #4
 800b0d0:	f7ff fcd8 	bl	800aa84 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b0d4:	9801      	ldr	r0, [sp, #4]
 800b0d6:	e711      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b0d8:	4b1a      	ldr	r3, [pc, #104]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b0e0:	481a      	ldr	r0, [pc, #104]	@ (800b14c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 800b0e2:	40d8      	lsrs	r0, r3
 800b0e4:	e70a      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = HSE_VALUE;
 800b0e6:	481a      	ldr	r0, [pc, #104]	@ (800b150 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800b0e8:	e708      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800b0ea:	4b16      	ldr	r3, [pc, #88]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800b0ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b0ee:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
    switch (srcclk)
 800b0f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b0f6:	d046      	beq.n	800b186 <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 800b0f8:	d92c      	bls.n	800b154 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>
 800b0fa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b0fe:	f000 8193 	beq.w	800b428 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>
 800b102:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b106:	d131      	bne.n	800b16c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b108:	4a0e      	ldr	r2, [pc, #56]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800b10a:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800b10c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b110:	6812      	ldr	r2, [r2, #0]
 800b112:	f012 0f04 	tst.w	r2, #4
 800b116:	d001      	beq.n	800b11c <HAL_RCCEx_GetPeriphCLKFreq+0x298>
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d03f      	beq.n	800b19c <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b11c:	4a09      	ldr	r2, [pc, #36]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800b11e:	6812      	ldr	r2, [r2, #0]
 800b120:	f412 7f80 	tst.w	r2, #256	@ 0x100
 800b124:	d003      	beq.n	800b12e <HAL_RCCEx_GetPeriphCLKFreq+0x2aa>
 800b126:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b12a:	f000 817f 	beq.w	800b42c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b12e:	4a05      	ldr	r2, [pc, #20]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800b130:	6812      	ldr	r2, [r2, #0]
 800b132:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 800b136:	d002      	beq.n	800b13e <HAL_RCCEx_GetPeriphCLKFreq+0x2ba>
 800b138:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b13c:	d035      	beq.n	800b1aa <HAL_RCCEx_GetPeriphCLKFreq+0x326>
          frequency = 0;
 800b13e:	2000      	movs	r0, #0
 800b140:	e6dc      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
 800b142:	bf00      	nop
 800b144:	58024400 	.word	0x58024400
 800b148:	00bb8000 	.word	0x00bb8000
 800b14c:	03d09000 	.word	0x03d09000
 800b150:	007a1200 	.word	0x007a1200
    switch (srcclk)
 800b154:	b163      	cbz	r3, 800b170 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b156:	4b95      	ldr	r3, [pc, #596]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b158:	6818      	ldr	r0, [r3, #0]
 800b15a:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800b15e:	f43f aecd 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b162:	a804      	add	r0, sp, #16
 800b164:	f7ff fb8e 	bl	800a884 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b168:	9804      	ldr	r0, [sp, #16]
 800b16a:	e6c7      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (srcclk)
 800b16c:	2000      	movs	r0, #0
 800b16e:	e6c5      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b170:	4b8e      	ldr	r3, [pc, #568]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b172:	6818      	ldr	r0, [r3, #0]
 800b174:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 800b178:	f43f aec0 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b17c:	a807      	add	r0, sp, #28
 800b17e:	f7ff fd81 	bl	800ac84 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b182:	9808      	ldr	r0, [sp, #32]
 800b184:	e6ba      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b186:	4b89      	ldr	r3, [pc, #548]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b188:	6818      	ldr	r0, [r3, #0]
 800b18a:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800b18e:	f43f aeb5 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b192:	a801      	add	r0, sp, #4
 800b194:	f7ff fc76 	bl	800aa84 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b198:	9801      	ldr	r0, [sp, #4]
 800b19a:	e6af      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b19c:	4b83      	ldr	r3, [pc, #524]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b1a4:	4882      	ldr	r0, [pc, #520]	@ (800b3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800b1a6:	40d8      	lsrs	r0, r3
 800b1a8:	e6a8      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = HSE_VALUE;
 800b1aa:	4882      	ldr	r0, [pc, #520]	@ (800b3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b1ac:	e6a6      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800b1ae:	4b7f      	ldr	r3, [pc, #508]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b1b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b1b2:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
    switch (srcclk)
 800b1b6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b1ba:	d032      	beq.n	800b222 <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 800b1bc:	d80b      	bhi.n	800b1d6 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 800b1be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b1c2:	d018      	beq.n	800b1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800b1c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b1c8:	d020      	beq.n	800b20c <HAL_RCCEx_GetPeriphCLKFreq+0x388>
 800b1ca:	b913      	cbnz	r3, 800b1d2 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
        frequency = HAL_RCC_GetPCLK1Freq();
 800b1cc:	f7fe fd1a 	bl	8009c04 <HAL_RCC_GetPCLK1Freq>
        break;
 800b1d0:	e694      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (srcclk)
 800b1d2:	2000      	movs	r0, #0
 800b1d4:	e692      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
 800b1d6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b1da:	d02e      	beq.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 800b1dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b1e0:	d107      	bne.n	800b1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x36e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b1e2:	4b72      	ldr	r3, [pc, #456]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b1e4:	6818      	ldr	r0, [r3, #0]
 800b1e6:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 800b1ea:	f43f ae87 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = HSE_VALUE;
 800b1ee:	4871      	ldr	r0, [pc, #452]	@ (800b3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b1f0:	e684      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (srcclk)
 800b1f2:	2000      	movs	r0, #0
 800b1f4:	e682      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b1f6:	4b6d      	ldr	r3, [pc, #436]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b1f8:	6818      	ldr	r0, [r3, #0]
 800b1fa:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800b1fe:	f43f ae7d 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b202:	a804      	add	r0, sp, #16
 800b204:	f7ff fb3e 	bl	800a884 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b208:	9805      	ldr	r0, [sp, #20]
 800b20a:	e677      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b20c:	4b67      	ldr	r3, [pc, #412]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b20e:	6818      	ldr	r0, [r3, #0]
 800b210:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800b214:	f43f ae72 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b218:	a801      	add	r0, sp, #4
 800b21a:	f7ff fc33 	bl	800aa84 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b21e:	9802      	ldr	r0, [sp, #8]
 800b220:	e66c      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b222:	4b62      	ldr	r3, [pc, #392]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b224:	6818      	ldr	r0, [r3, #0]
 800b226:	f010 0004 	ands.w	r0, r0, #4
 800b22a:	f43f ae67 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b234:	485e      	ldr	r0, [pc, #376]	@ (800b3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800b236:	40d8      	lsrs	r0, r3
 800b238:	e660      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b23a:	4b5c      	ldr	r3, [pc, #368]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b23c:	6818      	ldr	r0, [r3, #0]
 800b23e:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 800b242:	f43f ae5b 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = CSI_VALUE;
 800b246:	485c      	ldr	r0, [pc, #368]	@ (800b3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800b248:	e658      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800b24a:	4b58      	ldr	r3, [pc, #352]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b24c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b24e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
    switch (srcclk)
 800b252:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b256:	d010      	beq.n	800b27a <HAL_RCCEx_GetPeriphCLKFreq+0x3f6>
 800b258:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b25c:	d018      	beq.n	800b290 <HAL_RCCEx_GetPeriphCLKFreq+0x40c>
 800b25e:	2b00      	cmp	r3, #0
 800b260:	f040 80e6 	bne.w	800b430 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b264:	4b51      	ldr	r3, [pc, #324]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b266:	6818      	ldr	r0, [r3, #0]
 800b268:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800b26c:	f43f ae46 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b270:	a804      	add	r0, sp, #16
 800b272:	f7ff fb07 	bl	800a884 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b276:	9804      	ldr	r0, [sp, #16]
 800b278:	e640      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b27a:	4b4c      	ldr	r3, [pc, #304]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b27c:	6818      	ldr	r0, [r3, #0]
 800b27e:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800b282:	f43f ae3b 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b286:	a801      	add	r0, sp, #4
 800b288:	f7ff fbfc 	bl	800aa84 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800b28c:	9803      	ldr	r0, [sp, #12]
 800b28e:	e635      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b290:	4a46      	ldr	r2, [pc, #280]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b292:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800b294:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b298:	6812      	ldr	r2, [r2, #0]
 800b29a:	f012 0f04 	tst.w	r2, #4
 800b29e:	d000      	beq.n	800b2a2 <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
 800b2a0:	b193      	cbz	r3, 800b2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x444>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b2a2:	4a42      	ldr	r2, [pc, #264]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b2a4:	6812      	ldr	r2, [r2, #0]
 800b2a6:	f412 7f80 	tst.w	r2, #256	@ 0x100
 800b2aa:	d003      	beq.n	800b2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x430>
 800b2ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b2b0:	f000 80c0 	beq.w	800b434 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b2b4:	4a3d      	ldr	r2, [pc, #244]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b2b6:	6812      	ldr	r2, [r2, #0]
 800b2b8:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 800b2bc:	d002      	beq.n	800b2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
 800b2be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b2c2:	d008      	beq.n	800b2d6 <HAL_RCCEx_GetPeriphCLKFreq+0x452>
          frequency = 0;
 800b2c4:	2000      	movs	r0, #0
 800b2c6:	e619      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b2c8:	4b38      	ldr	r3, [pc, #224]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b2d0:	4837      	ldr	r0, [pc, #220]	@ (800b3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800b2d2:	40d8      	lsrs	r0, r3
 800b2d4:	e612      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = HSE_VALUE;
 800b2d6:	4837      	ldr	r0, [pc, #220]	@ (800b3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b2d8:	e610      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800b2da:	4b34      	ldr	r3, [pc, #208]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b2dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    switch (srcclk)
 800b2de:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800b2e2:	d00a      	beq.n	800b2fa <HAL_RCCEx_GetPeriphCLKFreq+0x476>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b2e4:	4b31      	ldr	r3, [pc, #196]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b2e6:	6818      	ldr	r0, [r3, #0]
 800b2e8:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800b2ec:	f43f ae06 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b2f0:	a804      	add	r0, sp, #16
 800b2f2:	f7ff fac7 	bl	800a884 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800b2f6:	9806      	ldr	r0, [sp, #24]
 800b2f8:	e600      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b2fa:	4b2c      	ldr	r3, [pc, #176]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b2fc:	6818      	ldr	r0, [r3, #0]
 800b2fe:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 800b302:	f43f adfb 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b306:	a807      	add	r0, sp, #28
 800b308:	f7ff fcbc 	bl	800ac84 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b30c:	9808      	ldr	r0, [sp, #32]
 800b30e:	e5f5      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800b310:	4b26      	ldr	r3, [pc, #152]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b312:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b314:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
    switch (srcclk)
 800b318:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b31c:	d032      	beq.n	800b384 <HAL_RCCEx_GetPeriphCLKFreq+0x500>
 800b31e:	d80b      	bhi.n	800b338 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
 800b320:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b324:	d018      	beq.n	800b358 <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>
 800b326:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b32a:	d020      	beq.n	800b36e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800b32c:	b913      	cbnz	r3, 800b334 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800b32e:	f7ff fa97 	bl	800a860 <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 800b332:	e5e3      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (srcclk)
 800b334:	2000      	movs	r0, #0
 800b336:	e5e1      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
 800b338:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b33c:	d02e      	beq.n	800b39c <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 800b33e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b342:	d107      	bne.n	800b354 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b344:	4b19      	ldr	r3, [pc, #100]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b346:	6818      	ldr	r0, [r3, #0]
 800b348:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 800b34c:	f43f add6 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = HSE_VALUE;
 800b350:	4818      	ldr	r0, [pc, #96]	@ (800b3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b352:	e5d3      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (srcclk)
 800b354:	2000      	movs	r0, #0
 800b356:	e5d1      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b358:	4b14      	ldr	r3, [pc, #80]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b35a:	6818      	ldr	r0, [r3, #0]
 800b35c:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800b360:	f43f adcc 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b364:	a804      	add	r0, sp, #16
 800b366:	f7ff fa8d 	bl	800a884 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b36a:	9805      	ldr	r0, [sp, #20]
 800b36c:	e5c6      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b36e:	4b0f      	ldr	r3, [pc, #60]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b370:	6818      	ldr	r0, [r3, #0]
 800b372:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800b376:	f43f adc1 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b37a:	a801      	add	r0, sp, #4
 800b37c:	f7ff fb82 	bl	800aa84 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b380:	9802      	ldr	r0, [sp, #8]
 800b382:	e5bb      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b384:	4b09      	ldr	r3, [pc, #36]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b386:	6818      	ldr	r0, [r3, #0]
 800b388:	f010 0004 	ands.w	r0, r0, #4
 800b38c:	f43f adb6 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b396:	4806      	ldr	r0, [pc, #24]	@ (800b3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800b398:	40d8      	lsrs	r0, r3
 800b39a:	e5af      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b39c:	4b03      	ldr	r3, [pc, #12]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b39e:	6818      	ldr	r0, [r3, #0]
 800b3a0:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 800b3a4:	f43f adaa 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = CSI_VALUE;
 800b3a8:	4803      	ldr	r0, [pc, #12]	@ (800b3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800b3aa:	e5a7      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
 800b3ac:	58024400 	.word	0x58024400
 800b3b0:	03d09000 	.word	0x03d09000
 800b3b4:	007a1200 	.word	0x007a1200
 800b3b8:	003d0900 	.word	0x003d0900
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800b3bc:	4b1f      	ldr	r3, [pc, #124]	@ (800b43c <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800b3be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3c0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
    switch (srcclk)
 800b3c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b3c8:	d00c      	beq.n	800b3e4 <HAL_RCCEx_GetPeriphCLKFreq+0x560>
 800b3ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b3ce:	d014      	beq.n	800b3fa <HAL_RCCEx_GetPeriphCLKFreq+0x576>
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d131      	bne.n	800b438 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b3d4:	4b19      	ldr	r3, [pc, #100]	@ (800b43c <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800b3d6:	6818      	ldr	r0, [r3, #0]
 800b3d8:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 800b3dc:	f43f ad8e 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = HSE_VALUE;
 800b3e0:	4817      	ldr	r0, [pc, #92]	@ (800b440 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>)
 800b3e2:	e58b      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b3e4:	4b15      	ldr	r3, [pc, #84]	@ (800b43c <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800b3e6:	6818      	ldr	r0, [r3, #0]
 800b3e8:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 800b3ec:	f43f ad86 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b3f0:	a807      	add	r0, sp, #28
 800b3f2:	f7ff fc47 	bl	800ac84 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b3f6:	9808      	ldr	r0, [sp, #32]
 800b3f8:	e580      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b3fa:	4b10      	ldr	r3, [pc, #64]	@ (800b43c <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800b3fc:	6818      	ldr	r0, [r3, #0]
 800b3fe:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800b402:	f43f ad7b 	beq.w	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b406:	a804      	add	r0, sp, #16
 800b408:	f7ff fa3c 	bl	800a884 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b40c:	9805      	ldr	r0, [sp, #20]
 800b40e:	e575      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (saiclocksource)
 800b410:	2000      	movs	r0, #0
 800b412:	e573      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = CSI_VALUE;
 800b414:	480b      	ldr	r0, [pc, #44]	@ (800b444 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 800b416:	e571      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        frequency = EXTERNAL_CLOCK_VALUE;
 800b418:	480b      	ldr	r0, [pc, #44]	@ (800b448 <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>)
 800b41a:	e56f      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = CSI_VALUE;
 800b41c:	4809      	ldr	r0, [pc, #36]	@ (800b444 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 800b41e:	e56d      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        frequency = EXTERNAL_CLOCK_VALUE;
 800b420:	4809      	ldr	r0, [pc, #36]	@ (800b448 <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>)
 800b422:	e56b      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = CSI_VALUE;
 800b424:	4807      	ldr	r0, [pc, #28]	@ (800b444 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 800b426:	e569      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        frequency = EXTERNAL_CLOCK_VALUE;
 800b428:	4807      	ldr	r0, [pc, #28]	@ (800b448 <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>)
 800b42a:	e567      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = CSI_VALUE;
 800b42c:	4805      	ldr	r0, [pc, #20]	@ (800b444 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 800b42e:	e565      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (srcclk)
 800b430:	2000      	movs	r0, #0
 800b432:	e563      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = CSI_VALUE;
 800b434:	4803      	ldr	r0, [pc, #12]	@ (800b444 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 800b436:	e561      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (srcclk)
 800b438:	2000      	movs	r0, #0
  return frequency;
 800b43a:	e55f      	b.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x78>
 800b43c:	58024400 	.word	0x58024400
 800b440:	007a1200 	.word	0x007a1200
 800b444:	003d0900 	.word	0x003d0900
 800b448:	00bb8000 	.word	0x00bb8000

0800b44c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800b44c:	b538      	push	{r3, r4, r5, lr}
 800b44e:	4604      	mov	r4, r0

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800b450:	6803      	ldr	r3, [r0, #0]
 800b452:	4a0a      	ldr	r2, [pc, #40]	@ (800b47c <HAL_RTC_WaitForSynchro+0x30>)
 800b454:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 800b456:	f7f7 febd 	bl	80031d4 <HAL_GetTick>
 800b45a:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800b45c:	6823      	ldr	r3, [r4, #0]
 800b45e:	68db      	ldr	r3, [r3, #12]
 800b460:	f013 0f20 	tst.w	r3, #32
 800b464:	d107      	bne.n	800b476 <HAL_RTC_WaitForSynchro+0x2a>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800b466:	f7f7 feb5 	bl	80031d4 <HAL_GetTick>
 800b46a:	1b40      	subs	r0, r0, r5
 800b46c:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800b470:	d9f4      	bls.n	800b45c <HAL_RTC_WaitForSynchro+0x10>
      {
        return HAL_TIMEOUT;
 800b472:	2003      	movs	r0, #3
 800b474:	e000      	b.n	800b478 <HAL_RTC_WaitForSynchro+0x2c>
      }
    }

  return HAL_OK;
 800b476:	2000      	movs	r0, #0
}
 800b478:	bd38      	pop	{r3, r4, r5, pc}
 800b47a:	bf00      	nop
 800b47c:	0003ff5f 	.word	0x0003ff5f

0800b480 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800b480:	b570      	push	{r4, r5, r6, lr}
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800b482:	6803      	ldr	r3, [r0, #0]
 800b484:	68da      	ldr	r2, [r3, #12]
 800b486:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800b48a:	d002      	beq.n	800b492 <RTC_EnterInitMode+0x12>
  HAL_StatusTypeDef status = HAL_OK;
 800b48c:	2500      	movs	r5, #0
      }
    }
  }

  return status;
}
 800b48e:	4628      	mov	r0, r5
 800b490:	bd70      	pop	{r4, r5, r6, pc}
 800b492:	4604      	mov	r4, r0
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800b494:	f04f 32ff 	mov.w	r2, #4294967295
 800b498:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 800b49a:	f7f7 fe9b 	bl	80031d4 <HAL_GetTick>
 800b49e:	4606      	mov	r6, r0
  HAL_StatusTypeDef status = HAL_OK;
 800b4a0:	2500      	movs	r5, #0
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b4a2:	6823      	ldr	r3, [r4, #0]
 800b4a4:	68db      	ldr	r3, [r3, #12]
 800b4a6:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800b4aa:	d1f0      	bne.n	800b48e <RTC_EnterInitMode+0xe>
 800b4ac:	2d03      	cmp	r5, #3
 800b4ae:	d0ee      	beq.n	800b48e <RTC_EnterInitMode+0xe>
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800b4b0:	f7f7 fe90 	bl	80031d4 <HAL_GetTick>
 800b4b4:	1b83      	subs	r3, r0, r6
 800b4b6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b4ba:	d9f2      	bls.n	800b4a2 <RTC_EnterInitMode+0x22>
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b4bc:	2503      	movs	r5, #3
 800b4be:	f884 5021 	strb.w	r5, [r4, #33]	@ 0x21
 800b4c2:	e7ee      	b.n	800b4a2 <RTC_EnterInitMode+0x22>

0800b4c4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800b4c4:	b510      	push	{r4, lr}
 800b4c6:	4604      	mov	r4, r0

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800b4c8:	4b10      	ldr	r3, [pc, #64]	@ (800b50c <RTC_ExitInitMode+0x48>)
 800b4ca:	68da      	ldr	r2, [r3, #12]
 800b4cc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b4d0:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800b4d2:	689b      	ldr	r3, [r3, #8]
 800b4d4:	f013 0f20 	tst.w	r3, #32
 800b4d8:	d106      	bne.n	800b4e8 <RTC_ExitInitMode+0x24>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b4da:	f7ff ffb7 	bl	800b44c <HAL_RTC_WaitForSynchro>
 800b4de:	b198      	cbz	r0, 800b508 <RTC_ExitInitMode+0x44>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b4e0:	2003      	movs	r0, #3
 800b4e2:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800b4e6:	e00f      	b.n	800b508 <RTC_ExitInitMode+0x44>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b4e8:	4a08      	ldr	r2, [pc, #32]	@ (800b50c <RTC_ExitInitMode+0x48>)
 800b4ea:	6893      	ldr	r3, [r2, #8]
 800b4ec:	f023 0320 	bic.w	r3, r3, #32
 800b4f0:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b4f2:	f7ff ffab 	bl	800b44c <HAL_RTC_WaitForSynchro>
 800b4f6:	b110      	cbz	r0, 800b4fe <RTC_ExitInitMode+0x3a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b4f8:	2003      	movs	r0, #3
 800b4fa:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21
      status = HAL_TIMEOUT;
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b4fe:	4a03      	ldr	r2, [pc, #12]	@ (800b50c <RTC_ExitInitMode+0x48>)
 800b500:	6893      	ldr	r3, [r2, #8]
 800b502:	f043 0320 	orr.w	r3, r3, #32
 800b506:	6093      	str	r3, [r2, #8]
  }

  return status;
}
 800b508:	bd10      	pop	{r4, pc}
 800b50a:	bf00      	nop
 800b50c:	58004000 	.word	0x58004000

0800b510 <HAL_RTC_Init>:
  if(hrtc != NULL)
 800b510:	2800      	cmp	r0, #0
 800b512:	d04c      	beq.n	800b5ae <HAL_RTC_Init+0x9e>
{
 800b514:	b510      	push	{r4, lr}
 800b516:	4604      	mov	r4, r0
    if(hrtc->State == HAL_RTC_STATE_RESET)
 800b518:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800b51c:	b163      	cbz	r3, 800b538 <HAL_RTC_Init+0x28>
    hrtc->State = HAL_RTC_STATE_BUSY;
 800b51e:	2302      	movs	r3, #2
 800b520:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800b524:	6823      	ldr	r3, [r4, #0]
 800b526:	68da      	ldr	r2, [r3, #12]
 800b528:	f012 0f10 	tst.w	r2, #16
 800b52c:	d009      	beq.n	800b542 <HAL_RTC_Init+0x32>
      hrtc->State = HAL_RTC_STATE_READY;
 800b52e:	2301      	movs	r3, #1
 800b530:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
 800b534:	2000      	movs	r0, #0
}
 800b536:	bd10      	pop	{r4, pc}
      hrtc->Lock = HAL_UNLOCKED;
 800b538:	f880 3020 	strb.w	r3, [r0, #32]
      HAL_RTC_MspInit(hrtc);
 800b53c:	f7f6 ffce 	bl	80024dc <HAL_RTC_MspInit>
 800b540:	e7ed      	b.n	800b51e <HAL_RTC_Init+0xe>
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b542:	22ca      	movs	r2, #202	@ 0xca
 800b544:	625a      	str	r2, [r3, #36]	@ 0x24
 800b546:	6823      	ldr	r3, [r4, #0]
 800b548:	2253      	movs	r2, #83	@ 0x53
 800b54a:	625a      	str	r2, [r3, #36]	@ 0x24
      status = RTC_EnterInitMode(hrtc);
 800b54c:	4620      	mov	r0, r4
 800b54e:	f7ff ff97 	bl	800b480 <RTC_EnterInitMode>
      if (status == HAL_OK)
 800b552:	b118      	cbz	r0, 800b55c <HAL_RTC_Init+0x4c>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b554:	6823      	ldr	r3, [r4, #0]
 800b556:	22ff      	movs	r2, #255	@ 0xff
 800b558:	625a      	str	r2, [r3, #36]	@ 0x24
  return status;
 800b55a:	e7ec      	b.n	800b536 <HAL_RTC_Init+0x26>
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800b55c:	6822      	ldr	r2, [r4, #0]
 800b55e:	6891      	ldr	r1, [r2, #8]
 800b560:	4b14      	ldr	r3, [pc, #80]	@ (800b5b4 <HAL_RTC_Init+0xa4>)
 800b562:	400b      	ands	r3, r1
 800b564:	6093      	str	r3, [r2, #8]
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b566:	6822      	ldr	r2, [r4, #0]
 800b568:	6891      	ldr	r1, [r2, #8]
 800b56a:	6863      	ldr	r3, [r4, #4]
 800b56c:	6920      	ldr	r0, [r4, #16]
 800b56e:	4303      	orrs	r3, r0
 800b570:	69a0      	ldr	r0, [r4, #24]
 800b572:	4303      	orrs	r3, r0
 800b574:	430b      	orrs	r3, r1
 800b576:	6093      	str	r3, [r2, #8]
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 800b578:	6822      	ldr	r2, [r4, #0]
 800b57a:	68a1      	ldr	r1, [r4, #8]
 800b57c:	68e3      	ldr	r3, [r4, #12]
 800b57e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800b582:	6113      	str	r3, [r2, #16]
        status = RTC_ExitInitMode(hrtc);
 800b584:	4620      	mov	r0, r4
 800b586:	f7ff ff9d 	bl	800b4c4 <RTC_ExitInitMode>
      if(status == HAL_OK)
 800b58a:	2800      	cmp	r0, #0
 800b58c:	d1e2      	bne.n	800b554 <HAL_RTC_Init+0x44>
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800b58e:	6822      	ldr	r2, [r4, #0]
 800b590:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800b592:	f023 0303 	bic.w	r3, r3, #3
 800b596:	64d3      	str	r3, [r2, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800b598:	6822      	ldr	r2, [r4, #0]
 800b59a:	6cd1      	ldr	r1, [r2, #76]	@ 0x4c
 800b59c:	69e3      	ldr	r3, [r4, #28]
 800b59e:	6960      	ldr	r0, [r4, #20]
 800b5a0:	4303      	orrs	r3, r0
 800b5a2:	430b      	orrs	r3, r1
 800b5a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b5a6:	6823      	ldr	r3, [r4, #0]
 800b5a8:	22ff      	movs	r2, #255	@ 0xff
 800b5aa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 800b5ac:	e7bf      	b.n	800b52e <HAL_RTC_Init+0x1e>
  HAL_StatusTypeDef status = HAL_ERROR;
 800b5ae:	2001      	movs	r0, #1
}
 800b5b0:	4770      	bx	lr
 800b5b2:	bf00      	nop
 800b5b4:	ff8fffbf 	.word	0xff8fffbf

0800b5b8 <HAL_RTCEx_BKUPWrite>:

  /* Point on address of first backup register */
#if defined(TAMP)
  tmp = (uint32_t) &(((TAMP_TypeDef *)((uint32_t)hrtc->Instance + TAMP_OFFSET))->BKP0R);
#else
  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 800b5b8:	6803      	ldr	r3, [r0, #0]
 800b5ba:	3350      	adds	r3, #80	@ 0x50
#endif /* TAMP */

  tmp += (BackupRegister * 4U);

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800b5bc:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 800b5c0:	4770      	bx	lr

0800b5c2 <HAL_RTCEx_BKUPRead>:

  /* Point on address of first backup register */
#if defined(TAMP)
  tmp = (uint32_t) &(((TAMP_TypeDef *)((uint32_t)hrtc->Instance + TAMP_OFFSET))->BKP0R);
#else
  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 800b5c2:	6803      	ldr	r3, [r0, #0]
 800b5c4:	3350      	adds	r3, #80	@ 0x50
#endif /* TAMP */

  tmp += (BackupRegister * 4U);

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800b5c6:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
}
 800b5ca:	4770      	bx	lr

0800b5cc <SAI_InterruptFlag>:
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800b5cc:	2901      	cmp	r1, #1
 800b5ce:	bf0c      	ite	eq
 800b5d0:	2309      	moveq	r3, #9
 800b5d2:	2301      	movne	r3, #1
  if (mode == SAI_MODE_IT)
  {
    tmpIT |= SAI_IT_FREQ;
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800b5d4:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 800b5d6:	2a08      	cmp	r2, #8
 800b5d8:	d008      	beq.n	800b5ec <SAI_InterruptFlag+0x20>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
  {
    tmpIT |= SAI_IT_CNRDY;
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800b5da:	6842      	ldr	r2, [r0, #4]
 800b5dc:	3a02      	subs	r2, #2
 800b5de:	2a01      	cmp	r2, #1
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800b5e0:	bf94      	ite	ls
 800b5e2:	f043 0060 	orrls.w	r0, r3, #96	@ 0x60
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800b5e6:	f043 0004 	orrhi.w	r0, r3, #4
  }
  return tmpIT;
}
 800b5ea:	4770      	bx	lr
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800b5ec:	6842      	ldr	r2, [r0, #4]
 800b5ee:	f022 0202 	bic.w	r2, r2, #2
 800b5f2:	2a01      	cmp	r2, #1
 800b5f4:	bf14      	ite	ne
 800b5f6:	2200      	movne	r2, #0
 800b5f8:	2201      	moveq	r2, #1
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800b5fa:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800b5fe:	e7ec      	b.n	800b5da <SAI_InterruptFlag+0xe>

0800b600 <SAI_Disable>:
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800b600:	4b0e      	ldr	r3, [pc, #56]	@ (800b63c <SAI_Disable+0x3c>)
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	4a0e      	ldr	r2, [pc, #56]	@ (800b640 <SAI_Disable+0x40>)
 800b606:	fba2 2303 	umull	r2, r3, r2, r3
 800b60a:	0b1b      	lsrs	r3, r3, #12
 800b60c:	009b      	lsls	r3, r3, #2
  HAL_StatusTypeDef status = HAL_OK;

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800b60e:	6801      	ldr	r1, [r0, #0]
 800b610:	680a      	ldr	r2, [r1, #0]
 800b612:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800b616:	600a      	str	r2, [r1, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800b618:	b13b      	cbz	r3, 800b62a <SAI_Disable+0x2a>
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
      status = HAL_TIMEOUT;
      break;
    }
    count--;
 800b61a:	3b01      	subs	r3, #1
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800b61c:	6802      	ldr	r2, [r0, #0]
 800b61e:	6812      	ldr	r2, [r2, #0]
 800b620:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 800b624:	d1f8      	bne.n	800b618 <SAI_Disable+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 800b626:	2000      	movs	r0, #0

  return status;
}
 800b628:	4770      	bx	lr
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800b62a:	f8d0 3094 	ldr.w	r3, [r0, #148]	@ 0x94
 800b62e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b632:	f8c0 3094 	str.w	r3, [r0, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800b636:	2003      	movs	r0, #3
      break;
 800b638:	4770      	bx	lr
 800b63a:	bf00      	nop
 800b63c:	24000004 	.word	0x24000004
 800b640:	95cbec1b 	.word	0x95cbec1b

0800b644 <HAL_SAI_Init>:
{
 800b644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hsai == NULL)
 800b646:	2800      	cmp	r0, #0
 800b648:	f000 8158 	beq.w	800b8fc <HAL_SAI_Init+0x2b8>
 800b64c:	4604      	mov	r4, r0
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800b64e:	f890 5038 	ldrb.w	r5, [r0, #56]	@ 0x38
 800b652:	2d01      	cmp	r5, #1
 800b654:	d00e      	beq.n	800b674 <HAL_SAI_Init+0x30>
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800b656:	6823      	ldr	r3, [r4, #0]
 800b658:	4aaa      	ldr	r2, [pc, #680]	@ (800b904 <HAL_SAI_Init+0x2c0>)
 800b65a:	4293      	cmp	r3, r2
 800b65c:	d01f      	beq.n	800b69e <HAL_SAI_Init+0x5a>
 800b65e:	3220      	adds	r2, #32
 800b660:	4293      	cmp	r3, r2
 800b662:	d01c      	beq.n	800b69e <HAL_SAI_Init+0x5a>
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 800b664:	4aa8      	ldr	r2, [pc, #672]	@ (800b908 <HAL_SAI_Init+0x2c4>)
 800b666:	4293      	cmp	r3, r2
 800b668:	d017      	beq.n	800b69a <HAL_SAI_Init+0x56>
 800b66a:	3220      	adds	r2, #32
 800b66c:	4293      	cmp	r3, r2
 800b66e:	d014      	beq.n	800b69a <HAL_SAI_Init+0x56>
    return HAL_ERROR;
 800b670:	2501      	movs	r5, #1
 800b672:	e0ec      	b.n	800b84e <HAL_SAI_Init+0x20a>
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800b674:	6803      	ldr	r3, [r0, #0]
 800b676:	4aa3      	ldr	r2, [pc, #652]	@ (800b904 <HAL_SAI_Init+0x2c0>)
 800b678:	4293      	cmp	r3, r2
 800b67a:	d006      	beq.n	800b68a <HAL_SAI_Init+0x46>
 800b67c:	f102 52c0 	add.w	r2, r2, #402653184	@ 0x18000000
 800b680:	f5a2 3282 	sub.w	r2, r2, #66560	@ 0x10400
 800b684:	4293      	cmp	r3, r2
 800b686:	f040 80e2 	bne.w	800b84e <HAL_SAI_Init+0x20a>
 800b68a:	6863      	ldr	r3, [r4, #4]
 800b68c:	2b01      	cmp	r3, #1
 800b68e:	f040 80de 	bne.w	800b84e <HAL_SAI_Init+0x20a>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800b692:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800b694:	2b00      	cmp	r3, #0
 800b696:	d0de      	beq.n	800b656 <HAL_SAI_Init+0x12>
 800b698:	e0d9      	b.n	800b84e <HAL_SAI_Init+0x20a>
    SaiBaseAddress = SAI4;
 800b69a:	4e9c      	ldr	r6, [pc, #624]	@ (800b90c <HAL_SAI_Init+0x2c8>)
 800b69c:	e000      	b.n	800b6a0 <HAL_SAI_Init+0x5c>
    SaiBaseAddress = SAI1;
 800b69e:	4e9c      	ldr	r6, [pc, #624]	@ (800b910 <HAL_SAI_Init+0x2cc>)
  if (hsai->State == HAL_SAI_STATE_RESET)
 800b6a0:	f894 3091 	ldrb.w	r3, [r4, #145]	@ 0x91
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	f000 80d4 	beq.w	800b852 <HAL_SAI_Init+0x20e>
  if(SAI_Disable(hsai) != HAL_OK)
 800b6aa:	4620      	mov	r0, r4
 800b6ac:	f7ff ffa8 	bl	800b600 <SAI_Disable>
 800b6b0:	4605      	mov	r5, r0
 800b6b2:	2800      	cmp	r0, #0
 800b6b4:	f040 8124 	bne.w	800b900 <HAL_SAI_Init+0x2bc>
  hsai->State = HAL_SAI_STATE_BUSY;
 800b6b8:	2302      	movs	r3, #2
 800b6ba:	f884 3091 	strb.w	r3, [r4, #145]	@ 0x91
  switch (hsai->Init.SynchroExt)
 800b6be:	68e3      	ldr	r3, [r4, #12]
 800b6c0:	2b01      	cmp	r3, #1
 800b6c2:	f000 80cc 	beq.w	800b85e <HAL_SAI_Init+0x21a>
 800b6c6:	2b02      	cmp	r3, #2
 800b6c8:	bf14      	ite	ne
 800b6ca:	2300      	movne	r3, #0
 800b6cc:	2301      	moveq	r3, #1
 800b6ce:	015b      	lsls	r3, r3, #5
  switch (hsai->Init.Synchro)
 800b6d0:	68a7      	ldr	r7, [r4, #8]
 800b6d2:	2f02      	cmp	r7, #2
 800b6d4:	f000 80ca 	beq.w	800b86c <HAL_SAI_Init+0x228>
 800b6d8:	2f05      	cmp	r7, #5
 800b6da:	f000 80c2 	beq.w	800b862 <HAL_SAI_Init+0x21e>
 800b6de:	2f01      	cmp	r7, #1
 800b6e0:	bf14      	ite	ne
 800b6e2:	2700      	movne	r7, #0
 800b6e4:	2701      	moveq	r7, #1
 800b6e6:	02bf      	lsls	r7, r7, #10
  SaiBaseAddress->GCR = tmpregisterGCR;
 800b6e8:	6033      	str	r3, [r6, #0]
  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800b6ea:	6a23      	ldr	r3, [r4, #32]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d037      	beq.n	800b760 <HAL_SAI_Init+0x11c>
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800b6f0:	6823      	ldr	r3, [r4, #0]
 800b6f2:	4a84      	ldr	r2, [pc, #528]	@ (800b904 <HAL_SAI_Init+0x2c0>)
 800b6f4:	4293      	cmp	r3, r2
 800b6f6:	f000 80bc 	beq.w	800b872 <HAL_SAI_Init+0x22e>
 800b6fa:	3220      	adds	r2, #32
 800b6fc:	4293      	cmp	r3, r2
 800b6fe:	f000 80b8 	beq.w	800b872 <HAL_SAI_Init+0x22e>
    uint32_t freq = 0;
 800b702:	2000      	movs	r0, #0
    if (hsai->Instance == SAI4_Block_A)
 800b704:	6822      	ldr	r2, [r4, #0]
 800b706:	4b80      	ldr	r3, [pc, #512]	@ (800b908 <HAL_SAI_Init+0x2c4>)
 800b708:	429a      	cmp	r2, r3
 800b70a:	f000 80b8 	beq.w	800b87e <HAL_SAI_Init+0x23a>
    if (hsai->Instance == SAI4_Block_B)
 800b70e:	6822      	ldr	r2, [r4, #0]
 800b710:	4b80      	ldr	r3, [pc, #512]	@ (800b914 <HAL_SAI_Init+0x2d0>)
 800b712:	429a      	cmp	r2, r3
 800b714:	f000 80b9 	beq.w	800b88a <HAL_SAI_Init+0x246>
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800b718:	69a3      	ldr	r3, [r4, #24]
 800b71a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800b71e:	f000 80ba 	beq.w	800b896 <HAL_SAI_Init+0x252>
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 800b722:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b724:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b728:	bf14      	ite	ne
 800b72a:	2301      	movne	r3, #1
 800b72c:	2302      	moveq	r3, #2
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800b72e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800b732:	0040      	lsls	r0, r0, #1
 800b734:	6a22      	ldr	r2, [r4, #32]
 800b736:	fb02 f303 	mul.w	r3, r2, r3
 800b73a:	021b      	lsls	r3, r3, #8
 800b73c:	fbb0 f0f3 	udiv	r0, r0, r3
    hsai->Init.Mckdiv = tmpval / 10U;
 800b740:	4b75      	ldr	r3, [pc, #468]	@ (800b918 <HAL_SAI_Init+0x2d4>)
 800b742:	fba3 2300 	umull	r2, r3, r3, r0
 800b746:	08db      	lsrs	r3, r3, #3
    if ((tmpval % 10U) > 8U)
 800b748:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800b74c:	eba0 0042 	sub.w	r0, r0, r2, lsl #1
 800b750:	2808      	cmp	r0, #8
      hsai->Init.Mckdiv += 1U;
 800b752:	bf88      	it	hi
 800b754:	3301      	addhi	r3, #1
    hsai->Init.Mckdiv = tmpval / 10U;
 800b756:	6263      	str	r3, [r4, #36]	@ 0x24
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800b758:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800b75a:	2b04      	cmp	r3, #4
 800b75c:	f000 80af 	beq.w	800b8be <HAL_SAI_Init+0x27a>
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800b760:	6863      	ldr	r3, [r4, #4]
 800b762:	f033 0302 	bics.w	r3, r3, #2
 800b766:	f040 80ae 	bne.w	800b8c6 <HAL_SAI_Init+0x282>
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800b76a:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800b76c:	3a01      	subs	r2, #1
 800b76e:	bf18      	it	ne
 800b770:	2201      	movne	r2, #1
 800b772:	ea4f 2c42 	mov.w	ip, r2, lsl #9
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800b776:	6821      	ldr	r1, [r4, #0]
 800b778:	6808      	ldr	r0, [r1, #0]
 800b77a:	4b68      	ldr	r3, [pc, #416]	@ (800b91c <HAL_SAI_Init+0x2d8>)
 800b77c:	4003      	ands	r3, r0
 800b77e:	600b      	str	r3, [r1, #0]
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800b780:	6821      	ldr	r1, [r4, #0]
 800b782:	6808      	ldr	r0, [r1, #0]
 800b784:	6863      	ldr	r3, [r4, #4]
 800b786:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800b788:	4313      	orrs	r3, r2
 800b78a:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 800b78c:	4313      	orrs	r3, r2
 800b78e:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 800b790:	4313      	orrs	r3, r2
 800b792:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800b794:	4313      	orrs	r3, r2
 800b796:	6962      	ldr	r2, [r4, #20]
 800b798:	4313      	orrs	r3, r2
 800b79a:	69a2      	ldr	r2, [r4, #24]
 800b79c:	4313      	orrs	r3, r2
 800b79e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800b7a0:	4313      	orrs	r3, r2
 800b7a2:	6922      	ldr	r2, [r4, #16]
 800b7a4:	4313      	orrs	r3, r2
 800b7a6:	4303      	orrs	r3, r0
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800b7a8:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800b7aa:	ea43 5300 	orr.w	r3, r3, r0, lsl #20
 800b7ae:	433b      	orrs	r3, r7
 800b7b0:	ea43 030c 	orr.w	r3, r3, ip
 800b7b4:	600b      	str	r3, [r1, #0]
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800b7b6:	6822      	ldr	r2, [r4, #0]
 800b7b8:	6851      	ldr	r1, [r2, #4]
 800b7ba:	4b59      	ldr	r3, [pc, #356]	@ (800b920 <HAL_SAI_Init+0x2dc>)
 800b7bc:	400b      	ands	r3, r1
 800b7be:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800b7c0:	6822      	ldr	r2, [r4, #0]
 800b7c2:	6851      	ldr	r1, [r2, #4]
 800b7c4:	69e3      	ldr	r3, [r4, #28]
 800b7c6:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800b7c8:	4303      	orrs	r3, r0
 800b7ca:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 800b7cc:	4303      	orrs	r3, r0
 800b7ce:	430b      	orrs	r3, r1
 800b7d0:	6053      	str	r3, [r2, #4]
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800b7d2:	6822      	ldr	r2, [r4, #0]
 800b7d4:	6891      	ldr	r1, [r2, #8]
 800b7d6:	4b53      	ldr	r3, [pc, #332]	@ (800b924 <HAL_SAI_Init+0x2e0>)
 800b7d8:	400b      	ands	r3, r1
 800b7da:	6093      	str	r3, [r2, #8]
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800b7dc:	6821      	ldr	r1, [r4, #0]
 800b7de:	688a      	ldr	r2, [r1, #8]
 800b7e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b7e2:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 800b7e4:	4303      	orrs	r3, r0
 800b7e6:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 800b7e8:	4303      	orrs	r3, r0
 800b7ea:	4313      	orrs	r3, r2
 800b7ec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b7ee:	3a01      	subs	r2, #1
 800b7f0:	4313      	orrs	r3, r2
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800b7f2:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800b7f4:	3a01      	subs	r2, #1
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800b7f6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800b7fa:	608b      	str	r3, [r1, #8]
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800b7fc:	6822      	ldr	r2, [r4, #0]
 800b7fe:	68d3      	ldr	r3, [r2, #12]
 800b800:	f423 637d 	bic.w	r3, r3, #4048	@ 0xfd0
 800b804:	f023 030f 	bic.w	r3, r3, #15
 800b808:	041b      	lsls	r3, r3, #16
 800b80a:	0c1b      	lsrs	r3, r3, #16
 800b80c:	60d3      	str	r3, [r2, #12]
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800b80e:	6821      	ldr	r1, [r4, #0]
 800b810:	68ca      	ldr	r2, [r1, #12]
 800b812:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 800b814:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 800b816:	4303      	orrs	r3, r0
 800b818:	4313      	orrs	r3, r2
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800b81a:	6f62      	ldr	r2, [r4, #116]	@ 0x74
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800b81c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800b820:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 800b822:	3a01      	subs	r2, #1
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800b824:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800b828:	60cb      	str	r3, [r1, #12]
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 800b82a:	6823      	ldr	r3, [r4, #0]
 800b82c:	4a35      	ldr	r2, [pc, #212]	@ (800b904 <HAL_SAI_Init+0x2c0>)
 800b82e:	4293      	cmp	r3, r2
 800b830:	d051      	beq.n	800b8d6 <HAL_SAI_Init+0x292>
 800b832:	f102 52c0 	add.w	r2, r2, #402653184	@ 0x18000000
 800b836:	f5a2 3282 	sub.w	r2, r2, #66560	@ 0x10400
 800b83a:	4293      	cmp	r3, r2
 800b83c:	d04b      	beq.n	800b8d6 <HAL_SAI_Init+0x292>
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800b83e:	2300      	movs	r3, #0
 800b840:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
  hsai->State = HAL_SAI_STATE_READY;
 800b844:	2201      	movs	r2, #1
 800b846:	f884 2091 	strb.w	r2, [r4, #145]	@ 0x91
  __HAL_UNLOCK(hsai);
 800b84a:	f884 3090 	strb.w	r3, [r4, #144]	@ 0x90
}
 800b84e:	4628      	mov	r0, r5
 800b850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hsai->Lock = HAL_UNLOCKED;
 800b852:	f884 3090 	strb.w	r3, [r4, #144]	@ 0x90
    HAL_SAI_MspInit(hsai);
 800b856:	4620      	mov	r0, r4
 800b858:	f7f7 f950 	bl	8002afc <HAL_SAI_MspInit>
 800b85c:	e725      	b.n	800b6aa <HAL_SAI_Init+0x66>
  switch (hsai->Init.SynchroExt)
 800b85e:	2310      	movs	r3, #16
 800b860:	e736      	b.n	800b6d0 <HAL_SAI_Init+0x8c>
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 800b862:	f043 0303 	orr.w	r3, r3, #3
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800b866:	f44f 6700 	mov.w	r7, #2048	@ 0x800
      break;
 800b86a:	e73d      	b.n	800b6e8 <HAL_SAI_Init+0xa4>
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800b86c:	f44f 6700 	mov.w	r7, #2048	@ 0x800
 800b870:	e73a      	b.n	800b6e8 <HAL_SAI_Init+0xa4>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800b872:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800b876:	2100      	movs	r1, #0
 800b878:	f7ff fb04 	bl	800ae84 <HAL_RCCEx_GetPeriphCLKFreq>
 800b87c:	e742      	b.n	800b704 <HAL_SAI_Init+0xc0>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 800b87e:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800b882:	2100      	movs	r1, #0
 800b884:	f7ff fafe 	bl	800ae84 <HAL_RCCEx_GetPeriphCLKFreq>
 800b888:	e741      	b.n	800b70e <HAL_SAI_Init+0xca>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 800b88a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800b88e:	2100      	movs	r1, #0
 800b890:	f7ff faf8 	bl	800ae84 <HAL_RCCEx_GetPeriphCLKFreq>
 800b894:	e740      	b.n	800b718 <HAL_SAI_Init+0xd4>
      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800b896:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800b898:	2b04      	cmp	r3, #4
 800b89a:	d00b      	beq.n	800b8b4 <HAL_SAI_Init+0x270>
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 800b89c:	2b08      	cmp	r3, #8
 800b89e:	d00b      	beq.n	800b8b8 <HAL_SAI_Init+0x274>
        tmpframelength = hsai->FrameInit.FrameLength;
 800b8a0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 800b8a2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800b8a6:	0040      	lsls	r0, r0, #1
 800b8a8:	6a22      	ldr	r2, [r4, #32]
 800b8aa:	fb02 f303 	mul.w	r3, r2, r3
 800b8ae:	fbb0 f0f3 	udiv	r0, r0, r3
 800b8b2:	e745      	b.n	800b740 <HAL_SAI_Init+0xfc>
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 800b8b4:	2340      	movs	r3, #64	@ 0x40
 800b8b6:	e7f4      	b.n	800b8a2 <HAL_SAI_Init+0x25e>
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 800b8b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b8bc:	e7f1      	b.n	800b8a2 <HAL_SAI_Init+0x25e>
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800b8be:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b8c0:	085b      	lsrs	r3, r3, #1
 800b8c2:	6263      	str	r3, [r4, #36]	@ 0x24
 800b8c4:	e74c      	b.n	800b760 <HAL_SAI_Init+0x11c>
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800b8c6:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800b8c8:	2a01      	cmp	r2, #1
 800b8ca:	bf14      	ite	ne
 800b8cc:	2200      	movne	r2, #0
 800b8ce:	2201      	moveq	r2, #1
 800b8d0:	ea4f 2c42 	mov.w	ip, r2, lsl #9
 800b8d4:	e74f      	b.n	800b776 <HAL_SAI_Init+0x132>
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800b8d6:	6c73      	ldr	r3, [r6, #68]	@ 0x44
 800b8d8:	f023 0301 	bic.w	r3, r3, #1
 800b8dc:	6473      	str	r3, [r6, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800b8de:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 800b8e2:	2b01      	cmp	r3, #1
 800b8e4:	d1ab      	bne.n	800b83e <HAL_SAI_Init+0x1fa>
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800b8e6:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800b8e8:	1e5a      	subs	r2, r3, #1
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800b8ea:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b8ec:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800b8f0:	6473      	str	r3, [r6, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 800b8f2:	6c73      	ldr	r3, [r6, #68]	@ 0x44
 800b8f4:	f043 0301 	orr.w	r3, r3, #1
 800b8f8:	6473      	str	r3, [r6, #68]	@ 0x44
 800b8fa:	e7a0      	b.n	800b83e <HAL_SAI_Init+0x1fa>
    return HAL_ERROR;
 800b8fc:	2501      	movs	r5, #1
 800b8fe:	e7a6      	b.n	800b84e <HAL_SAI_Init+0x20a>
    return HAL_ERROR;
 800b900:	2501      	movs	r5, #1
 800b902:	e7a4      	b.n	800b84e <HAL_SAI_Init+0x20a>
 800b904:	40015804 	.word	0x40015804
 800b908:	58005404 	.word	0x58005404
 800b90c:	58005400 	.word	0x58005400
 800b910:	40015800 	.word	0x40015800
 800b914:	58005424 	.word	0x58005424
 800b918:	cccccccd 	.word	0xcccccccd
 800b91c:	f005c010 	.word	0xf005c010
 800b920:	ffff1ff0 	.word	0xffff1ff0
 800b924:	fff88000 	.word	0xfff88000

0800b928 <HAL_SAI_InitProtocol>:
{
 800b928:	b510      	push	{r4, lr}
 800b92a:	4684      	mov	ip, r0
  switch (protocol)
 800b92c:	2902      	cmp	r1, #2
 800b92e:	d930      	bls.n	800b992 <HAL_SAI_InitProtocol+0x6a>
 800b930:	1ec8      	subs	r0, r1, #3
 800b932:	2801      	cmp	r0, #1
 800b934:	f200 80cc 	bhi.w	800bad0 <HAL_SAI_InitProtocol+0x1a8>
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800b938:	2000      	movs	r0, #0
 800b93a:	f8cc 0044 	str.w	r0, [ip, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800b93e:	f8cc 004c 	str.w	r0, [ip, #76]	@ 0x4c
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800b942:	f8dc 4004 	ldr.w	r4, [ip, #4]
 800b946:	f034 0402 	bics.w	r4, r4, #2
 800b94a:	bf0c      	ite	eq
 800b94c:	2401      	moveq	r4, #1
 800b94e:	4604      	movne	r4, r0
 800b950:	f8cc 4050 	str.w	r4, [ip, #80]	@ 0x50
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 800b954:	f8cc 005c 	str.w	r0, [ip, #92]	@ 0x5c
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800b958:	f44f 3400 	mov.w	r4, #131072	@ 0x20000
 800b95c:	f8cc 4060 	str.w	r4, [ip, #96]	@ 0x60
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800b960:	f44f 2480 	mov.w	r4, #262144	@ 0x40000
 800b964:	f8cc 4064 	str.w	r4, [ip, #100]	@ 0x64
  hsai->SlotInit.FirstBitOffset  = 0;
 800b968:	f8cc 0068 	str.w	r0, [ip, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 800b96c:	f8cc 3070 	str.w	r3, [ip, #112]	@ 0x70
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800b970:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800b974:	f8cc 0074 	str.w	r0, [ip, #116]	@ 0x74
      hsai->FrameInit.ActiveFrameLength = 13;
 800b978:	2904      	cmp	r1, #4
 800b97a:	bf0c      	ite	eq
 800b97c:	2101      	moveq	r1, #1
 800b97e:	210d      	movne	r1, #13
 800b980:	f8cc 1058 	str.w	r1, [ip, #88]	@ 0x58
  switch (datasize)
 800b984:	2a03      	cmp	r2, #3
 800b986:	f200 80a7 	bhi.w	800bad8 <HAL_SAI_InitProtocol+0x1b0>
 800b98a:	e8df f002 	tbb	[pc, r2]
 800b98e:	9386      	.short	0x9386
 800b990:	9b97      	.short	0x9b97
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800b992:	2000      	movs	r0, #0
 800b994:	f8cc 0044 	str.w	r0, [ip, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800b998:	f8cc 004c 	str.w	r0, [ip, #76]	@ 0x4c
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800b99c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 800b9a0:	f034 0402 	bics.w	r4, r4, #2
 800b9a4:	bf14      	ite	ne
 800b9a6:	2401      	movne	r4, #1
 800b9a8:	4604      	moveq	r4, r0
 800b9aa:	f8cc 4050 	str.w	r4, [ip, #80]	@ 0x50
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 800b9ae:	f44f 3480 	mov.w	r4, #65536	@ 0x10000
 800b9b2:	f8cc 405c 	str.w	r4, [ip, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800b9b6:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 800b9ba:	f8cc 4074 	str.w	r4, [ip, #116]	@ 0x74
  hsai->SlotInit.FirstBitOffset  = 0;
 800b9be:	f8cc 0068 	str.w	r0, [ip, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 800b9c2:	f8cc 3070 	str.w	r3, [ip, #112]	@ 0x70
  if ((nbslot & 0x1U) != 0U)
 800b9c6:	f013 0f01 	tst.w	r3, #1
 800b9ca:	f040 8083 	bne.w	800bad4 <HAL_SAI_InitProtocol+0x1ac>
  if (protocol == SAI_I2S_STANDARD)
 800b9ce:	b959      	cbnz	r1, 800b9e8 <HAL_SAI_InitProtocol+0xc0>
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800b9d0:	f8cc 0060 	str.w	r0, [ip, #96]	@ 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800b9d4:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800b9d8:	f8cc 0064 	str.w	r0, [ip, #100]	@ 0x64
  switch (datasize)
 800b9dc:	2a03      	cmp	r2, #3
 800b9de:	d875      	bhi.n	800bacc <HAL_SAI_InitProtocol+0x1a4>
 800b9e0:	e8df f002 	tbb	[pc, r2]
 800b9e4:	4935220f 	.word	0x4935220f
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 800b9e8:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800b9ec:	f8cc 0060 	str.w	r0, [ip, #96]	@ 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 800b9f0:	2000      	movs	r0, #0
 800b9f2:	f8cc 0064 	str.w	r0, [ip, #100]	@ 0x64
  switch (datasize)
 800b9f6:	2a03      	cmp	r2, #3
 800b9f8:	d84b      	bhi.n	800ba92 <HAL_SAI_InitProtocol+0x16a>
 800b9fa:	e8df f002 	tbb	[pc, r2]
 800b9fe:	1502      	.short	0x1502
 800ba00:	3c28      	.short	0x3c28
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800ba02:	2280      	movs	r2, #128	@ 0x80
 800ba04:	f8cc 2048 	str.w	r2, [ip, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 800ba08:	085b      	lsrs	r3, r3, #1
 800ba0a:	015a      	lsls	r2, r3, #5
 800ba0c:	f8cc 2054 	str.w	r2, [ip, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 800ba10:	011b      	lsls	r3, r3, #4
 800ba12:	f8cc 3058 	str.w	r3, [ip, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800ba16:	2340      	movs	r3, #64	@ 0x40
 800ba18:	f8cc 306c 	str.w	r3, [ip, #108]	@ 0x6c
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800ba1c:	2902      	cmp	r1, #2
 800ba1e:	d145      	bne.n	800baac <HAL_SAI_InitProtocol+0x184>
  HAL_StatusTypeDef status = HAL_OK;
 800ba20:	2000      	movs	r0, #0
  if (status == HAL_OK)
 800ba22:	2800      	cmp	r0, #0
 800ba24:	d042      	beq.n	800baac <HAL_SAI_InitProtocol+0x184>
}
 800ba26:	bd10      	pop	{r4, pc}
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800ba28:	2280      	movs	r2, #128	@ 0x80
 800ba2a:	f8cc 2048 	str.w	r2, [ip, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800ba2e:	085b      	lsrs	r3, r3, #1
 800ba30:	0198      	lsls	r0, r3, #6
 800ba32:	f8cc 0054 	str.w	r0, [ip, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800ba36:	015b      	lsls	r3, r3, #5
 800ba38:	f8cc 3058 	str.w	r3, [ip, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800ba3c:	f8cc 206c 	str.w	r2, [ip, #108]	@ 0x6c
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800ba40:	2902      	cmp	r1, #2
 800ba42:	d133      	bne.n	800baac <HAL_SAI_InitProtocol+0x184>
      hsai->SlotInit.FirstBitOffset = 16;
 800ba44:	2310      	movs	r3, #16
 800ba46:	f8cc 3068 	str.w	r3, [ip, #104]	@ 0x68
  return status;
 800ba4a:	2000      	movs	r0, #0
 800ba4c:	e7e9      	b.n	800ba22 <HAL_SAI_InitProtocol+0xfa>
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800ba4e:	22c0      	movs	r2, #192	@ 0xc0
 800ba50:	f8cc 2048 	str.w	r2, [ip, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800ba54:	085b      	lsrs	r3, r3, #1
 800ba56:	019a      	lsls	r2, r3, #6
 800ba58:	f8cc 2054 	str.w	r2, [ip, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800ba5c:	015b      	lsls	r3, r3, #5
 800ba5e:	f8cc 3058 	str.w	r3, [ip, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800ba62:	2380      	movs	r3, #128	@ 0x80
 800ba64:	f8cc 306c 	str.w	r3, [ip, #108]	@ 0x6c
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800ba68:	2902      	cmp	r1, #2
 800ba6a:	d11f      	bne.n	800baac <HAL_SAI_InitProtocol+0x184>
      hsai->SlotInit.FirstBitOffset = 8;
 800ba6c:	2308      	movs	r3, #8
 800ba6e:	f8cc 3068 	str.w	r3, [ip, #104]	@ 0x68
  return status;
 800ba72:	2000      	movs	r0, #0
 800ba74:	e7d5      	b.n	800ba22 <HAL_SAI_InitProtocol+0xfa>
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800ba76:	22e0      	movs	r2, #224	@ 0xe0
 800ba78:	f8cc 2048 	str.w	r2, [ip, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800ba7c:	085b      	lsrs	r3, r3, #1
 800ba7e:	019a      	lsls	r2, r3, #6
 800ba80:	f8cc 2054 	str.w	r2, [ip, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800ba84:	015b      	lsls	r3, r3, #5
 800ba86:	f8cc 3058 	str.w	r3, [ip, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800ba8a:	2380      	movs	r3, #128	@ 0x80
 800ba8c:	f8cc 306c 	str.w	r3, [ip, #108]	@ 0x6c
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 800ba90:	e00c      	b.n	800baac <HAL_SAI_InitProtocol+0x184>
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800ba92:	2902      	cmp	r1, #2
 800ba94:	d022      	beq.n	800badc <HAL_SAI_InitProtocol+0x1b4>
 800ba96:	2001      	movs	r0, #1
 800ba98:	e7c5      	b.n	800ba26 <HAL_SAI_InitProtocol+0xfe>
      hsai->FrameInit.FrameLength = 16U * nbslot;
 800ba9a:	011b      	lsls	r3, r3, #4
      break;
 800ba9c:	2280      	movs	r2, #128	@ 0x80
 800ba9e:	2140      	movs	r1, #64	@ 0x40
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800baa0:	f8cc 2048 	str.w	r2, [ip, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800baa4:	f8cc 3054 	str.w	r3, [ip, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800baa8:	f8cc 106c 	str.w	r1, [ip, #108]	@ 0x6c
    status = HAL_SAI_Init(hsai);
 800baac:	4660      	mov	r0, ip
 800baae:	f7ff fdc9 	bl	800b644 <HAL_SAI_Init>
 800bab2:	e7b8      	b.n	800ba26 <HAL_SAI_InitProtocol+0xfe>
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800bab4:	015b      	lsls	r3, r3, #5
      break;
 800bab6:	2280      	movs	r2, #128	@ 0x80
 800bab8:	4611      	mov	r1, r2
 800baba:	e7f1      	b.n	800baa0 <HAL_SAI_InitProtocol+0x178>
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800babc:	015b      	lsls	r3, r3, #5
      break;
 800babe:	22c0      	movs	r2, #192	@ 0xc0
 800bac0:	2180      	movs	r1, #128	@ 0x80
 800bac2:	e7ed      	b.n	800baa0 <HAL_SAI_InitProtocol+0x178>
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800bac4:	015b      	lsls	r3, r3, #5
      break;
 800bac6:	22e0      	movs	r2, #224	@ 0xe0
 800bac8:	2180      	movs	r1, #128	@ 0x80
 800baca:	e7e9      	b.n	800baa0 <HAL_SAI_InitProtocol+0x178>
  switch (datasize)
 800bacc:	2001      	movs	r0, #1
 800bace:	e7a8      	b.n	800ba22 <HAL_SAI_InitProtocol+0xfa>
  switch (protocol)
 800bad0:	2001      	movs	r0, #1
 800bad2:	e7a8      	b.n	800ba26 <HAL_SAI_InitProtocol+0xfe>
 800bad4:	2001      	movs	r0, #1
 800bad6:	e7a6      	b.n	800ba26 <HAL_SAI_InitProtocol+0xfe>
  switch (datasize)
 800bad8:	2001      	movs	r0, #1
  return status;
 800bada:	e7a4      	b.n	800ba26 <HAL_SAI_InitProtocol+0xfe>
 800badc:	2001      	movs	r0, #1
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 800bade:	e7a0      	b.n	800ba22 <HAL_SAI_InitProtocol+0xfa>

0800bae0 <HAL_SAI_DMAStop>:
{
 800bae0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hsai);
 800bae2:	f890 3090 	ldrb.w	r3, [r0, #144]	@ 0x90
 800bae6:	2b01      	cmp	r3, #1
 800bae8:	d04e      	beq.n	800bb88 <HAL_SAI_DMAStop+0xa8>
 800baea:	4604      	mov	r4, r0
 800baec:	2301      	movs	r3, #1
 800baee:	f880 3090 	strb.w	r3, [r0, #144]	@ 0x90
  if (SAI_Disable(hsai) != HAL_OK)
 800baf2:	f7ff fd85 	bl	800b600 <SAI_Disable>
 800baf6:	1e05      	subs	r5, r0, #0
 800baf8:	bf18      	it	ne
 800bafa:	2501      	movne	r5, #1
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800bafc:	6822      	ldr	r2, [r4, #0]
 800bafe:	6813      	ldr	r3, [r2, #0]
 800bb00:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800bb04:	6013      	str	r3, [r2, #0]
  if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 800bb06:	f894 3091 	ldrb.w	r3, [r4, #145]	@ 0x91
 800bb0a:	b2db      	uxtb	r3, r3
 800bb0c:	2b12      	cmp	r3, #18
 800bb0e:	d011      	beq.n	800bb34 <HAL_SAI_DMAStop+0x54>
  if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 800bb10:	f894 3091 	ldrb.w	r3, [r4, #145]	@ 0x91
 800bb14:	b2db      	uxtb	r3, r3
 800bb16:	2b22      	cmp	r3, #34	@ 0x22
 800bb18:	d021      	beq.n	800bb5e <HAL_SAI_DMAStop+0x7e>
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800bb1a:	6822      	ldr	r2, [r4, #0]
 800bb1c:	6853      	ldr	r3, [r2, #4]
 800bb1e:	f043 0308 	orr.w	r3, r3, #8
 800bb22:	6053      	str	r3, [r2, #4]
  hsai->State = HAL_SAI_STATE_READY;
 800bb24:	2301      	movs	r3, #1
 800bb26:	f884 3091 	strb.w	r3, [r4, #145]	@ 0x91
  __HAL_UNLOCK(hsai);
 800bb2a:	2300      	movs	r3, #0
 800bb2c:	f884 3090 	strb.w	r3, [r4, #144]	@ 0x90
}
 800bb30:	4628      	mov	r0, r5
 800bb32:	bd38      	pop	{r3, r4, r5, pc}
  if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 800bb34:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800bb38:	2800      	cmp	r0, #0
 800bb3a:	d0e9      	beq.n	800bb10 <HAL_SAI_DMAStop+0x30>
    if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 800bb3c:	f7f9 ff12 	bl	8005964 <HAL_DMA_Abort>
 800bb40:	2800      	cmp	r0, #0
 800bb42:	d0e5      	beq.n	800bb10 <HAL_SAI_DMAStop+0x30>
      if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800bb44:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800bb48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb4a:	2b80      	cmp	r3, #128	@ 0x80
 800bb4c:	d0e0      	beq.n	800bb10 <HAL_SAI_DMAStop+0x30>
        hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800bb4e:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 800bb52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb56:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
        status = HAL_ERROR;
 800bb5a:	2501      	movs	r5, #1
 800bb5c:	e7d8      	b.n	800bb10 <HAL_SAI_DMAStop+0x30>
  if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 800bb5e:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 800bb62:	2800      	cmp	r0, #0
 800bb64:	d0d9      	beq.n	800bb1a <HAL_SAI_DMAStop+0x3a>
    if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 800bb66:	f7f9 fefd 	bl	8005964 <HAL_DMA_Abort>
 800bb6a:	2800      	cmp	r0, #0
 800bb6c:	d0d5      	beq.n	800bb1a <HAL_SAI_DMAStop+0x3a>
      if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800bb6e:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800bb72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb74:	2b80      	cmp	r3, #128	@ 0x80
 800bb76:	d0d0      	beq.n	800bb1a <HAL_SAI_DMAStop+0x3a>
        hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800bb78:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 800bb7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb80:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
        status = HAL_ERROR;
 800bb84:	2501      	movs	r5, #1
 800bb86:	e7c8      	b.n	800bb1a <HAL_SAI_DMAStop+0x3a>
  __HAL_LOCK(hsai);
 800bb88:	2502      	movs	r5, #2
 800bb8a:	e7d1      	b.n	800bb30 <HAL_SAI_DMAStop+0x50>

0800bb8c <HAL_SAI_Abort>:
{
 800bb8c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hsai);
 800bb8e:	f890 3090 	ldrb.w	r3, [r0, #144]	@ 0x90
 800bb92:	2b01      	cmp	r3, #1
 800bb94:	d058      	beq.n	800bc48 <HAL_SAI_Abort+0xbc>
 800bb96:	4604      	mov	r4, r0
 800bb98:	2301      	movs	r3, #1
 800bb9a:	f880 3090 	strb.w	r3, [r0, #144]	@ 0x90
  if (SAI_Disable(hsai) != HAL_OK)
 800bb9e:	f7ff fd2f 	bl	800b600 <SAI_Disable>
 800bba2:	1e05      	subs	r5, r0, #0
 800bba4:	bf18      	it	ne
 800bba6:	2501      	movne	r5, #1
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800bba8:	6823      	ldr	r3, [r4, #0]
 800bbaa:	681a      	ldr	r2, [r3, #0]
 800bbac:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 800bbb0:	d00d      	beq.n	800bbce <HAL_SAI_Abort+0x42>
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800bbb2:	681a      	ldr	r2, [r3, #0]
 800bbb4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800bbb8:	601a      	str	r2, [r3, #0]
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX)&& (hsai->hdmatx != NULL))
 800bbba:	f894 3091 	ldrb.w	r3, [r4, #145]	@ 0x91
 800bbbe:	b2db      	uxtb	r3, r3
 800bbc0:	2b12      	cmp	r3, #18
 800bbc2:	d017      	beq.n	800bbf4 <HAL_SAI_Abort+0x68>
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 800bbc4:	f894 3091 	ldrb.w	r3, [r4, #145]	@ 0x91
 800bbc8:	b2db      	uxtb	r3, r3
 800bbca:	2b22      	cmp	r3, #34	@ 0x22
 800bbcc:	d027      	beq.n	800bc1e <HAL_SAI_Abort+0x92>
  hsai->Instance->IMR = 0;
 800bbce:	6823      	ldr	r3, [r4, #0]
 800bbd0:	2200      	movs	r2, #0
 800bbd2:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800bbd4:	6823      	ldr	r3, [r4, #0]
 800bbd6:	f04f 31ff 	mov.w	r1, #4294967295
 800bbda:	6199      	str	r1, [r3, #24]
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800bbdc:	6821      	ldr	r1, [r4, #0]
 800bbde:	684b      	ldr	r3, [r1, #4]
 800bbe0:	f043 0308 	orr.w	r3, r3, #8
 800bbe4:	604b      	str	r3, [r1, #4]
  hsai->State = HAL_SAI_STATE_READY;
 800bbe6:	2301      	movs	r3, #1
 800bbe8:	f884 3091 	strb.w	r3, [r4, #145]	@ 0x91
  __HAL_UNLOCK(hsai);
 800bbec:	f884 2090 	strb.w	r2, [r4, #144]	@ 0x90
}
 800bbf0:	4628      	mov	r0, r5
 800bbf2:	bd38      	pop	{r3, r4, r5, pc}
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX)&& (hsai->hdmatx != NULL))
 800bbf4:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800bbf8:	2800      	cmp	r0, #0
 800bbfa:	d0e3      	beq.n	800bbc4 <HAL_SAI_Abort+0x38>
      if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 800bbfc:	f7f9 feb2 	bl	8005964 <HAL_DMA_Abort>
 800bc00:	2800      	cmp	r0, #0
 800bc02:	d0df      	beq.n	800bbc4 <HAL_SAI_Abort+0x38>
        if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800bc04:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800bc08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc0a:	2b80      	cmp	r3, #128	@ 0x80
 800bc0c:	d0da      	beq.n	800bbc4 <HAL_SAI_Abort+0x38>
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800bc0e:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 800bc12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc16:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
          status = HAL_ERROR;
 800bc1a:	2501      	movs	r5, #1
 800bc1c:	e7d2      	b.n	800bbc4 <HAL_SAI_Abort+0x38>
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 800bc1e:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 800bc22:	2800      	cmp	r0, #0
 800bc24:	d0d3      	beq.n	800bbce <HAL_SAI_Abort+0x42>
      if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 800bc26:	f7f9 fe9d 	bl	8005964 <HAL_DMA_Abort>
 800bc2a:	2800      	cmp	r0, #0
 800bc2c:	d0cf      	beq.n	800bbce <HAL_SAI_Abort+0x42>
        if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800bc2e:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800bc32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc34:	2b80      	cmp	r3, #128	@ 0x80
 800bc36:	d0ca      	beq.n	800bbce <HAL_SAI_Abort+0x42>
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800bc38:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 800bc3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc40:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
          status = HAL_ERROR;
 800bc44:	2501      	movs	r5, #1
 800bc46:	e7c2      	b.n	800bbce <HAL_SAI_Abort+0x42>
  __HAL_LOCK(hsai);
 800bc48:	2502      	movs	r5, #2
 800bc4a:	e7d1      	b.n	800bbf0 <HAL_SAI_Abort+0x64>

0800bc4c <HAL_SAI_Transmit_DMA>:
{
 800bc4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc50:	4604      	mov	r4, r0
 800bc52:	4688      	mov	r8, r1
 800bc54:	4617      	mov	r7, r2
  uint32_t tickstart = HAL_GetTick();
 800bc56:	f7f7 fabd 	bl	80031d4 <HAL_GetTick>
  if ((pData == NULL) || (Size == 0U))
 800bc5a:	f1b8 0f00 	cmp.w	r8, #0
 800bc5e:	d068      	beq.n	800bd32 <HAL_SAI_Transmit_DMA+0xe6>
 800bc60:	4605      	mov	r5, r0
 800bc62:	2f00      	cmp	r7, #0
 800bc64:	d065      	beq.n	800bd32 <HAL_SAI_Transmit_DMA+0xe6>
  if (hsai->State == HAL_SAI_STATE_READY)
 800bc66:	f894 6091 	ldrb.w	r6, [r4, #145]	@ 0x91
 800bc6a:	b2f6      	uxtb	r6, r6
 800bc6c:	2e01      	cmp	r6, #1
 800bc6e:	d164      	bne.n	800bd3a <HAL_SAI_Transmit_DMA+0xee>
    __HAL_LOCK(hsai);
 800bc70:	f894 3090 	ldrb.w	r3, [r4, #144]	@ 0x90
 800bc74:	2b01      	cmp	r3, #1
 800bc76:	d062      	beq.n	800bd3e <HAL_SAI_Transmit_DMA+0xf2>
 800bc78:	2301      	movs	r3, #1
 800bc7a:	f884 3090 	strb.w	r3, [r4, #144]	@ 0x90
    hsai->pBuffPtr = pData;
 800bc7e:	f8c4 8078 	str.w	r8, [r4, #120]	@ 0x78
    hsai->XferSize = Size;
 800bc82:	f8a4 707c 	strh.w	r7, [r4, #124]	@ 0x7c
    hsai->XferCount = Size;
 800bc86:	f8a4 707e 	strh.w	r7, [r4, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800bc90:	2212      	movs	r2, #18
 800bc92:	f884 2091 	strb.w	r2, [r4, #145]	@ 0x91
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800bc96:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800bc9a:	492a      	ldr	r1, [pc, #168]	@ (800bd44 <HAL_SAI_Transmit_DMA+0xf8>)
 800bc9c:	6411      	str	r1, [r2, #64]	@ 0x40
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800bc9e:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800bca2:	4929      	ldr	r1, [pc, #164]	@ (800bd48 <HAL_SAI_Transmit_DMA+0xfc>)
 800bca4:	63d1      	str	r1, [r2, #60]	@ 0x3c
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800bca6:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800bcaa:	4928      	ldr	r1, [pc, #160]	@ (800bd4c <HAL_SAI_Transmit_DMA+0x100>)
 800bcac:	64d1      	str	r1, [r2, #76]	@ 0x4c
    hsai->hdmatx->XferAbortCallback = NULL;
 800bcae:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800bcb2:	6513      	str	r3, [r2, #80]	@ 0x50
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800bcb4:	6822      	ldr	r2, [r4, #0]
 800bcb6:	f8b4 307c 	ldrh.w	r3, [r4, #124]	@ 0x7c
 800bcba:	321c      	adds	r2, #28
 800bcbc:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 800bcbe:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800bcc2:	f7f9 fc6f 	bl	80055a4 <HAL_DMA_Start_IT>
 800bcc6:	4607      	mov	r7, r0
 800bcc8:	bb10      	cbnz	r0, 800bd10 <HAL_SAI_Transmit_DMA+0xc4>
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800bcca:	2100      	movs	r1, #0
 800bccc:	4620      	mov	r0, r4
 800bcce:	f7ff fc7d 	bl	800b5cc <SAI_InterruptFlag>
 800bcd2:	6822      	ldr	r2, [r4, #0]
 800bcd4:	6913      	ldr	r3, [r2, #16]
 800bcd6:	4303      	orrs	r3, r0
 800bcd8:	6113      	str	r3, [r2, #16]
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800bcda:	6822      	ldr	r2, [r4, #0]
 800bcdc:	6813      	ldr	r3, [r2, #0]
 800bcde:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bce2:	6013      	str	r3, [r2, #0]
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800bce4:	6823      	ldr	r3, [r4, #0]
 800bce6:	695a      	ldr	r2, [r3, #20]
 800bce8:	f412 2fe0 	tst.w	r2, #458752	@ 0x70000
 800bcec:	d114      	bne.n	800bd18 <HAL_SAI_Transmit_DMA+0xcc>
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800bcee:	f7f7 fa71 	bl	80031d4 <HAL_GetTick>
 800bcf2:	1b43      	subs	r3, r0, r5
 800bcf4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bcf8:	d9f4      	bls.n	800bce4 <HAL_SAI_Transmit_DMA+0x98>
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800bcfa:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 800bcfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd02:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
        __HAL_UNLOCK(hsai);
 800bd06:	2300      	movs	r3, #0
 800bd08:	f884 3090 	strb.w	r3, [r4, #144]	@ 0x90
        return HAL_TIMEOUT;
 800bd0c:	2603      	movs	r6, #3
 800bd0e:	e011      	b.n	800bd34 <HAL_SAI_Transmit_DMA+0xe8>
      __HAL_UNLOCK(hsai);
 800bd10:	2300      	movs	r3, #0
 800bd12:	f884 3090 	strb.w	r3, [r4, #144]	@ 0x90
      return  HAL_ERROR;
 800bd16:	e00d      	b.n	800bd34 <HAL_SAI_Transmit_DMA+0xe8>
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800bd18:	681a      	ldr	r2, [r3, #0]
 800bd1a:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 800bd1e:	d103      	bne.n	800bd28 <HAL_SAI_Transmit_DMA+0xdc>
      __HAL_SAI_ENABLE(hsai);
 800bd20:	681a      	ldr	r2, [r3, #0]
 800bd22:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800bd26:	601a      	str	r2, [r3, #0]
    __HAL_UNLOCK(hsai);
 800bd28:	2300      	movs	r3, #0
 800bd2a:	f884 3090 	strb.w	r3, [r4, #144]	@ 0x90
    return HAL_OK;
 800bd2e:	463e      	mov	r6, r7
 800bd30:	e000      	b.n	800bd34 <HAL_SAI_Transmit_DMA+0xe8>
    return  HAL_ERROR;
 800bd32:	2601      	movs	r6, #1
}
 800bd34:	4630      	mov	r0, r6
 800bd36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 800bd3a:	2602      	movs	r6, #2
 800bd3c:	e7fa      	b.n	800bd34 <HAL_SAI_Transmit_DMA+0xe8>
    __HAL_LOCK(hsai);
 800bd3e:	2602      	movs	r6, #2
 800bd40:	e7f8      	b.n	800bd34 <HAL_SAI_Transmit_DMA+0xe8>
 800bd42:	bf00      	nop
 800bd44:	0800bd8b 	.word	0x0800bd8b
 800bd48:	0800bd51 	.word	0x0800bd51
 800bd4c:	0800bd97 	.word	0x0800bd97

0800bd50 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800bd50:	b510      	push	{r4, lr}
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bd52:	6b84      	ldr	r4, [r0, #56]	@ 0x38

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800bd54:	69c3      	ldr	r3, [r0, #28]
 800bd56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bd5a:	d012      	beq.n	800bd82 <SAI_DMATxCplt+0x32>
  {
    hsai->XferCount = 0;
 800bd5c:	2100      	movs	r1, #0
 800bd5e:	f8a4 107e 	strh.w	r1, [r4, #126]	@ 0x7e

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800bd62:	6822      	ldr	r2, [r4, #0]
 800bd64:	6813      	ldr	r3, [r2, #0]
 800bd66:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800bd6a:	6013      	str	r3, [r2, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800bd6c:	4620      	mov	r0, r4
 800bd6e:	f7ff fc2d 	bl	800b5cc <SAI_InterruptFlag>
 800bd72:	6822      	ldr	r2, [r4, #0]
 800bd74:	6913      	ldr	r3, [r2, #16]
 800bd76:	ea23 0300 	bic.w	r3, r3, r0
 800bd7a:	6113      	str	r3, [r2, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800bd7c:	2301      	movs	r3, #1
 800bd7e:	f884 3091 	strb.w	r3, [r4, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800bd82:	4620      	mov	r0, r4
 800bd84:	f008 ffcc 	bl	8014d20 <HAL_SAI_TxCpltCallback>
#endif
}
 800bd88:	bd10      	pop	{r4, pc}

0800bd8a <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800bd8a:	b508      	push	{r3, lr}
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800bd8c:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 800bd8e:	f008 ffb9 	bl	8014d04 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 800bd92:	bd08      	pop	{r3, pc}

0800bd94 <HAL_SAI_ErrorCallback>:
}
 800bd94:	4770      	bx	lr

0800bd96 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800bd96:	b510      	push	{r4, lr}
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bd98:	6b84      	ldr	r4, [r0, #56]	@ 0x38

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800bd9a:	f7fa fe68 	bl	8006a6e <HAL_DMA_GetError>
 800bd9e:	2802      	cmp	r0, #2
 800bda0:	d100      	bne.n	800bda4 <SAI_DMAError+0xe>
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
#endif
  }
}
 800bda2:	bd10      	pop	{r4, pc}
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800bda4:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 800bda8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bdac:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800bdb0:	6822      	ldr	r2, [r4, #0]
 800bdb2:	6813      	ldr	r3, [r2, #0]
 800bdb4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800bdb8:	6013      	str	r3, [r2, #0]
    (void) SAI_Disable(hsai);
 800bdba:	4620      	mov	r0, r4
 800bdbc:	f7ff fc20 	bl	800b600 <SAI_Disable>
    hsai->State = HAL_SAI_STATE_READY;
 800bdc0:	2301      	movs	r3, #1
 800bdc2:	f884 3091 	strb.w	r3, [r4, #145]	@ 0x91
    hsai->XferCount = 0U;
 800bdc6:	2300      	movs	r3, #0
 800bdc8:	f8a4 307e 	strh.w	r3, [r4, #126]	@ 0x7e
    HAL_SAI_ErrorCallback(hsai);
 800bdcc:	4620      	mov	r0, r4
 800bdce:	f7ff ffe1 	bl	800bd94 <HAL_SAI_ErrorCallback>
}
 800bdd2:	e7e6      	b.n	800bda2 <SAI_DMAError+0xc>

0800bdd4 <HAL_SAI_IRQHandler>:
  if (hsai->State != HAL_SAI_STATE_RESET)
 800bdd4:	f890 3091 	ldrb.w	r3, [r0, #145]	@ 0x91
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	f000 811e 	beq.w	800c01a <HAL_SAI_IRQHandler+0x246>
{
 800bdde:	b510      	push	{r4, lr}
 800bde0:	4604      	mov	r4, r0
    uint32_t itflags = hsai->Instance->SR;
 800bde2:	6803      	ldr	r3, [r0, #0]
 800bde4:	695a      	ldr	r2, [r3, #20]
    uint32_t itsources = hsai->Instance->IMR;
 800bde6:	6919      	ldr	r1, [r3, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 800bde8:	6818      	ldr	r0, [r3, #0]
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800bdea:	f012 0f08 	tst.w	r2, #8
 800bdee:	d007      	beq.n	800be00 <HAL_SAI_IRQHandler+0x2c>
 800bdf0:	f011 0f08 	tst.w	r1, #8
 800bdf4:	d004      	beq.n	800be00 <HAL_SAI_IRQHandler+0x2c>
      hsai->InterruptServiceRoutine(hsai);
 800bdf6:	f8d4 308c 	ldr.w	r3, [r4, #140]	@ 0x8c
 800bdfa:	4620      	mov	r0, r4
 800bdfc:	4798      	blx	r3
}
 800bdfe:	bd10      	pop	{r4, pc}
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 800be00:	f012 0f01 	tst.w	r2, #1
 800be04:	d015      	beq.n	800be32 <HAL_SAI_IRQHandler+0x5e>
 800be06:	f011 0c01 	ands.w	ip, r1, #1
 800be0a:	d012      	beq.n	800be32 <HAL_SAI_IRQHandler+0x5e>
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 800be0c:	2201      	movs	r2, #1
 800be0e:	619a      	str	r2, [r3, #24]
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 800be10:	f894 3091 	ldrb.w	r3, [r4, #145]	@ 0x91
 800be14:	b2db      	uxtb	r3, r3
 800be16:	2b22      	cmp	r3, #34	@ 0x22
 800be18:	bf18      	it	ne
 800be1a:	f04f 0c02 	movne.w	ip, #2
      hsai->ErrorCode |= tmperror;
 800be1e:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 800be22:	ea43 030c 	orr.w	r3, r3, ip
 800be26:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
      HAL_SAI_ErrorCallback(hsai);
 800be2a:	4620      	mov	r0, r4
 800be2c:	f7ff ffb2 	bl	800bd94 <HAL_SAI_ErrorCallback>
 800be30:	e7e5      	b.n	800bdfe <HAL_SAI_IRQHandler+0x2a>
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 800be32:	f012 0f02 	tst.w	r2, #2
 800be36:	d00a      	beq.n	800be4e <HAL_SAI_IRQHandler+0x7a>
 800be38:	f011 0f02 	tst.w	r1, #2
 800be3c:	d007      	beq.n	800be4e <HAL_SAI_IRQHandler+0x7a>
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 800be3e:	2202      	movs	r2, #2
 800be40:	619a      	str	r2, [r3, #24]
      if (hsai->mutecallback != NULL)
 800be42:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 800be46:	2b00      	cmp	r3, #0
 800be48:	d0d9      	beq.n	800bdfe <HAL_SAI_IRQHandler+0x2a>
        hsai->mutecallback();
 800be4a:	4798      	blx	r3
 800be4c:	e7d7      	b.n	800bdfe <HAL_SAI_IRQHandler+0x2a>
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 800be4e:	f012 0f20 	tst.w	r2, #32
 800be52:	d03e      	beq.n	800bed2 <HAL_SAI_IRQHandler+0xfe>
 800be54:	f011 0f20 	tst.w	r1, #32
 800be58:	d03b      	beq.n	800bed2 <HAL_SAI_IRQHandler+0xfe>
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 800be5a:	2220      	movs	r2, #32
 800be5c:	619a      	str	r2, [r3, #24]
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 800be5e:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 800be62:	f043 0304 	orr.w	r3, r3, #4
 800be66:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800be6a:	f410 3f00 	tst.w	r0, #131072	@ 0x20000
 800be6e:	d029      	beq.n	800bec4 <HAL_SAI_IRQHandler+0xf0>
        if (hsai->hdmatx != NULL)
 800be70:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800be74:	b133      	cbz	r3, 800be84 <HAL_SAI_IRQHandler+0xb0>
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800be76:	4a69      	ldr	r2, [pc, #420]	@ (800c01c <HAL_SAI_IRQHandler+0x248>)
 800be78:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800be7a:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800be7e:	f7f9 ffcd 	bl	8005e1c <HAL_DMA_Abort_IT>
 800be82:	b9a8      	cbnz	r0, 800beb0 <HAL_SAI_IRQHandler+0xdc>
        if (hsai->hdmarx != NULL)
 800be84:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d0b8      	beq.n	800bdfe <HAL_SAI_IRQHandler+0x2a>
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800be8c:	4a63      	ldr	r2, [pc, #396]	@ (800c01c <HAL_SAI_IRQHandler+0x248>)
 800be8e:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800be90:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 800be94:	f7f9 ffc2 	bl	8005e1c <HAL_DMA_Abort_IT>
 800be98:	2800      	cmp	r0, #0
 800be9a:	d0b0      	beq.n	800bdfe <HAL_SAI_IRQHandler+0x2a>
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800be9c:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 800bea0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bea4:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
            HAL_SAI_ErrorCallback(hsai);
 800bea8:	4620      	mov	r0, r4
 800beaa:	f7ff ff73 	bl	800bd94 <HAL_SAI_ErrorCallback>
 800beae:	e7a6      	b.n	800bdfe <HAL_SAI_IRQHandler+0x2a>
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800beb0:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 800beb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800beb8:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
            HAL_SAI_ErrorCallback(hsai);
 800bebc:	4620      	mov	r0, r4
 800bebe:	f7ff ff69 	bl	800bd94 <HAL_SAI_ErrorCallback>
 800bec2:	e7df      	b.n	800be84 <HAL_SAI_IRQHandler+0xb0>
        (void) HAL_SAI_Abort(hsai);
 800bec4:	4620      	mov	r0, r4
 800bec6:	f7ff fe61 	bl	800bb8c <HAL_SAI_Abort>
        HAL_SAI_ErrorCallback(hsai);
 800beca:	4620      	mov	r0, r4
 800becc:	f7ff ff62 	bl	800bd94 <HAL_SAI_ErrorCallback>
 800bed0:	e795      	b.n	800bdfe <HAL_SAI_IRQHandler+0x2a>
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 800bed2:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800bed6:	d040      	beq.n	800bf5a <HAL_SAI_IRQHandler+0x186>
 800bed8:	f011 0f40 	tst.w	r1, #64	@ 0x40
 800bedc:	d03d      	beq.n	800bf5a <HAL_SAI_IRQHandler+0x186>
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 800bede:	2240      	movs	r2, #64	@ 0x40
 800bee0:	619a      	str	r2, [r3, #24]
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 800bee2:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 800bee6:	f043 0308 	orr.w	r3, r3, #8
 800beea:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800beee:	f410 3f00 	tst.w	r0, #131072	@ 0x20000
 800bef2:	d02b      	beq.n	800bf4c <HAL_SAI_IRQHandler+0x178>
        if (hsai->hdmatx != NULL)
 800bef4:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800bef8:	b133      	cbz	r3, 800bf08 <HAL_SAI_IRQHandler+0x134>
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800befa:	4a48      	ldr	r2, [pc, #288]	@ (800c01c <HAL_SAI_IRQHandler+0x248>)
 800befc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800befe:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800bf02:	f7f9 ff8b 	bl	8005e1c <HAL_DMA_Abort_IT>
 800bf06:	b9b8      	cbnz	r0, 800bf38 <HAL_SAI_IRQHandler+0x164>
        if (hsai->hdmarx != NULL)
 800bf08:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	f43f af76 	beq.w	800bdfe <HAL_SAI_IRQHandler+0x2a>
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800bf12:	4a42      	ldr	r2, [pc, #264]	@ (800c01c <HAL_SAI_IRQHandler+0x248>)
 800bf14:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800bf16:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 800bf1a:	f7f9 ff7f 	bl	8005e1c <HAL_DMA_Abort_IT>
 800bf1e:	2800      	cmp	r0, #0
 800bf20:	f43f af6d 	beq.w	800bdfe <HAL_SAI_IRQHandler+0x2a>
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800bf24:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 800bf28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf2c:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
            HAL_SAI_ErrorCallback(hsai);
 800bf30:	4620      	mov	r0, r4
 800bf32:	f7ff ff2f 	bl	800bd94 <HAL_SAI_ErrorCallback>
 800bf36:	e762      	b.n	800bdfe <HAL_SAI_IRQHandler+0x2a>
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800bf38:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 800bf3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf40:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
            HAL_SAI_ErrorCallback(hsai);
 800bf44:	4620      	mov	r0, r4
 800bf46:	f7ff ff25 	bl	800bd94 <HAL_SAI_ErrorCallback>
 800bf4a:	e7dd      	b.n	800bf08 <HAL_SAI_IRQHandler+0x134>
        (void) HAL_SAI_Abort(hsai);
 800bf4c:	4620      	mov	r0, r4
 800bf4e:	f7ff fe1d 	bl	800bb8c <HAL_SAI_Abort>
        HAL_SAI_ErrorCallback(hsai);
 800bf52:	4620      	mov	r0, r4
 800bf54:	f7ff ff1e 	bl	800bd94 <HAL_SAI_ErrorCallback>
 800bf58:	e751      	b.n	800bdfe <HAL_SAI_IRQHandler+0x2a>
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 800bf5a:	f012 0f04 	tst.w	r2, #4
 800bf5e:	d049      	beq.n	800bff4 <HAL_SAI_IRQHandler+0x220>
 800bf60:	f011 0f04 	tst.w	r1, #4
 800bf64:	d046      	beq.n	800bff4 <HAL_SAI_IRQHandler+0x220>
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 800bf66:	2204      	movs	r2, #4
 800bf68:	619a      	str	r2, [r3, #24]
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 800bf6a:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 800bf6e:	f043 0320 	orr.w	r3, r3, #32
 800bf72:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800bf76:	f410 3f00 	tst.w	r0, #131072	@ 0x20000
 800bf7a:	d02b      	beq.n	800bfd4 <HAL_SAI_IRQHandler+0x200>
        if (hsai->hdmatx != NULL)
 800bf7c:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800bf80:	b133      	cbz	r3, 800bf90 <HAL_SAI_IRQHandler+0x1bc>
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800bf82:	4a26      	ldr	r2, [pc, #152]	@ (800c01c <HAL_SAI_IRQHandler+0x248>)
 800bf84:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800bf86:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800bf8a:	f7f9 ff47 	bl	8005e1c <HAL_DMA_Abort_IT>
 800bf8e:	b9b8      	cbnz	r0, 800bfc0 <HAL_SAI_IRQHandler+0x1ec>
        if (hsai->hdmarx != NULL)
 800bf90:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	f43f af32 	beq.w	800bdfe <HAL_SAI_IRQHandler+0x2a>
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800bf9a:	4a20      	ldr	r2, [pc, #128]	@ (800c01c <HAL_SAI_IRQHandler+0x248>)
 800bf9c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800bf9e:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 800bfa2:	f7f9 ff3b 	bl	8005e1c <HAL_DMA_Abort_IT>
 800bfa6:	2800      	cmp	r0, #0
 800bfa8:	f43f af29 	beq.w	800bdfe <HAL_SAI_IRQHandler+0x2a>
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800bfac:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 800bfb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bfb4:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
            HAL_SAI_ErrorCallback(hsai);
 800bfb8:	4620      	mov	r0, r4
 800bfba:	f7ff feeb 	bl	800bd94 <HAL_SAI_ErrorCallback>
 800bfbe:	e71e      	b.n	800bdfe <HAL_SAI_IRQHandler+0x2a>
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800bfc0:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 800bfc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bfc8:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
            HAL_SAI_ErrorCallback(hsai);
 800bfcc:	4620      	mov	r0, r4
 800bfce:	f7ff fee1 	bl	800bd94 <HAL_SAI_ErrorCallback>
 800bfd2:	e7dd      	b.n	800bf90 <HAL_SAI_IRQHandler+0x1bc>
        hsai->Instance->IMR = 0U;
 800bfd4:	6822      	ldr	r2, [r4, #0]
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	6113      	str	r3, [r2, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800bfda:	6822      	ldr	r2, [r4, #0]
 800bfdc:	f04f 31ff 	mov.w	r1, #4294967295
 800bfe0:	6191      	str	r1, [r2, #24]
        hsai->State = HAL_SAI_STATE_READY;
 800bfe2:	2201      	movs	r2, #1
 800bfe4:	f884 2091 	strb.w	r2, [r4, #145]	@ 0x91
        hsai->XferCount = 0U;
 800bfe8:	f8a4 307e 	strh.w	r3, [r4, #126]	@ 0x7e
        HAL_SAI_ErrorCallback(hsai);
 800bfec:	4620      	mov	r0, r4
 800bfee:	f7ff fed1 	bl	800bd94 <HAL_SAI_ErrorCallback>
 800bff2:	e704      	b.n	800bdfe <HAL_SAI_IRQHandler+0x2a>
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 800bff4:	f012 0f10 	tst.w	r2, #16
 800bff8:	f43f af01 	beq.w	800bdfe <HAL_SAI_IRQHandler+0x2a>
 800bffc:	f011 0f10 	tst.w	r1, #16
 800c000:	f43f aefd 	beq.w	800bdfe <HAL_SAI_IRQHandler+0x2a>
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800c004:	2210      	movs	r2, #16
 800c006:	619a      	str	r2, [r3, #24]
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 800c008:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 800c00c:	4313      	orrs	r3, r2
 800c00e:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
      HAL_SAI_ErrorCallback(hsai);
 800c012:	4620      	mov	r0, r4
 800c014:	f7ff febe 	bl	800bd94 <HAL_SAI_ErrorCallback>
}
 800c018:	e6f1      	b.n	800bdfe <HAL_SAI_IRQHandler+0x2a>
 800c01a:	4770      	bx	lr
 800c01c:	0800c021 	.word	0x0800c021

0800c020 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800c020:	b510      	push	{r4, lr}
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c022:	6b84      	ldr	r4, [r0, #56]	@ 0x38

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800c024:	6822      	ldr	r2, [r4, #0]
 800c026:	6813      	ldr	r3, [r2, #0]
 800c028:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c02c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 800c02e:	6823      	ldr	r3, [r4, #0]
 800c030:	2200      	movs	r2, #0
 800c032:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800c034:	6823      	ldr	r3, [r4, #0]
 800c036:	f04f 32ff 	mov.w	r2, #4294967295
 800c03a:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 800c03c:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 800c040:	2b20      	cmp	r3, #32
 800c042:	d109      	bne.n	800c058 <SAI_DMAAbort+0x38>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800c044:	2301      	movs	r3, #1
 800c046:	f884 3091 	strb.w	r3, [r4, #145]	@ 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800c04a:	2300      	movs	r3, #0
 800c04c:	f8a4 307e 	strh.w	r3, [r4, #126]	@ 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800c050:	4620      	mov	r0, r4
 800c052:	f7ff fe9f 	bl	800bd94 <HAL_SAI_ErrorCallback>
#endif
}
 800c056:	bd10      	pop	{r4, pc}
    (void) SAI_Disable(hsai);
 800c058:	4620      	mov	r0, r4
 800c05a:	f7ff fad1 	bl	800b600 <SAI_Disable>
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800c05e:	6822      	ldr	r2, [r4, #0]
 800c060:	6853      	ldr	r3, [r2, #4]
 800c062:	f043 0308 	orr.w	r3, r3, #8
 800c066:	6053      	str	r3, [r2, #4]
 800c068:	e7ec      	b.n	800c044 <SAI_DMAAbort+0x24>
	...

0800c06c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800c06c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c070:	b087      	sub	sp, #28
 800c072:	4604      	mov	r4, r0
 800c074:	460f      	mov	r7, r1
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800c076:	f7f7 f8ad 	bl	80031d4 <HAL_GetTick>
 800c07a:	4606      	mov	r6, r0
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0UL, 0UL};
  uint32_t *scr = pSCR;

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800c07c:	2108      	movs	r1, #8
 800c07e:	6820      	ldr	r0, [r4, #0]
 800c080:	f003 fe52 	bl	800fd28 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 800c084:	4605      	mov	r5, r0
 800c086:	b118      	cbz	r0, 800c090 <SD_FindSCR+0x24>
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));

  }

  return HAL_SD_ERROR_NONE;
}
 800c088:	4628      	mov	r0, r5
 800c08a:	b007      	add	sp, #28
 800c08c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800c090:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c092:	0409      	lsls	r1, r1, #16
 800c094:	6820      	ldr	r0, [r4, #0]
 800c096:	f003 ff08 	bl	800feaa <SDMMC_CmdAppCommand>
  if (errorstate != HAL_SD_ERROR_NONE)
 800c09a:	4605      	mov	r5, r0
 800c09c:	2800      	cmp	r0, #0
 800c09e:	d1f3      	bne.n	800c088 <SD_FindSCR+0x1c>
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c0a0:	f04f 33ff 	mov.w	r3, #4294967295
 800c0a4:	9300      	str	r3, [sp, #0]
  config.DataLength    = 8U;
 800c0a6:	2308      	movs	r3, #8
 800c0a8:	9301      	str	r3, [sp, #4]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800c0aa:	2330      	movs	r3, #48	@ 0x30
 800c0ac:	9302      	str	r3, [sp, #8]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800c0ae:	2302      	movs	r3, #2
 800c0b0:	9303      	str	r3, [sp, #12]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800c0b2:	2300      	movs	r3, #0
 800c0b4:	9304      	str	r3, [sp, #16]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800c0b6:	2301      	movs	r3, #1
 800c0b8:	9305      	str	r3, [sp, #20]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800c0ba:	4669      	mov	r1, sp
 800c0bc:	6820      	ldr	r0, [r4, #0]
 800c0be:	f003 fd3c 	bl	800fb3a <SDMMC_ConfigData>
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800c0c2:	6820      	ldr	r0, [r4, #0]
 800c0c4:	f003 ff23 	bl	800ff0e <SDMMC_CmdSendSCR>
  if (errorstate != HAL_SD_ERROR_NONE)
 800c0c8:	4605      	mov	r5, r0
 800c0ca:	2800      	cmp	r0, #0
 800c0cc:	d1dc      	bne.n	800c088 <SD_FindSCR+0x1c>
  uint32_t tempscr[2U] = {0UL, 0UL};
 800c0ce:	4682      	mov	sl, r0
 800c0d0:	4681      	mov	r9, r0
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800c0d2:	f240 582a 	movw	r8, #1322	@ 0x52a
      index++;
 800c0d6:	f04f 0b01 	mov.w	fp, #1
 800c0da:	e005      	b.n	800c0e8 <SD_FindSCR+0x7c>
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800c0dc:	f7f7 f87a 	bl	80031d4 <HAL_GetTick>
 800c0e0:	1b80      	subs	r0, r0, r6
 800c0e2:	f1b0 3fff 	cmp.w	r0, #4294967295
 800c0e6:	d04a      	beq.n	800c17e <SD_FindSCR+0x112>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800c0e8:	6820      	ldr	r0, [r4, #0]
 800c0ea:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800c0ec:	ea13 0f08 	tst.w	r3, r8
 800c0f0:	d10d      	bne.n	800c10e <SD_FindSCR+0xa2>
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800c0f2:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800c0f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c0f8:	432b      	orrs	r3, r5
 800c0fa:	d1ef      	bne.n	800c0dc <SD_FindSCR+0x70>
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800c0fc:	f003 fcec 	bl	800fad8 <SDMMC_ReadFIFO>
 800c100:	4681      	mov	r9, r0
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800c102:	6820      	ldr	r0, [r4, #0]
 800c104:	f003 fce8 	bl	800fad8 <SDMMC_ReadFIFO>
 800c108:	4682      	mov	sl, r0
      index++;
 800c10a:	465d      	mov	r5, fp
 800c10c:	e7e6      	b.n	800c0dc <SD_FindSCR+0x70>
  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800c10e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800c110:	f013 0f08 	tst.w	r3, #8
 800c114:	d12a      	bne.n	800c16c <SD_FindSCR+0x100>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800c116:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800c118:	f013 0f02 	tst.w	r3, #2
 800c11c:	d129      	bne.n	800c172 <SD_FindSCR+0x106>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800c11e:	6b45      	ldr	r5, [r0, #52]	@ 0x34
 800c120:	f015 0520 	ands.w	r5, r5, #32
 800c124:	d128      	bne.n	800c178 <SD_FindSCR+0x10c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800c126:	4b17      	ldr	r3, [pc, #92]	@ (800c184 <SD_FindSCR+0x118>)
 800c128:	6383      	str	r3, [r0, #56]	@ 0x38
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 800c12a:	ea4f 631a 	mov.w	r3, sl, lsr #24
 800c12e:	ea43 630a 	orr.w	r3, r3, sl, lsl #24
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800c132:	ea4f 220a 	mov.w	r2, sl, lsl #8
 800c136:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 800c13a:	4313      	orrs	r3, r2
 800c13c:	ea4f 2a1a 	mov.w	sl, sl, lsr #8
 800c140:	f40a 4a7f 	and.w	sl, sl, #65280	@ 0xff00
 800c144:	ea43 030a 	orr.w	r3, r3, sl
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800c148:	603b      	str	r3, [r7, #0]
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 800c14a:	ea4f 6319 	mov.w	r3, r9, lsr #24
 800c14e:	ea43 6309 	orr.w	r3, r3, r9, lsl #24
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800c152:	ea4f 2209 	mov.w	r2, r9, lsl #8
 800c156:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 800c15a:	4313      	orrs	r3, r2
 800c15c:	ea4f 2919 	mov.w	r9, r9, lsr #8
 800c160:	f409 497f 	and.w	r9, r9, #65280	@ 0xff00
 800c164:	ea43 0309 	orr.w	r3, r3, r9
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800c168:	607b      	str	r3, [r7, #4]
  return HAL_SD_ERROR_NONE;
 800c16a:	e78d      	b.n	800c088 <SD_FindSCR+0x1c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800c16c:	2508      	movs	r5, #8
 800c16e:	6385      	str	r5, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800c170:	e78a      	b.n	800c088 <SD_FindSCR+0x1c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800c172:	2502      	movs	r5, #2
 800c174:	6385      	str	r5, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800c176:	e787      	b.n	800c088 <SD_FindSCR+0x1c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800c178:	2520      	movs	r5, #32
 800c17a:	6385      	str	r5, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_RX_OVERRUN;
 800c17c:	e784      	b.n	800c088 <SD_FindSCR+0x1c>
      return HAL_SD_ERROR_TIMEOUT;
 800c17e:	f04f 4500 	mov.w	r5, #2147483648	@ 0x80000000
 800c182:	e781      	b.n	800c088 <SD_FindSCR+0x1c>
 800c184:	18000f3a 	.word	0x18000f3a

0800c188 <HAL_SD_DeInit>:
  if (hsd == NULL)
 800c188:	b178      	cbz	r0, 800c1aa <HAL_SD_DeInit+0x22>
{
 800c18a:	b510      	push	{r4, lr}
 800c18c:	4604      	mov	r4, r0
  hsd->State = HAL_SD_STATE_BUSY;
 800c18e:	2303      	movs	r3, #3
 800c190:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  (void)SDMMC_PowerState_OFF(hsd->Instance);
 800c194:	6800      	ldr	r0, [r0, #0]
 800c196:	f003 fcad 	bl	800faf4 <SDMMC_PowerState_OFF>
  HAL_SD_MspDeInit(hsd);
 800c19a:	4620      	mov	r0, r4
 800c19c:	f7f6 fa24 	bl	80025e8 <HAL_SD_MspDeInit>
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800c1a0:	2000      	movs	r0, #0
 800c1a2:	6360      	str	r0, [r4, #52]	@ 0x34
  hsd->State = HAL_SD_STATE_RESET;
 800c1a4:	f884 0030 	strb.w	r0, [r4, #48]	@ 0x30
}
 800c1a8:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800c1aa:	2001      	movs	r0, #1
}
 800c1ac:	4770      	bx	lr
	...

0800c1b0 <HAL_SD_ReadBlocks_DMA>:
{
 800c1b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1b4:	b086      	sub	sp, #24
 800c1b6:	4604      	mov	r4, r0
  if (NULL == pData)
 800c1b8:	2900      	cmp	r1, #0
 800c1ba:	d049      	beq.n	800c250 <HAL_SD_ReadBlocks_DMA+0xa0>
 800c1bc:	4616      	mov	r6, r2
 800c1be:	461f      	mov	r7, r3
 800c1c0:	4688      	mov	r8, r1
  if (hsd->State == HAL_SD_STATE_READY)
 800c1c2:	f890 5030 	ldrb.w	r5, [r0, #48]	@ 0x30
 800c1c6:	b2ed      	uxtb	r5, r5
 800c1c8:	2d01      	cmp	r5, #1
 800c1ca:	d15a      	bne.n	800c282 <HAL_SD_ReadBlocks_DMA+0xd2>
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	6343      	str	r3, [r0, #52]	@ 0x34
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800c1d0:	19d3      	adds	r3, r2, r7
 800c1d2:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 800c1d4:	4293      	cmp	r3, r2
 800c1d6:	d841      	bhi.n	800c25c <HAL_SD_ReadBlocks_DMA+0xac>
    hsd->State = HAL_SD_STATE_BUSY;
 800c1d8:	2303      	movs	r3, #3
 800c1da:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
    hsd->Instance->DCTRL = 0U;
 800c1de:	6803      	ldr	r3, [r0, #0]
 800c1e0:	2200      	movs	r2, #0
 800c1e2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsd->pRxBuffPtr = pData;
 800c1e4:	6261      	str	r1, [r4, #36]	@ 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 800c1e6:	027b      	lsls	r3, r7, #9
 800c1e8:	6283      	str	r3, [r0, #40]	@ 0x28
    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800c1ea:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 800c1ec:	2a01      	cmp	r2, #1
      add *= BLOCKSIZE;
 800c1ee:	bf18      	it	ne
 800c1f0:	0276      	lslne	r6, r6, #9
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c1f2:	f04f 32ff 	mov.w	r2, #4294967295
 800c1f6:	9200      	str	r2, [sp, #0]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800c1f8:	9301      	str	r3, [sp, #4]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800c1fa:	2390      	movs	r3, #144	@ 0x90
 800c1fc:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800c1fe:	2302      	movs	r3, #2
 800c200:	9303      	str	r3, [sp, #12]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800c202:	2300      	movs	r3, #0
 800c204:	9304      	str	r3, [sp, #16]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800c206:	9305      	str	r3, [sp, #20]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800c208:	4669      	mov	r1, sp
 800c20a:	6800      	ldr	r0, [r0, #0]
 800c20c:	f003 fc95 	bl	800fb3a <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800c210:	6822      	ldr	r2, [r4, #0]
 800c212:	68d3      	ldr	r3, [r2, #12]
 800c214:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c218:	60d3      	str	r3, [r2, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800c21a:	6823      	ldr	r3, [r4, #0]
 800c21c:	f8c3 8058 	str.w	r8, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800c220:	6823      	ldr	r3, [r4, #0]
 800c222:	2201      	movs	r2, #1
 800c224:	651a      	str	r2, [r3, #80]	@ 0x50
    if (NumberOfBlocks > 1U)
 800c226:	4297      	cmp	r7, r2
 800c228:	d91d      	bls.n	800c266 <HAL_SD_ReadBlocks_DMA+0xb6>
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800c22a:	2382      	movs	r3, #130	@ 0x82
 800c22c:	62e3      	str	r3, [r4, #44]	@ 0x2c
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800c22e:	4631      	mov	r1, r6
 800c230:	6820      	ldr	r0, [r4, #0]
 800c232:	f003 fdab 	bl	800fd8c <SDMMC_CmdReadMultiBlock>
    if (errorstate != HAL_SD_ERROR_NONE)
 800c236:	b1e8      	cbz	r0, 800c274 <HAL_SD_ReadBlocks_DMA+0xc4>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c238:	6823      	ldr	r3, [r4, #0]
 800c23a:	4a14      	ldr	r2, [pc, #80]	@ (800c28c <HAL_SD_ReadBlocks_DMA+0xdc>)
 800c23c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800c23e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c240:	4303      	orrs	r3, r0
 800c242:	6363      	str	r3, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800c244:	2301      	movs	r3, #1
 800c246:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c24a:	2300      	movs	r3, #0
 800c24c:	62e3      	str	r3, [r4, #44]	@ 0x2c
      return HAL_ERROR;
 800c24e:	e019      	b.n	800c284 <HAL_SD_ReadBlocks_DMA+0xd4>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800c250:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800c252:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c256:	6343      	str	r3, [r0, #52]	@ 0x34
    return HAL_ERROR;
 800c258:	2501      	movs	r5, #1
 800c25a:	e013      	b.n	800c284 <HAL_SD_ReadBlocks_DMA+0xd4>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800c25c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800c25e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800c262:	6343      	str	r3, [r0, #52]	@ 0x34
      return HAL_ERROR;
 800c264:	e00e      	b.n	800c284 <HAL_SD_ReadBlocks_DMA+0xd4>
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800c266:	2381      	movs	r3, #129	@ 0x81
 800c268:	62e3      	str	r3, [r4, #44]	@ 0x2c
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800c26a:	4631      	mov	r1, r6
 800c26c:	6820      	ldr	r0, [r4, #0]
 800c26e:	f003 fd74 	bl	800fd5a <SDMMC_CmdReadSingleBlock>
 800c272:	e7e0      	b.n	800c236 <HAL_SD_ReadBlocks_DMA+0x86>
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800c274:	6822      	ldr	r2, [r4, #0]
 800c276:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 800c278:	f443 7395 	orr.w	r3, r3, #298	@ 0x12a
 800c27c:	63d3      	str	r3, [r2, #60]	@ 0x3c
    return HAL_OK;
 800c27e:	2500      	movs	r5, #0
 800c280:	e000      	b.n	800c284 <HAL_SD_ReadBlocks_DMA+0xd4>
    return HAL_BUSY;
 800c282:	2502      	movs	r5, #2
}
 800c284:	4628      	mov	r0, r5
 800c286:	b006      	add	sp, #24
 800c288:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c28c:	1fe00fff 	.word	0x1fe00fff

0800c290 <HAL_SD_WriteBlocks_DMA>:
{
 800c290:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c294:	b086      	sub	sp, #24
 800c296:	4604      	mov	r4, r0
  if (NULL == pData)
 800c298:	2900      	cmp	r1, #0
 800c29a:	d048      	beq.n	800c32e <HAL_SD_WriteBlocks_DMA+0x9e>
 800c29c:	4616      	mov	r6, r2
 800c29e:	461f      	mov	r7, r3
 800c2a0:	4688      	mov	r8, r1
  if (hsd->State == HAL_SD_STATE_READY)
 800c2a2:	f890 5030 	ldrb.w	r5, [r0, #48]	@ 0x30
 800c2a6:	b2ed      	uxtb	r5, r5
 800c2a8:	2d01      	cmp	r5, #1
 800c2aa:	d159      	bne.n	800c360 <HAL_SD_WriteBlocks_DMA+0xd0>
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800c2ac:	2300      	movs	r3, #0
 800c2ae:	6343      	str	r3, [r0, #52]	@ 0x34
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800c2b0:	19d3      	adds	r3, r2, r7
 800c2b2:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 800c2b4:	4293      	cmp	r3, r2
 800c2b6:	d840      	bhi.n	800c33a <HAL_SD_WriteBlocks_DMA+0xaa>
    hsd->State = HAL_SD_STATE_BUSY;
 800c2b8:	2303      	movs	r3, #3
 800c2ba:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
    hsd->Instance->DCTRL = 0U;
 800c2be:	6803      	ldr	r3, [r0, #0]
 800c2c0:	2200      	movs	r2, #0
 800c2c2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsd->pTxBuffPtr = pData;
 800c2c4:	61e1      	str	r1, [r4, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 800c2c6:	027b      	lsls	r3, r7, #9
 800c2c8:	6203      	str	r3, [r0, #32]
    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800c2ca:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 800c2cc:	2a01      	cmp	r2, #1
      add *= BLOCKSIZE;
 800c2ce:	bf18      	it	ne
 800c2d0:	0276      	lslne	r6, r6, #9
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c2d2:	f04f 32ff 	mov.w	r2, #4294967295
 800c2d6:	9200      	str	r2, [sp, #0]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800c2d8:	9301      	str	r3, [sp, #4]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800c2da:	2390      	movs	r3, #144	@ 0x90
 800c2dc:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800c2de:	2300      	movs	r3, #0
 800c2e0:	9303      	str	r3, [sp, #12]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800c2e2:	9304      	str	r3, [sp, #16]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800c2e4:	9305      	str	r3, [sp, #20]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800c2e6:	4669      	mov	r1, sp
 800c2e8:	6800      	ldr	r0, [r0, #0]
 800c2ea:	f003 fc26 	bl	800fb3a <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800c2ee:	6822      	ldr	r2, [r4, #0]
 800c2f0:	68d3      	ldr	r3, [r2, #12]
 800c2f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c2f6:	60d3      	str	r3, [r2, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800c2f8:	6823      	ldr	r3, [r4, #0]
 800c2fa:	f8c3 8058 	str.w	r8, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800c2fe:	6823      	ldr	r3, [r4, #0]
 800c300:	2201      	movs	r2, #1
 800c302:	651a      	str	r2, [r3, #80]	@ 0x50
    if (NumberOfBlocks > 1U)
 800c304:	4297      	cmp	r7, r2
 800c306:	d91d      	bls.n	800c344 <HAL_SD_WriteBlocks_DMA+0xb4>
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800c308:	23a0      	movs	r3, #160	@ 0xa0
 800c30a:	62e3      	str	r3, [r4, #44]	@ 0x2c
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800c30c:	4631      	mov	r1, r6
 800c30e:	6820      	ldr	r0, [r4, #0]
 800c310:	f003 fd6e 	bl	800fdf0 <SDMMC_CmdWriteMultiBlock>
    if (errorstate != HAL_SD_ERROR_NONE)
 800c314:	b1e8      	cbz	r0, 800c352 <HAL_SD_WriteBlocks_DMA+0xc2>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c316:	6823      	ldr	r3, [r4, #0]
 800c318:	4a14      	ldr	r2, [pc, #80]	@ (800c36c <HAL_SD_WriteBlocks_DMA+0xdc>)
 800c31a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800c31c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c31e:	4303      	orrs	r3, r0
 800c320:	6363      	str	r3, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800c322:	2301      	movs	r3, #1
 800c324:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c328:	2300      	movs	r3, #0
 800c32a:	62e3      	str	r3, [r4, #44]	@ 0x2c
      return HAL_ERROR;
 800c32c:	e019      	b.n	800c362 <HAL_SD_WriteBlocks_DMA+0xd2>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800c32e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800c330:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c334:	6343      	str	r3, [r0, #52]	@ 0x34
    return HAL_ERROR;
 800c336:	2501      	movs	r5, #1
 800c338:	e013      	b.n	800c362 <HAL_SD_WriteBlocks_DMA+0xd2>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800c33a:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800c33c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800c340:	6343      	str	r3, [r0, #52]	@ 0x34
      return HAL_ERROR;
 800c342:	e00e      	b.n	800c362 <HAL_SD_WriteBlocks_DMA+0xd2>
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800c344:	2390      	movs	r3, #144	@ 0x90
 800c346:	62e3      	str	r3, [r4, #44]	@ 0x2c
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800c348:	4631      	mov	r1, r6
 800c34a:	6820      	ldr	r0, [r4, #0]
 800c34c:	f003 fd37 	bl	800fdbe <SDMMC_CmdWriteSingleBlock>
 800c350:	e7e0      	b.n	800c314 <HAL_SD_WriteBlocks_DMA+0x84>
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 800c352:	6822      	ldr	r2, [r4, #0]
 800c354:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 800c356:	f443 738d 	orr.w	r3, r3, #282	@ 0x11a
 800c35a:	63d3      	str	r3, [r2, #60]	@ 0x3c
    return HAL_OK;
 800c35c:	2500      	movs	r5, #0
 800c35e:	e000      	b.n	800c362 <HAL_SD_WriteBlocks_DMA+0xd2>
    return HAL_BUSY;
 800c360:	2502      	movs	r5, #2
}
 800c362:	4628      	mov	r0, r5
 800c364:	b006      	add	sp, #24
 800c366:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c36a:	bf00      	nop
 800c36c:	1fe00fff 	.word	0x1fe00fff

0800c370 <HAL_SD_ErrorCallback>:
}
 800c370:	4770      	bx	lr
	...

0800c374 <HAL_SD_GetCardCSD>:
{
 800c374:	4603      	mov	r3, r0
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800c376:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 800c378:	0f92      	lsrs	r2, r2, #30
 800c37a:	700a      	strb	r2, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800c37c:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 800c37e:	f3c2 6283 	ubfx	r2, r2, #26, #4
 800c382:	704a      	strb	r2, [r1, #1]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800c384:	f890 205f 	ldrb.w	r2, [r0, #95]	@ 0x5f
 800c388:	f002 0203 	and.w	r2, r2, #3
 800c38c:	708a      	strb	r2, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800c38e:	f890 205e 	ldrb.w	r2, [r0, #94]	@ 0x5e
 800c392:	70ca      	strb	r2, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800c394:	f890 205d 	ldrb.w	r2, [r0, #93]	@ 0x5d
 800c398:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800c39a:	f890 205c 	ldrb.w	r2, [r0, #92]	@ 0x5c
 800c39e:	714a      	strb	r2, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800c3a0:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 800c3a2:	0d12      	lsrs	r2, r2, #20
 800c3a4:	80ca      	strh	r2, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800c3a6:	f8b0 2062 	ldrh.w	r2, [r0, #98]	@ 0x62
 800c3aa:	f002 020f 	and.w	r2, r2, #15
 800c3ae:	720a      	strb	r2, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800c3b0:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 800c3b2:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 800c3b6:	724a      	strb	r2, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800c3b8:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 800c3ba:	f3c2 3280 	ubfx	r2, r2, #14, #1
 800c3be:	728a      	strb	r2, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800c3c0:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 800c3c2:	f3c2 3240 	ubfx	r2, r2, #13, #1
 800c3c6:	72ca      	strb	r2, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800c3c8:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 800c3ca:	f3c2 3200 	ubfx	r2, r2, #12, #1
 800c3ce:	730a      	strb	r2, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 800c3d0:	2200      	movs	r2, #0
 800c3d2:	734a      	strb	r2, [r1, #13]
  if (hsd->SdCard.CardType == CARD_SDSC)
 800c3d4:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 800c3d6:	2a00      	cmp	r2, #0
 800c3d8:	f040 8086 	bne.w	800c4e8 <HAL_SD_GetCardCSD+0x174>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800c3dc:	6e00      	ldr	r0, [r0, #96]	@ 0x60
 800c3de:	f640 72fc 	movw	r2, #4092	@ 0xffc
 800c3e2:	ea02 0280 	and.w	r2, r2, r0, lsl #2
 800c3e6:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 800c3e8:	ea42 7290 	orr.w	r2, r2, r0, lsr #30
 800c3ec:	610a      	str	r2, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800c3ee:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800c3f0:	f3c2 62c2 	ubfx	r2, r2, #27, #3
 800c3f4:	750a      	strb	r2, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800c3f6:	f893 2067 	ldrb.w	r2, [r3, #103]	@ 0x67
 800c3fa:	f002 0207 	and.w	r2, r2, #7
 800c3fe:	754a      	strb	r2, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800c400:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800c402:	f3c2 5242 	ubfx	r2, r2, #21, #3
 800c406:	758a      	strb	r2, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800c408:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800c40a:	f3c2 4282 	ubfx	r2, r2, #18, #3
 800c40e:	75ca      	strb	r2, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800c410:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800c412:	f3c2 32c2 	ubfx	r2, r2, #15, #3
 800c416:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800c418:	6908      	ldr	r0, [r1, #16]
 800c41a:	3001      	adds	r0, #1
 800c41c:	6498      	str	r0, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800c41e:	7e0a      	ldrb	r2, [r1, #24]
 800c420:	f002 0207 	and.w	r2, r2, #7
 800c424:	3202      	adds	r2, #2
 800c426:	4090      	lsls	r0, r2
 800c428:	6498      	str	r0, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800c42a:	f891 c008 	ldrb.w	ip, [r1, #8]
 800c42e:	f00c 0c0f 	and.w	ip, ip, #15
 800c432:	2201      	movs	r2, #1
 800c434:	fa02 f20c 	lsl.w	r2, r2, ip
 800c438:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 800c43a:	0a52      	lsrs	r2, r2, #9
 800c43c:	fb00 f202 	mul.w	r2, r0, r2
 800c440:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 800c442:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c446:	655a      	str	r2, [r3, #84]	@ 0x54
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800c448:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800c44a:	f3c2 3280 	ubfx	r2, r2, #14, #1
 800c44e:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800c450:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800c452:	f3c2 12c6 	ubfx	r2, r2, #7, #7
 800c456:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800c458:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800c45a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c45e:	76ca      	strb	r2, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800c460:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800c462:	0fd2      	lsrs	r2, r2, #31
 800c464:	770a      	strb	r2, [r1, #28]
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800c466:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800c468:	f3c2 7241 	ubfx	r2, r2, #29, #2
 800c46c:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800c46e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800c470:	f3c2 6282 	ubfx	r2, r2, #26, #3
 800c474:	778a      	strb	r2, [r1, #30]
  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800c476:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800c478:	f3c2 5283 	ubfx	r2, r2, #22, #4
 800c47c:	77ca      	strb	r2, [r1, #31]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800c47e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800c480:	f3c2 5240 	ubfx	r2, r2, #21, #1
 800c484:	f881 2020 	strb.w	r2, [r1, #32]
  pCSD->Reserved3 = 0;
 800c488:	2000      	movs	r0, #0
 800c48a:	f881 0021 	strb.w	r0, [r1, #33]	@ 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800c48e:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800c492:	f002 0201 	and.w	r2, r2, #1
 800c496:	f881 2022 	strb.w	r2, [r1, #34]	@ 0x22
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800c49a:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800c49c:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 800c4a0:	f881 2023 	strb.w	r2, [r1, #35]	@ 0x23
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800c4a4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800c4a6:	f3c2 3280 	ubfx	r2, r2, #14, #1
 800c4aa:	f881 2024 	strb.w	r2, [r1, #36]	@ 0x24
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800c4ae:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800c4b0:	f3c2 3240 	ubfx	r2, r2, #13, #1
 800c4b4:	f881 2025 	strb.w	r2, [r1, #37]	@ 0x25
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800c4b8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800c4ba:	f3c2 3200 	ubfx	r2, r2, #12, #1
 800c4be:	f881 2026 	strb.w	r2, [r1, #38]	@ 0x26
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800c4c2:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800c4c4:	f3c2 2281 	ubfx	r2, r2, #10, #2
 800c4c8:	f881 2027 	strb.w	r2, [r1, #39]	@ 0x27
  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800c4cc:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800c4ce:	f3c2 2201 	ubfx	r2, r2, #8, #2
 800c4d2:	f881 2028 	strb.w	r2, [r1, #40]	@ 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800c4d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c4d8:	f3c3 0346 	ubfx	r3, r3, #1, #7
 800c4dc:	f881 3029 	strb.w	r3, [r1, #41]	@ 0x29
  pCSD->Reserved4 = 1;
 800c4e0:	2301      	movs	r3, #1
 800c4e2:	f881 302a 	strb.w	r3, [r1, #42]	@ 0x2a
}
 800c4e6:	4770      	bx	lr
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800c4e8:	2a01      	cmp	r2, #1
 800c4ea:	d110      	bne.n	800c50e <HAL_SD_GetCardCSD+0x19a>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800c4ec:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 800c4ee:	0412      	lsls	r2, r2, #16
 800c4f0:	f402 127c 	and.w	r2, r2, #4128768	@ 0x3f0000
 800c4f4:	f8b0 0066 	ldrh.w	r0, [r0, #102]	@ 0x66
 800c4f8:	4302      	orrs	r2, r0
 800c4fa:	610a      	str	r2, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800c4fc:	690a      	ldr	r2, [r1, #16]
 800c4fe:	3201      	adds	r2, #1
 800c500:	0292      	lsls	r2, r2, #10
 800c502:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800c504:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 800c506:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c50a:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800c50c:	e799      	b.n	800c442 <HAL_SD_GetCardCSD+0xce>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c50e:	6802      	ldr	r2, [r0, #0]
 800c510:	4904      	ldr	r1, [pc, #16]	@ (800c524 <HAL_SD_GetCardCSD+0x1b0>)
 800c512:	6391      	str	r1, [r2, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c514:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800c516:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800c51a:	6342      	str	r2, [r0, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800c51c:	2001      	movs	r0, #1
 800c51e:	f883 0030 	strb.w	r0, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800c522:	4770      	bx	lr
 800c524:	1fe00fff 	.word	0x1fe00fff

0800c528 <HAL_SD_InitCard>:
{
 800c528:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c52c:	b094      	sub	sp, #80	@ 0x50
 800c52e:	4604      	mov	r4, r0
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800c530:	2300      	movs	r3, #0
 800c532:	930f      	str	r3, [sp, #60]	@ 0x3c
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800c534:	9310      	str	r3, [sp, #64]	@ 0x40
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800c536:	9311      	str	r3, [sp, #68]	@ 0x44
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800c538:	9312      	str	r3, [sp, #72]	@ 0x48
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800c53a:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800c53e:	2100      	movs	r1, #0
 800c540:	f7fe fca0 	bl	800ae84 <HAL_RCCEx_GetPeriphCLKFreq>
  if (sdmmc_clk == 0U)
 800c544:	b948      	cbnz	r0, 800c55a <HAL_SD_InitCard+0x32>
    hsd->State = HAL_SD_STATE_READY;
 800c546:	2501      	movs	r5, #1
 800c548:	f884 5030 	strb.w	r5, [r4, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800c54c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800c550:	6363      	str	r3, [r4, #52]	@ 0x34
}
 800c552:	4628      	mov	r0, r5
 800c554:	b014      	add	sp, #80	@ 0x50
 800c556:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c55a:	4606      	mov	r6, r0
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800c55c:	0a05      	lsrs	r5, r0, #8
 800c55e:	4b8e      	ldr	r3, [pc, #568]	@ (800c798 <HAL_SD_InitCard+0x270>)
 800c560:	fba3 3505 	umull	r3, r5, r3, r5
 800c564:	092d      	lsrs	r5, r5, #4
  (void)SDMMC_Init(hsd->Instance, Init);
 800c566:	9513      	str	r5, [sp, #76]	@ 0x4c
 800c568:	ab14      	add	r3, sp, #80	@ 0x50
 800c56a:	e913 0003 	ldmdb	r3, {r0, r1}
 800c56e:	e88d 0003 	stmia.w	sp, {r0, r1}
 800c572:	ab0f      	add	r3, sp, #60	@ 0x3c
 800c574:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c576:	6820      	ldr	r0, [r4, #0]
 800c578:	f003 fa96 	bl	800faa8 <SDMMC_Init>
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800c57c:	6820      	ldr	r0, [r4, #0]
 800c57e:	f003 fab3 	bl	800fae8 <SDMMC_PowerState_ON>
  if (Init.ClockDiv != 0U)
 800c582:	4b86      	ldr	r3, [pc, #536]	@ (800c79c <HAL_SD_InitCard+0x274>)
 800c584:	429e      	cmp	r6, r3
 800c586:	d902      	bls.n	800c58e <HAL_SD_InitCard+0x66>
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800c588:	006d      	lsls	r5, r5, #1
 800c58a:	fbb6 f6f5 	udiv	r6, r6, r5
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800c58e:	4884      	ldr	r0, [pc, #528]	@ (800c7a0 <HAL_SD_InitCard+0x278>)
 800c590:	fbb0 f0f6 	udiv	r0, r0, r6
 800c594:	3001      	adds	r0, #1
 800c596:	f7f6 fe23 	bl	80031e0 <HAL_Delay>
  __IO uint32_t count = 0U;
 800c59a:	2300      	movs	r3, #0
 800c59c:	9303      	str	r3, [sp, #12]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800c59e:	6820      	ldr	r0, [r4, #0]
 800c5a0:	f003 fae0 	bl	800fb64 <SDMMC_CmdGoIdleState>
  if (errorstate != HAL_SD_ERROR_NONE)
 800c5a4:	4680      	mov	r8, r0
 800c5a6:	b138      	cbz	r0, 800c5b8 <HAL_SD_InitCard+0x90>
    hsd->State = HAL_SD_STATE_READY;
 800c5a8:	2501      	movs	r5, #1
 800c5aa:	f884 5030 	strb.w	r5, [r4, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800c5ae:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c5b0:	ea43 0308 	orr.w	r3, r3, r8
 800c5b4:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 800c5b6:	e7cc      	b.n	800c552 <HAL_SD_InitCard+0x2a>
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800c5b8:	6820      	ldr	r0, [r4, #0]
 800c5ba:	f003 fe39 	bl	8010230 <SDMMC_CmdOperCond>
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800c5be:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 800c5c2:	d009      	beq.n	800c5d8 <HAL_SD_InitCard+0xb0>
    hsd->SdCard.CardVersion = CARD_V2_X;
 800c5c4:	2301      	movs	r3, #1
 800c5c6:	63e3      	str	r3, [r4, #60]	@ 0x3c
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800c5c8:	2100      	movs	r1, #0
 800c5ca:	6820      	ldr	r0, [r4, #0]
 800c5cc:	f003 fc6d 	bl	800feaa <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 800c5d0:	b168      	cbz	r0, 800c5ee <HAL_SD_InitCard+0xc6>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c5d2:	f04f 5880 	mov.w	r8, #268435456	@ 0x10000000
 800c5d6:	e7e7      	b.n	800c5a8 <HAL_SD_InitCard+0x80>
    hsd->SdCard.CardVersion = CARD_V1_X;
 800c5d8:	2300      	movs	r3, #0
 800c5da:	63e3      	str	r3, [r4, #60]	@ 0x3c
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800c5dc:	6820      	ldr	r0, [r4, #0]
 800c5de:	f003 fac1 	bl	800fb64 <SDMMC_CmdGoIdleState>
    if (errorstate != HAL_SD_ERROR_NONE)
 800c5e2:	2800      	cmp	r0, #0
 800c5e4:	f040 80ca 	bne.w	800c77c <HAL_SD_InitCard+0x254>
  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800c5e8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800c5ea:	2b01      	cmp	r3, #1
 800c5ec:	d0ec      	beq.n	800c5c8 <HAL_SD_InitCard+0xa0>
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800c5ee:	9a03      	ldr	r2, [sp, #12]
 800c5f0:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 800c5f4:	429a      	cmp	r2, r3
 800c5f6:	f200 80c6 	bhi.w	800c786 <HAL_SD_InitCard+0x25e>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800c5fa:	2500      	movs	r5, #0
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800c5fc:	4e69      	ldr	r6, [pc, #420]	@ (800c7a4 <HAL_SD_InitCard+0x27c>)
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800c5fe:	461f      	mov	r7, r3
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800c600:	4629      	mov	r1, r5
 800c602:	6820      	ldr	r0, [r4, #0]
 800c604:	f003 fc51 	bl	800feaa <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 800c608:	2800      	cmp	r0, #0
 800c60a:	d156      	bne.n	800c6ba <HAL_SD_InitCard+0x192>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800c60c:	4631      	mov	r1, r6
 800c60e:	6820      	ldr	r0, [r4, #0]
 800c610:	f003 fd50 	bl	80100b4 <SDMMC_CmdAppOperCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 800c614:	2800      	cmp	r0, #0
 800c616:	d152      	bne.n	800c6be <HAL_SD_InitCard+0x196>
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800c618:	4629      	mov	r1, r5
 800c61a:	6820      	ldr	r0, [r4, #0]
 800c61c:	f003 fa8a 	bl	800fb34 <SDMMC_GetResponse>
    count++;
 800c620:	9b03      	ldr	r3, [sp, #12]
 800c622:	3301      	adds	r3, #1
 800c624:	9303      	str	r3, [sp, #12]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800c626:	9b03      	ldr	r3, [sp, #12]
 800c628:	4602      	mov	r2, r0
 800c62a:	2800      	cmp	r0, #0
 800c62c:	db01      	blt.n	800c632 <HAL_SD_InitCard+0x10a>
 800c62e:	42bb      	cmp	r3, r7
 800c630:	d9e6      	bls.n	800c600 <HAL_SD_InitCard+0xd8>
  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800c632:	9903      	ldr	r1, [sp, #12]
 800c634:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 800c638:	4299      	cmp	r1, r3
 800c63a:	f200 80a1 	bhi.w	800c780 <HAL_SD_InitCard+0x258>
  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800c63e:	f012 4f80 	tst.w	r2, #1073741824	@ 0x40000000
 800c642:	bf18      	it	ne
 800c644:	f04f 0801 	movne.w	r8, #1
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800c648:	f8c4 8038 	str.w	r8, [r4, #56]	@ 0x38
  uint16_t sd_rca = 0U;
 800c64c:	2300      	movs	r3, #0
 800c64e:	f8ad 300a 	strh.w	r3, [sp, #10]
  uint32_t tickstart = HAL_GetTick();
 800c652:	f7f6 fdbf 	bl	80031d4 <HAL_GetTick>
 800c656:	4605      	mov	r5, r0
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800c658:	6820      	ldr	r0, [r4, #0]
 800c65a:	f003 fa51 	bl	800fb00 <SDMMC_GetPowerState>
 800c65e:	2800      	cmp	r0, #0
 800c660:	f000 8083 	beq.w	800c76a <HAL_SD_InitCard+0x242>
  if (hsd->SdCard.CardType != CARD_SECURED)
 800c664:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800c666:	2b03      	cmp	r3, #3
 800c668:	d12c      	bne.n	800c6c4 <HAL_SD_InitCard+0x19c>
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800c66a:	2104      	movs	r1, #4
 800c66c:	6820      	ldr	r0, [r4, #0]
 800c66e:	f003 fa61 	bl	800fb34 <SDMMC_GetResponse>
 800c672:	0d00      	lsrs	r0, r0, #20
 800c674:	6420      	str	r0, [r4, #64]	@ 0x40
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800c676:	a904      	add	r1, sp, #16
 800c678:	4620      	mov	r0, r4
 800c67a:	f7ff fe7b 	bl	800c374 <HAL_SD_GetCardCSD>
 800c67e:	4605      	mov	r5, r0
 800c680:	2800      	cmp	r0, #0
 800c682:	d16f      	bne.n	800c764 <HAL_SD_InitCard+0x23c>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800c684:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c686:	0409      	lsls	r1, r1, #16
 800c688:	6820      	ldr	r0, [r4, #0]
 800c68a:	f003 fbf5 	bl	800fe78 <SDMMC_CmdSelDesel>
  if (errorstate != HAL_SD_ERROR_NONE)
 800c68e:	4603      	mov	r3, r0
 800c690:	2800      	cmp	r0, #0
 800c692:	d16c      	bne.n	800c76e <HAL_SD_InitCard+0x246>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800c694:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800c698:	6820      	ldr	r0, [r4, #0]
 800c69a:	f003 fb45 	bl	800fd28 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 800c69e:	4603      	mov	r3, r0
 800c6a0:	2800      	cmp	r0, #0
 800c6a2:	f43f af56 	beq.w	800c552 <HAL_SD_InitCard+0x2a>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c6a6:	6822      	ldr	r2, [r4, #0]
 800c6a8:	493f      	ldr	r1, [pc, #252]	@ (800c7a8 <HAL_SD_InitCard+0x280>)
 800c6aa:	6391      	str	r1, [r2, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800c6ac:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800c6ae:	4313      	orrs	r3, r2
 800c6b0:	6363      	str	r3, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800c6b2:	2501      	movs	r5, #1
 800c6b4:	f884 5030 	strb.w	r5, [r4, #48]	@ 0x30
    return HAL_ERROR;
 800c6b8:	e74b      	b.n	800c552 <HAL_SD_InitCard+0x2a>
      return errorstate;
 800c6ba:	4680      	mov	r8, r0
 800c6bc:	e774      	b.n	800c5a8 <HAL_SD_InitCard+0x80>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c6be:	f04f 5880 	mov.w	r8, #268435456	@ 0x10000000
  if (errorstate != HAL_SD_ERROR_NONE)
 800c6c2:	e771      	b.n	800c5a8 <HAL_SD_InitCard+0x80>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800c6c4:	6820      	ldr	r0, [r4, #0]
 800c6c6:	f003 fc9d 	bl	8010004 <SDMMC_CmdSendCID>
    if (errorstate != HAL_SD_ERROR_NONE)
 800c6ca:	4603      	mov	r3, r0
 800c6cc:	2800      	cmp	r0, #0
 800c6ce:	d14e      	bne.n	800c76e <HAL_SD_InitCard+0x246>
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800c6d0:	2100      	movs	r1, #0
 800c6d2:	6820      	ldr	r0, [r4, #0]
 800c6d4:	f003 fa2e 	bl	800fb34 <SDMMC_GetResponse>
 800c6d8:	66e0      	str	r0, [r4, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800c6da:	2104      	movs	r1, #4
 800c6dc:	6820      	ldr	r0, [r4, #0]
 800c6de:	f003 fa29 	bl	800fb34 <SDMMC_GetResponse>
 800c6e2:	6720      	str	r0, [r4, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800c6e4:	2108      	movs	r1, #8
 800c6e6:	6820      	ldr	r0, [r4, #0]
 800c6e8:	f003 fa24 	bl	800fb34 <SDMMC_GetResponse>
 800c6ec:	6760      	str	r0, [r4, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800c6ee:	210c      	movs	r1, #12
 800c6f0:	6820      	ldr	r0, [r4, #0]
 800c6f2:	f003 fa1f 	bl	800fb34 <SDMMC_GetResponse>
 800c6f6:	67a0      	str	r0, [r4, #120]	@ 0x78
  if (hsd->SdCard.CardType != CARD_SECURED)
 800c6f8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800c6fa:	2b03      	cmp	r3, #3
 800c6fc:	d0b5      	beq.n	800c66a <HAL_SD_InitCard+0x142>
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800c6fe:	f241 3687 	movw	r6, #4999	@ 0x1387
    while (sd_rca == 0U)
 800c702:	f8bd 100a 	ldrh.w	r1, [sp, #10]
 800c706:	b971      	cbnz	r1, 800c726 <HAL_SD_InitCard+0x1fe>
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800c708:	f10d 010a 	add.w	r1, sp, #10
 800c70c:	6820      	ldr	r0, [r4, #0]
 800c70e:	f003 fd3f 	bl	8010190 <SDMMC_CmdSetRelAdd>
      if (errorstate != HAL_SD_ERROR_NONE)
 800c712:	4603      	mov	r3, r0
 800c714:	bb58      	cbnz	r0, 800c76e <HAL_SD_InitCard+0x246>
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800c716:	f7f6 fd5d 	bl	80031d4 <HAL_GetTick>
 800c71a:	1b43      	subs	r3, r0, r5
 800c71c:	42b3      	cmp	r3, r6
 800c71e:	d9f0      	bls.n	800c702 <HAL_SD_InitCard+0x1da>
        return HAL_SD_ERROR_TIMEOUT;
 800c720:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
  if (errorstate != HAL_SD_ERROR_NONE)
 800c724:	e023      	b.n	800c76e <HAL_SD_InitCard+0x246>
  if (hsd->SdCard.CardType != CARD_SECURED)
 800c726:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800c728:	2b03      	cmp	r3, #3
 800c72a:	d09e      	beq.n	800c66a <HAL_SD_InitCard+0x142>
    hsd->SdCard.RelCardAdd = sd_rca;
 800c72c:	6461      	str	r1, [r4, #68]	@ 0x44
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c72e:	0409      	lsls	r1, r1, #16
 800c730:	6820      	ldr	r0, [r4, #0]
 800c732:	f003 fc7d 	bl	8010030 <SDMMC_CmdSendCSD>
    if (errorstate != HAL_SD_ERROR_NONE)
 800c736:	4603      	mov	r3, r0
 800c738:	b9c8      	cbnz	r0, 800c76e <HAL_SD_InitCard+0x246>
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800c73a:	2100      	movs	r1, #0
 800c73c:	6820      	ldr	r0, [r4, #0]
 800c73e:	f003 f9f9 	bl	800fb34 <SDMMC_GetResponse>
 800c742:	65e0      	str	r0, [r4, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800c744:	2104      	movs	r1, #4
 800c746:	6820      	ldr	r0, [r4, #0]
 800c748:	f003 f9f4 	bl	800fb34 <SDMMC_GetResponse>
 800c74c:	6620      	str	r0, [r4, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800c74e:	2108      	movs	r1, #8
 800c750:	6820      	ldr	r0, [r4, #0]
 800c752:	f003 f9ef 	bl	800fb34 <SDMMC_GetResponse>
 800c756:	6660      	str	r0, [r4, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800c758:	210c      	movs	r1, #12
 800c75a:	6820      	ldr	r0, [r4, #0]
 800c75c:	f003 f9ea 	bl	800fb34 <SDMMC_GetResponse>
 800c760:	66a0      	str	r0, [r4, #104]	@ 0x68
 800c762:	e782      	b.n	800c66a <HAL_SD_InitCard+0x142>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c764:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800c768:	e001      	b.n	800c76e <HAL_SD_InitCard+0x246>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800c76a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
    hsd->State = HAL_SD_STATE_READY;
 800c76e:	2501      	movs	r5, #1
 800c770:	f884 5030 	strb.w	r5, [r4, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800c774:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800c776:	4313      	orrs	r3, r2
 800c778:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 800c77a:	e6ea      	b.n	800c552 <HAL_SD_InitCard+0x2a>
      return errorstate;
 800c77c:	4680      	mov	r8, r0
 800c77e:	e713      	b.n	800c5a8 <HAL_SD_InitCard+0x80>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800c780:	f04f 7880 	mov.w	r8, #16777216	@ 0x1000000
 800c784:	e710      	b.n	800c5a8 <HAL_SD_InitCard+0x80>
  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800c786:	9a03      	ldr	r2, [sp, #12]
 800c788:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 800c78c:	429a      	cmp	r2, r3
 800c78e:	f67f af5b 	bls.w	800c648 <HAL_SD_InitCard+0x120>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800c792:	f04f 7880 	mov.w	r8, #16777216	@ 0x1000000
  if (errorstate != HAL_SD_ERROR_NONE)
 800c796:	e707      	b.n	800c5a8 <HAL_SD_InitCard+0x80>
 800c798:	014f8b59 	.word	0x014f8b59
 800c79c:	000c34ff 	.word	0x000c34ff
 800c7a0:	00012110 	.word	0x00012110
 800c7a4:	c1100000 	.word	0xc1100000
 800c7a8:	1fe00fff 	.word	0x1fe00fff

0800c7ac <HAL_SD_GetCardStatus>:
{
 800c7ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7b0:	b096      	sub	sp, #88	@ 0x58
  if (hsd->State == HAL_SD_STATE_BUSY)
 800c7b2:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 800c7b6:	b2db      	uxtb	r3, r3
 800c7b8:	2b03      	cmp	r3, #3
 800c7ba:	f000 80c7 	beq.w	800c94c <HAL_SD_GetCardStatus+0x1a0>
 800c7be:	4604      	mov	r4, r0
 800c7c0:	460d      	mov	r5, r1
  uint32_t tickstart = HAL_GetTick();
 800c7c2:	f7f6 fd07 	bl	80031d4 <HAL_GetTick>
 800c7c6:	4607      	mov	r7, r0
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800c7c8:	2100      	movs	r1, #0
 800c7ca:	6820      	ldr	r0, [r4, #0]
 800c7cc:	f003 f9b2 	bl	800fb34 <SDMMC_GetResponse>
 800c7d0:	f010 7f00 	tst.w	r0, #33554432	@ 0x2000000
 800c7d4:	f040 80bf 	bne.w	800c956 <HAL_SD_GetCardStatus+0x1aa>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800c7d8:	2140      	movs	r1, #64	@ 0x40
 800c7da:	6820      	ldr	r0, [r4, #0]
 800c7dc:	f003 faa4 	bl	800fd28 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 800c7e0:	4603      	mov	r3, r0
 800c7e2:	b110      	cbz	r0, 800c7ea <HAL_SD_GetCardStatus+0x3e>
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800c7e4:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800c7e6:	6362      	str	r2, [r4, #52]	@ 0x34
    return errorstate;
 800c7e8:	e05b      	b.n	800c8a2 <HAL_SD_GetCardStatus+0xf6>
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c7ea:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c7ec:	0409      	lsls	r1, r1, #16
 800c7ee:	6820      	ldr	r0, [r4, #0]
 800c7f0:	f003 fb5b 	bl	800feaa <SDMMC_CmdAppCommand>
  if (errorstate != HAL_SD_ERROR_NONE)
 800c7f4:	4603      	mov	r3, r0
 800c7f6:	b110      	cbz	r0, 800c7fe <HAL_SD_GetCardStatus+0x52>
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800c7f8:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800c7fa:	6362      	str	r2, [r4, #52]	@ 0x34
    return errorstate;
 800c7fc:	e051      	b.n	800c8a2 <HAL_SD_GetCardStatus+0xf6>
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c7fe:	f04f 33ff 	mov.w	r3, #4294967295
 800c802:	9300      	str	r3, [sp, #0]
  config.DataLength    = 64U;
 800c804:	2340      	movs	r3, #64	@ 0x40
 800c806:	9301      	str	r3, [sp, #4]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800c808:	2360      	movs	r3, #96	@ 0x60
 800c80a:	9302      	str	r3, [sp, #8]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800c80c:	2302      	movs	r3, #2
 800c80e:	9303      	str	r3, [sp, #12]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800c810:	2300      	movs	r3, #0
 800c812:	9304      	str	r3, [sp, #16]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800c814:	2301      	movs	r3, #1
 800c816:	9305      	str	r3, [sp, #20]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800c818:	4669      	mov	r1, sp
 800c81a:	6820      	ldr	r0, [r4, #0]
 800c81c:	f003 f98d 	bl	800fb3a <SDMMC_ConfigData>
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800c820:	6820      	ldr	r0, [r4, #0]
 800c822:	f003 fba6 	bl	800ff72 <SDMMC_CmdStatusRegister>
  if (errorstate != HAL_SD_ERROR_NONE)
 800c826:	4603      	mov	r3, r0
 800c828:	b908      	cbnz	r0, 800c82e <HAL_SD_GetCardStatus+0x82>
  uint32_t *pData = pSDstatus;
 800c82a:	ae06      	add	r6, sp, #24
 800c82c:	e008      	b.n	800c840 <HAL_SD_GetCardStatus+0x94>
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800c82e:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800c830:	6362      	str	r2, [r4, #52]	@ 0x34
    return errorstate;
 800c832:	e036      	b.n	800c8a2 <HAL_SD_GetCardStatus+0xf6>
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800c834:	f7f6 fcce 	bl	80031d4 <HAL_GetTick>
 800c838:	1bc0      	subs	r0, r0, r7
 800c83a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800c83e:	d02e      	beq.n	800c89e <HAL_SD_GetCardStatus+0xf2>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800c840:	6823      	ldr	r3, [r4, #0]
 800c842:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c844:	f412 7f95 	tst.w	r2, #298	@ 0x12a
 800c848:	d10e      	bne.n	800c868 <HAL_SD_GetCardStatus+0xbc>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800c84a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c84c:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 800c850:	d0f0      	beq.n	800c834 <HAL_SD_GetCardStatus+0x88>
 800c852:	f106 0820 	add.w	r8, r6, #32
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800c856:	6820      	ldr	r0, [r4, #0]
 800c858:	f003 f93e 	bl	800fad8 <SDMMC_ReadFIFO>
 800c85c:	f846 0b04 	str.w	r0, [r6], #4
      for (count = 0U; count < 8U; count++)
 800c860:	4546      	cmp	r6, r8
 800c862:	d1f8      	bne.n	800c856 <HAL_SD_GetCardStatus+0xaa>
 800c864:	4646      	mov	r6, r8
 800c866:	e7e5      	b.n	800c834 <HAL_SD_GetCardStatus+0x88>
  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800c868:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c86a:	f012 0f08 	tst.w	r2, #8
 800c86e:	d175      	bne.n	800c95c <HAL_SD_GetCardStatus+0x1b0>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800c870:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c872:	f012 0f02 	tst.w	r2, #2
 800c876:	d173      	bne.n	800c960 <HAL_SD_GetCardStatus+0x1b4>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800c878:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c87a:	f013 0f20 	tst.w	r3, #32
 800c87e:	d171      	bne.n	800c964 <HAL_SD_GetCardStatus+0x1b8>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800c880:	6820      	ldr	r0, [r4, #0]
 800c882:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800c884:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 800c888:	d015      	beq.n	800c8b6 <HAL_SD_GetCardStatus+0x10a>
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800c88a:	f003 f925 	bl	800fad8 <SDMMC_ReadFIFO>
 800c88e:	f846 0b04 	str.w	r0, [r6], #4
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800c892:	f7f6 fc9f 	bl	80031d4 <HAL_GetTick>
 800c896:	1bc0      	subs	r0, r0, r7
 800c898:	f1b0 3fff 	cmp.w	r0, #4294967295
 800c89c:	d1f0      	bne.n	800c880 <HAL_SD_GetCardStatus+0xd4>
  if (errorstate != HAL_SD_ERROR_NONE)
 800c89e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c8a2:	6822      	ldr	r2, [r4, #0]
 800c8a4:	4930      	ldr	r1, [pc, #192]	@ (800c968 <HAL_SD_GetCardStatus+0x1bc>)
 800c8a6:	6391      	str	r1, [r2, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800c8a8:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800c8aa:	4313      	orrs	r3, r2
 800c8ac:	6363      	str	r3, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800c8ae:	2501      	movs	r5, #1
 800c8b0:	f884 5030 	strb.w	r5, [r4, #48]	@ 0x30
    status = HAL_ERROR;
 800c8b4:	e03c      	b.n	800c930 <HAL_SD_GetCardStatus+0x184>
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800c8b6:	4b2d      	ldr	r3, [pc, #180]	@ (800c96c <HAL_SD_GetCardStatus+0x1c0>)
 800c8b8:	6383      	str	r3, [r0, #56]	@ 0x38
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800c8ba:	9a06      	ldr	r2, [sp, #24]
 800c8bc:	f3c2 1381 	ubfx	r3, r2, #6, #2
 800c8c0:	702b      	strb	r3, [r5, #0]
    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800c8c2:	f3c2 1340 	ubfx	r3, r2, #5, #1
 800c8c6:	706b      	strb	r3, [r5, #1]
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800c8c8:	0a13      	lsrs	r3, r2, #8
 800c8ca:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800c8ce:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800c8d2:	b29b      	uxth	r3, r3
 800c8d4:	806b      	strh	r3, [r5, #2]
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800c8d6:	9b07      	ldr	r3, [sp, #28]
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800c8d8:	0e1a      	lsrs	r2, r3, #24
 800c8da:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800c8de:	0219      	lsls	r1, r3, #8
 800c8e0:	f401 017f 	and.w	r1, r1, #16711680	@ 0xff0000
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800c8e4:	430a      	orrs	r2, r1
 800c8e6:	0a1b      	lsrs	r3, r3, #8
 800c8e8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800c8ec:	4313      	orrs	r3, r2
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800c8ee:	606b      	str	r3, [r5, #4]
    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800c8f0:	9b08      	ldr	r3, [sp, #32]
 800c8f2:	b2da      	uxtb	r2, r3
 800c8f4:	722a      	strb	r2, [r5, #8]
    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800c8f6:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800c8fa:	726a      	strb	r2, [r5, #9]
    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800c8fc:	f3c3 5203 	ubfx	r2, r3, #20, #4
 800c900:	72aa      	strb	r2, [r5, #10]
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800c902:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c904:	0c1b      	lsrs	r3, r3, #16
 800c906:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800c90a:	b2d1      	uxtb	r1, r2
 800c90c:	430b      	orrs	r3, r1
 800c90e:	81ab      	strh	r3, [r5, #12]
    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800c910:	f3c2 2385 	ubfx	r3, r2, #10, #6
 800c914:	73ab      	strb	r3, [r5, #14]
    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800c916:	f3c2 2301 	ubfx	r3, r2, #8, #2
 800c91a:	73eb      	strb	r3, [r5, #15]
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800c91c:	f3c2 1303 	ubfx	r3, r2, #4, #4
 800c920:	742b      	strb	r3, [r5, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800c922:	f002 020f 	and.w	r2, r2, #15
 800c926:	746a      	strb	r2, [r5, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800c928:	f89d 302b 	ldrb.w	r3, [sp, #43]	@ 0x2b
 800c92c:	74ab      	strb	r3, [r5, #18]
  HAL_StatusTypeDef status = HAL_OK;
 800c92e:	2500      	movs	r5, #0
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800c930:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800c934:	6820      	ldr	r0, [r4, #0]
 800c936:	f003 f9f7 	bl	800fd28 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 800c93a:	b140      	cbz	r0, 800c94e <HAL_SD_GetCardStatus+0x1a2>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c93c:	6822      	ldr	r2, [r4, #0]
 800c93e:	490a      	ldr	r1, [pc, #40]	@ (800c968 <HAL_SD_GetCardStatus+0x1bc>)
 800c940:	6391      	str	r1, [r2, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 800c942:	6360      	str	r0, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800c944:	2501      	movs	r5, #1
 800c946:	f884 5030 	strb.w	r5, [r4, #48]	@ 0x30
    status = HAL_ERROR;
 800c94a:	e000      	b.n	800c94e <HAL_SD_GetCardStatus+0x1a2>
    return HAL_ERROR;
 800c94c:	2501      	movs	r5, #1
}
 800c94e:	4628      	mov	r0, r5
 800c950:	b016      	add	sp, #88	@ 0x58
 800c952:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800c956:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800c95a:	e7a2      	b.n	800c8a2 <HAL_SD_GetCardStatus+0xf6>
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800c95c:	2308      	movs	r3, #8
 800c95e:	e7a0      	b.n	800c8a2 <HAL_SD_GetCardStatus+0xf6>
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800c960:	2302      	movs	r3, #2
 800c962:	e79e      	b.n	800c8a2 <HAL_SD_GetCardStatus+0xf6>
    return HAL_SD_ERROR_RX_OVERRUN;
 800c964:	2320      	movs	r3, #32
  if (errorstate != HAL_SD_ERROR_NONE)
 800c966:	e79c      	b.n	800c8a2 <HAL_SD_GetCardStatus+0xf6>
 800c968:	1fe00fff 	.word	0x1fe00fff
 800c96c:	18000f3a 	.word	0x18000f3a

0800c970 <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800c970:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800c972:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800c974:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800c976:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800c978:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800c97a:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800c97c:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800c97e:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800c980:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 800c982:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800c984:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 800c986:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800c988:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800c98a:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800c98c:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800c98e:	61cb      	str	r3, [r1, #28]
}
 800c990:	2000      	movs	r0, #0
 800c992:	4770      	bx	lr

0800c994 <HAL_SD_ConfigWideBusOperation>:
{
 800c994:	b530      	push	{r4, r5, lr}
 800c996:	b08b      	sub	sp, #44	@ 0x2c
 800c998:	4604      	mov	r4, r0
 800c99a:	460d      	mov	r5, r1
  hsd->State = HAL_SD_STATE_BUSY;
 800c99c:	2303      	movs	r3, #3
 800c99e:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  if (hsd->SdCard.CardType != CARD_SECURED)
 800c9a2:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800c9a4:	2b03      	cmp	r3, #3
 800c9a6:	d063      	beq.n	800ca70 <HAL_SD_ConfigWideBusOperation+0xdc>
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800c9a8:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 800c9ac:	d009      	beq.n	800c9c2 <HAL_SD_ConfigWideBusOperation+0x2e>
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800c9ae:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 800c9b2:	d00b      	beq.n	800c9cc <HAL_SD_ConfigWideBusOperation+0x38>
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800c9b4:	2900      	cmp	r1, #0
 800c9b6:	d032      	beq.n	800ca1e <HAL_SD_ConfigWideBusOperation+0x8a>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800c9b8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800c9ba:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c9be:	6343      	str	r3, [r0, #52]	@ 0x34
 800c9c0:	e05a      	b.n	800ca78 <HAL_SD_ConfigWideBusOperation+0xe4>
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c9c2:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800c9c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c9c8:	6343      	str	r3, [r0, #52]	@ 0x34
 800c9ca:	e055      	b.n	800ca78 <HAL_SD_ConfigWideBusOperation+0xe4>
  uint32_t scr[2U] = {0UL, 0UL};
 800c9cc:	2100      	movs	r1, #0
 800c9ce:	9103      	str	r1, [sp, #12]
 800c9d0:	9104      	str	r1, [sp, #16]
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800c9d2:	6800      	ldr	r0, [r0, #0]
 800c9d4:	f003 f8ae 	bl	800fb34 <SDMMC_GetResponse>
 800c9d8:	f010 7f00 	tst.w	r0, #33554432	@ 0x2000000
 800c9dc:	d116      	bne.n	800ca0c <HAL_SD_ConfigWideBusOperation+0x78>
  errorstate = SD_FindSCR(hsd, scr);
 800c9de:	a903      	add	r1, sp, #12
 800c9e0:	4620      	mov	r0, r4
 800c9e2:	f7ff fb43 	bl	800c06c <SD_FindSCR>
  if (errorstate != HAL_SD_ERROR_NONE)
 800c9e6:	4602      	mov	r2, r0
 800c9e8:	b990      	cbnz	r0, 800ca10 <HAL_SD_ConfigWideBusOperation+0x7c>
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800c9ea:	9b04      	ldr	r3, [sp, #16]
 800c9ec:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 800c9f0:	d012      	beq.n	800ca18 <HAL_SD_ConfigWideBusOperation+0x84>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c9f2:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c9f4:	0409      	lsls	r1, r1, #16
 800c9f6:	6820      	ldr	r0, [r4, #0]
 800c9f8:	f003 fa57 	bl	800feaa <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 800c9fc:	4602      	mov	r2, r0
 800c9fe:	b938      	cbnz	r0, 800ca10 <HAL_SD_ConfigWideBusOperation+0x7c>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800ca00:	2102      	movs	r1, #2
 800ca02:	6820      	ldr	r0, [r4, #0]
 800ca04:	f003 fa6a 	bl	800fedc <SDMMC_CmdBusWidth>
 800ca08:	4602      	mov	r2, r0
    if (errorstate != HAL_SD_ERROR_NONE)
 800ca0a:	e001      	b.n	800ca10 <HAL_SD_ConfigWideBusOperation+0x7c>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800ca0c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
      hsd->ErrorCode |= errorstate;
 800ca10:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ca12:	4313      	orrs	r3, r2
 800ca14:	6363      	str	r3, [r4, #52]	@ 0x34
 800ca16:	e02f      	b.n	800ca78 <HAL_SD_ConfigWideBusOperation+0xe4>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ca18:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800ca1c:	e7f8      	b.n	800ca10 <HAL_SD_ConfigWideBusOperation+0x7c>
  uint32_t scr[2U] = {0UL, 0UL};
 800ca1e:	2100      	movs	r1, #0
 800ca20:	9103      	str	r1, [sp, #12]
 800ca22:	9104      	str	r1, [sp, #16]
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800ca24:	6800      	ldr	r0, [r0, #0]
 800ca26:	f003 f885 	bl	800fb34 <SDMMC_GetResponse>
 800ca2a:	f010 7f00 	tst.w	r0, #33554432	@ 0x2000000
 800ca2e:	d116      	bne.n	800ca5e <HAL_SD_ConfigWideBusOperation+0xca>
  errorstate = SD_FindSCR(hsd, scr);
 800ca30:	a903      	add	r1, sp, #12
 800ca32:	4620      	mov	r0, r4
 800ca34:	f7ff fb1a 	bl	800c06c <SD_FindSCR>
  if (errorstate != HAL_SD_ERROR_NONE)
 800ca38:	4602      	mov	r2, r0
 800ca3a:	b990      	cbnz	r0, 800ca62 <HAL_SD_ConfigWideBusOperation+0xce>
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800ca3c:	9b04      	ldr	r3, [sp, #16]
 800ca3e:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800ca42:	d012      	beq.n	800ca6a <HAL_SD_ConfigWideBusOperation+0xd6>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ca44:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800ca46:	0409      	lsls	r1, r1, #16
 800ca48:	6820      	ldr	r0, [r4, #0]
 800ca4a:	f003 fa2e 	bl	800feaa <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 800ca4e:	4602      	mov	r2, r0
 800ca50:	b938      	cbnz	r0, 800ca62 <HAL_SD_ConfigWideBusOperation+0xce>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800ca52:	2100      	movs	r1, #0
 800ca54:	6820      	ldr	r0, [r4, #0]
 800ca56:	f003 fa41 	bl	800fedc <SDMMC_CmdBusWidth>
 800ca5a:	4602      	mov	r2, r0
    if (errorstate != HAL_SD_ERROR_NONE)
 800ca5c:	e001      	b.n	800ca62 <HAL_SD_ConfigWideBusOperation+0xce>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800ca5e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
      hsd->ErrorCode |= errorstate;
 800ca62:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ca64:	4313      	orrs	r3, r2
 800ca66:	6363      	str	r3, [r4, #52]	@ 0x34
 800ca68:	e006      	b.n	800ca78 <HAL_SD_ConfigWideBusOperation+0xe4>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ca6a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800ca6e:	e7f8      	b.n	800ca62 <HAL_SD_ConfigWideBusOperation+0xce>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ca70:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800ca72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ca76:	6343      	str	r3, [r0, #52]	@ 0x34
  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800ca78:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ca7a:	b1b3      	cbz	r3, 800caaa <HAL_SD_ConfigWideBusOperation+0x116>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ca7c:	6823      	ldr	r3, [r4, #0]
 800ca7e:	4a34      	ldr	r2, [pc, #208]	@ (800cb50 <HAL_SD_ConfigWideBusOperation+0x1bc>)
 800ca80:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800ca82:	2501      	movs	r5, #1
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ca84:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ca88:	6820      	ldr	r0, [r4, #0]
 800ca8a:	f003 f94d 	bl	800fd28 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 800ca8e:	b130      	cbz	r0, 800ca9e <HAL_SD_ConfigWideBusOperation+0x10a>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ca90:	6823      	ldr	r3, [r4, #0]
 800ca92:	492f      	ldr	r1, [pc, #188]	@ (800cb50 <HAL_SD_ConfigWideBusOperation+0x1bc>)
 800ca94:	6399      	str	r1, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800ca96:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ca98:	4303      	orrs	r3, r0
 800ca9a:	6363      	str	r3, [r4, #52]	@ 0x34
    status = HAL_ERROR;
 800ca9c:	2501      	movs	r5, #1
  hsd->State = HAL_SD_STATE_READY;
 800ca9e:	2301      	movs	r3, #1
 800caa0:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
}
 800caa4:	4628      	mov	r0, r5
 800caa6:	b00b      	add	sp, #44	@ 0x2c
 800caa8:	bd30      	pop	{r4, r5, pc}
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800caaa:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800caae:	2100      	movs	r1, #0
 800cab0:	f7fe f9e8 	bl	800ae84 <HAL_RCCEx_GetPeriphCLKFreq>
    if (sdmmc_clk != 0U)
 800cab4:	4601      	mov	r1, r0
 800cab6:	2800      	cmp	r0, #0
 800cab8:	d043      	beq.n	800cb42 <HAL_SD_ConfigWideBusOperation+0x1ae>
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800caba:	6863      	ldr	r3, [r4, #4]
 800cabc:	9305      	str	r3, [sp, #20]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800cabe:	68a3      	ldr	r3, [r4, #8]
 800cac0:	9306      	str	r3, [sp, #24]
      Init.BusWide             = WideMode;
 800cac2:	9507      	str	r5, [sp, #28]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800cac4:	6923      	ldr	r3, [r4, #16]
 800cac6:	9308      	str	r3, [sp, #32]
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800cac8:	6962      	ldr	r2, [r4, #20]
 800caca:	4b22      	ldr	r3, [pc, #136]	@ (800cb54 <HAL_SD_ConfigWideBusOperation+0x1c0>)
 800cacc:	fba3 0301 	umull	r0, r3, r3, r1
 800cad0:	0e18      	lsrs	r0, r3, #24
 800cad2:	ebb2 6f13 	cmp.w	r2, r3, lsr #24
 800cad6:	d20b      	bcs.n	800caf0 <HAL_SD_ConfigWideBusOperation+0x15c>
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800cad8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cada:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cade:	d007      	beq.n	800caf0 <HAL_SD_ConfigWideBusOperation+0x15c>
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800cae0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cae4:	d011      	beq.n	800cb0a <HAL_SD_ConfigWideBusOperation+0x176>
        if (hsd->Init.ClockDiv == 0U)
 800cae6:	bb22      	cbnz	r2, 800cb32 <HAL_SD_ConfigWideBusOperation+0x19e>
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800cae8:	4b1b      	ldr	r3, [pc, #108]	@ (800cb58 <HAL_SD_ConfigWideBusOperation+0x1c4>)
 800caea:	4299      	cmp	r1, r3
 800caec:	bf88      	it	hi
 800caee:	4602      	movhi	r2, r0
        Init.ClockDiv = hsd->Init.ClockDiv;
 800caf0:	9209      	str	r2, [sp, #36]	@ 0x24
      (void)SDMMC_Init(hsd->Instance, Init);
 800caf2:	ab0a      	add	r3, sp, #40	@ 0x28
 800caf4:	e913 0003 	ldmdb	r3, {r0, r1}
 800caf8:	e88d 0003 	stmia.w	sp, {r0, r1}
 800cafc:	ab05      	add	r3, sp, #20
 800cafe:	cb0e      	ldmia	r3, {r1, r2, r3}
 800cb00:	6820      	ldr	r0, [r4, #0]
 800cb02:	f002 ffd1 	bl	800faa8 <SDMMC_Init>
  HAL_StatusTypeDef status = HAL_OK;
 800cb06:	2500      	movs	r5, #0
 800cb08:	e7bc      	b.n	800ca84 <HAL_SD_ConfigWideBusOperation+0xf0>
        if (hsd->Init.ClockDiv == 0U)
 800cb0a:	b93a      	cbnz	r2, 800cb1c <HAL_SD_ConfigWideBusOperation+0x188>
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800cb0c:	4b13      	ldr	r3, [pc, #76]	@ (800cb5c <HAL_SD_ConfigWideBusOperation+0x1c8>)
 800cb0e:	4299      	cmp	r1, r3
 800cb10:	d9ee      	bls.n	800caf0 <HAL_SD_ConfigWideBusOperation+0x15c>
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800cb12:	4a10      	ldr	r2, [pc, #64]	@ (800cb54 <HAL_SD_ConfigWideBusOperation+0x1c0>)
 800cb14:	fba2 1201 	umull	r1, r2, r2, r1
 800cb18:	0e52      	lsrs	r2, r2, #25
 800cb1a:	e7e9      	b.n	800caf0 <HAL_SD_ConfigWideBusOperation+0x15c>
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800cb1c:	0053      	lsls	r3, r2, #1
 800cb1e:	fbb1 f3f3 	udiv	r3, r1, r3
 800cb22:	480e      	ldr	r0, [pc, #56]	@ (800cb5c <HAL_SD_ConfigWideBusOperation+0x1c8>)
 800cb24:	4283      	cmp	r3, r0
 800cb26:	d9e3      	bls.n	800caf0 <HAL_SD_ConfigWideBusOperation+0x15c>
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800cb28:	4a0a      	ldr	r2, [pc, #40]	@ (800cb54 <HAL_SD_ConfigWideBusOperation+0x1c0>)
 800cb2a:	fba2 1201 	umull	r1, r2, r2, r1
 800cb2e:	0e52      	lsrs	r2, r2, #25
 800cb30:	e7de      	b.n	800caf0 <HAL_SD_ConfigWideBusOperation+0x15c>
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800cb32:	0053      	lsls	r3, r2, #1
 800cb34:	fbb1 f1f3 	udiv	r1, r1, r3
 800cb38:	4b07      	ldr	r3, [pc, #28]	@ (800cb58 <HAL_SD_ConfigWideBusOperation+0x1c4>)
 800cb3a:	4299      	cmp	r1, r3
 800cb3c:	bf88      	it	hi
 800cb3e:	4602      	movhi	r2, r0
 800cb40:	e7d6      	b.n	800caf0 <HAL_SD_ConfigWideBusOperation+0x15c>
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800cb42:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cb44:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800cb48:	6363      	str	r3, [r4, #52]	@ 0x34
      status = HAL_ERROR;
 800cb4a:	2501      	movs	r5, #1
 800cb4c:	e79a      	b.n	800ca84 <HAL_SD_ConfigWideBusOperation+0xf0>
 800cb4e:	bf00      	nop
 800cb50:	1fe00fff 	.word	0x1fe00fff
 800cb54:	55e63b89 	.word	0x55e63b89
 800cb58:	017d7840 	.word	0x017d7840
 800cb5c:	02faf080 	.word	0x02faf080

0800cb60 <HAL_SD_GetCardState>:
{
 800cb60:	b510      	push	{r4, lr}
 800cb62:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800cb64:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 800cb66:	0409      	lsls	r1, r1, #16
 800cb68:	6800      	ldr	r0, [r0, #0]
 800cb6a:	f003 f9e9 	bl	800ff40 <SDMMC_CmdSendStatus>
  if (errorstate != HAL_SD_ERROR_NONE)
 800cb6e:	b130      	cbz	r0, 800cb7e <HAL_SD_GetCardState+0x1e>
    hsd->ErrorCode |= errorstate;
 800cb70:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cb72:	4303      	orrs	r3, r0
 800cb74:	6363      	str	r3, [r4, #52]	@ 0x34
  uint32_t resp1 = 0;
 800cb76:	2000      	movs	r0, #0
  cardstate = ((resp1 >> 9U) & 0x0FU);
 800cb78:	f3c0 2043 	ubfx	r0, r0, #9, #4
}
 800cb7c:	bd10      	pop	{r4, pc}
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800cb7e:	2100      	movs	r1, #0
 800cb80:	6820      	ldr	r0, [r4, #0]
 800cb82:	f002 ffd7 	bl	800fb34 <SDMMC_GetResponse>
  if (errorstate != HAL_SD_ERROR_NONE)
 800cb86:	e7f7      	b.n	800cb78 <HAL_SD_GetCardState+0x18>

0800cb88 <HAL_SD_Init>:
{
 800cb88:	b570      	push	{r4, r5, r6, lr}
 800cb8a:	b086      	sub	sp, #24
  if (hsd == NULL)
 800cb8c:	2800      	cmp	r0, #0
 800cb8e:	d04f      	beq.n	800cc30 <HAL_SD_Init+0xa8>
 800cb90:	4604      	mov	r4, r0
  if (hsd->State == HAL_SD_STATE_RESET)
 800cb92:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 800cb96:	b153      	cbz	r3, 800cbae <HAL_SD_Init+0x26>
  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800cb98:	2304      	movs	r3, #4
 800cb9a:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800cb9e:	4620      	mov	r0, r4
 800cba0:	f7ff fcc2 	bl	800c528 <HAL_SD_InitCard>
 800cba4:	b138      	cbz	r0, 800cbb6 <HAL_SD_Init+0x2e>
    return HAL_ERROR;
 800cba6:	2501      	movs	r5, #1
}
 800cba8:	4628      	mov	r0, r5
 800cbaa:	b006      	add	sp, #24
 800cbac:	bd70      	pop	{r4, r5, r6, pc}
    hsd->Lock = HAL_UNLOCKED;
 800cbae:	7603      	strb	r3, [r0, #24]
    HAL_SD_MspInit(hsd);
 800cbb0:	f7f5 fcbc 	bl	800252c <HAL_SD_MspInit>
 800cbb4:	e7f0      	b.n	800cb98 <HAL_SD_Init+0x10>
  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800cbb6:	a901      	add	r1, sp, #4
 800cbb8:	4620      	mov	r0, r4
 800cbba:	f7ff fdf7 	bl	800c7ac <HAL_SD_GetCardStatus>
 800cbbe:	2800      	cmp	r0, #0
 800cbc0:	d138      	bne.n	800cc34 <HAL_SD_Init+0xac>
  speedgrade = CardStatus.UhsSpeedGrade;
 800cbc2:	f89d 3014 	ldrb.w	r3, [sp, #20]
 800cbc6:	b2db      	uxtb	r3, r3
  unitsize = CardStatus.UhsAllocationUnitSize;
 800cbc8:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800cbcc:	b2d2      	uxtb	r2, r2
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800cbce:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800cbd0:	2901      	cmp	r1, #1
 800cbd2:	d009      	beq.n	800cbe8 <HAL_SD_Init+0x60>
 800cbd4:	2300      	movs	r3, #0
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800cbd6:	65a3      	str	r3, [r4, #88]	@ 0x58
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800cbd8:	68e1      	ldr	r1, [r4, #12]
 800cbda:	4620      	mov	r0, r4
 800cbdc:	f7ff feda 	bl	800c994 <HAL_SD_ConfigWideBusOperation>
 800cbe0:	4605      	mov	r5, r0
 800cbe2:	b140      	cbz	r0, 800cbf6 <HAL_SD_Init+0x6e>
    return HAL_ERROR;
 800cbe4:	2501      	movs	r5, #1
 800cbe6:	e7df      	b.n	800cba8 <HAL_SD_Init+0x20>
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800cbe8:	4313      	orrs	r3, r2
 800cbea:	bf14      	ite	ne
 800cbec:	f44f 7300 	movne.w	r3, #512	@ 0x200
 800cbf0:	f44f 7380 	moveq.w	r3, #256	@ 0x100
 800cbf4:	e7ef      	b.n	800cbd6 <HAL_SD_Init+0x4e>
  tickstart = HAL_GetTick();
 800cbf6:	f7f6 faed 	bl	80031d4 <HAL_GetTick>
 800cbfa:	4606      	mov	r6, r0
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800cbfc:	4620      	mov	r0, r4
 800cbfe:	f7ff ffaf 	bl	800cb60 <HAL_SD_GetCardState>
 800cc02:	2804      	cmp	r0, #4
 800cc04:	d00d      	beq.n	800cc22 <HAL_SD_Init+0x9a>
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800cc06:	f7f6 fae5 	bl	80031d4 <HAL_GetTick>
 800cc0a:	1b80      	subs	r0, r0, r6
 800cc0c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800cc10:	d1f4      	bne.n	800cbfc <HAL_SD_Init+0x74>
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800cc12:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800cc16:	6363      	str	r3, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800cc18:	2301      	movs	r3, #1
 800cc1a:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
      return HAL_TIMEOUT;
 800cc1e:	2503      	movs	r5, #3
 800cc20:	e7c2      	b.n	800cba8 <HAL_SD_Init+0x20>
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cc22:	2300      	movs	r3, #0
 800cc24:	6363      	str	r3, [r4, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800cc26:	62e3      	str	r3, [r4, #44]	@ 0x2c
  hsd->State = HAL_SD_STATE_READY;
 800cc28:	2301      	movs	r3, #1
 800cc2a:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
  return HAL_OK;
 800cc2e:	e7bb      	b.n	800cba8 <HAL_SD_Init+0x20>
    return HAL_ERROR;
 800cc30:	2501      	movs	r5, #1
 800cc32:	e7b9      	b.n	800cba8 <HAL_SD_Init+0x20>
    return HAL_ERROR;
 800cc34:	2501      	movs	r5, #1
 800cc36:	e7b7      	b.n	800cba8 <HAL_SD_Init+0x20>

0800cc38 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800cc38:	4770      	bx	lr

0800cc3a <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800cc3a:	4770      	bx	lr

0800cc3c <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800cc3c:	4770      	bx	lr

0800cc3e <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800cc3e:	4770      	bx	lr

0800cc40 <HAL_SD_IRQHandler>:
{
 800cc40:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cc42:	b083      	sub	sp, #12
 800cc44:	4604      	mov	r4, r0
  uint32_t context = hsd->Context;
 800cc46:	6ac5      	ldr	r5, [r0, #44]	@ 0x2c
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800cc48:	6803      	ldr	r3, [r0, #0]
 800cc4a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cc4c:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 800cc50:	d002      	beq.n	800cc58 <HAL_SD_IRQHandler+0x18>
 800cc52:	f015 0f08 	tst.w	r5, #8
 800cc56:	d12c      	bne.n	800ccb2 <HAL_SD_IRQHandler+0x72>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800cc58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cc5a:	f412 7f80 	tst.w	r2, #256	@ 0x100
 800cc5e:	f000 8084 	beq.w	800cd6a <HAL_SD_IRQHandler+0x12a>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800cc62:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cc66:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800cc68:	6822      	ldr	r2, [r4, #0]
 800cc6a:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800cc6c:	4b9e      	ldr	r3, [pc, #632]	@ (800cee8 <HAL_SD_IRQHandler+0x2a8>)
 800cc6e:	400b      	ands	r3, r1
 800cc70:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800cc72:	6822      	ldr	r2, [r4, #0]
 800cc74:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 800cc76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cc7a:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800cc7c:	6822      	ldr	r2, [r4, #0]
 800cc7e:	68d3      	ldr	r3, [r2, #12]
 800cc80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cc84:	60d3      	str	r3, [r2, #12]
    if ((context & SD_CONTEXT_IT) != 0U)
 800cc86:	f015 0f08 	tst.w	r5, #8
 800cc8a:	d041      	beq.n	800cd10 <HAL_SD_IRQHandler+0xd0>
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800cc8c:	f015 0f22 	tst.w	r5, #34	@ 0x22
 800cc90:	d12d      	bne.n	800ccee <HAL_SD_IRQHandler+0xae>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800cc92:	6823      	ldr	r3, [r4, #0]
 800cc94:	4a95      	ldr	r2, [pc, #596]	@ (800ceec <HAL_SD_IRQHandler+0x2ac>)
 800cc96:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800cc98:	2301      	movs	r3, #1
 800cc9a:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800cc9e:	2300      	movs	r3, #0
 800cca0:	62e3      	str	r3, [r4, #44]	@ 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800cca2:	f015 0f03 	tst.w	r5, #3
 800cca6:	d02f      	beq.n	800cd08 <HAL_SD_IRQHandler+0xc8>
        HAL_SD_RxCpltCallback(hsd);
 800cca8:	4620      	mov	r0, r4
 800ccaa:	f003 fee9 	bl	8010a80 <HAL_SD_RxCpltCallback>
}
 800ccae:	b003      	add	sp, #12
 800ccb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (hsd->RxXferSize >= SDMMC_FIFO_SIZE)
 800ccb2:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800ccb4:	2b1f      	cmp	r3, #31
 800ccb6:	d9fa      	bls.n	800ccae <HAL_SD_IRQHandler+0x6e>
  tmp = hsd->pRxBuffPtr;
 800ccb8:	6a47      	ldr	r7, [r0, #36]	@ 0x24
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800ccba:	1d3d      	adds	r5, r7, #4
 800ccbc:	f107 0624 	add.w	r6, r7, #36	@ 0x24
      data = SDMMC_ReadFIFO(hsd->Instance);
 800ccc0:	6820      	ldr	r0, [r4, #0]
 800ccc2:	f002 ff09 	bl	800fad8 <SDMMC_ReadFIFO>
      *tmp = (uint8_t)(data & 0xFFU);
 800ccc6:	f805 0c04 	strb.w	r0, [r5, #-4]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800ccca:	0a03      	lsrs	r3, r0, #8
 800cccc:	f805 3c03 	strb.w	r3, [r5, #-3]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800ccd0:	0c03      	lsrs	r3, r0, #16
 800ccd2:	f805 3c02 	strb.w	r3, [r5, #-2]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800ccd6:	0e00      	lsrs	r0, r0, #24
 800ccd8:	f805 0c01 	strb.w	r0, [r5, #-1]
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800ccdc:	3504      	adds	r5, #4
 800ccde:	42b5      	cmp	r5, r6
 800cce0:	d1ee      	bne.n	800ccc0 <HAL_SD_IRQHandler+0x80>
    hsd->pRxBuffPtr = tmp;
 800cce2:	3720      	adds	r7, #32
 800cce4:	6267      	str	r7, [r4, #36]	@ 0x24
    hsd->RxXferSize -= SDMMC_FIFO_SIZE;
 800cce6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800cce8:	3b20      	subs	r3, #32
 800ccea:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ccec:	e7df      	b.n	800ccae <HAL_SD_IRQHandler+0x6e>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800ccee:	6820      	ldr	r0, [r4, #0]
 800ccf0:	f003 f898 	bl	800fe24 <SDMMC_CmdStopTransfer>
        if (errorstate != HAL_SD_ERROR_NONE)
 800ccf4:	4603      	mov	r3, r0
 800ccf6:	2800      	cmp	r0, #0
 800ccf8:	d0cb      	beq.n	800cc92 <HAL_SD_IRQHandler+0x52>
          hsd->ErrorCode |= errorstate;
 800ccfa:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800ccfc:	4313      	orrs	r3, r2
 800ccfe:	6363      	str	r3, [r4, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 800cd00:	4620      	mov	r0, r4
 800cd02:	f7ff fb35 	bl	800c370 <HAL_SD_ErrorCallback>
 800cd06:	e7c4      	b.n	800cc92 <HAL_SD_IRQHandler+0x52>
        HAL_SD_TxCpltCallback(hsd);
 800cd08:	4620      	mov	r0, r4
 800cd0a:	f003 feb5 	bl	8010a78 <HAL_SD_TxCpltCallback>
 800cd0e:	e7ce      	b.n	800ccae <HAL_SD_IRQHandler+0x6e>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800cd10:	f015 0f80 	tst.w	r5, #128	@ 0x80
 800cd14:	d0cb      	beq.n	800ccae <HAL_SD_IRQHandler+0x6e>
      hsd->Instance->DLEN = 0;
 800cd16:	6822      	ldr	r2, [r4, #0]
 800cd18:	2300      	movs	r3, #0
 800cd1a:	6293      	str	r3, [r2, #40]	@ 0x28
      hsd->Instance->DCTRL = 0;
 800cd1c:	6822      	ldr	r2, [r4, #0]
 800cd1e:	62d3      	str	r3, [r2, #44]	@ 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800cd20:	6822      	ldr	r2, [r4, #0]
 800cd22:	6513      	str	r3, [r2, #80]	@ 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800cd24:	f015 0f22 	tst.w	r5, #34	@ 0x22
 800cd28:	d10e      	bne.n	800cd48 <HAL_SD_IRQHandler+0x108>
      hsd->State = HAL_SD_STATE_READY;
 800cd2a:	2301      	movs	r3, #1
 800cd2c:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800cd30:	2300      	movs	r3, #0
 800cd32:	62e3      	str	r3, [r4, #44]	@ 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800cd34:	f015 0f30 	tst.w	r5, #48	@ 0x30
 800cd38:	d113      	bne.n	800cd62 <HAL_SD_IRQHandler+0x122>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800cd3a:	f015 0f03 	tst.w	r5, #3
 800cd3e:	d0b6      	beq.n	800ccae <HAL_SD_IRQHandler+0x6e>
        HAL_SD_RxCpltCallback(hsd);
 800cd40:	4620      	mov	r0, r4
 800cd42:	f003 fe9d 	bl	8010a80 <HAL_SD_RxCpltCallback>
 800cd46:	e7b2      	b.n	800ccae <HAL_SD_IRQHandler+0x6e>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800cd48:	6820      	ldr	r0, [r4, #0]
 800cd4a:	f003 f86b 	bl	800fe24 <SDMMC_CmdStopTransfer>
        if (errorstate != HAL_SD_ERROR_NONE)
 800cd4e:	4603      	mov	r3, r0
 800cd50:	2800      	cmp	r0, #0
 800cd52:	d0ea      	beq.n	800cd2a <HAL_SD_IRQHandler+0xea>
          hsd->ErrorCode |= errorstate;
 800cd54:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800cd56:	4313      	orrs	r3, r2
 800cd58:	6363      	str	r3, [r4, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 800cd5a:	4620      	mov	r0, r4
 800cd5c:	f7ff fb08 	bl	800c370 <HAL_SD_ErrorCallback>
 800cd60:	e7e3      	b.n	800cd2a <HAL_SD_IRQHandler+0xea>
        HAL_SD_TxCpltCallback(hsd);
 800cd62:	4620      	mov	r0, r4
 800cd64:	f003 fe88 	bl	8010a78 <HAL_SD_TxCpltCallback>
 800cd68:	e7e7      	b.n	800cd3a <HAL_SD_IRQHandler+0xfa>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800cd6a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cd6c:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 800cd70:	d002      	beq.n	800cd78 <HAL_SD_IRQHandler+0x138>
 800cd72:	f015 0f08 	tst.w	r5, #8
 800cd76:	d163      	bne.n	800ce40 <HAL_SD_IRQHandler+0x200>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 800cd78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cd7a:	f012 0f3a 	tst.w	r2, #58	@ 0x3a
 800cd7e:	f000 808f 	beq.w	800cea0 <HAL_SD_IRQHandler+0x260>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800cd82:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cd84:	f012 0f02 	tst.w	r2, #2
 800cd88:	d003      	beq.n	800cd92 <HAL_SD_IRQHandler+0x152>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800cd8a:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800cd8c:	f042 0202 	orr.w	r2, r2, #2
 800cd90:	6362      	str	r2, [r4, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800cd92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cd94:	f012 0f08 	tst.w	r2, #8
 800cd98:	d003      	beq.n	800cda2 <HAL_SD_IRQHandler+0x162>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800cd9a:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800cd9c:	f042 0208 	orr.w	r2, r2, #8
 800cda0:	6362      	str	r2, [r4, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800cda2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cda4:	f012 0f20 	tst.w	r2, #32
 800cda8:	d003      	beq.n	800cdb2 <HAL_SD_IRQHandler+0x172>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800cdaa:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800cdac:	f042 0220 	orr.w	r2, r2, #32
 800cdb0:	6362      	str	r2, [r4, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800cdb2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cdb4:	f012 0f10 	tst.w	r2, #16
 800cdb8:	d003      	beq.n	800cdc2 <HAL_SD_IRQHandler+0x182>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800cdba:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800cdbc:	f042 0210 	orr.w	r2, r2, #16
 800cdc0:	6362      	str	r2, [r4, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800cdc2:	4a4a      	ldr	r2, [pc, #296]	@ (800ceec <HAL_SD_IRQHandler+0x2ac>)
 800cdc4:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800cdc6:	6822      	ldr	r2, [r4, #0]
 800cdc8:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 800cdca:	f423 739d 	bic.w	r3, r3, #314	@ 0x13a
 800cdce:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800cdd0:	6822      	ldr	r2, [r4, #0]
 800cdd2:	68d3      	ldr	r3, [r2, #12]
 800cdd4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cdd8:	60d3      	str	r3, [r2, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800cdda:	6822      	ldr	r2, [r4, #0]
 800cddc:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800cdde:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800cde2:	62d3      	str	r3, [r2, #44]	@ 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800cde4:	6822      	ldr	r2, [r4, #0]
 800cde6:	68d3      	ldr	r3, [r2, #12]
 800cde8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cdec:	60d3      	str	r3, [r2, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800cdee:	6820      	ldr	r0, [r4, #0]
 800cdf0:	f003 f818 	bl	800fe24 <SDMMC_CmdStopTransfer>
 800cdf4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cdf6:	4303      	orrs	r3, r0
 800cdf8:	6363      	str	r3, [r4, #52]	@ 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800cdfa:	6822      	ldr	r2, [r4, #0]
 800cdfc:	68d3      	ldr	r3, [r2, #12]
 800cdfe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ce02:	60d3      	str	r3, [r2, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800ce04:	6823      	ldr	r3, [r4, #0]
 800ce06:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ce0a:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 800ce0c:	f015 0f08 	tst.w	r5, #8
 800ce10:	d13d      	bne.n	800ce8e <HAL_SD_IRQHandler+0x24e>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800ce12:	f015 0f80 	tst.w	r5, #128	@ 0x80
 800ce16:	f43f af4a 	beq.w	800ccae <HAL_SD_IRQHandler+0x6e>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800ce1a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	f43f af46 	beq.w	800ccae <HAL_SD_IRQHandler+0x6e>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800ce22:	6822      	ldr	r2, [r4, #0]
 800ce24:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 800ce26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ce2a:	63d3      	str	r3, [r2, #60]	@ 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800ce2c:	6823      	ldr	r3, [r4, #0]
 800ce2e:	2200      	movs	r2, #0
 800ce30:	651a      	str	r2, [r3, #80]	@ 0x50
        hsd->State = HAL_SD_STATE_READY;
 800ce32:	2301      	movs	r3, #1
 800ce34:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
        HAL_SD_ErrorCallback(hsd);
 800ce38:	4620      	mov	r0, r4
 800ce3a:	f7ff fa99 	bl	800c370 <HAL_SD_ErrorCallback>
 800ce3e:	e736      	b.n	800ccae <HAL_SD_IRQHandler+0x6e>
  if (hsd->TxXferSize >= SDMMC_FIFO_SIZE)
 800ce40:	6a23      	ldr	r3, [r4, #32]
 800ce42:	2b1f      	cmp	r3, #31
 800ce44:	f67f af33 	bls.w	800ccae <HAL_SD_IRQHandler+0x6e>
  tmp = hsd->pTxBuffPtr;
 800ce48:	69e7      	ldr	r7, [r4, #28]
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800ce4a:	1d3d      	adds	r5, r7, #4
 800ce4c:	f107 0624 	add.w	r6, r7, #36	@ 0x24
      data = (uint32_t)(*tmp);
 800ce50:	f815 3c04 	ldrb.w	r3, [r5, #-4]
 800ce54:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 8U);
 800ce56:	f815 2c03 	ldrb.w	r2, [r5, #-3]
 800ce5a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ce5e:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 16U);
 800ce60:	f815 2c02 	ldrb.w	r2, [r5, #-2]
 800ce64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ce68:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 24U);
 800ce6a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ce6e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800ce72:	9301      	str	r3, [sp, #4]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800ce74:	a901      	add	r1, sp, #4
 800ce76:	6820      	ldr	r0, [r4, #0]
 800ce78:	f002 fe31 	bl	800fade <SDMMC_WriteFIFO>
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800ce7c:	3504      	adds	r5, #4
 800ce7e:	42b5      	cmp	r5, r6
 800ce80:	d1e6      	bne.n	800ce50 <HAL_SD_IRQHandler+0x210>
    hsd->pTxBuffPtr = tmp;
 800ce82:	3720      	adds	r7, #32
 800ce84:	61e7      	str	r7, [r4, #28]
    hsd->TxXferSize -= SDMMC_FIFO_SIZE;
 800ce86:	6a23      	ldr	r3, [r4, #32]
 800ce88:	3b20      	subs	r3, #32
 800ce8a:	6223      	str	r3, [r4, #32]
}
 800ce8c:	e70f      	b.n	800ccae <HAL_SD_IRQHandler+0x6e>
      hsd->State = HAL_SD_STATE_READY;
 800ce8e:	2301      	movs	r3, #1
 800ce90:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800ce94:	2300      	movs	r3, #0
 800ce96:	62e3      	str	r3, [r4, #44]	@ 0x2c
      HAL_SD_ErrorCallback(hsd);
 800ce98:	4620      	mov	r0, r4
 800ce9a:	f7ff fa69 	bl	800c370 <HAL_SD_ErrorCallback>
 800ce9e:	e706      	b.n	800ccae <HAL_SD_IRQHandler+0x6e>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800cea0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cea2:	f012 5f80 	tst.w	r2, #268435456	@ 0x10000000
 800cea6:	f43f af02 	beq.w	800ccae <HAL_SD_IRQHandler+0x6e>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 800ceaa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ceae:	639a      	str	r2, [r3, #56]	@ 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800ceb0:	6823      	ldr	r3, [r4, #0]
 800ceb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ceb4:	f013 0f04 	tst.w	r3, #4
 800ceb8:	d10a      	bne.n	800ced0 <HAL_SD_IRQHandler+0x290>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800ceba:	f015 0f20 	tst.w	r5, #32
 800cebe:	d003      	beq.n	800cec8 <HAL_SD_IRQHandler+0x288>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 800cec0:	4620      	mov	r0, r4
 800cec2:	f7ff febc 	bl	800cc3e <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
 800cec6:	e6f2      	b.n	800ccae <HAL_SD_IRQHandler+0x6e>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800cec8:	4620      	mov	r0, r4
 800ceca:	f7ff feb6 	bl	800cc3a <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
 800cece:	e6ee      	b.n	800ccae <HAL_SD_IRQHandler+0x6e>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800ced0:	f015 0f20 	tst.w	r5, #32
 800ced4:	d003      	beq.n	800cede <HAL_SD_IRQHandler+0x29e>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800ced6:	4620      	mov	r0, r4
 800ced8:	f7ff feb0 	bl	800cc3c <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
 800cedc:	e6e7      	b.n	800ccae <HAL_SD_IRQHandler+0x6e>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 800cede:	4620      	mov	r0, r4
 800cee0:	f7ff feaa 	bl	800cc38 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800cee4:	e6e3      	b.n	800ccae <HAL_SD_IRQHandler+0x6e>
 800cee6:	bf00      	nop
 800cee8:	ffff3ec5 	.word	0xffff3ec5
 800ceec:	18000f3a 	.word	0x18000f3a

0800cef0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cef0:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cef2:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cef4:	6a02      	ldr	r2, [r0, #32]
 800cef6:	f022 0201 	bic.w	r2, r2, #1
 800cefa:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cefc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cefe:	6985      	ldr	r5, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800cf00:	4a1f      	ldr	r2, [pc, #124]	@ (800cf80 <TIM_OC1_SetConfig+0x90>)
 800cf02:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cf04:	680d      	ldr	r5, [r1, #0]
 800cf06:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800cf08:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800cf0c:	688d      	ldr	r5, [r1, #8]
 800cf0e:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cf10:	4d1c      	ldr	r5, [pc, #112]	@ (800cf84 <TIM_OC1_SetConfig+0x94>)
 800cf12:	42a8      	cmp	r0, r5
 800cf14:	d01f      	beq.n	800cf56 <TIM_OC1_SetConfig+0x66>
 800cf16:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800cf1a:	42a8      	cmp	r0, r5
 800cf1c:	d01b      	beq.n	800cf56 <TIM_OC1_SetConfig+0x66>
 800cf1e:	4e1a      	ldr	r6, [pc, #104]	@ (800cf88 <TIM_OC1_SetConfig+0x98>)
 800cf20:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 800cf24:	42a8      	cmp	r0, r5
 800cf26:	bf18      	it	ne
 800cf28:	42b0      	cmpne	r0, r6
 800cf2a:	d003      	beq.n	800cf34 <TIM_OC1_SetConfig+0x44>
 800cf2c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800cf30:	42a8      	cmp	r0, r5
 800cf32:	d11e      	bne.n	800cf72 <TIM_OC1_SetConfig+0x82>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800cf34:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800cf38:	68cd      	ldr	r5, [r1, #12]
 800cf3a:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800cf3c:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cf40:	4e11      	ldr	r6, [pc, #68]	@ (800cf88 <TIM_OC1_SetConfig+0x98>)
 800cf42:	4d12      	ldr	r5, [pc, #72]	@ (800cf8c <TIM_OC1_SetConfig+0x9c>)
 800cf44:	42a8      	cmp	r0, r5
 800cf46:	bf18      	it	ne
 800cf48:	42b0      	cmpne	r0, r6
 800cf4a:	d00a      	beq.n	800cf62 <TIM_OC1_SetConfig+0x72>
 800cf4c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800cf50:	42a8      	cmp	r0, r5
 800cf52:	d006      	beq.n	800cf62 <TIM_OC1_SetConfig+0x72>
 800cf54:	e00d      	b.n	800cf72 <TIM_OC1_SetConfig+0x82>
    tmpccer &= ~TIM_CCER_CC1NP;
 800cf56:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800cf5a:	68cd      	ldr	r5, [r1, #12]
 800cf5c:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 800cf5e:	f023 0304 	bic.w	r3, r3, #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800cf62:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cf66:	698d      	ldr	r5, [r1, #24]
 800cf68:	694e      	ldr	r6, [r1, #20]
 800cf6a:	ea46 0c05 	orr.w	ip, r6, r5
 800cf6e:	ea4c 0404 	orr.w	r4, ip, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cf72:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cf74:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cf76:	684a      	ldr	r2, [r1, #4]
 800cf78:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cf7a:	6203      	str	r3, [r0, #32]
}
 800cf7c:	bc70      	pop	{r4, r5, r6}
 800cf7e:	4770      	bx	lr
 800cf80:	fffeff8c 	.word	0xfffeff8c
 800cf84:	40010000 	.word	0x40010000
 800cf88:	40014000 	.word	0x40014000
 800cf8c:	40014400 	.word	0x40014400

0800cf90 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cf90:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cf92:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cf94:	6a02      	ldr	r2, [r0, #32]
 800cf96:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cf9a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cf9c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cf9e:	69c5      	ldr	r5, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cfa0:	4a18      	ldr	r2, [pc, #96]	@ (800d004 <TIM_OC3_SetConfig+0x74>)
 800cfa2:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cfa4:	680d      	ldr	r5, [r1, #0]
 800cfa6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cfa8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cfac:	688d      	ldr	r5, [r1, #8]
 800cfae:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cfb2:	4d15      	ldr	r5, [pc, #84]	@ (800d008 <TIM_OC3_SetConfig+0x78>)
 800cfb4:	42a8      	cmp	r0, r5
 800cfb6:	d00e      	beq.n	800cfd6 <TIM_OC3_SetConfig+0x46>
 800cfb8:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800cfbc:	42a8      	cmp	r0, r5
 800cfbe:	d00a      	beq.n	800cfd6 <TIM_OC3_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cfc0:	4e12      	ldr	r6, [pc, #72]	@ (800d00c <TIM_OC3_SetConfig+0x7c>)
 800cfc2:	4d13      	ldr	r5, [pc, #76]	@ (800d010 <TIM_OC3_SetConfig+0x80>)
 800cfc4:	42a8      	cmp	r0, r5
 800cfc6:	bf18      	it	ne
 800cfc8:	42b0      	cmpne	r0, r6
 800cfca:	d00b      	beq.n	800cfe4 <TIM_OC3_SetConfig+0x54>
 800cfcc:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800cfd0:	42a8      	cmp	r0, r5
 800cfd2:	d10f      	bne.n	800cff4 <TIM_OC3_SetConfig+0x64>
 800cfd4:	e006      	b.n	800cfe4 <TIM_OC3_SetConfig+0x54>
    tmpccer &= ~TIM_CCER_CC3NP;
 800cfd6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cfda:	68cd      	ldr	r5, [r1, #12]
 800cfdc:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 800cfe0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cfe4:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cfe8:	698d      	ldr	r5, [r1, #24]
 800cfea:	694e      	ldr	r6, [r1, #20]
 800cfec:	ea46 0c05 	orr.w	ip, r6, r5
 800cff0:	ea44 140c 	orr.w	r4, r4, ip, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cff4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cff6:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cff8:	684a      	ldr	r2, [r1, #4]
 800cffa:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cffc:	6203      	str	r3, [r0, #32]
}
 800cffe:	bc70      	pop	{r4, r5, r6}
 800d000:	4770      	bx	lr
 800d002:	bf00      	nop
 800d004:	fffeff8c 	.word	0xfffeff8c
 800d008:	40010000 	.word	0x40010000
 800d00c:	40014000 	.word	0x40014000
 800d010:	40014400 	.word	0x40014400

0800d014 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d014:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d016:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d018:	6a02      	ldr	r2, [r0, #32]
 800d01a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800d01e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d020:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d022:	69c5      	ldr	r5, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d024:	4a13      	ldr	r2, [pc, #76]	@ (800d074 <TIM_OC4_SetConfig+0x60>)
 800d026:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d028:	680d      	ldr	r5, [r1, #0]
 800d02a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d02e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d032:	688d      	ldr	r5, [r1, #8]
 800d034:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d038:	4d0f      	ldr	r5, [pc, #60]	@ (800d078 <TIM_OC4_SetConfig+0x64>)
 800d03a:	42a8      	cmp	r0, r5
 800d03c:	d00e      	beq.n	800d05c <TIM_OC4_SetConfig+0x48>
 800d03e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800d042:	42a8      	cmp	r0, r5
 800d044:	d00a      	beq.n	800d05c <TIM_OC4_SetConfig+0x48>
 800d046:	4e0d      	ldr	r6, [pc, #52]	@ (800d07c <TIM_OC4_SetConfig+0x68>)
 800d048:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 800d04c:	42a8      	cmp	r0, r5
 800d04e:	bf18      	it	ne
 800d050:	42b0      	cmpne	r0, r6
 800d052:	d003      	beq.n	800d05c <TIM_OC4_SetConfig+0x48>
 800d054:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800d058:	42a8      	cmp	r0, r5
 800d05a:	d104      	bne.n	800d066 <TIM_OC4_SetConfig+0x52>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d05c:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d060:	694d      	ldr	r5, [r1, #20]
 800d062:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d066:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d068:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d06a:	684a      	ldr	r2, [r1, #4]
 800d06c:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d06e:	6203      	str	r3, [r0, #32]
}
 800d070:	bc70      	pop	{r4, r5, r6}
 800d072:	4770      	bx	lr
 800d074:	feff8cff 	.word	0xfeff8cff
 800d078:	40010000 	.word	0x40010000
 800d07c:	40014000 	.word	0x40014000

0800d080 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d080:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d082:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d084:	6a02      	ldr	r2, [r0, #32]
 800d086:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800d08a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d08c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d08e:	6d45      	ldr	r5, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d090:	4a13      	ldr	r2, [pc, #76]	@ (800d0e0 <TIM_OC5_SetConfig+0x60>)
 800d092:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d094:	680d      	ldr	r5, [r1, #0]
 800d096:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d098:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d09c:	688d      	ldr	r5, [r1, #8]
 800d09e:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d0a2:	4d10      	ldr	r5, [pc, #64]	@ (800d0e4 <TIM_OC5_SetConfig+0x64>)
 800d0a4:	42a8      	cmp	r0, r5
 800d0a6:	d00e      	beq.n	800d0c6 <TIM_OC5_SetConfig+0x46>
 800d0a8:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800d0ac:	42a8      	cmp	r0, r5
 800d0ae:	d00a      	beq.n	800d0c6 <TIM_OC5_SetConfig+0x46>
 800d0b0:	4e0d      	ldr	r6, [pc, #52]	@ (800d0e8 <TIM_OC5_SetConfig+0x68>)
 800d0b2:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 800d0b6:	42a8      	cmp	r0, r5
 800d0b8:	bf18      	it	ne
 800d0ba:	42b0      	cmpne	r0, r6
 800d0bc:	d003      	beq.n	800d0c6 <TIM_OC5_SetConfig+0x46>
 800d0be:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800d0c2:	42a8      	cmp	r0, r5
 800d0c4:	d104      	bne.n	800d0d0 <TIM_OC5_SetConfig+0x50>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d0c6:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d0ca:	694d      	ldr	r5, [r1, #20]
 800d0cc:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d0d0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d0d2:	6542      	str	r2, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d0d4:	684a      	ldr	r2, [r1, #4]
 800d0d6:	6582      	str	r2, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d0d8:	6203      	str	r3, [r0, #32]
}
 800d0da:	bc70      	pop	{r4, r5, r6}
 800d0dc:	4770      	bx	lr
 800d0de:	bf00      	nop
 800d0e0:	fffeff8f 	.word	0xfffeff8f
 800d0e4:	40010000 	.word	0x40010000
 800d0e8:	40014000 	.word	0x40014000

0800d0ec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d0ec:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d0ee:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d0f0:	6a02      	ldr	r2, [r0, #32]
 800d0f2:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 800d0f6:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d0f8:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d0fa:	6d45      	ldr	r5, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d0fc:	4a13      	ldr	r2, [pc, #76]	@ (800d14c <TIM_OC6_SetConfig+0x60>)
 800d0fe:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d100:	680d      	ldr	r5, [r1, #0]
 800d102:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d106:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d10a:	688d      	ldr	r5, [r1, #8]
 800d10c:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d110:	4d0f      	ldr	r5, [pc, #60]	@ (800d150 <TIM_OC6_SetConfig+0x64>)
 800d112:	42a8      	cmp	r0, r5
 800d114:	d00e      	beq.n	800d134 <TIM_OC6_SetConfig+0x48>
 800d116:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800d11a:	42a8      	cmp	r0, r5
 800d11c:	d00a      	beq.n	800d134 <TIM_OC6_SetConfig+0x48>
 800d11e:	4e0d      	ldr	r6, [pc, #52]	@ (800d154 <TIM_OC6_SetConfig+0x68>)
 800d120:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 800d124:	42a8      	cmp	r0, r5
 800d126:	bf18      	it	ne
 800d128:	42b0      	cmpne	r0, r6
 800d12a:	d003      	beq.n	800d134 <TIM_OC6_SetConfig+0x48>
 800d12c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800d130:	42a8      	cmp	r0, r5
 800d132:	d104      	bne.n	800d13e <TIM_OC6_SetConfig+0x52>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d134:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d138:	694d      	ldr	r5, [r1, #20]
 800d13a:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d13e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d140:	6542      	str	r2, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d142:	684a      	ldr	r2, [r1, #4]
 800d144:	65c2      	str	r2, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d146:	6203      	str	r3, [r0, #32]
}
 800d148:	bc70      	pop	{r4, r5, r6}
 800d14a:	4770      	bx	lr
 800d14c:	feff8fff 	.word	0xfeff8fff
 800d150:	40010000 	.word	0x40010000
 800d154:	40014000 	.word	0x40014000

0800d158 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 800d158:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800d15c:	b2db      	uxtb	r3, r3
 800d15e:	2b01      	cmp	r3, #1
 800d160:	d151      	bne.n	800d206 <HAL_TIM_Base_Start_IT+0xae>
  htim->State = HAL_TIM_STATE_BUSY;
 800d162:	2302      	movs	r3, #2
 800d164:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d168:	6802      	ldr	r2, [r0, #0]
 800d16a:	68d3      	ldr	r3, [r2, #12]
 800d16c:	f043 0301 	orr.w	r3, r3, #1
 800d170:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d172:	6802      	ldr	r2, [r0, #0]
 800d174:	4b26      	ldr	r3, [pc, #152]	@ (800d210 <HAL_TIM_Base_Start_IT+0xb8>)
 800d176:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800d17a:	bf18      	it	ne
 800d17c:	429a      	cmpne	r2, r3
 800d17e:	bf0c      	ite	eq
 800d180:	2301      	moveq	r3, #1
 800d182:	2300      	movne	r3, #0
 800d184:	4923      	ldr	r1, [pc, #140]	@ (800d214 <HAL_TIM_Base_Start_IT+0xbc>)
 800d186:	428a      	cmp	r2, r1
 800d188:	bf08      	it	eq
 800d18a:	f043 0301 	orreq.w	r3, r3, #1
 800d18e:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800d192:	428a      	cmp	r2, r1
 800d194:	bf08      	it	eq
 800d196:	f043 0301 	orreq.w	r3, r3, #1
 800d19a:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800d19e:	428a      	cmp	r2, r1
 800d1a0:	bf08      	it	eq
 800d1a2:	f043 0301 	orreq.w	r3, r3, #1
 800d1a6:	f501 4178 	add.w	r1, r1, #63488	@ 0xf800
 800d1aa:	428a      	cmp	r2, r1
 800d1ac:	bf08      	it	eq
 800d1ae:	f043 0301 	orreq.w	r3, r3, #1
 800d1b2:	f5a1 416c 	sub.w	r1, r1, #60416	@ 0xec00
 800d1b6:	428a      	cmp	r2, r1
 800d1b8:	bf08      	it	eq
 800d1ba:	f043 0301 	orreq.w	r3, r3, #1
 800d1be:	f501 3194 	add.w	r1, r1, #75776	@ 0x12800
 800d1c2:	428a      	cmp	r2, r1
 800d1c4:	bf08      	it	eq
 800d1c6:	f043 0301 	orreq.w	r3, r3, #1
 800d1ca:	f5a1 41c0 	sub.w	r1, r1, #24576	@ 0x6000
 800d1ce:	428a      	cmp	r2, r1
 800d1d0:	bf08      	it	eq
 800d1d2:	f043 0301 	orreq.w	r3, r3, #1
 800d1d6:	b913      	cbnz	r3, 800d1de <HAL_TIM_Base_Start_IT+0x86>
 800d1d8:	4b0f      	ldr	r3, [pc, #60]	@ (800d218 <HAL_TIM_Base_Start_IT+0xc0>)
 800d1da:	429a      	cmp	r2, r3
 800d1dc:	d10d      	bne.n	800d1fa <HAL_TIM_Base_Start_IT+0xa2>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d1de:	6891      	ldr	r1, [r2, #8]
 800d1e0:	4b0e      	ldr	r3, [pc, #56]	@ (800d21c <HAL_TIM_Base_Start_IT+0xc4>)
 800d1e2:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d1e4:	2b06      	cmp	r3, #6
 800d1e6:	d010      	beq.n	800d20a <HAL_TIM_Base_Start_IT+0xb2>
 800d1e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d1ec:	d00d      	beq.n	800d20a <HAL_TIM_Base_Start_IT+0xb2>
      __HAL_TIM_ENABLE(htim);
 800d1ee:	6813      	ldr	r3, [r2, #0]
 800d1f0:	f043 0301 	orr.w	r3, r3, #1
 800d1f4:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800d1f6:	2000      	movs	r0, #0
 800d1f8:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 800d1fa:	6813      	ldr	r3, [r2, #0]
 800d1fc:	f043 0301 	orr.w	r3, r3, #1
 800d200:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800d202:	2000      	movs	r0, #0
 800d204:	4770      	bx	lr
    return HAL_ERROR;
 800d206:	2001      	movs	r0, #1
 800d208:	4770      	bx	lr
  return HAL_OK;
 800d20a:	2000      	movs	r0, #0
}
 800d20c:	4770      	bx	lr
 800d20e:	bf00      	nop
 800d210:	40010000 	.word	0x40010000
 800d214:	40000400 	.word	0x40000400
 800d218:	4000e400 	.word	0x4000e400
 800d21c:	00010007 	.word	0x00010007

0800d220 <HAL_TIM_PWM_MspInit>:
}
 800d220:	4770      	bx	lr

0800d222 <HAL_TIM_OC_DelayElapsedCallback>:
}
 800d222:	4770      	bx	lr

0800d224 <HAL_TIM_IC_CaptureCallback>:
}
 800d224:	4770      	bx	lr

0800d226 <TIM_DMADelayPulseCplt>:
{
 800d226:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d228:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800d22a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800d22c:	4283      	cmp	r3, r0
 800d22e:	d00e      	beq.n	800d24e <TIM_DMADelayPulseCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800d230:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800d232:	4283      	cmp	r3, r0
 800d234:	d014      	beq.n	800d260 <TIM_DMADelayPulseCplt+0x3a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800d236:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800d238:	4283      	cmp	r3, r0
 800d23a:	d01a      	beq.n	800d272 <TIM_DMADelayPulseCplt+0x4c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800d23c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800d23e:	4283      	cmp	r3, r0
 800d240:	d020      	beq.n	800d284 <TIM_DMADelayPulseCplt+0x5e>
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d242:	4620      	mov	r0, r4
 800d244:	f00c ffc0 	bl	801a1c8 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d248:	2300      	movs	r3, #0
 800d24a:	7723      	strb	r3, [r4, #28]
}
 800d24c:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d24e:	2301      	movs	r3, #1
 800d250:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800d252:	69c3      	ldr	r3, [r0, #28]
 800d254:	2b00      	cmp	r3, #0
 800d256:	d1f4      	bne.n	800d242 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d258:	2301      	movs	r3, #1
 800d25a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800d25e:	e7f0      	b.n	800d242 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d260:	2302      	movs	r3, #2
 800d262:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800d264:	69c3      	ldr	r3, [r0, #28]
 800d266:	2b00      	cmp	r3, #0
 800d268:	d1eb      	bne.n	800d242 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d26a:	2301      	movs	r3, #1
 800d26c:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800d270:	e7e7      	b.n	800d242 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d272:	2304      	movs	r3, #4
 800d274:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800d276:	69c3      	ldr	r3, [r0, #28]
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d1e2      	bne.n	800d242 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800d27c:	2301      	movs	r3, #1
 800d27e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800d282:	e7de      	b.n	800d242 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d284:	2308      	movs	r3, #8
 800d286:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800d288:	69c3      	ldr	r3, [r0, #28]
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d1d9      	bne.n	800d242 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800d28e:	2301      	movs	r3, #1
 800d290:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800d294:	e7d5      	b.n	800d242 <TIM_DMADelayPulseCplt+0x1c>

0800d296 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
}
 800d296:	4770      	bx	lr

0800d298 <TIM_DMADelayPulseHalfCplt>:
{
 800d298:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d29a:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800d29c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800d29e:	4283      	cmp	r3, r0
 800d2a0:	d00b      	beq.n	800d2ba <TIM_DMADelayPulseHalfCplt+0x22>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800d2a2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800d2a4:	4283      	cmp	r3, r0
 800d2a6:	d010      	beq.n	800d2ca <TIM_DMADelayPulseHalfCplt+0x32>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800d2a8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800d2aa:	4283      	cmp	r3, r0
 800d2ac:	d010      	beq.n	800d2d0 <TIM_DMADelayPulseHalfCplt+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800d2ae:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800d2b0:	4283      	cmp	r3, r0
 800d2b2:	d104      	bne.n	800d2be <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d2b4:	2308      	movs	r3, #8
 800d2b6:	7723      	strb	r3, [r4, #28]
 800d2b8:	e001      	b.n	800d2be <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d2ba:	2301      	movs	r3, #1
 800d2bc:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800d2be:	4620      	mov	r0, r4
 800d2c0:	f7ff ffe9 	bl	800d296 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d2c4:	2300      	movs	r3, #0
 800d2c6:	7723      	strb	r3, [r4, #28]
}
 800d2c8:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d2ca:	2302      	movs	r3, #2
 800d2cc:	7723      	strb	r3, [r4, #28]
 800d2ce:	e7f6      	b.n	800d2be <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d2d0:	2304      	movs	r3, #4
 800d2d2:	7723      	strb	r3, [r4, #28]
 800d2d4:	e7f3      	b.n	800d2be <TIM_DMADelayPulseHalfCplt+0x26>

0800d2d6 <HAL_TIM_TriggerCallback>:
}
 800d2d6:	4770      	bx	lr

0800d2d8 <HAL_TIM_IRQHandler>:
{
 800d2d8:	b570      	push	{r4, r5, r6, lr}
 800d2da:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 800d2dc:	6803      	ldr	r3, [r0, #0]
 800d2de:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 800d2e0:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800d2e2:	f015 0f02 	tst.w	r5, #2
 800d2e6:	d010      	beq.n	800d30a <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800d2e8:	f016 0f02 	tst.w	r6, #2
 800d2ec:	d00d      	beq.n	800d30a <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800d2ee:	f06f 0202 	mvn.w	r2, #2
 800d2f2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d2f4:	2301      	movs	r3, #1
 800d2f6:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d2f8:	6803      	ldr	r3, [r0, #0]
 800d2fa:	699b      	ldr	r3, [r3, #24]
 800d2fc:	f013 0f03 	tst.w	r3, #3
 800d300:	d05e      	beq.n	800d3c0 <HAL_TIM_IRQHandler+0xe8>
          HAL_TIM_IC_CaptureCallback(htim);
 800d302:	f7ff ff8f 	bl	800d224 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d306:	2300      	movs	r3, #0
 800d308:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d30a:	f015 0f04 	tst.w	r5, #4
 800d30e:	d012      	beq.n	800d336 <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d310:	f016 0f04 	tst.w	r6, #4
 800d314:	d00f      	beq.n	800d336 <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800d316:	6823      	ldr	r3, [r4, #0]
 800d318:	f06f 0204 	mvn.w	r2, #4
 800d31c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d31e:	2302      	movs	r3, #2
 800d320:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d322:	6823      	ldr	r3, [r4, #0]
 800d324:	699b      	ldr	r3, [r3, #24]
 800d326:	f413 7f40 	tst.w	r3, #768	@ 0x300
 800d32a:	d04f      	beq.n	800d3cc <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 800d32c:	4620      	mov	r0, r4
 800d32e:	f7ff ff79 	bl	800d224 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d332:	2300      	movs	r3, #0
 800d334:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800d336:	f015 0f08 	tst.w	r5, #8
 800d33a:	d012      	beq.n	800d362 <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800d33c:	f016 0f08 	tst.w	r6, #8
 800d340:	d00f      	beq.n	800d362 <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800d342:	6823      	ldr	r3, [r4, #0]
 800d344:	f06f 0208 	mvn.w	r2, #8
 800d348:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d34a:	2304      	movs	r3, #4
 800d34c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d34e:	6823      	ldr	r3, [r4, #0]
 800d350:	69db      	ldr	r3, [r3, #28]
 800d352:	f013 0f03 	tst.w	r3, #3
 800d356:	d040      	beq.n	800d3da <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 800d358:	4620      	mov	r0, r4
 800d35a:	f7ff ff63 	bl	800d224 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d35e:	2300      	movs	r3, #0
 800d360:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800d362:	f015 0f10 	tst.w	r5, #16
 800d366:	d012      	beq.n	800d38e <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800d368:	f016 0f10 	tst.w	r6, #16
 800d36c:	d00f      	beq.n	800d38e <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800d36e:	6823      	ldr	r3, [r4, #0]
 800d370:	f06f 0210 	mvn.w	r2, #16
 800d374:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d376:	2308      	movs	r3, #8
 800d378:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d37a:	6823      	ldr	r3, [r4, #0]
 800d37c:	69db      	ldr	r3, [r3, #28]
 800d37e:	f413 7f40 	tst.w	r3, #768	@ 0x300
 800d382:	d031      	beq.n	800d3e8 <HAL_TIM_IRQHandler+0x110>
        HAL_TIM_IC_CaptureCallback(htim);
 800d384:	4620      	mov	r0, r4
 800d386:	f7ff ff4d 	bl	800d224 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d38a:	2300      	movs	r3, #0
 800d38c:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800d38e:	f015 0f01 	tst.w	r5, #1
 800d392:	d002      	beq.n	800d39a <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800d394:	f016 0f01 	tst.w	r6, #1
 800d398:	d12d      	bne.n	800d3f6 <HAL_TIM_IRQHandler+0x11e>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d39a:	f415 5f02 	tst.w	r5, #8320	@ 0x2080
 800d39e:	d044      	beq.n	800d42a <HAL_TIM_IRQHandler+0x152>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d3a0:	f016 0f80 	tst.w	r6, #128	@ 0x80
 800d3a4:	d12f      	bne.n	800d406 <HAL_TIM_IRQHandler+0x12e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800d3a6:	f015 0f40 	tst.w	r5, #64	@ 0x40
 800d3aa:	d002      	beq.n	800d3b2 <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800d3ac:	f016 0f40 	tst.w	r6, #64	@ 0x40
 800d3b0:	d142      	bne.n	800d438 <HAL_TIM_IRQHandler+0x160>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800d3b2:	f015 0f20 	tst.w	r5, #32
 800d3b6:	d002      	beq.n	800d3be <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800d3b8:	f016 0f20 	tst.w	r6, #32
 800d3bc:	d144      	bne.n	800d448 <HAL_TIM_IRQHandler+0x170>
}
 800d3be:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d3c0:	f7ff ff2f 	bl	800d222 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d3c4:	4620      	mov	r0, r4
 800d3c6:	f00c feff 	bl	801a1c8 <HAL_TIM_PWM_PulseFinishedCallback>
 800d3ca:	e79c      	b.n	800d306 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d3cc:	4620      	mov	r0, r4
 800d3ce:	f7ff ff28 	bl	800d222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d3d2:	4620      	mov	r0, r4
 800d3d4:	f00c fef8 	bl	801a1c8 <HAL_TIM_PWM_PulseFinishedCallback>
 800d3d8:	e7ab      	b.n	800d332 <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d3da:	4620      	mov	r0, r4
 800d3dc:	f7ff ff21 	bl	800d222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d3e0:	4620      	mov	r0, r4
 800d3e2:	f00c fef1 	bl	801a1c8 <HAL_TIM_PWM_PulseFinishedCallback>
 800d3e6:	e7ba      	b.n	800d35e <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d3e8:	4620      	mov	r0, r4
 800d3ea:	f7ff ff1a 	bl	800d222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d3ee:	4620      	mov	r0, r4
 800d3f0:	f00c feea 	bl	801a1c8 <HAL_TIM_PWM_PulseFinishedCallback>
 800d3f4:	e7c9      	b.n	800d38a <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800d3f6:	6823      	ldr	r3, [r4, #0]
 800d3f8:	f06f 0201 	mvn.w	r2, #1
 800d3fc:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800d3fe:	4620      	mov	r0, r4
 800d400:	f00c fed6 	bl	801a1b0 <HAL_TIM_PeriodElapsedCallback>
 800d404:	e7c9      	b.n	800d39a <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800d406:	6823      	ldr	r3, [r4, #0]
 800d408:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800d40c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800d40e:	4620      	mov	r0, r4
 800d410:	f000 ff31 	bl	800e276 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800d414:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800d418:	d0c5      	beq.n	800d3a6 <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d41a:	6823      	ldr	r3, [r4, #0]
 800d41c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800d420:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800d422:	4620      	mov	r0, r4
 800d424:	f000 ff28 	bl	800e278 <HAL_TIMEx_Break2Callback>
 800d428:	e7bd      	b.n	800d3a6 <HAL_TIM_IRQHandler+0xce>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800d42a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800d42e:	d0ba      	beq.n	800d3a6 <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d430:	f016 0f80 	tst.w	r6, #128	@ 0x80
 800d434:	d0b7      	beq.n	800d3a6 <HAL_TIM_IRQHandler+0xce>
 800d436:	e7f0      	b.n	800d41a <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800d438:	6823      	ldr	r3, [r4, #0]
 800d43a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800d43e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800d440:	4620      	mov	r0, r4
 800d442:	f7ff ff48 	bl	800d2d6 <HAL_TIM_TriggerCallback>
 800d446:	e7b4      	b.n	800d3b2 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800d448:	6823      	ldr	r3, [r4, #0]
 800d44a:	f06f 0220 	mvn.w	r2, #32
 800d44e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800d450:	4620      	mov	r0, r4
 800d452:	f000 ff0f 	bl	800e274 <HAL_TIMEx_CommutCallback>
}
 800d456:	e7b2      	b.n	800d3be <HAL_TIM_IRQHandler+0xe6>

0800d458 <HAL_TIM_ErrorCallback>:
}
 800d458:	4770      	bx	lr

0800d45a <TIM_DMAError>:
{
 800d45a:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d45c:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800d45e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800d460:	4283      	cmp	r3, r0
 800d462:	d00c      	beq.n	800d47e <TIM_DMAError+0x24>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800d464:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800d466:	4283      	cmp	r3, r0
 800d468:	d013      	beq.n	800d492 <TIM_DMAError+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800d46a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800d46c:	4283      	cmp	r3, r0
 800d46e:	d016      	beq.n	800d49e <TIM_DMAError+0x44>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800d470:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800d472:	4283      	cmp	r3, r0
 800d474:	d019      	beq.n	800d4aa <TIM_DMAError+0x50>
    htim->State = HAL_TIM_STATE_READY;
 800d476:	2301      	movs	r3, #1
 800d478:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
 800d47c:	e003      	b.n	800d486 <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d47e:	2301      	movs	r3, #1
 800d480:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d482:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  HAL_TIM_ErrorCallback(htim);
 800d486:	4620      	mov	r0, r4
 800d488:	f7ff ffe6 	bl	800d458 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d48c:	2300      	movs	r3, #0
 800d48e:	7723      	strb	r3, [r4, #28]
}
 800d490:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d492:	2302      	movs	r3, #2
 800d494:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d496:	2301      	movs	r3, #1
 800d498:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800d49c:	e7f3      	b.n	800d486 <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d49e:	2304      	movs	r3, #4
 800d4a0:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800d4a2:	2301      	movs	r3, #1
 800d4a4:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800d4a8:	e7ed      	b.n	800d486 <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d4aa:	2308      	movs	r3, #8
 800d4ac:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800d4ae:	2301      	movs	r3, #1
 800d4b0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800d4b4:	e7e7      	b.n	800d486 <TIM_DMAError+0x2c>
	...

0800d4b8 <TIM_Base_SetConfig>:
{
 800d4b8:	b410      	push	{r4}
  tmpcr1 = TIMx->CR1;
 800d4ba:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d4bc:	4a3f      	ldr	r2, [pc, #252]	@ (800d5bc <TIM_Base_SetConfig+0x104>)
 800d4be:	4290      	cmp	r0, r2
 800d4c0:	bf14      	ite	ne
 800d4c2:	2200      	movne	r2, #0
 800d4c4:	2201      	moveq	r2, #1
 800d4c6:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800d4ca:	d055      	beq.n	800d578 <TIM_Base_SetConfig+0xc0>
 800d4cc:	2a00      	cmp	r2, #0
 800d4ce:	d153      	bne.n	800d578 <TIM_Base_SetConfig+0xc0>
 800d4d0:	4c3b      	ldr	r4, [pc, #236]	@ (800d5c0 <TIM_Base_SetConfig+0x108>)
 800d4d2:	42a0      	cmp	r0, r4
 800d4d4:	d00b      	beq.n	800d4ee <TIM_Base_SetConfig+0x36>
 800d4d6:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800d4da:	42a0      	cmp	r0, r4
 800d4dc:	d007      	beq.n	800d4ee <TIM_Base_SetConfig+0x36>
 800d4de:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800d4e2:	42a0      	cmp	r0, r4
 800d4e4:	d003      	beq.n	800d4ee <TIM_Base_SetConfig+0x36>
 800d4e6:	f504 4478 	add.w	r4, r4, #63488	@ 0xf800
 800d4ea:	42a0      	cmp	r0, r4
 800d4ec:	d10a      	bne.n	800d504 <TIM_Base_SetConfig+0x4c>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d4ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800d4f2:	684c      	ldr	r4, [r1, #4]
 800d4f4:	4323      	orrs	r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d4f6:	4c32      	ldr	r4, [pc, #200]	@ (800d5c0 <TIM_Base_SetConfig+0x108>)
 800d4f8:	42a0      	cmp	r0, r4
 800d4fa:	d026      	beq.n	800d54a <TIM_Base_SetConfig+0x92>
 800d4fc:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800d500:	42a0      	cmp	r0, r4
 800d502:	d022      	beq.n	800d54a <TIM_Base_SetConfig+0x92>
 800d504:	4c2f      	ldr	r4, [pc, #188]	@ (800d5c4 <TIM_Base_SetConfig+0x10c>)
 800d506:	42a0      	cmp	r0, r4
 800d508:	d03a      	beq.n	800d580 <TIM_Base_SetConfig+0xc8>
 800d50a:	f504 4478 	add.w	r4, r4, #63488	@ 0xf800
 800d50e:	42a0      	cmp	r0, r4
 800d510:	d036      	beq.n	800d580 <TIM_Base_SetConfig+0xc8>
 800d512:	4a2d      	ldr	r2, [pc, #180]	@ (800d5c8 <TIM_Base_SetConfig+0x110>)
 800d514:	4290      	cmp	r0, r2
 800d516:	d018      	beq.n	800d54a <TIM_Base_SetConfig+0x92>
 800d518:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800d51c:	4290      	cmp	r0, r2
 800d51e:	d014      	beq.n	800d54a <TIM_Base_SetConfig+0x92>
 800d520:	f504 4488 	add.w	r4, r4, #17408	@ 0x4400
 800d524:	f5a2 42c8 	sub.w	r2, r2, #25600	@ 0x6400
 800d528:	4290      	cmp	r0, r2
 800d52a:	bf18      	it	ne
 800d52c:	42a0      	cmpne	r0, r4
 800d52e:	d00c      	beq.n	800d54a <TIM_Base_SetConfig+0x92>
 800d530:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800d534:	4290      	cmp	r0, r2
 800d536:	d008      	beq.n	800d54a <TIM_Base_SetConfig+0x92>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d538:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d53c:	694a      	ldr	r2, [r1, #20]
 800d53e:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d540:	688a      	ldr	r2, [r1, #8]
 800d542:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800d544:	680a      	ldr	r2, [r1, #0]
 800d546:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d548:	e02d      	b.n	800d5a6 <TIM_Base_SetConfig+0xee>
    tmpcr1 &= ~TIM_CR1_CKD;
 800d54a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d54e:	68ca      	ldr	r2, [r1, #12]
 800d550:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d552:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d556:	694a      	ldr	r2, [r1, #20]
 800d558:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d55a:	688a      	ldr	r2, [r1, #8]
 800d55c:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800d55e:	680a      	ldr	r2, [r1, #0]
 800d560:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d562:	4c19      	ldr	r4, [pc, #100]	@ (800d5c8 <TIM_Base_SetConfig+0x110>)
 800d564:	4a19      	ldr	r2, [pc, #100]	@ (800d5cc <TIM_Base_SetConfig+0x114>)
 800d566:	4290      	cmp	r0, r2
 800d568:	bf18      	it	ne
 800d56a:	42a0      	cmpne	r0, r4
 800d56c:	d019      	beq.n	800d5a2 <TIM_Base_SetConfig+0xea>
 800d56e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800d572:	4290      	cmp	r0, r2
 800d574:	d015      	beq.n	800d5a2 <TIM_Base_SetConfig+0xea>
 800d576:	e016      	b.n	800d5a6 <TIM_Base_SetConfig+0xee>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d578:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800d57c:	684c      	ldr	r4, [r1, #4]
 800d57e:	4323      	orrs	r3, r4
    tmpcr1 &= ~TIM_CR1_CKD;
 800d580:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d584:	68cc      	ldr	r4, [r1, #12]
 800d586:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d588:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d58c:	694c      	ldr	r4, [r1, #20]
 800d58e:	4323      	orrs	r3, r4
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d590:	688c      	ldr	r4, [r1, #8]
 800d592:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800d594:	680c      	ldr	r4, [r1, #0]
 800d596:	6284      	str	r4, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d598:	4c0d      	ldr	r4, [pc, #52]	@ (800d5d0 <TIM_Base_SetConfig+0x118>)
 800d59a:	42a0      	cmp	r0, r4
 800d59c:	d001      	beq.n	800d5a2 <TIM_Base_SetConfig+0xea>
 800d59e:	2a00      	cmp	r2, #0
 800d5a0:	d0df      	beq.n	800d562 <TIM_Base_SetConfig+0xaa>
    TIMx->RCR = Structure->RepetitionCounter;
 800d5a2:	690a      	ldr	r2, [r1, #16]
 800d5a4:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800d5a6:	6802      	ldr	r2, [r0, #0]
 800d5a8:	f042 0204 	orr.w	r2, r2, #4
 800d5ac:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 800d5ae:	2201      	movs	r2, #1
 800d5b0:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 800d5b2:	6003      	str	r3, [r0, #0]
}
 800d5b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d5b8:	4770      	bx	lr
 800d5ba:	bf00      	nop
 800d5bc:	40010000 	.word	0x40010000
 800d5c0:	40000400 	.word	0x40000400
 800d5c4:	40000c00 	.word	0x40000c00
 800d5c8:	40014000 	.word	0x40014000
 800d5cc:	40014400 	.word	0x40014400
 800d5d0:	40010400 	.word	0x40010400

0800d5d4 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800d5d4:	b360      	cbz	r0, 800d630 <HAL_TIM_Base_Init+0x5c>
{
 800d5d6:	b510      	push	{r4, lr}
 800d5d8:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800d5da:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800d5de:	b313      	cbz	r3, 800d626 <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 800d5e0:	2302      	movs	r3, #2
 800d5e2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d5e6:	4621      	mov	r1, r4
 800d5e8:	f851 0b04 	ldr.w	r0, [r1], #4
 800d5ec:	f7ff ff64 	bl	800d4b8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d5f0:	2301      	movs	r3, #1
 800d5f2:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d5f6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800d5fa:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800d5fe:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800d602:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800d606:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d60a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d60e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800d612:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800d616:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 800d61a:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 800d61e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800d622:	2000      	movs	r0, #0
}
 800d624:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800d626:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800d62a:	f7f4 ffff 	bl	800262c <HAL_TIM_Base_MspInit>
 800d62e:	e7d7      	b.n	800d5e0 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800d630:	2001      	movs	r0, #1
}
 800d632:	4770      	bx	lr

0800d634 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 800d634:	b360      	cbz	r0, 800d690 <HAL_TIM_PWM_Init+0x5c>
{
 800d636:	b510      	push	{r4, lr}
 800d638:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800d63a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800d63e:	b313      	cbz	r3, 800d686 <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 800d640:	2302      	movs	r3, #2
 800d642:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d646:	4621      	mov	r1, r4
 800d648:	f851 0b04 	ldr.w	r0, [r1], #4
 800d64c:	f7ff ff34 	bl	800d4b8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d650:	2301      	movs	r3, #1
 800d652:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d656:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800d65a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800d65e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800d662:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800d666:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d66a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d66e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800d672:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800d676:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 800d67a:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 800d67e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800d682:	2000      	movs	r0, #0
}
 800d684:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800d686:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800d68a:	f7ff fdc9 	bl	800d220 <HAL_TIM_PWM_MspInit>
 800d68e:	e7d7      	b.n	800d640 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 800d690:	2001      	movs	r0, #1
}
 800d692:	4770      	bx	lr

0800d694 <TIM_OC2_SetConfig>:
{
 800d694:	b470      	push	{r4, r5, r6}
  tmpccer = TIMx->CCER;
 800d696:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d698:	6a02      	ldr	r2, [r0, #32]
 800d69a:	f022 0210 	bic.w	r2, r2, #16
 800d69e:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800d6a0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800d6a2:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d6a4:	4a18      	ldr	r2, [pc, #96]	@ (800d708 <TIM_OC2_SetConfig+0x74>)
 800d6a6:	402a      	ands	r2, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d6a8:	680d      	ldr	r5, [r1, #0]
 800d6aa:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 800d6ae:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d6b2:	688d      	ldr	r5, [r1, #8]
 800d6b4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d6b8:	4d14      	ldr	r5, [pc, #80]	@ (800d70c <TIM_OC2_SetConfig+0x78>)
 800d6ba:	42a8      	cmp	r0, r5
 800d6bc:	d00e      	beq.n	800d6dc <TIM_OC2_SetConfig+0x48>
 800d6be:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800d6c2:	42a8      	cmp	r0, r5
 800d6c4:	d00a      	beq.n	800d6dc <TIM_OC2_SetConfig+0x48>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d6c6:	4e12      	ldr	r6, [pc, #72]	@ (800d710 <TIM_OC2_SetConfig+0x7c>)
 800d6c8:	4d12      	ldr	r5, [pc, #72]	@ (800d714 <TIM_OC2_SetConfig+0x80>)
 800d6ca:	42a8      	cmp	r0, r5
 800d6cc:	bf18      	it	ne
 800d6ce:	42b0      	cmpne	r0, r6
 800d6d0:	d00b      	beq.n	800d6ea <TIM_OC2_SetConfig+0x56>
 800d6d2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800d6d6:	42a8      	cmp	r0, r5
 800d6d8:	d10f      	bne.n	800d6fa <TIM_OC2_SetConfig+0x66>
 800d6da:	e006      	b.n	800d6ea <TIM_OC2_SetConfig+0x56>
    tmpccer &= ~TIM_CCER_CC2NP;
 800d6dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d6e0:	68cd      	ldr	r5, [r1, #12]
 800d6e2:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 800d6e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d6ea:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d6ee:	698d      	ldr	r5, [r1, #24]
 800d6f0:	694e      	ldr	r6, [r1, #20]
 800d6f2:	ea46 0c05 	orr.w	ip, r6, r5
 800d6f6:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CR2 = tmpcr2;
 800d6fa:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800d6fc:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800d6fe:	684a      	ldr	r2, [r1, #4]
 800d700:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800d702:	6203      	str	r3, [r0, #32]
}
 800d704:	bc70      	pop	{r4, r5, r6}
 800d706:	4770      	bx	lr
 800d708:	feff8cff 	.word	0xfeff8cff
 800d70c:	40010000 	.word	0x40010000
 800d710:	40014000 	.word	0x40014000
 800d714:	40014400 	.word	0x40014400

0800d718 <HAL_TIM_PWM_ConfigChannel>:
{
 800d718:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800d71a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800d71e:	2b01      	cmp	r3, #1
 800d720:	f000 8095 	beq.w	800d84e <HAL_TIM_PWM_ConfigChannel+0x136>
 800d724:	4604      	mov	r4, r0
 800d726:	460d      	mov	r5, r1
 800d728:	2301      	movs	r3, #1
 800d72a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 800d72e:	2a14      	cmp	r2, #20
 800d730:	f200 8088 	bhi.w	800d844 <HAL_TIM_PWM_ConfigChannel+0x12c>
 800d734:	e8df f002 	tbb	[pc, r2]
 800d738:	8686860b 	.word	0x8686860b
 800d73c:	8686861f 	.word	0x8686861f
 800d740:	86868634 	.word	0x86868634
 800d744:	86868648 	.word	0x86868648
 800d748:	8686865d 	.word	0x8686865d
 800d74c:	71          	.byte	0x71
 800d74d:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d74e:	6800      	ldr	r0, [r0, #0]
 800d750:	f7ff fbce 	bl	800cef0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d754:	6822      	ldr	r2, [r4, #0]
 800d756:	6993      	ldr	r3, [r2, #24]
 800d758:	f043 0308 	orr.w	r3, r3, #8
 800d75c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d75e:	6822      	ldr	r2, [r4, #0]
 800d760:	6993      	ldr	r3, [r2, #24]
 800d762:	f023 0304 	bic.w	r3, r3, #4
 800d766:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d768:	6822      	ldr	r2, [r4, #0]
 800d76a:	6993      	ldr	r3, [r2, #24]
 800d76c:	6929      	ldr	r1, [r5, #16]
 800d76e:	430b      	orrs	r3, r1
 800d770:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800d772:	2000      	movs	r0, #0
      break;
 800d774:	e067      	b.n	800d846 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d776:	6800      	ldr	r0, [r0, #0]
 800d778:	f7ff ff8c 	bl	800d694 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d77c:	6822      	ldr	r2, [r4, #0]
 800d77e:	6993      	ldr	r3, [r2, #24]
 800d780:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800d784:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d786:	6822      	ldr	r2, [r4, #0]
 800d788:	6993      	ldr	r3, [r2, #24]
 800d78a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800d78e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d790:	6822      	ldr	r2, [r4, #0]
 800d792:	6993      	ldr	r3, [r2, #24]
 800d794:	6929      	ldr	r1, [r5, #16]
 800d796:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800d79a:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800d79c:	2000      	movs	r0, #0
      break;
 800d79e:	e052      	b.n	800d846 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d7a0:	6800      	ldr	r0, [r0, #0]
 800d7a2:	f7ff fbf5 	bl	800cf90 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d7a6:	6822      	ldr	r2, [r4, #0]
 800d7a8:	69d3      	ldr	r3, [r2, #28]
 800d7aa:	f043 0308 	orr.w	r3, r3, #8
 800d7ae:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d7b0:	6822      	ldr	r2, [r4, #0]
 800d7b2:	69d3      	ldr	r3, [r2, #28]
 800d7b4:	f023 0304 	bic.w	r3, r3, #4
 800d7b8:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d7ba:	6822      	ldr	r2, [r4, #0]
 800d7bc:	69d3      	ldr	r3, [r2, #28]
 800d7be:	6929      	ldr	r1, [r5, #16]
 800d7c0:	430b      	orrs	r3, r1
 800d7c2:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800d7c4:	2000      	movs	r0, #0
      break;
 800d7c6:	e03e      	b.n	800d846 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d7c8:	6800      	ldr	r0, [r0, #0]
 800d7ca:	f7ff fc23 	bl	800d014 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d7ce:	6822      	ldr	r2, [r4, #0]
 800d7d0:	69d3      	ldr	r3, [r2, #28]
 800d7d2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800d7d6:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d7d8:	6822      	ldr	r2, [r4, #0]
 800d7da:	69d3      	ldr	r3, [r2, #28]
 800d7dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800d7e0:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d7e2:	6822      	ldr	r2, [r4, #0]
 800d7e4:	69d3      	ldr	r3, [r2, #28]
 800d7e6:	6929      	ldr	r1, [r5, #16]
 800d7e8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800d7ec:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800d7ee:	2000      	movs	r0, #0
      break;
 800d7f0:	e029      	b.n	800d846 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d7f2:	6800      	ldr	r0, [r0, #0]
 800d7f4:	f7ff fc44 	bl	800d080 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d7f8:	6822      	ldr	r2, [r4, #0]
 800d7fa:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800d7fc:	f043 0308 	orr.w	r3, r3, #8
 800d800:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d802:	6822      	ldr	r2, [r4, #0]
 800d804:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800d806:	f023 0304 	bic.w	r3, r3, #4
 800d80a:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d80c:	6822      	ldr	r2, [r4, #0]
 800d80e:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800d810:	6929      	ldr	r1, [r5, #16]
 800d812:	430b      	orrs	r3, r1
 800d814:	6553      	str	r3, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 800d816:	2000      	movs	r0, #0
      break;
 800d818:	e015      	b.n	800d846 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d81a:	6800      	ldr	r0, [r0, #0]
 800d81c:	f7ff fc66 	bl	800d0ec <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d820:	6822      	ldr	r2, [r4, #0]
 800d822:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800d824:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800d828:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d82a:	6822      	ldr	r2, [r4, #0]
 800d82c:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800d82e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800d832:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d834:	6822      	ldr	r2, [r4, #0]
 800d836:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800d838:	6929      	ldr	r1, [r5, #16]
 800d83a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800d83e:	6553      	str	r3, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 800d840:	2000      	movs	r0, #0
      break;
 800d842:	e000      	b.n	800d846 <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 800d844:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800d846:	2300      	movs	r3, #0
 800d848:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800d84c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 800d84e:	2002      	movs	r0, #2
 800d850:	e7fc      	b.n	800d84c <HAL_TIM_PWM_ConfigChannel+0x134>

0800d852 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d852:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d854:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d856:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d85a:	430a      	orrs	r2, r1
 800d85c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800d860:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d864:	6082      	str	r2, [r0, #8]
}
 800d866:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d86a:	4770      	bx	lr

0800d86c <HAL_TIM_ConfigClockSource>:
{
 800d86c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800d86e:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800d872:	2b01      	cmp	r3, #1
 800d874:	f000 80c2 	beq.w	800d9fc <HAL_TIM_ConfigClockSource+0x190>
 800d878:	4604      	mov	r4, r0
 800d87a:	2301      	movs	r3, #1
 800d87c:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800d880:	2302      	movs	r3, #2
 800d882:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800d886:	6802      	ldr	r2, [r0, #0]
 800d888:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d88a:	4b5d      	ldr	r3, [pc, #372]	@ (800da00 <HAL_TIM_ConfigClockSource+0x194>)
 800d88c:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 800d88e:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800d890:	6808      	ldr	r0, [r1, #0]
 800d892:	2870      	cmp	r0, #112	@ 0x70
 800d894:	d07b      	beq.n	800d98e <HAL_TIM_ConfigClockSource+0x122>
 800d896:	d858      	bhi.n	800d94a <HAL_TIM_ConfigClockSource+0xde>
 800d898:	2850      	cmp	r0, #80	@ 0x50
 800d89a:	f000 8092 	beq.w	800d9c2 <HAL_TIM_ConfigClockSource+0x156>
 800d89e:	d834      	bhi.n	800d90a <HAL_TIM_ConfigClockSource+0x9e>
 800d8a0:	2840      	cmp	r0, #64	@ 0x40
 800d8a2:	d11a      	bne.n	800d8da <HAL_TIM_ConfigClockSource+0x6e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d8a4:	6823      	ldr	r3, [r4, #0]
                               sClockSourceConfig->ClockPolarity,
 800d8a6:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800d8a8:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 800d8aa:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d8ac:	6a1a      	ldr	r2, [r3, #32]
 800d8ae:	f022 0201 	bic.w	r2, r2, #1
 800d8b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d8b4:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d8b6:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d8ba:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d8be:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 800d8c2:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 800d8c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d8c6:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d8c8:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 800d8ca:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800d8cc:	4b4d      	ldr	r3, [pc, #308]	@ (800da04 <HAL_TIM_ConfigClockSource+0x198>)
 800d8ce:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d8d0:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 800d8d4:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800d8d6:	2000      	movs	r0, #0
}
 800d8d8:	e03f      	b.n	800d95a <HAL_TIM_ConfigClockSource+0xee>
  switch (sClockSourceConfig->ClockSource)
 800d8da:	f200 808d 	bhi.w	800d9f8 <HAL_TIM_ConfigClockSource+0x18c>
 800d8de:	2820      	cmp	r0, #32
 800d8e0:	d007      	beq.n	800d8f2 <HAL_TIM_ConfigClockSource+0x86>
 800d8e2:	d804      	bhi.n	800d8ee <HAL_TIM_ConfigClockSource+0x82>
 800d8e4:	f030 0310 	bics.w	r3, r0, #16
 800d8e8:	d003      	beq.n	800d8f2 <HAL_TIM_ConfigClockSource+0x86>
 800d8ea:	2001      	movs	r0, #1
 800d8ec:	e035      	b.n	800d95a <HAL_TIM_ConfigClockSource+0xee>
 800d8ee:	2830      	cmp	r0, #48	@ 0x30
 800d8f0:	d109      	bne.n	800d906 <HAL_TIM_ConfigClockSource+0x9a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d8f2:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 800d8f4:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800d8f6:	4b43      	ldr	r3, [pc, #268]	@ (800da04 <HAL_TIM_ConfigClockSource+0x198>)
 800d8f8:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d8fa:	4303      	orrs	r3, r0
 800d8fc:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 800d900:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800d902:	2000      	movs	r0, #0
}
 800d904:	e029      	b.n	800d95a <HAL_TIM_ConfigClockSource+0xee>
  switch (sClockSourceConfig->ClockSource)
 800d906:	2001      	movs	r0, #1
 800d908:	e027      	b.n	800d95a <HAL_TIM_ConfigClockSource+0xee>
 800d90a:	2860      	cmp	r0, #96	@ 0x60
 800d90c:	d11b      	bne.n	800d946 <HAL_TIM_ConfigClockSource+0xda>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d90e:	6823      	ldr	r3, [r4, #0]
                               sClockSourceConfig->ClockPolarity,
 800d910:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800d912:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 800d914:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d916:	6a19      	ldr	r1, [r3, #32]
 800d918:	f021 0110 	bic.w	r1, r1, #16
 800d91c:	6219      	str	r1, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d91e:	6999      	ldr	r1, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d920:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d924:	ea41 3105 	orr.w	r1, r1, r5, lsl #12
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d928:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800d92c:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 800d930:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800d932:	621a      	str	r2, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d934:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 800d936:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800d938:	4b32      	ldr	r3, [pc, #200]	@ (800da04 <HAL_TIM_ConfigClockSource+0x198>)
 800d93a:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d93c:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 800d940:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800d942:	2000      	movs	r0, #0
}
 800d944:	e009      	b.n	800d95a <HAL_TIM_ConfigClockSource+0xee>
  switch (sClockSourceConfig->ClockSource)
 800d946:	2001      	movs	r0, #1
 800d948:	e007      	b.n	800d95a <HAL_TIM_ConfigClockSource+0xee>
 800d94a:	f5b0 5f00 	cmp.w	r0, #8192	@ 0x2000
 800d94e:	d02b      	beq.n	800d9a8 <HAL_TIM_ConfigClockSource+0x13c>
 800d950:	d80a      	bhi.n	800d968 <HAL_TIM_ConfigClockSource+0xfc>
 800d952:	f5b0 5080 	subs.w	r0, r0, #4096	@ 0x1000
 800d956:	bf18      	it	ne
 800d958:	2001      	movne	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 800d95a:	2301      	movs	r3, #1
 800d95c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800d960:	2300      	movs	r3, #0
 800d962:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800d966:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 800d968:	4b27      	ldr	r3, [pc, #156]	@ (800da08 <HAL_TIM_ConfigClockSource+0x19c>)
 800d96a:	4298      	cmp	r0, r3
 800d96c:	d0c1      	beq.n	800d8f2 <HAL_TIM_ConfigClockSource+0x86>
 800d96e:	d806      	bhi.n	800d97e <HAL_TIM_ConfigClockSource+0x112>
 800d970:	f020 0310 	bic.w	r3, r0, #16
 800d974:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d978:	d0bb      	beq.n	800d8f2 <HAL_TIM_ConfigClockSource+0x86>
 800d97a:	2001      	movs	r0, #1
 800d97c:	e7ed      	b.n	800d95a <HAL_TIM_ConfigClockSource+0xee>
 800d97e:	4b23      	ldr	r3, [pc, #140]	@ (800da0c <HAL_TIM_ConfigClockSource+0x1a0>)
 800d980:	4298      	cmp	r0, r3
 800d982:	d0b6      	beq.n	800d8f2 <HAL_TIM_ConfigClockSource+0x86>
 800d984:	3310      	adds	r3, #16
 800d986:	4298      	cmp	r0, r3
 800d988:	d0b3      	beq.n	800d8f2 <HAL_TIM_ConfigClockSource+0x86>
 800d98a:	2001      	movs	r0, #1
 800d98c:	e7e5      	b.n	800d95a <HAL_TIM_ConfigClockSource+0xee>
      TIM_ETR_SetConfig(htim->Instance,
 800d98e:	68cb      	ldr	r3, [r1, #12]
 800d990:	684a      	ldr	r2, [r1, #4]
 800d992:	6889      	ldr	r1, [r1, #8]
 800d994:	6820      	ldr	r0, [r4, #0]
 800d996:	f7ff ff5c 	bl	800d852 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800d99a:	6822      	ldr	r2, [r4, #0]
 800d99c:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d99e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 800d9a2:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800d9a4:	2000      	movs	r0, #0
      break;
 800d9a6:	e7d8      	b.n	800d95a <HAL_TIM_ConfigClockSource+0xee>
      TIM_ETR_SetConfig(htim->Instance,
 800d9a8:	68cb      	ldr	r3, [r1, #12]
 800d9aa:	684a      	ldr	r2, [r1, #4]
 800d9ac:	6889      	ldr	r1, [r1, #8]
 800d9ae:	6820      	ldr	r0, [r4, #0]
 800d9b0:	f7ff ff4f 	bl	800d852 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d9b4:	6822      	ldr	r2, [r4, #0]
 800d9b6:	6893      	ldr	r3, [r2, #8]
 800d9b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d9bc:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800d9be:	2000      	movs	r0, #0
      break;
 800d9c0:	e7cb      	b.n	800d95a <HAL_TIM_ConfigClockSource+0xee>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d9c2:	6823      	ldr	r3, [r4, #0]
                               sClockSourceConfig->ClockPolarity,
 800d9c4:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800d9c6:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 800d9c8:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d9ca:	6a1a      	ldr	r2, [r3, #32]
 800d9cc:	f022 0201 	bic.w	r2, r2, #1
 800d9d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d9d2:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d9d4:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d9d8:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d9dc:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 800d9e0:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 800d9e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d9e4:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d9e6:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 800d9e8:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800d9ea:	4b06      	ldr	r3, [pc, #24]	@ (800da04 <HAL_TIM_ConfigClockSource+0x198>)
 800d9ec:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d9ee:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 800d9f2:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800d9f4:	2000      	movs	r0, #0
}
 800d9f6:	e7b0      	b.n	800d95a <HAL_TIM_ConfigClockSource+0xee>
  switch (sClockSourceConfig->ClockSource)
 800d9f8:	2001      	movs	r0, #1
 800d9fa:	e7ae      	b.n	800d95a <HAL_TIM_ConfigClockSource+0xee>
  __HAL_LOCK(htim);
 800d9fc:	2002      	movs	r0, #2
 800d9fe:	e7b2      	b.n	800d966 <HAL_TIM_ConfigClockSource+0xfa>
 800da00:	ffce0088 	.word	0xffce0088
 800da04:	ffcfff8f 	.word	0xffcfff8f
 800da08:	00100020 	.word	0x00100020
 800da0c:	00100030 	.word	0x00100030

0800da10 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800da10:	f001 011f 	and.w	r1, r1, #31

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800da14:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800da16:	f04f 0c01 	mov.w	ip, #1
 800da1a:	fa0c fc01 	lsl.w	ip, ip, r1
  TIMx->CCER &= ~tmp;
 800da1e:	ea23 030c 	bic.w	r3, r3, ip
 800da22:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800da24:	6a03      	ldr	r3, [r0, #32]
 800da26:	408a      	lsls	r2, r1
 800da28:	431a      	orrs	r2, r3
 800da2a:	6202      	str	r2, [r0, #32]
}
 800da2c:	4770      	bx	lr
	...

0800da30 <HAL_TIM_PWM_Start>:
{
 800da30:	b510      	push	{r4, lr}
 800da32:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800da34:	2910      	cmp	r1, #16
 800da36:	f200 809b 	bhi.w	800db70 <HAL_TIM_PWM_Start+0x140>
 800da3a:	e8df f001 	tbb	[pc, r1]
 800da3e:	9909      	.short	0x9909
 800da40:	99779999 	.word	0x99779999
 800da44:	99809999 	.word	0x99809999
 800da48:	99899999 	.word	0x99899999
 800da4c:	9999      	.short	0x9999
 800da4e:	92          	.byte	0x92
 800da4f:	00          	.byte	0x00
 800da50:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 800da54:	b2db      	uxtb	r3, r3
 800da56:	2b01      	cmp	r3, #1
 800da58:	f040 80c8 	bne.w	800dbec <HAL_TIM_PWM_Start+0x1bc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800da5c:	2302      	movs	r3, #2
 800da5e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800da62:	2201      	movs	r2, #1
 800da64:	6820      	ldr	r0, [r4, #0]
 800da66:	f7ff ffd3 	bl	800da10 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800da6a:	6822      	ldr	r2, [r4, #0]
 800da6c:	4b64      	ldr	r3, [pc, #400]	@ (800dc00 <HAL_TIM_PWM_Start+0x1d0>)
 800da6e:	4965      	ldr	r1, [pc, #404]	@ (800dc04 <HAL_TIM_PWM_Start+0x1d4>)
 800da70:	428a      	cmp	r2, r1
 800da72:	bf18      	it	ne
 800da74:	429a      	cmpne	r2, r3
 800da76:	bf0c      	ite	eq
 800da78:	2301      	moveq	r3, #1
 800da7a:	2300      	movne	r3, #0
 800da7c:	f501 5170 	add.w	r1, r1, #15360	@ 0x3c00
 800da80:	428a      	cmp	r2, r1
 800da82:	bf08      	it	eq
 800da84:	f043 0301 	orreq.w	r3, r3, #1
 800da88:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800da8c:	428a      	cmp	r2, r1
 800da8e:	bf08      	it	eq
 800da90:	f043 0301 	orreq.w	r3, r3, #1
 800da94:	b913      	cbnz	r3, 800da9c <HAL_TIM_PWM_Start+0x6c>
 800da96:	4b5c      	ldr	r3, [pc, #368]	@ (800dc08 <HAL_TIM_PWM_Start+0x1d8>)
 800da98:	429a      	cmp	r2, r3
 800da9a:	d103      	bne.n	800daa4 <HAL_TIM_PWM_Start+0x74>
    __HAL_TIM_MOE_ENABLE(htim);
 800da9c:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800da9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800daa2:	6453      	str	r3, [r2, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800daa4:	6822      	ldr	r2, [r4, #0]
 800daa6:	4b56      	ldr	r3, [pc, #344]	@ (800dc00 <HAL_TIM_PWM_Start+0x1d0>)
 800daa8:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800daac:	bf18      	it	ne
 800daae:	429a      	cmpne	r2, r3
 800dab0:	bf0c      	ite	eq
 800dab2:	2301      	moveq	r3, #1
 800dab4:	2300      	movne	r3, #0
 800dab6:	4955      	ldr	r1, [pc, #340]	@ (800dc0c <HAL_TIM_PWM_Start+0x1dc>)
 800dab8:	428a      	cmp	r2, r1
 800daba:	bf08      	it	eq
 800dabc:	f043 0301 	orreq.w	r3, r3, #1
 800dac0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800dac4:	428a      	cmp	r2, r1
 800dac6:	bf08      	it	eq
 800dac8:	f043 0301 	orreq.w	r3, r3, #1
 800dacc:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800dad0:	428a      	cmp	r2, r1
 800dad2:	bf08      	it	eq
 800dad4:	f043 0301 	orreq.w	r3, r3, #1
 800dad8:	f501 4178 	add.w	r1, r1, #63488	@ 0xf800
 800dadc:	428a      	cmp	r2, r1
 800dade:	bf08      	it	eq
 800dae0:	f043 0301 	orreq.w	r3, r3, #1
 800dae4:	f5a1 416c 	sub.w	r1, r1, #60416	@ 0xec00
 800dae8:	428a      	cmp	r2, r1
 800daea:	bf08      	it	eq
 800daec:	f043 0301 	orreq.w	r3, r3, #1
 800daf0:	f501 3194 	add.w	r1, r1, #75776	@ 0x12800
 800daf4:	428a      	cmp	r2, r1
 800daf6:	bf08      	it	eq
 800daf8:	f043 0301 	orreq.w	r3, r3, #1
 800dafc:	f5a1 41c0 	sub.w	r1, r1, #24576	@ 0x6000
 800db00:	428a      	cmp	r2, r1
 800db02:	bf08      	it	eq
 800db04:	f043 0301 	orreq.w	r3, r3, #1
 800db08:	b913      	cbnz	r3, 800db10 <HAL_TIM_PWM_Start+0xe0>
 800db0a:	4b41      	ldr	r3, [pc, #260]	@ (800dc10 <HAL_TIM_PWM_Start+0x1e0>)
 800db0c:	429a      	cmp	r2, r3
 800db0e:	d167      	bne.n	800dbe0 <HAL_TIM_PWM_Start+0x1b0>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800db10:	6891      	ldr	r1, [r2, #8]
 800db12:	4b40      	ldr	r3, [pc, #256]	@ (800dc14 <HAL_TIM_PWM_Start+0x1e4>)
 800db14:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db16:	2b06      	cmp	r3, #6
 800db18:	d070      	beq.n	800dbfc <HAL_TIM_PWM_Start+0x1cc>
 800db1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800db1e:	d06d      	beq.n	800dbfc <HAL_TIM_PWM_Start+0x1cc>
      __HAL_TIM_ENABLE(htim);
 800db20:	6813      	ldr	r3, [r2, #0]
 800db22:	f043 0301 	orr.w	r3, r3, #1
 800db26:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800db28:	2000      	movs	r0, #0
}
 800db2a:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800db2c:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 800db30:	b2db      	uxtb	r3, r3
 800db32:	2b01      	cmp	r3, #1
 800db34:	d15c      	bne.n	800dbf0 <HAL_TIM_PWM_Start+0x1c0>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800db36:	2302      	movs	r3, #2
 800db38:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800db3c:	e791      	b.n	800da62 <HAL_TIM_PWM_Start+0x32>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800db3e:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800db42:	b2db      	uxtb	r3, r3
 800db44:	2b01      	cmp	r3, #1
 800db46:	d155      	bne.n	800dbf4 <HAL_TIM_PWM_Start+0x1c4>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800db48:	2302      	movs	r3, #2
 800db4a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800db4e:	e788      	b.n	800da62 <HAL_TIM_PWM_Start+0x32>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800db50:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800db54:	b2db      	uxtb	r3, r3
 800db56:	3b01      	subs	r3, #1
 800db58:	bf18      	it	ne
 800db5a:	2301      	movne	r3, #1
 800db5c:	b16b      	cbz	r3, 800db7a <HAL_TIM_PWM_Start+0x14a>
    return HAL_ERROR;
 800db5e:	2001      	movs	r0, #1
 800db60:	e7e3      	b.n	800db2a <HAL_TIM_PWM_Start+0xfa>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800db62:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800db66:	b2db      	uxtb	r3, r3
 800db68:	3b01      	subs	r3, #1
 800db6a:	bf18      	it	ne
 800db6c:	2301      	movne	r3, #1
 800db6e:	e7f5      	b.n	800db5c <HAL_TIM_PWM_Start+0x12c>
 800db70:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800db74:	b2db      	uxtb	r3, r3
 800db76:	2b01      	cmp	r3, #1
 800db78:	d13e      	bne.n	800dbf8 <HAL_TIM_PWM_Start+0x1c8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800db7a:	2910      	cmp	r1, #16
 800db7c:	d82c      	bhi.n	800dbd8 <HAL_TIM_PWM_Start+0x1a8>
 800db7e:	a301      	add	r3, pc, #4	@ (adr r3, 800db84 <HAL_TIM_PWM_Start+0x154>)
 800db80:	f853 f021 	ldr.w	pc, [r3, r1, lsl #2]
 800db84:	0800da5d 	.word	0x0800da5d
 800db88:	0800dbd9 	.word	0x0800dbd9
 800db8c:	0800dbd9 	.word	0x0800dbd9
 800db90:	0800dbd9 	.word	0x0800dbd9
 800db94:	0800db37 	.word	0x0800db37
 800db98:	0800dbd9 	.word	0x0800dbd9
 800db9c:	0800dbd9 	.word	0x0800dbd9
 800dba0:	0800dbd9 	.word	0x0800dbd9
 800dba4:	0800db49 	.word	0x0800db49
 800dba8:	0800dbd9 	.word	0x0800dbd9
 800dbac:	0800dbd9 	.word	0x0800dbd9
 800dbb0:	0800dbd9 	.word	0x0800dbd9
 800dbb4:	0800dbc9 	.word	0x0800dbc9
 800dbb8:	0800dbd9 	.word	0x0800dbd9
 800dbbc:	0800dbd9 	.word	0x0800dbd9
 800dbc0:	0800dbd9 	.word	0x0800dbd9
 800dbc4:	0800dbd1 	.word	0x0800dbd1
 800dbc8:	2302      	movs	r3, #2
 800dbca:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800dbce:	e748      	b.n	800da62 <HAL_TIM_PWM_Start+0x32>
 800dbd0:	2302      	movs	r3, #2
 800dbd2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800dbd6:	e744      	b.n	800da62 <HAL_TIM_PWM_Start+0x32>
 800dbd8:	2302      	movs	r3, #2
 800dbda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dbde:	e740      	b.n	800da62 <HAL_TIM_PWM_Start+0x32>
    __HAL_TIM_ENABLE(htim);
 800dbe0:	6813      	ldr	r3, [r2, #0]
 800dbe2:	f043 0301 	orr.w	r3, r3, #1
 800dbe6:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800dbe8:	2000      	movs	r0, #0
 800dbea:	e79e      	b.n	800db2a <HAL_TIM_PWM_Start+0xfa>
    return HAL_ERROR;
 800dbec:	2001      	movs	r0, #1
 800dbee:	e79c      	b.n	800db2a <HAL_TIM_PWM_Start+0xfa>
 800dbf0:	2001      	movs	r0, #1
 800dbf2:	e79a      	b.n	800db2a <HAL_TIM_PWM_Start+0xfa>
 800dbf4:	2001      	movs	r0, #1
 800dbf6:	e798      	b.n	800db2a <HAL_TIM_PWM_Start+0xfa>
 800dbf8:	2001      	movs	r0, #1
 800dbfa:	e796      	b.n	800db2a <HAL_TIM_PWM_Start+0xfa>
  return HAL_OK;
 800dbfc:	2000      	movs	r0, #0
 800dbfe:	e794      	b.n	800db2a <HAL_TIM_PWM_Start+0xfa>
 800dc00:	40010000 	.word	0x40010000
 800dc04:	40010400 	.word	0x40010400
 800dc08:	40014800 	.word	0x40014800
 800dc0c:	40000400 	.word	0x40000400
 800dc10:	4000e400 	.word	0x4000e400
 800dc14:	00010007 	.word	0x00010007

0800dc18 <HAL_TIM_PWM_Stop>:
{
 800dc18:	b538      	push	{r3, r4, r5, lr}
 800dc1a:	4604      	mov	r4, r0
 800dc1c:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800dc1e:	2200      	movs	r2, #0
 800dc20:	6800      	ldr	r0, [r0, #0]
 800dc22:	f7ff fef5 	bl	800da10 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800dc26:	6822      	ldr	r2, [r4, #0]
 800dc28:	4b2d      	ldr	r3, [pc, #180]	@ (800dce0 <HAL_TIM_PWM_Stop+0xc8>)
 800dc2a:	492e      	ldr	r1, [pc, #184]	@ (800dce4 <HAL_TIM_PWM_Stop+0xcc>)
 800dc2c:	428a      	cmp	r2, r1
 800dc2e:	bf18      	it	ne
 800dc30:	429a      	cmpne	r2, r3
 800dc32:	bf0c      	ite	eq
 800dc34:	2301      	moveq	r3, #1
 800dc36:	2300      	movne	r3, #0
 800dc38:	f501 5170 	add.w	r1, r1, #15360	@ 0x3c00
 800dc3c:	428a      	cmp	r2, r1
 800dc3e:	bf08      	it	eq
 800dc40:	f043 0301 	orreq.w	r3, r3, #1
 800dc44:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800dc48:	428a      	cmp	r2, r1
 800dc4a:	bf08      	it	eq
 800dc4c:	f043 0301 	orreq.w	r3, r3, #1
 800dc50:	b913      	cbnz	r3, 800dc58 <HAL_TIM_PWM_Stop+0x40>
 800dc52:	4b25      	ldr	r3, [pc, #148]	@ (800dce8 <HAL_TIM_PWM_Stop+0xd0>)
 800dc54:	429a      	cmp	r2, r3
 800dc56:	d10d      	bne.n	800dc74 <HAL_TIM_PWM_Stop+0x5c>
    __HAL_TIM_MOE_DISABLE(htim);
 800dc58:	6a11      	ldr	r1, [r2, #32]
 800dc5a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800dc5e:	4219      	tst	r1, r3
 800dc60:	d108      	bne.n	800dc74 <HAL_TIM_PWM_Stop+0x5c>
 800dc62:	6a11      	ldr	r1, [r2, #32]
 800dc64:	f240 4344 	movw	r3, #1092	@ 0x444
 800dc68:	4219      	tst	r1, r3
 800dc6a:	d103      	bne.n	800dc74 <HAL_TIM_PWM_Stop+0x5c>
 800dc6c:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800dc6e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800dc72:	6453      	str	r3, [r2, #68]	@ 0x44
  __HAL_TIM_DISABLE(htim);
 800dc74:	6823      	ldr	r3, [r4, #0]
 800dc76:	6a19      	ldr	r1, [r3, #32]
 800dc78:	f241 1211 	movw	r2, #4369	@ 0x1111
 800dc7c:	4211      	tst	r1, r2
 800dc7e:	d108      	bne.n	800dc92 <HAL_TIM_PWM_Stop+0x7a>
 800dc80:	6a19      	ldr	r1, [r3, #32]
 800dc82:	f240 4244 	movw	r2, #1092	@ 0x444
 800dc86:	4211      	tst	r1, r2
 800dc88:	d103      	bne.n	800dc92 <HAL_TIM_PWM_Stop+0x7a>
 800dc8a:	681a      	ldr	r2, [r3, #0]
 800dc8c:	f022 0201 	bic.w	r2, r2, #1
 800dc90:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800dc92:	2d10      	cmp	r5, #16
 800dc94:	d81f      	bhi.n	800dcd6 <HAL_TIM_PWM_Stop+0xbe>
 800dc96:	e8df f005 	tbb	[pc, r5]
 800dc9a:	1e09      	.short	0x1e09
 800dc9c:	1e0e1e1e 	.word	0x1e0e1e1e
 800dca0:	1e121e1e 	.word	0x1e121e1e
 800dca4:	1e161e1e 	.word	0x1e161e1e
 800dca8:	1e1e      	.short	0x1e1e
 800dcaa:	1a          	.byte	0x1a
 800dcab:	00          	.byte	0x00
 800dcac:	2301      	movs	r3, #1
 800dcae:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
}
 800dcb2:	2000      	movs	r0, #0
 800dcb4:	bd38      	pop	{r3, r4, r5, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800dcb6:	2301      	movs	r3, #1
 800dcb8:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800dcbc:	e7f9      	b.n	800dcb2 <HAL_TIM_PWM_Stop+0x9a>
 800dcbe:	2301      	movs	r3, #1
 800dcc0:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800dcc4:	e7f5      	b.n	800dcb2 <HAL_TIM_PWM_Stop+0x9a>
 800dcc6:	2301      	movs	r3, #1
 800dcc8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800dccc:	e7f1      	b.n	800dcb2 <HAL_TIM_PWM_Stop+0x9a>
 800dcce:	2301      	movs	r3, #1
 800dcd0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800dcd4:	e7ed      	b.n	800dcb2 <HAL_TIM_PWM_Stop+0x9a>
 800dcd6:	2301      	movs	r3, #1
 800dcd8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dcdc:	e7e9      	b.n	800dcb2 <HAL_TIM_PWM_Stop+0x9a>
 800dcde:	bf00      	nop
 800dce0:	40010000 	.word	0x40010000
 800dce4:	40010400 	.word	0x40010400
 800dce8:	40014800 	.word	0x40014800

0800dcec <HAL_TIM_PWM_Start_DMA>:
{
 800dcec:	b538      	push	{r3, r4, r5, lr}
 800dcee:	4605      	mov	r5, r0
 800dcf0:	460c      	mov	r4, r1
 800dcf2:	4611      	mov	r1, r2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800dcf4:	2c10      	cmp	r4, #16
 800dcf6:	d834      	bhi.n	800dd62 <HAL_TIM_PWM_Start_DMA+0x76>
 800dcf8:	e8df f004 	tbb	[pc, r4]
 800dcfc:	33333309 	.word	0x33333309
 800dd00:	33333313 	.word	0x33333313
 800dd04:	3333331b 	.word	0x3333331b
 800dd08:	33333323 	.word	0x33333323
 800dd0c:	2b          	.byte	0x2b
 800dd0d:	00          	.byte	0x00
 800dd0e:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800dd12:	b2c0      	uxtb	r0, r0
 800dd14:	2802      	cmp	r0, #2
 800dd16:	bf14      	ite	ne
 800dd18:	2000      	movne	r0, #0
 800dd1a:	2001      	moveq	r0, #1
 800dd1c:	b348      	cbz	r0, 800dd72 <HAL_TIM_PWM_Start_DMA+0x86>
    return HAL_BUSY;
 800dd1e:	2002      	movs	r0, #2
 800dd20:	e17d      	b.n	800e01e <HAL_TIM_PWM_Start_DMA+0x332>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800dd22:	f890 003f 	ldrb.w	r0, [r0, #63]	@ 0x3f
 800dd26:	b2c0      	uxtb	r0, r0
 800dd28:	2802      	cmp	r0, #2
 800dd2a:	bf14      	ite	ne
 800dd2c:	2000      	movne	r0, #0
 800dd2e:	2001      	moveq	r0, #1
 800dd30:	e7f4      	b.n	800dd1c <HAL_TIM_PWM_Start_DMA+0x30>
 800dd32:	f890 0040 	ldrb.w	r0, [r0, #64]	@ 0x40
 800dd36:	b2c0      	uxtb	r0, r0
 800dd38:	2802      	cmp	r0, #2
 800dd3a:	bf14      	ite	ne
 800dd3c:	2000      	movne	r0, #0
 800dd3e:	2001      	moveq	r0, #1
 800dd40:	e7ec      	b.n	800dd1c <HAL_TIM_PWM_Start_DMA+0x30>
 800dd42:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 800dd46:	b2c0      	uxtb	r0, r0
 800dd48:	2802      	cmp	r0, #2
 800dd4a:	bf14      	ite	ne
 800dd4c:	2000      	movne	r0, #0
 800dd4e:	2001      	moveq	r0, #1
 800dd50:	e7e4      	b.n	800dd1c <HAL_TIM_PWM_Start_DMA+0x30>
 800dd52:	f890 0042 	ldrb.w	r0, [r0, #66]	@ 0x42
 800dd56:	b2c0      	uxtb	r0, r0
 800dd58:	2802      	cmp	r0, #2
 800dd5a:	bf14      	ite	ne
 800dd5c:	2000      	movne	r0, #0
 800dd5e:	2001      	moveq	r0, #1
 800dd60:	e7dc      	b.n	800dd1c <HAL_TIM_PWM_Start_DMA+0x30>
 800dd62:	f890 0043 	ldrb.w	r0, [r0, #67]	@ 0x43
 800dd66:	b2c0      	uxtb	r0, r0
 800dd68:	2802      	cmp	r0, #2
 800dd6a:	bf14      	ite	ne
 800dd6c:	2000      	movne	r0, #0
 800dd6e:	2001      	moveq	r0, #1
 800dd70:	e7d4      	b.n	800dd1c <HAL_TIM_PWM_Start_DMA+0x30>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800dd72:	2c10      	cmp	r4, #16
 800dd74:	d834      	bhi.n	800dde0 <HAL_TIM_PWM_Start_DMA+0xf4>
 800dd76:	e8df f004 	tbb	[pc, r4]
 800dd7a:	3309      	.short	0x3309
 800dd7c:	33133333 	.word	0x33133333
 800dd80:	331b3333 	.word	0x331b3333
 800dd84:	33233333 	.word	0x33233333
 800dd88:	3333      	.short	0x3333
 800dd8a:	2b          	.byte	0x2b
 800dd8b:	00          	.byte	0x00
 800dd8c:	f895 203e 	ldrb.w	r2, [r5, #62]	@ 0x3e
 800dd90:	b2d2      	uxtb	r2, r2
 800dd92:	2a01      	cmp	r2, #1
 800dd94:	bf14      	ite	ne
 800dd96:	2200      	movne	r2, #0
 800dd98:	2201      	moveq	r2, #1
 800dd9a:	bb4a      	cbnz	r2, 800ddf0 <HAL_TIM_PWM_Start_DMA+0x104>
    return HAL_ERROR;
 800dd9c:	2001      	movs	r0, #1
 800dd9e:	e13e      	b.n	800e01e <HAL_TIM_PWM_Start_DMA+0x332>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800dda0:	f895 203f 	ldrb.w	r2, [r5, #63]	@ 0x3f
 800dda4:	b2d2      	uxtb	r2, r2
 800dda6:	2a01      	cmp	r2, #1
 800dda8:	bf14      	ite	ne
 800ddaa:	2200      	movne	r2, #0
 800ddac:	2201      	moveq	r2, #1
 800ddae:	e7f4      	b.n	800dd9a <HAL_TIM_PWM_Start_DMA+0xae>
 800ddb0:	f895 2040 	ldrb.w	r2, [r5, #64]	@ 0x40
 800ddb4:	b2d2      	uxtb	r2, r2
 800ddb6:	2a01      	cmp	r2, #1
 800ddb8:	bf14      	ite	ne
 800ddba:	2200      	movne	r2, #0
 800ddbc:	2201      	moveq	r2, #1
 800ddbe:	e7ec      	b.n	800dd9a <HAL_TIM_PWM_Start_DMA+0xae>
 800ddc0:	f895 2041 	ldrb.w	r2, [r5, #65]	@ 0x41
 800ddc4:	b2d2      	uxtb	r2, r2
 800ddc6:	2a01      	cmp	r2, #1
 800ddc8:	bf14      	ite	ne
 800ddca:	2200      	movne	r2, #0
 800ddcc:	2201      	moveq	r2, #1
 800ddce:	e7e4      	b.n	800dd9a <HAL_TIM_PWM_Start_DMA+0xae>
 800ddd0:	f895 2042 	ldrb.w	r2, [r5, #66]	@ 0x42
 800ddd4:	b2d2      	uxtb	r2, r2
 800ddd6:	2a01      	cmp	r2, #1
 800ddd8:	bf14      	ite	ne
 800ddda:	2200      	movne	r2, #0
 800dddc:	2201      	moveq	r2, #1
 800ddde:	e7dc      	b.n	800dd9a <HAL_TIM_PWM_Start_DMA+0xae>
 800dde0:	f895 2043 	ldrb.w	r2, [r5, #67]	@ 0x43
 800dde4:	b2d2      	uxtb	r2, r2
 800dde6:	2a01      	cmp	r2, #1
 800dde8:	bf14      	ite	ne
 800ddea:	2200      	movne	r2, #0
 800ddec:	2201      	moveq	r2, #1
 800ddee:	e7d4      	b.n	800dd9a <HAL_TIM_PWM_Start_DMA+0xae>
    if ((pData == NULL) || (Length == 0U))
 800ddf0:	2900      	cmp	r1, #0
 800ddf2:	f000 8113 	beq.w	800e01c <HAL_TIM_PWM_Start_DMA+0x330>
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	f000 8110 	beq.w	800e01c <HAL_TIM_PWM_Start_DMA+0x330>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ddfc:	2c10      	cmp	r4, #16
 800ddfe:	f200 80e5 	bhi.w	800dfcc <HAL_TIM_PWM_Start_DMA+0x2e0>
 800de02:	e8df f014 	tbh	[pc, r4, lsl #1]
 800de06:	0011      	.short	0x0011
 800de08:	00e300e3 	.word	0x00e300e3
 800de0c:	009300e3 	.word	0x009300e3
 800de10:	00e300e3 	.word	0x00e300e3
 800de14:	00ac00e3 	.word	0x00ac00e3
 800de18:	00e300e3 	.word	0x00e300e3
 800de1c:	00c500e3 	.word	0x00c500e3
 800de20:	00e300e3 	.word	0x00e300e3
 800de24:	00de00e3 	.word	0x00de00e3
 800de28:	2202      	movs	r2, #2
 800de2a:	f885 203e 	strb.w	r2, [r5, #62]	@ 0x3e
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800de2e:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 800de30:	4881      	ldr	r0, [pc, #516]	@ (800e038 <HAL_TIM_PWM_Start_DMA+0x34c>)
 800de32:	63d0      	str	r0, [r2, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800de34:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 800de36:	4881      	ldr	r0, [pc, #516]	@ (800e03c <HAL_TIM_PWM_Start_DMA+0x350>)
 800de38:	6410      	str	r0, [r2, #64]	@ 0x40
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800de3a:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 800de3c:	4880      	ldr	r0, [pc, #512]	@ (800e040 <HAL_TIM_PWM_Start_DMA+0x354>)
 800de3e:	64d0      	str	r0, [r2, #76]	@ 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800de40:	682a      	ldr	r2, [r5, #0]
 800de42:	3234      	adds	r2, #52	@ 0x34
 800de44:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 800de46:	f7f7 fbad 	bl	80055a4 <HAL_DMA_Start_IT>
 800de4a:	2800      	cmp	r0, #0
 800de4c:	f040 80ea 	bne.w	800e024 <HAL_TIM_PWM_Start_DMA+0x338>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800de50:	682a      	ldr	r2, [r5, #0]
 800de52:	68d3      	ldr	r3, [r2, #12]
 800de54:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800de58:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800de5a:	2201      	movs	r2, #1
 800de5c:	4621      	mov	r1, r4
 800de5e:	6828      	ldr	r0, [r5, #0]
 800de60:	f7ff fdd6 	bl	800da10 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800de64:	682a      	ldr	r2, [r5, #0]
 800de66:	4b77      	ldr	r3, [pc, #476]	@ (800e044 <HAL_TIM_PWM_Start_DMA+0x358>)
 800de68:	4977      	ldr	r1, [pc, #476]	@ (800e048 <HAL_TIM_PWM_Start_DMA+0x35c>)
 800de6a:	428a      	cmp	r2, r1
 800de6c:	bf18      	it	ne
 800de6e:	429a      	cmpne	r2, r3
 800de70:	bf0c      	ite	eq
 800de72:	2301      	moveq	r3, #1
 800de74:	2300      	movne	r3, #0
 800de76:	f501 5170 	add.w	r1, r1, #15360	@ 0x3c00
 800de7a:	428a      	cmp	r2, r1
 800de7c:	bf08      	it	eq
 800de7e:	f043 0301 	orreq.w	r3, r3, #1
 800de82:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800de86:	428a      	cmp	r2, r1
 800de88:	bf08      	it	eq
 800de8a:	f043 0301 	orreq.w	r3, r3, #1
 800de8e:	b913      	cbnz	r3, 800de96 <HAL_TIM_PWM_Start_DMA+0x1aa>
 800de90:	4b6e      	ldr	r3, [pc, #440]	@ (800e04c <HAL_TIM_PWM_Start_DMA+0x360>)
 800de92:	429a      	cmp	r2, r3
 800de94:	d103      	bne.n	800de9e <HAL_TIM_PWM_Start_DMA+0x1b2>
      __HAL_TIM_MOE_ENABLE(htim);
 800de96:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800de98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800de9c:	6453      	str	r3, [r2, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800de9e:	682a      	ldr	r2, [r5, #0]
 800dea0:	4b68      	ldr	r3, [pc, #416]	@ (800e044 <HAL_TIM_PWM_Start_DMA+0x358>)
 800dea2:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800dea6:	bf18      	it	ne
 800dea8:	429a      	cmpne	r2, r3
 800deaa:	bf0c      	ite	eq
 800deac:	2301      	moveq	r3, #1
 800deae:	2300      	movne	r3, #0
 800deb0:	4967      	ldr	r1, [pc, #412]	@ (800e050 <HAL_TIM_PWM_Start_DMA+0x364>)
 800deb2:	428a      	cmp	r2, r1
 800deb4:	bf08      	it	eq
 800deb6:	f043 0301 	orreq.w	r3, r3, #1
 800deba:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800debe:	428a      	cmp	r2, r1
 800dec0:	bf08      	it	eq
 800dec2:	f043 0301 	orreq.w	r3, r3, #1
 800dec6:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800deca:	428a      	cmp	r2, r1
 800decc:	bf08      	it	eq
 800dece:	f043 0301 	orreq.w	r3, r3, #1
 800ded2:	f501 4178 	add.w	r1, r1, #63488	@ 0xf800
 800ded6:	428a      	cmp	r2, r1
 800ded8:	bf08      	it	eq
 800deda:	f043 0301 	orreq.w	r3, r3, #1
 800dede:	f5a1 416c 	sub.w	r1, r1, #60416	@ 0xec00
 800dee2:	428a      	cmp	r2, r1
 800dee4:	bf08      	it	eq
 800dee6:	f043 0301 	orreq.w	r3, r3, #1
 800deea:	f501 3194 	add.w	r1, r1, #75776	@ 0x12800
 800deee:	428a      	cmp	r2, r1
 800def0:	bf08      	it	eq
 800def2:	f043 0301 	orreq.w	r3, r3, #1
 800def6:	f5a1 41c0 	sub.w	r1, r1, #24576	@ 0x6000
 800defa:	428a      	cmp	r2, r1
 800defc:	bf08      	it	eq
 800defe:	f043 0301 	orreq.w	r3, r3, #1
 800df02:	b91b      	cbnz	r3, 800df0c <HAL_TIM_PWM_Start_DMA+0x220>
 800df04:	4b53      	ldr	r3, [pc, #332]	@ (800e054 <HAL_TIM_PWM_Start_DMA+0x368>)
 800df06:	429a      	cmp	r2, r3
 800df08:	f040 8082 	bne.w	800e010 <HAL_TIM_PWM_Start_DMA+0x324>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800df0c:	6891      	ldr	r1, [r2, #8]
 800df0e:	4b52      	ldr	r3, [pc, #328]	@ (800e058 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800df10:	400b      	ands	r3, r1
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800df12:	2b06      	cmp	r3, #6
 800df14:	f000 808e 	beq.w	800e034 <HAL_TIM_PWM_Start_DMA+0x348>
 800df18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800df1c:	f000 808a 	beq.w	800e034 <HAL_TIM_PWM_Start_DMA+0x348>
        __HAL_TIM_ENABLE(htim);
 800df20:	6813      	ldr	r3, [r2, #0]
 800df22:	f043 0301 	orr.w	r3, r3, #1
 800df26:	6013      	str	r3, [r2, #0]
 800df28:	2000      	movs	r0, #0
 800df2a:	e078      	b.n	800e01e <HAL_TIM_PWM_Start_DMA+0x332>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800df2c:	2202      	movs	r2, #2
 800df2e:	f885 203f 	strb.w	r2, [r5, #63]	@ 0x3f
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800df32:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 800df34:	4840      	ldr	r0, [pc, #256]	@ (800e038 <HAL_TIM_PWM_Start_DMA+0x34c>)
 800df36:	63d0      	str	r0, [r2, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800df38:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 800df3a:	4840      	ldr	r0, [pc, #256]	@ (800e03c <HAL_TIM_PWM_Start_DMA+0x350>)
 800df3c:	6410      	str	r0, [r2, #64]	@ 0x40
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800df3e:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 800df40:	483f      	ldr	r0, [pc, #252]	@ (800e040 <HAL_TIM_PWM_Start_DMA+0x354>)
 800df42:	64d0      	str	r0, [r2, #76]	@ 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800df44:	682a      	ldr	r2, [r5, #0]
 800df46:	3238      	adds	r2, #56	@ 0x38
 800df48:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 800df4a:	f7f7 fb2b 	bl	80055a4 <HAL_DMA_Start_IT>
 800df4e:	2800      	cmp	r0, #0
 800df50:	d16a      	bne.n	800e028 <HAL_TIM_PWM_Start_DMA+0x33c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800df52:	682a      	ldr	r2, [r5, #0]
 800df54:	68d3      	ldr	r3, [r2, #12]
 800df56:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800df5a:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800df5c:	e77d      	b.n	800de5a <HAL_TIM_PWM_Start_DMA+0x16e>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800df5e:	2202      	movs	r2, #2
 800df60:	f885 2040 	strb.w	r2, [r5, #64]	@ 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800df64:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
 800df66:	4834      	ldr	r0, [pc, #208]	@ (800e038 <HAL_TIM_PWM_Start_DMA+0x34c>)
 800df68:	63d0      	str	r0, [r2, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800df6a:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
 800df6c:	4833      	ldr	r0, [pc, #204]	@ (800e03c <HAL_TIM_PWM_Start_DMA+0x350>)
 800df6e:	6410      	str	r0, [r2, #64]	@ 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800df70:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
 800df72:	4833      	ldr	r0, [pc, #204]	@ (800e040 <HAL_TIM_PWM_Start_DMA+0x354>)
 800df74:	64d0      	str	r0, [r2, #76]	@ 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800df76:	682a      	ldr	r2, [r5, #0]
 800df78:	323c      	adds	r2, #60	@ 0x3c
 800df7a:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 800df7c:	f7f7 fb12 	bl	80055a4 <HAL_DMA_Start_IT>
 800df80:	2800      	cmp	r0, #0
 800df82:	d153      	bne.n	800e02c <HAL_TIM_PWM_Start_DMA+0x340>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800df84:	682a      	ldr	r2, [r5, #0]
 800df86:	68d3      	ldr	r3, [r2, #12]
 800df88:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800df8c:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800df8e:	e764      	b.n	800de5a <HAL_TIM_PWM_Start_DMA+0x16e>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800df90:	2202      	movs	r2, #2
 800df92:	f885 2041 	strb.w	r2, [r5, #65]	@ 0x41
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800df96:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 800df98:	4827      	ldr	r0, [pc, #156]	@ (800e038 <HAL_TIM_PWM_Start_DMA+0x34c>)
 800df9a:	63d0      	str	r0, [r2, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800df9c:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 800df9e:	4827      	ldr	r0, [pc, #156]	@ (800e03c <HAL_TIM_PWM_Start_DMA+0x350>)
 800dfa0:	6410      	str	r0, [r2, #64]	@ 0x40
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800dfa2:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 800dfa4:	4826      	ldr	r0, [pc, #152]	@ (800e040 <HAL_TIM_PWM_Start_DMA+0x354>)
 800dfa6:	64d0      	str	r0, [r2, #76]	@ 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800dfa8:	682a      	ldr	r2, [r5, #0]
 800dfaa:	3240      	adds	r2, #64	@ 0x40
 800dfac:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 800dfae:	f7f7 faf9 	bl	80055a4 <HAL_DMA_Start_IT>
 800dfb2:	2800      	cmp	r0, #0
 800dfb4:	d13c      	bne.n	800e030 <HAL_TIM_PWM_Start_DMA+0x344>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800dfb6:	682a      	ldr	r2, [r5, #0]
 800dfb8:	68d3      	ldr	r3, [r2, #12]
 800dfba:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800dfbe:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800dfc0:	e74b      	b.n	800de5a <HAL_TIM_PWM_Start_DMA+0x16e>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800dfc2:	2302      	movs	r3, #2
 800dfc4:	f885 3042 	strb.w	r3, [r5, #66]	@ 0x42
 800dfc8:	2001      	movs	r0, #1
 800dfca:	e028      	b.n	800e01e <HAL_TIM_PWM_Start_DMA+0x332>
 800dfcc:	2202      	movs	r2, #2
 800dfce:	f885 2043 	strb.w	r2, [r5, #67]	@ 0x43
  switch (Channel)
 800dfd2:	2c0c      	cmp	r4, #12
 800dfd4:	d824      	bhi.n	800e020 <HAL_TIM_PWM_Start_DMA+0x334>
 800dfd6:	a201      	add	r2, pc, #4	@ (adr r2, 800dfdc <HAL_TIM_PWM_Start_DMA+0x2f0>)
 800dfd8:	f852 f024 	ldr.w	pc, [r2, r4, lsl #2]
 800dfdc:	0800de2f 	.word	0x0800de2f
 800dfe0:	0800e021 	.word	0x0800e021
 800dfe4:	0800e021 	.word	0x0800e021
 800dfe8:	0800e021 	.word	0x0800e021
 800dfec:	0800df33 	.word	0x0800df33
 800dff0:	0800e021 	.word	0x0800e021
 800dff4:	0800e021 	.word	0x0800e021
 800dff8:	0800e021 	.word	0x0800e021
 800dffc:	0800df65 	.word	0x0800df65
 800e000:	0800e021 	.word	0x0800e021
 800e004:	0800e021 	.word	0x0800e021
 800e008:	0800e021 	.word	0x0800e021
 800e00c:	0800df97 	.word	0x0800df97
      __HAL_TIM_ENABLE(htim);
 800e010:	6813      	ldr	r3, [r2, #0]
 800e012:	f043 0301 	orr.w	r3, r3, #1
 800e016:	6013      	str	r3, [r2, #0]
 800e018:	2000      	movs	r0, #0
 800e01a:	e000      	b.n	800e01e <HAL_TIM_PWM_Start_DMA+0x332>
      return HAL_ERROR;
 800e01c:	2001      	movs	r0, #1
}
 800e01e:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 800e020:	2001      	movs	r0, #1
 800e022:	e7fc      	b.n	800e01e <HAL_TIM_PWM_Start_DMA+0x332>
        return HAL_ERROR;
 800e024:	2001      	movs	r0, #1
 800e026:	e7fa      	b.n	800e01e <HAL_TIM_PWM_Start_DMA+0x332>
        return HAL_ERROR;
 800e028:	2001      	movs	r0, #1
 800e02a:	e7f8      	b.n	800e01e <HAL_TIM_PWM_Start_DMA+0x332>
        return HAL_ERROR;
 800e02c:	2001      	movs	r0, #1
 800e02e:	e7f6      	b.n	800e01e <HAL_TIM_PWM_Start_DMA+0x332>
        return HAL_ERROR;
 800e030:	2001      	movs	r0, #1
 800e032:	e7f4      	b.n	800e01e <HAL_TIM_PWM_Start_DMA+0x332>
 800e034:	2000      	movs	r0, #0
 800e036:	e7f2      	b.n	800e01e <HAL_TIM_PWM_Start_DMA+0x332>
 800e038:	0800d227 	.word	0x0800d227
 800e03c:	0800d299 	.word	0x0800d299
 800e040:	0800d45b 	.word	0x0800d45b
 800e044:	40010000 	.word	0x40010000
 800e048:	40010400 	.word	0x40010400
 800e04c:	40014800 	.word	0x40014800
 800e050:	40000400 	.word	0x40000400
 800e054:	4000e400 	.word	0x4000e400
 800e058:	00010007 	.word	0x00010007

0800e05c <HAL_TIM_PWM_Stop_DMA>:
{
 800e05c:	b538      	push	{r3, r4, r5, lr}
 800e05e:	4604      	mov	r4, r0
 800e060:	460d      	mov	r5, r1
  switch (Channel)
 800e062:	290c      	cmp	r1, #12
 800e064:	f200 8092 	bhi.w	800e18c <HAL_TIM_PWM_Stop_DMA+0x130>
 800e068:	e8df f001 	tbb	[pc, r1]
 800e06c:	90909007 	.word	0x90909007
 800e070:	90909057 	.word	0x90909057
 800e074:	90909060 	.word	0x90909060
 800e078:	69          	.byte	0x69
 800e079:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800e07a:	6802      	ldr	r2, [r0, #0]
 800e07c:	68d3      	ldr	r3, [r2, #12]
 800e07e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e082:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800e084:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800e086:	f7f7 fec9 	bl	8005e1c <HAL_DMA_Abort_IT>
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800e08a:	2200      	movs	r2, #0
 800e08c:	4629      	mov	r1, r5
 800e08e:	6820      	ldr	r0, [r4, #0]
 800e090:	f7ff fcbe 	bl	800da10 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e094:	6822      	ldr	r2, [r4, #0]
 800e096:	4b3e      	ldr	r3, [pc, #248]	@ (800e190 <HAL_TIM_PWM_Stop_DMA+0x134>)
 800e098:	493e      	ldr	r1, [pc, #248]	@ (800e194 <HAL_TIM_PWM_Stop_DMA+0x138>)
 800e09a:	428a      	cmp	r2, r1
 800e09c:	bf18      	it	ne
 800e09e:	429a      	cmpne	r2, r3
 800e0a0:	bf0c      	ite	eq
 800e0a2:	2301      	moveq	r3, #1
 800e0a4:	2300      	movne	r3, #0
 800e0a6:	f501 5170 	add.w	r1, r1, #15360	@ 0x3c00
 800e0aa:	428a      	cmp	r2, r1
 800e0ac:	bf08      	it	eq
 800e0ae:	f043 0301 	orreq.w	r3, r3, #1
 800e0b2:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800e0b6:	428a      	cmp	r2, r1
 800e0b8:	bf08      	it	eq
 800e0ba:	f043 0301 	orreq.w	r3, r3, #1
 800e0be:	b913      	cbnz	r3, 800e0c6 <HAL_TIM_PWM_Stop_DMA+0x6a>
 800e0c0:	4b35      	ldr	r3, [pc, #212]	@ (800e198 <HAL_TIM_PWM_Stop_DMA+0x13c>)
 800e0c2:	429a      	cmp	r2, r3
 800e0c4:	d10d      	bne.n	800e0e2 <HAL_TIM_PWM_Stop_DMA+0x86>
      __HAL_TIM_MOE_DISABLE(htim);
 800e0c6:	6a11      	ldr	r1, [r2, #32]
 800e0c8:	f241 1311 	movw	r3, #4369	@ 0x1111
 800e0cc:	4219      	tst	r1, r3
 800e0ce:	d108      	bne.n	800e0e2 <HAL_TIM_PWM_Stop_DMA+0x86>
 800e0d0:	6a11      	ldr	r1, [r2, #32]
 800e0d2:	f240 4344 	movw	r3, #1092	@ 0x444
 800e0d6:	4219      	tst	r1, r3
 800e0d8:	d103      	bne.n	800e0e2 <HAL_TIM_PWM_Stop_DMA+0x86>
 800e0da:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800e0dc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800e0e0:	6453      	str	r3, [r2, #68]	@ 0x44
    __HAL_TIM_DISABLE(htim);
 800e0e2:	6823      	ldr	r3, [r4, #0]
 800e0e4:	6a19      	ldr	r1, [r3, #32]
 800e0e6:	f241 1211 	movw	r2, #4369	@ 0x1111
 800e0ea:	4211      	tst	r1, r2
 800e0ec:	d108      	bne.n	800e100 <HAL_TIM_PWM_Stop_DMA+0xa4>
 800e0ee:	6a19      	ldr	r1, [r3, #32]
 800e0f0:	f240 4244 	movw	r2, #1092	@ 0x444
 800e0f4:	4211      	tst	r1, r2
 800e0f6:	d103      	bne.n	800e100 <HAL_TIM_PWM_Stop_DMA+0xa4>
 800e0f8:	681a      	ldr	r2, [r3, #0]
 800e0fa:	f022 0201 	bic.w	r2, r2, #1
 800e0fe:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800e100:	2d10      	cmp	r5, #16
 800e102:	d83e      	bhi.n	800e182 <HAL_TIM_PWM_Stop_DMA+0x126>
 800e104:	e8df f005 	tbb	[pc, r5]
 800e108:	3d3d3d24 	.word	0x3d3d3d24
 800e10c:	3d3d3d29 	.word	0x3d3d3d29
 800e110:	3d3d3d2e 	.word	0x3d3d3d2e
 800e114:	3d3d3d33 	.word	0x3d3d3d33
 800e118:	38          	.byte	0x38
 800e119:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800e11a:	6802      	ldr	r2, [r0, #0]
 800e11c:	68d3      	ldr	r3, [r2, #12]
 800e11e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e122:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800e124:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 800e126:	f7f7 fe79 	bl	8005e1c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800e12a:	e7ae      	b.n	800e08a <HAL_TIM_PWM_Stop_DMA+0x2e>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800e12c:	6802      	ldr	r2, [r0, #0]
 800e12e:	68d3      	ldr	r3, [r2, #12]
 800e130:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e134:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800e136:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 800e138:	f7f7 fe70 	bl	8005e1c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800e13c:	e7a5      	b.n	800e08a <HAL_TIM_PWM_Stop_DMA+0x2e>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800e13e:	6802      	ldr	r2, [r0, #0]
 800e140:	68d3      	ldr	r3, [r2, #12]
 800e142:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e146:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800e148:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 800e14a:	f7f7 fe67 	bl	8005e1c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800e14e:	e79c      	b.n	800e08a <HAL_TIM_PWM_Stop_DMA+0x2e>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800e150:	2301      	movs	r3, #1
 800e152:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800e156:	2000      	movs	r0, #0
 800e158:	e019      	b.n	800e18e <HAL_TIM_PWM_Stop_DMA+0x132>
 800e15a:	2301      	movs	r3, #1
 800e15c:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800e160:	2000      	movs	r0, #0
 800e162:	e014      	b.n	800e18e <HAL_TIM_PWM_Stop_DMA+0x132>
 800e164:	2301      	movs	r3, #1
 800e166:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800e16a:	2000      	movs	r0, #0
 800e16c:	e00f      	b.n	800e18e <HAL_TIM_PWM_Stop_DMA+0x132>
 800e16e:	2301      	movs	r3, #1
 800e170:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800e174:	2000      	movs	r0, #0
 800e176:	e00a      	b.n	800e18e <HAL_TIM_PWM_Stop_DMA+0x132>
 800e178:	2301      	movs	r3, #1
 800e17a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e17e:	2000      	movs	r0, #0
 800e180:	e005      	b.n	800e18e <HAL_TIM_PWM_Stop_DMA+0x132>
 800e182:	2301      	movs	r3, #1
 800e184:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e188:	2000      	movs	r0, #0
 800e18a:	e000      	b.n	800e18e <HAL_TIM_PWM_Stop_DMA+0x132>
  switch (Channel)
 800e18c:	2001      	movs	r0, #1
}
 800e18e:	bd38      	pop	{r3, r4, r5, pc}
 800e190:	40010000 	.word	0x40010000
 800e194:	40010400 	.word	0x40010400
 800e198:	40014800 	.word	0x40014800

0800e19c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e19c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800e1a0:	2b01      	cmp	r3, #1
 800e1a2:	d05f      	beq.n	800e264 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
{
 800e1a4:	b410      	push	{r4}
 800e1a6:	4684      	mov	ip, r0
  __HAL_LOCK(htim);
 800e1a8:	2301      	movs	r3, #1
 800e1aa:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e1ae:	2302      	movs	r3, #2
 800e1b0:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e1b4:	6802      	ldr	r2, [r0, #0]
 800e1b6:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e1b8:	6890      	ldr	r0, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e1ba:	4c2b      	ldr	r4, [pc, #172]	@ (800e268 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800e1bc:	42a2      	cmp	r2, r4
 800e1be:	d003      	beq.n	800e1c8 <HAL_TIMEx_MasterConfigSynchronization+0x2c>
 800e1c0:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800e1c4:	42a2      	cmp	r2, r4
 800e1c6:	d103      	bne.n	800e1d0 <HAL_TIMEx_MasterConfigSynchronization+0x34>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e1c8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e1cc:	684c      	ldr	r4, [r1, #4]
 800e1ce:	4323      	orrs	r3, r4
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e1d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e1d4:	680c      	ldr	r4, [r1, #0]
 800e1d6:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e1d8:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e1da:	f8dc 2000 	ldr.w	r2, [ip]
 800e1de:	4b22      	ldr	r3, [pc, #136]	@ (800e268 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800e1e0:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800e1e4:	bf18      	it	ne
 800e1e6:	429a      	cmpne	r2, r3
 800e1e8:	bf0c      	ite	eq
 800e1ea:	2301      	moveq	r3, #1
 800e1ec:	2300      	movne	r3, #0
 800e1ee:	4c1f      	ldr	r4, [pc, #124]	@ (800e26c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800e1f0:	42a2      	cmp	r2, r4
 800e1f2:	bf08      	it	eq
 800e1f4:	f043 0301 	orreq.w	r3, r3, #1
 800e1f8:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800e1fc:	42a2      	cmp	r2, r4
 800e1fe:	bf08      	it	eq
 800e200:	f043 0301 	orreq.w	r3, r3, #1
 800e204:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800e208:	42a2      	cmp	r2, r4
 800e20a:	bf08      	it	eq
 800e20c:	f043 0301 	orreq.w	r3, r3, #1
 800e210:	f504 4478 	add.w	r4, r4, #63488	@ 0xf800
 800e214:	42a2      	cmp	r2, r4
 800e216:	bf08      	it	eq
 800e218:	f043 0301 	orreq.w	r3, r3, #1
 800e21c:	f5a4 446c 	sub.w	r4, r4, #60416	@ 0xec00
 800e220:	42a2      	cmp	r2, r4
 800e222:	bf08      	it	eq
 800e224:	f043 0301 	orreq.w	r3, r3, #1
 800e228:	f504 3494 	add.w	r4, r4, #75776	@ 0x12800
 800e22c:	42a2      	cmp	r2, r4
 800e22e:	bf08      	it	eq
 800e230:	f043 0301 	orreq.w	r3, r3, #1
 800e234:	f5a4 44c0 	sub.w	r4, r4, #24576	@ 0x6000
 800e238:	42a2      	cmp	r2, r4
 800e23a:	bf08      	it	eq
 800e23c:	f043 0301 	orreq.w	r3, r3, #1
 800e240:	b913      	cbnz	r3, 800e248 <HAL_TIMEx_MasterConfigSynchronization+0xac>
 800e242:	4b0b      	ldr	r3, [pc, #44]	@ (800e270 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800e244:	429a      	cmp	r2, r3
 800e246:	d104      	bne.n	800e252 <HAL_TIMEx_MasterConfigSynchronization+0xb6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e248:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e24c:	688b      	ldr	r3, [r1, #8]
 800e24e:	4318      	orrs	r0, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e250:	6090      	str	r0, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e252:	2301      	movs	r3, #1
 800e254:	f88c 303d 	strb.w	r3, [ip, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e258:	2000      	movs	r0, #0
 800e25a:	f88c 003c 	strb.w	r0, [ip, #60]	@ 0x3c

  return HAL_OK;
}
 800e25e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e262:	4770      	bx	lr
  __HAL_LOCK(htim);
 800e264:	2002      	movs	r0, #2
}
 800e266:	4770      	bx	lr
 800e268:	40010000 	.word	0x40010000
 800e26c:	40000400 	.word	0x40000400
 800e270:	4000e400 	.word	0x4000e400

0800e274 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e274:	4770      	bx	lr

0800e276 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e276:	4770      	bx	lr

0800e278 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e278:	4770      	bx	lr

0800e27a <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800e27a:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e27c:	e852 3f00 	ldrex	r3, [r2]
 800e280:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e284:	e842 3100 	strex	r1, r3, [r2]
 800e288:	2900      	cmp	r1, #0
 800e28a:	d1f6      	bne.n	800e27a <UART_EndTxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800e28c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e28e:	f102 0308 	add.w	r3, r2, #8
 800e292:	e853 3f00 	ldrex	r3, [r3]
 800e296:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e29a:	3208      	adds	r2, #8
 800e29c:	e842 3100 	strex	r1, r3, [r2]
 800e2a0:	2900      	cmp	r1, #0
 800e2a2:	d1f3      	bne.n	800e28c <UART_EndTxTransfer+0x12>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e2a4:	2320      	movs	r3, #32
 800e2a6:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
}
 800e2aa:	4770      	bx	lr

0800e2ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e2ac:	b410      	push	{r4}
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e2ae:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2b0:	e852 3f00 	ldrex	r3, [r2]
 800e2b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2b8:	e842 3100 	strex	r1, r3, [r2]
 800e2bc:	2900      	cmp	r1, #0
 800e2be:	d1f6      	bne.n	800e2ae <UART_EndRxTransfer+0x2>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e2c0:	4c10      	ldr	r4, [pc, #64]	@ (800e304 <UART_EndRxTransfer+0x58>)
 800e2c2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2c4:	f102 0308 	add.w	r3, r2, #8
 800e2c8:	e853 3f00 	ldrex	r3, [r3]
 800e2cc:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2ce:	3208      	adds	r2, #8
 800e2d0:	e842 3100 	strex	r1, r3, [r2]
 800e2d4:	2900      	cmp	r1, #0
 800e2d6:	d1f4      	bne.n	800e2c2 <UART_EndRxTransfer+0x16>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e2d8:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 800e2da:	2b01      	cmp	r3, #1
 800e2dc:	d008      	beq.n	800e2f0 <UART_EndRxTransfer+0x44>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e2de:	2320      	movs	r3, #32
 800e2e0:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e2e4:	2300      	movs	r3, #0
 800e2e6:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e2e8:	6743      	str	r3, [r0, #116]	@ 0x74
}
 800e2ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e2ee:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e2f0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2f2:	e852 3f00 	ldrex	r3, [r2]
 800e2f6:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2fa:	e842 3100 	strex	r1, r3, [r2]
 800e2fe:	2900      	cmp	r1, #0
 800e300:	d1f6      	bne.n	800e2f0 <UART_EndRxTransfer+0x44>
 800e302:	e7ec      	b.n	800e2de <UART_EndRxTransfer+0x32>
 800e304:	effffffe 	.word	0xeffffffe

0800e308 <HAL_UART_Transmit_DMA>:
{
 800e308:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800e30a:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 800e30e:	2a20      	cmp	r2, #32
 800e310:	d13d      	bne.n	800e38e <HAL_UART_Transmit_DMA+0x86>
{
 800e312:	b510      	push	{r4, lr}
 800e314:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 800e316:	2900      	cmp	r1, #0
 800e318:	d03b      	beq.n	800e392 <HAL_UART_Transmit_DMA+0x8a>
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d039      	beq.n	800e392 <HAL_UART_Transmit_DMA+0x8a>
    huart->pTxBuffPtr  = pData;
 800e31e:	6501      	str	r1, [r0, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800e320:	f8a0 3054 	strh.w	r3, [r0, #84]	@ 0x54
    huart->TxXferCount = Size;
 800e324:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e328:	2200      	movs	r2, #0
 800e32a:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e32e:	2221      	movs	r2, #33	@ 0x21
 800e330:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
    if (huart->hdmatx != NULL)
 800e334:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
 800e336:	b1ca      	cbz	r2, 800e36c <HAL_UART_Transmit_DMA+0x64>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800e338:	4917      	ldr	r1, [pc, #92]	@ (800e398 <HAL_UART_Transmit_DMA+0x90>)
 800e33a:	63d1      	str	r1, [r2, #60]	@ 0x3c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800e33c:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
 800e33e:	4917      	ldr	r1, [pc, #92]	@ (800e39c <HAL_UART_Transmit_DMA+0x94>)
 800e340:	6411      	str	r1, [r2, #64]	@ 0x40
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800e342:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
 800e344:	4916      	ldr	r1, [pc, #88]	@ (800e3a0 <HAL_UART_Transmit_DMA+0x98>)
 800e346:	64d1      	str	r1, [r2, #76]	@ 0x4c
      huart->hdmatx->XferAbortCallback = NULL;
 800e348:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
 800e34a:	2100      	movs	r1, #0
 800e34c:	6511      	str	r1, [r2, #80]	@ 0x50
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800e34e:	6802      	ldr	r2, [r0, #0]
 800e350:	3228      	adds	r2, #40	@ 0x28
 800e352:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 800e354:	6fc0      	ldr	r0, [r0, #124]	@ 0x7c
 800e356:	f7f7 f925 	bl	80055a4 <HAL_DMA_Start_IT>
 800e35a:	b138      	cbz	r0, 800e36c <HAL_UART_Transmit_DMA+0x64>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e35c:	2310      	movs	r3, #16
 800e35e:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        huart->gState = HAL_UART_STATE_READY;
 800e362:	2320      	movs	r3, #32
 800e364:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
        return HAL_ERROR;
 800e368:	2001      	movs	r0, #1
 800e36a:	e00f      	b.n	800e38c <HAL_UART_Transmit_DMA+0x84>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800e36c:	6823      	ldr	r3, [r4, #0]
 800e36e:	2240      	movs	r2, #64	@ 0x40
 800e370:	621a      	str	r2, [r3, #32]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e372:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e374:	f102 0308 	add.w	r3, r2, #8
 800e378:	e853 3f00 	ldrex	r3, [r3]
 800e37c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e380:	3208      	adds	r2, #8
 800e382:	e842 3100 	strex	r1, r3, [r2]
 800e386:	2900      	cmp	r1, #0
 800e388:	d1f3      	bne.n	800e372 <HAL_UART_Transmit_DMA+0x6a>
    return HAL_OK;
 800e38a:	2000      	movs	r0, #0
}
 800e38c:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 800e38e:	2002      	movs	r0, #2
}
 800e390:	4770      	bx	lr
      return HAL_ERROR;
 800e392:	2001      	movs	r0, #1
 800e394:	e7fa      	b.n	800e38c <HAL_UART_Transmit_DMA+0x84>
 800e396:	bf00      	nop
 800e398:	0800e45d 	.word	0x0800e45d
 800e39c:	0800e4a5 	.word	0x0800e4a5
 800e3a0:	0800e4b1 	.word	0x0800e4b1

0800e3a4 <HAL_UART_AbortReceive>:
{
 800e3a4:	b510      	push	{r4, lr}
 800e3a6:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 800e3a8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3aa:	e852 3f00 	ldrex	r3, [r2]
 800e3ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3b2:	e842 3100 	strex	r1, r3, [r2]
 800e3b6:	2900      	cmp	r1, #0
 800e3b8:	d1f6      	bne.n	800e3a8 <HAL_UART_AbortReceive+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 800e3ba:	4827      	ldr	r0, [pc, #156]	@ (800e458 <HAL_UART_AbortReceive+0xb4>)
 800e3bc:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3be:	f102 0308 	add.w	r3, r2, #8
 800e3c2:	e853 3f00 	ldrex	r3, [r3]
 800e3c6:	4003      	ands	r3, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3c8:	3208      	adds	r2, #8
 800e3ca:	e842 3100 	strex	r1, r3, [r2]
 800e3ce:	2900      	cmp	r1, #0
 800e3d0:	d1f4      	bne.n	800e3bc <HAL_UART_AbortReceive+0x18>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e3d2:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800e3d4:	2b01      	cmp	r3, #1
 800e3d6:	d02a      	beq.n	800e42e <HAL_UART_AbortReceive+0x8a>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e3d8:	6823      	ldr	r3, [r4, #0]
 800e3da:	689b      	ldr	r3, [r3, #8]
 800e3dc:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800e3e0:	d015      	beq.n	800e40e <HAL_UART_AbortReceive+0x6a>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e3e2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3e4:	f102 0308 	add.w	r3, r2, #8
 800e3e8:	e853 3f00 	ldrex	r3, [r3]
 800e3ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3f0:	3208      	adds	r2, #8
 800e3f2:	e842 3100 	strex	r1, r3, [r2]
 800e3f6:	2900      	cmp	r1, #0
 800e3f8:	d1f3      	bne.n	800e3e2 <HAL_UART_AbortReceive+0x3e>
    if (huart->hdmarx != NULL)
 800e3fa:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800e3fe:	b133      	cbz	r3, 800e40e <HAL_UART_AbortReceive+0x6a>
      huart->hdmarx->XferAbortCallback = NULL;
 800e400:	2200      	movs	r2, #0
 800e402:	651a      	str	r2, [r3, #80]	@ 0x50
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800e404:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800e408:	f7f7 faac 	bl	8005964 <HAL_DMA_Abort>
 800e40c:	b9c8      	cbnz	r0, 800e442 <HAL_UART_AbortReceive+0x9e>
  huart->RxXferCount = 0U;
 800e40e:	2000      	movs	r0, #0
 800e410:	f8a4 005e 	strh.w	r0, [r4, #94]	@ 0x5e
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800e414:	6823      	ldr	r3, [r4, #0]
 800e416:	220f      	movs	r2, #15
 800e418:	621a      	str	r2, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e41a:	6822      	ldr	r2, [r4, #0]
 800e41c:	6993      	ldr	r3, [r2, #24]
 800e41e:	f043 0308 	orr.w	r3, r3, #8
 800e422:	6193      	str	r3, [r2, #24]
  huart->RxState = HAL_UART_STATE_READY;
 800e424:	2320      	movs	r3, #32
 800e426:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e42a:	66e0      	str	r0, [r4, #108]	@ 0x6c
}
 800e42c:	bd10      	pop	{r4, pc}
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800e42e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e430:	e852 3f00 	ldrex	r3, [r2]
 800e434:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e438:	e842 3100 	strex	r1, r3, [r2]
 800e43c:	2900      	cmp	r1, #0
 800e43e:	d1f6      	bne.n	800e42e <HAL_UART_AbortReceive+0x8a>
 800e440:	e7ca      	b.n	800e3d8 <HAL_UART_AbortReceive+0x34>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800e442:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800e446:	f7f8 fb12 	bl	8006a6e <HAL_DMA_GetError>
 800e44a:	2820      	cmp	r0, #32
 800e44c:	d1df      	bne.n	800e40e <HAL_UART_AbortReceive+0x6a>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e44e:	2310      	movs	r3, #16
 800e450:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 800e454:	2003      	movs	r0, #3
 800e456:	e7e9      	b.n	800e42c <HAL_UART_AbortReceive+0x88>
 800e458:	effffffe 	.word	0xeffffffe

0800e45c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e45c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e45e:	6b81      	ldr	r1, [r0, #56]	@ 0x38

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800e460:	69c3      	ldr	r3, [r0, #28]
 800e462:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e466:	d018      	beq.n	800e49a <UART_DMATransmitCplt+0x3e>
  {
    huart->TxXferCount = 0U;
 800e468:	2300      	movs	r3, #0
 800e46a:	f8a1 3056 	strh.w	r3, [r1, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e46e:	680a      	ldr	r2, [r1, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e470:	f102 0308 	add.w	r3, r2, #8
 800e474:	e853 3f00 	ldrex	r3, [r3]
 800e478:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e47c:	3208      	adds	r2, #8
 800e47e:	e842 3000 	strex	r0, r3, [r2]
 800e482:	2800      	cmp	r0, #0
 800e484:	d1f3      	bne.n	800e46e <UART_DMATransmitCplt+0x12>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e486:	680a      	ldr	r2, [r1, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e488:	e852 3f00 	ldrex	r3, [r2]
 800e48c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e490:	e842 3000 	strex	r0, r3, [r2]
 800e494:	2800      	cmp	r0, #0
 800e496:	d1f6      	bne.n	800e486 <UART_DMATransmitCplt+0x2a>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e498:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800e49a:	4608      	mov	r0, r1
 800e49c:	f00b fea8 	bl	801a1f0 <HAL_UART_TxCpltCallback>
}
 800e4a0:	e7fa      	b.n	800e498 <UART_DMATransmitCplt+0x3c>

0800e4a2 <HAL_UART_TxHalfCpltCallback>:
}
 800e4a2:	4770      	bx	lr

0800e4a4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e4a4:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800e4a6:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 800e4a8:	f7ff fffb 	bl	800e4a2 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e4ac:	bd08      	pop	{r3, pc}

0800e4ae <HAL_UART_ErrorCallback>:
}
 800e4ae:	4770      	bx	lr

0800e4b0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e4b0:	b538      	push	{r3, r4, r5, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e4b2:	6b84      	ldr	r4, [r0, #56]	@ 0x38

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800e4b4:	f8d4 2088 	ldr.w	r2, [r4, #136]	@ 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800e4b8:	f8d4 508c 	ldr.w	r5, [r4, #140]	@ 0x8c

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e4bc:	6823      	ldr	r3, [r4, #0]
 800e4be:	689b      	ldr	r3, [r3, #8]
 800e4c0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e4c4:	d001      	beq.n	800e4ca <UART_DMAError+0x1a>
 800e4c6:	2a21      	cmp	r2, #33	@ 0x21
 800e4c8:	d010      	beq.n	800e4ec <UART_DMAError+0x3c>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800e4ca:	6823      	ldr	r3, [r4, #0]
 800e4cc:	689b      	ldr	r3, [r3, #8]
 800e4ce:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800e4d2:	d001      	beq.n	800e4d8 <UART_DMAError+0x28>
 800e4d4:	2d22      	cmp	r5, #34	@ 0x22
 800e4d6:	d010      	beq.n	800e4fa <UART_DMAError+0x4a>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e4d8:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800e4dc:	f043 0310 	orr.w	r3, r3, #16
 800e4e0:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e4e4:	4620      	mov	r0, r4
 800e4e6:	f7ff ffe2 	bl	800e4ae <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e4ea:	bd38      	pop	{r3, r4, r5, pc}
    huart->TxXferCount = 0U;
 800e4ec:	2300      	movs	r3, #0
 800e4ee:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800e4f2:	4620      	mov	r0, r4
 800e4f4:	f7ff fec1 	bl	800e27a <UART_EndTxTransfer>
 800e4f8:	e7e7      	b.n	800e4ca <UART_DMAError+0x1a>
    huart->RxXferCount = 0U;
 800e4fa:	2300      	movs	r3, #0
 800e4fc:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800e500:	4620      	mov	r0, r4
 800e502:	f7ff fed3 	bl	800e2ac <UART_EndRxTransfer>
 800e506:	e7e7      	b.n	800e4d8 <UART_DMAError+0x28>

0800e508 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e508:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e50a:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxXferCount = 0U;
 800e50c:	2300      	movs	r3, #0
 800e50e:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e512:	f7ff ffcc 	bl	800e4ae <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e516:	bd08      	pop	{r3, pc}

0800e518 <HAL_UARTEx_RxEventCallback>:
}
 800e518:	4770      	bx	lr
	...

0800e51c <HAL_UART_IRQHandler>:
{
 800e51c:	b570      	push	{r4, r5, r6, lr}
 800e51e:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e520:	6802      	ldr	r2, [r0, #0]
 800e522:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e524:	6811      	ldr	r1, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e526:	6890      	ldr	r0, [r2, #8]
  if (errorflags == 0U)
 800e528:	f640 0c0f 	movw	ip, #2063	@ 0x80f
 800e52c:	ea13 0f0c 	tst.w	r3, ip
 800e530:	d10e      	bne.n	800e550 <HAL_UART_IRQHandler+0x34>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e532:	f013 0f20 	tst.w	r3, #32
 800e536:	d014      	beq.n	800e562 <HAL_UART_IRQHandler+0x46>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e538:	f001 0c20 	and.w	ip, r1, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e53c:	f000 5580 	and.w	r5, r0, #268435456	@ 0x10000000
 800e540:	ea5c 0c05 	orrs.w	ip, ip, r5
 800e544:	d00d      	beq.n	800e562 <HAL_UART_IRQHandler+0x46>
      if (huart->RxISR != NULL)
 800e546:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 800e548:	b3a3      	cbz	r3, 800e5b4 <HAL_UART_IRQHandler+0x98>
        huart->RxISR(huart);
 800e54a:	4620      	mov	r0, r4
 800e54c:	4798      	blx	r3
 800e54e:	e031      	b.n	800e5b4 <HAL_UART_IRQHandler+0x98>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800e550:	4d67      	ldr	r5, [pc, #412]	@ (800e6f0 <HAL_UART_IRQHandler+0x1d4>)
 800e552:	4005      	ands	r5, r0
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800e554:	f8df c1a0 	ldr.w	ip, [pc, #416]	@ 800e6f8 <HAL_UART_IRQHandler+0x1dc>
 800e558:	ea01 0c0c 	and.w	ip, r1, ip
 800e55c:	ea5c 0c05 	orrs.w	ip, ip, r5
 800e560:	d129      	bne.n	800e5b6 <HAL_UART_IRQHandler+0x9a>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e562:	6ee5      	ldr	r5, [r4, #108]	@ 0x6c
 800e564:	2d01      	cmp	r5, #1
 800e566:	f000 80c9 	beq.w	800e6fc <HAL_UART_IRQHandler+0x1e0>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e56a:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800e56e:	d003      	beq.n	800e578 <HAL_UART_IRQHandler+0x5c>
 800e570:	f410 0f80 	tst.w	r0, #4194304	@ 0x400000
 800e574:	f040 81bc 	bne.w	800e8f0 <HAL_UART_IRQHandler+0x3d4>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e578:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e57c:	d006      	beq.n	800e58c <HAL_UART_IRQHandler+0x70>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e57e:	f001 0280 	and.w	r2, r1, #128	@ 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e582:	f400 0000 	and.w	r0, r0, #8388608	@ 0x800000
 800e586:	4302      	orrs	r2, r0
 800e588:	f040 81b9 	bne.w	800e8fe <HAL_UART_IRQHandler+0x3e2>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e58c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800e590:	d003      	beq.n	800e59a <HAL_UART_IRQHandler+0x7e>
 800e592:	f011 0f40 	tst.w	r1, #64	@ 0x40
 800e596:	f040 81b9 	bne.w	800e90c <HAL_UART_IRQHandler+0x3f0>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e59a:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 800e59e:	d003      	beq.n	800e5a8 <HAL_UART_IRQHandler+0x8c>
 800e5a0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 800e5a4:	f040 81c4 	bne.w	800e930 <HAL_UART_IRQHandler+0x414>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e5a8:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 800e5ac:	d002      	beq.n	800e5b4 <HAL_UART_IRQHandler+0x98>
 800e5ae:	2900      	cmp	r1, #0
 800e5b0:	f2c0 81c2 	blt.w	800e938 <HAL_UART_IRQHandler+0x41c>
}
 800e5b4:	bd70      	pop	{r4, r5, r6, pc}
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e5b6:	f013 0f01 	tst.w	r3, #1
 800e5ba:	d009      	beq.n	800e5d0 <HAL_UART_IRQHandler+0xb4>
 800e5bc:	f411 7f80 	tst.w	r1, #256	@ 0x100
 800e5c0:	d006      	beq.n	800e5d0 <HAL_UART_IRQHandler+0xb4>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e5c2:	2601      	movs	r6, #1
 800e5c4:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e5c6:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 800e5ca:	4332      	orrs	r2, r6
 800e5cc:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e5d0:	f013 0f02 	tst.w	r3, #2
 800e5d4:	d076      	beq.n	800e6c4 <HAL_UART_IRQHandler+0x1a8>
 800e5d6:	f010 0f01 	tst.w	r0, #1
 800e5da:	d014      	beq.n	800e606 <HAL_UART_IRQHandler+0xea>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e5dc:	6822      	ldr	r2, [r4, #0]
 800e5de:	2602      	movs	r6, #2
 800e5e0:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e5e2:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 800e5e6:	f042 0204 	orr.w	r2, r2, #4
 800e5ea:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e5ee:	f013 0f04 	tst.w	r3, #4
 800e5f2:	d008      	beq.n	800e606 <HAL_UART_IRQHandler+0xea>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e5f4:	6822      	ldr	r2, [r4, #0]
 800e5f6:	2604      	movs	r6, #4
 800e5f8:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e5fa:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 800e5fe:	f042 0202 	orr.w	r2, r2, #2
 800e602:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e606:	f013 0f08 	tst.w	r3, #8
 800e60a:	d00b      	beq.n	800e624 <HAL_UART_IRQHandler+0x108>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e60c:	f001 0220 	and.w	r2, r1, #32
 800e610:	432a      	orrs	r2, r5
 800e612:	d007      	beq.n	800e624 <HAL_UART_IRQHandler+0x108>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e614:	6822      	ldr	r2, [r4, #0]
 800e616:	2508      	movs	r5, #8
 800e618:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e61a:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 800e61e:	432a      	orrs	r2, r5
 800e620:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e624:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 800e628:	d00c      	beq.n	800e644 <HAL_UART_IRQHandler+0x128>
 800e62a:	f011 6f80 	tst.w	r1, #67108864	@ 0x4000000
 800e62e:	d009      	beq.n	800e644 <HAL_UART_IRQHandler+0x128>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e630:	6822      	ldr	r2, [r4, #0]
 800e632:	f44f 6500 	mov.w	r5, #2048	@ 0x800
 800e636:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e638:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 800e63c:	f042 0220 	orr.w	r2, r2, #32
 800e640:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e644:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 800e648:	2a00      	cmp	r2, #0
 800e64a:	d0b3      	beq.n	800e5b4 <HAL_UART_IRQHandler+0x98>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e64c:	f013 0f20 	tst.w	r3, #32
 800e650:	d009      	beq.n	800e666 <HAL_UART_IRQHandler+0x14a>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e652:	f001 0120 	and.w	r1, r1, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e656:	f000 5080 	and.w	r0, r0, #268435456	@ 0x10000000
 800e65a:	4301      	orrs	r1, r0
 800e65c:	d003      	beq.n	800e666 <HAL_UART_IRQHandler+0x14a>
        if (huart->RxISR != NULL)
 800e65e:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 800e660:	b10b      	cbz	r3, 800e666 <HAL_UART_IRQHandler+0x14a>
          huart->RxISR(huart);
 800e662:	4620      	mov	r0, r4
 800e664:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 800e666:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e66a:	6823      	ldr	r3, [r4, #0]
 800e66c:	689b      	ldr	r3, [r3, #8]
 800e66e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e672:	f002 0228 	and.w	r2, r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e676:	4313      	orrs	r3, r2
 800e678:	d033      	beq.n	800e6e2 <HAL_UART_IRQHandler+0x1c6>
        UART_EndRxTransfer(huart);
 800e67a:	4620      	mov	r0, r4
 800e67c:	f7ff fe16 	bl	800e2ac <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e680:	6823      	ldr	r3, [r4, #0]
 800e682:	689b      	ldr	r3, [r3, #8]
 800e684:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800e688:	d027      	beq.n	800e6da <HAL_UART_IRQHandler+0x1be>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e68a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e68c:	f102 0308 	add.w	r3, r2, #8
 800e690:	e853 3f00 	ldrex	r3, [r3]
 800e694:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e698:	3208      	adds	r2, #8
 800e69a:	e842 3100 	strex	r1, r3, [r2]
 800e69e:	2900      	cmp	r1, #0
 800e6a0:	d1f3      	bne.n	800e68a <HAL_UART_IRQHandler+0x16e>
          if (huart->hdmarx != NULL)
 800e6a2:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800e6a6:	b1a3      	cbz	r3, 800e6d2 <HAL_UART_IRQHandler+0x1b6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e6a8:	4a12      	ldr	r2, [pc, #72]	@ (800e6f4 <HAL_UART_IRQHandler+0x1d8>)
 800e6aa:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e6ac:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800e6b0:	f7f7 fbb4 	bl	8005e1c <HAL_DMA_Abort_IT>
 800e6b4:	2800      	cmp	r0, #0
 800e6b6:	f43f af7d 	beq.w	800e5b4 <HAL_UART_IRQHandler+0x98>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e6ba:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800e6be:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800e6c0:	4798      	blx	r3
 800e6c2:	e777      	b.n	800e5b4 <HAL_UART_IRQHandler+0x98>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e6c4:	f013 0f04 	tst.w	r3, #4
 800e6c8:	d09d      	beq.n	800e606 <HAL_UART_IRQHandler+0xea>
 800e6ca:	f010 0f01 	tst.w	r0, #1
 800e6ce:	d09a      	beq.n	800e606 <HAL_UART_IRQHandler+0xea>
 800e6d0:	e790      	b.n	800e5f4 <HAL_UART_IRQHandler+0xd8>
            HAL_UART_ErrorCallback(huart);
 800e6d2:	4620      	mov	r0, r4
 800e6d4:	f7ff feeb 	bl	800e4ae <HAL_UART_ErrorCallback>
 800e6d8:	e76c      	b.n	800e5b4 <HAL_UART_IRQHandler+0x98>
          HAL_UART_ErrorCallback(huart);
 800e6da:	4620      	mov	r0, r4
 800e6dc:	f7ff fee7 	bl	800e4ae <HAL_UART_ErrorCallback>
 800e6e0:	e768      	b.n	800e5b4 <HAL_UART_IRQHandler+0x98>
        HAL_UART_ErrorCallback(huart);
 800e6e2:	4620      	mov	r0, r4
 800e6e4:	f7ff fee3 	bl	800e4ae <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e6e8:	2300      	movs	r3, #0
 800e6ea:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
 800e6ee:	e761      	b.n	800e5b4 <HAL_UART_IRQHandler+0x98>
 800e6f0:	10000001 	.word	0x10000001
 800e6f4:	0800e509 	.word	0x0800e509
 800e6f8:	04000120 	.word	0x04000120
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e6fc:	f013 0f10 	tst.w	r3, #16
 800e700:	f43f af33 	beq.w	800e56a <HAL_UART_IRQHandler+0x4e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e704:	f011 0f10 	tst.w	r1, #16
 800e708:	f43f af2f 	beq.w	800e56a <HAL_UART_IRQHandler+0x4e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e70c:	2310      	movs	r3, #16
 800e70e:	6213      	str	r3, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e710:	6823      	ldr	r3, [r4, #0]
 800e712:	689b      	ldr	r3, [r3, #8]
 800e714:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800e718:	f000 80b1 	beq.w	800e87e <HAL_UART_IRQHandler+0x362>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e71c:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800e720:	6802      	ldr	r2, [r0, #0]
 800e722:	4b87      	ldr	r3, [pc, #540]	@ (800e940 <HAL_UART_IRQHandler+0x424>)
 800e724:	4987      	ldr	r1, [pc, #540]	@ (800e944 <HAL_UART_IRQHandler+0x428>)
 800e726:	428a      	cmp	r2, r1
 800e728:	bf18      	it	ne
 800e72a:	429a      	cmpne	r2, r3
 800e72c:	bf0c      	ite	eq
 800e72e:	2301      	moveq	r3, #1
 800e730:	2300      	movne	r3, #0
 800e732:	3118      	adds	r1, #24
 800e734:	428a      	cmp	r2, r1
 800e736:	bf08      	it	eq
 800e738:	f043 0301 	orreq.w	r3, r3, #1
 800e73c:	3118      	adds	r1, #24
 800e73e:	428a      	cmp	r2, r1
 800e740:	bf08      	it	eq
 800e742:	f043 0301 	orreq.w	r3, r3, #1
 800e746:	3118      	adds	r1, #24
 800e748:	428a      	cmp	r2, r1
 800e74a:	bf08      	it	eq
 800e74c:	f043 0301 	orreq.w	r3, r3, #1
 800e750:	3118      	adds	r1, #24
 800e752:	428a      	cmp	r2, r1
 800e754:	bf08      	it	eq
 800e756:	f043 0301 	orreq.w	r3, r3, #1
 800e75a:	3118      	adds	r1, #24
 800e75c:	428a      	cmp	r2, r1
 800e75e:	bf08      	it	eq
 800e760:	f043 0301 	orreq.w	r3, r3, #1
 800e764:	3118      	adds	r1, #24
 800e766:	428a      	cmp	r2, r1
 800e768:	bf08      	it	eq
 800e76a:	f043 0301 	orreq.w	r3, r3, #1
 800e76e:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 800e772:	428a      	cmp	r2, r1
 800e774:	bf08      	it	eq
 800e776:	f043 0301 	orreq.w	r3, r3, #1
 800e77a:	3118      	adds	r1, #24
 800e77c:	428a      	cmp	r2, r1
 800e77e:	bf08      	it	eq
 800e780:	f043 0301 	orreq.w	r3, r3, #1
 800e784:	3118      	adds	r1, #24
 800e786:	428a      	cmp	r2, r1
 800e788:	bf08      	it	eq
 800e78a:	f043 0301 	orreq.w	r3, r3, #1
 800e78e:	3118      	adds	r1, #24
 800e790:	428a      	cmp	r2, r1
 800e792:	bf08      	it	eq
 800e794:	f043 0301 	orreq.w	r3, r3, #1
 800e798:	3118      	adds	r1, #24
 800e79a:	428a      	cmp	r2, r1
 800e79c:	bf08      	it	eq
 800e79e:	f043 0301 	orreq.w	r3, r3, #1
 800e7a2:	3118      	adds	r1, #24
 800e7a4:	428a      	cmp	r2, r1
 800e7a6:	bf08      	it	eq
 800e7a8:	f043 0301 	orreq.w	r3, r3, #1
 800e7ac:	3118      	adds	r1, #24
 800e7ae:	428a      	cmp	r2, r1
 800e7b0:	bf08      	it	eq
 800e7b2:	f043 0301 	orreq.w	r3, r3, #1
 800e7b6:	b913      	cbnz	r3, 800e7be <HAL_UART_IRQHandler+0x2a2>
 800e7b8:	4b63      	ldr	r3, [pc, #396]	@ (800e948 <HAL_UART_IRQHandler+0x42c>)
 800e7ba:	429a      	cmp	r2, r3
 800e7bc:	d14c      	bne.n	800e858 <HAL_UART_IRQHandler+0x33c>
 800e7be:	6851      	ldr	r1, [r2, #4]
 800e7c0:	b289      	uxth	r1, r1
      if ((nb_remaining_rx_data > 0U)
 800e7c2:	2900      	cmp	r1, #0
 800e7c4:	d04b      	beq.n	800e85e <HAL_UART_IRQHandler+0x342>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e7c6:	f8b4 305c 	ldrh.w	r3, [r4, #92]	@ 0x5c
 800e7ca:	428b      	cmp	r3, r1
 800e7cc:	d947      	bls.n	800e85e <HAL_UART_IRQHandler+0x342>
        huart->RxXferCount = nb_remaining_rx_data;
 800e7ce:	f8a4 105e 	strh.w	r1, [r4, #94]	@ 0x5e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800e7d2:	69c3      	ldr	r3, [r0, #28]
 800e7d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e7d8:	d032      	beq.n	800e840 <HAL_UART_IRQHandler+0x324>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e7da:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7dc:	e852 3f00 	ldrex	r3, [r2]
 800e7e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7e4:	e842 3100 	strex	r1, r3, [r2]
 800e7e8:	2900      	cmp	r1, #0
 800e7ea:	d1f6      	bne.n	800e7da <HAL_UART_IRQHandler+0x2be>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e7ec:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7ee:	f102 0308 	add.w	r3, r2, #8
 800e7f2:	e853 3f00 	ldrex	r3, [r3]
 800e7f6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7fa:	3208      	adds	r2, #8
 800e7fc:	e842 3100 	strex	r1, r3, [r2]
 800e800:	2900      	cmp	r1, #0
 800e802:	d1f3      	bne.n	800e7ec <HAL_UART_IRQHandler+0x2d0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e804:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e806:	f102 0308 	add.w	r3, r2, #8
 800e80a:	e853 3f00 	ldrex	r3, [r3]
 800e80e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e812:	3208      	adds	r2, #8
 800e814:	e842 3100 	strex	r1, r3, [r2]
 800e818:	2900      	cmp	r1, #0
 800e81a:	d1f3      	bne.n	800e804 <HAL_UART_IRQHandler+0x2e8>
          huart->RxState = HAL_UART_STATE_READY;
 800e81c:	2320      	movs	r3, #32
 800e81e:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e822:	2300      	movs	r3, #0
 800e824:	66e3      	str	r3, [r4, #108]	@ 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e826:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e828:	e852 3f00 	ldrex	r3, [r2]
 800e82c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e830:	e842 3100 	strex	r1, r3, [r2]
 800e834:	2900      	cmp	r1, #0
 800e836:	d1f6      	bne.n	800e826 <HAL_UART_IRQHandler+0x30a>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e838:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800e83c:	f7f7 f892 	bl	8005964 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e840:	2302      	movs	r3, #2
 800e842:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e844:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800e848:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 800e84c:	1ac9      	subs	r1, r1, r3
 800e84e:	b289      	uxth	r1, r1
 800e850:	4620      	mov	r0, r4
 800e852:	f7ff fe61 	bl	800e518 <HAL_UARTEx_RxEventCallback>
 800e856:	e6ad      	b.n	800e5b4 <HAL_UART_IRQHandler+0x98>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e858:	6851      	ldr	r1, [r2, #4]
 800e85a:	b289      	uxth	r1, r1
 800e85c:	e7b1      	b.n	800e7c2 <HAL_UART_IRQHandler+0x2a6>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800e85e:	f8b4 305c 	ldrh.w	r3, [r4, #92]	@ 0x5c
 800e862:	428b      	cmp	r3, r1
 800e864:	f47f aea6 	bne.w	800e5b4 <HAL_UART_IRQHandler+0x98>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800e868:	69c3      	ldr	r3, [r0, #28]
 800e86a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e86e:	f47f aea1 	bne.w	800e5b4 <HAL_UART_IRQHandler+0x98>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e872:	2302      	movs	r3, #2
 800e874:	6723      	str	r3, [r4, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e876:	4620      	mov	r0, r4
 800e878:	f7ff fe4e 	bl	800e518 <HAL_UARTEx_RxEventCallback>
 800e87c:	e69a      	b.n	800e5b4 <HAL_UART_IRQHandler+0x98>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e87e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800e882:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 800e886:	1ac9      	subs	r1, r1, r3
 800e888:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 800e88a:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800e88e:	b29b      	uxth	r3, r3
          && (nb_rx_data > 0U))
 800e890:	2900      	cmp	r1, #0
 800e892:	f43f ae8f 	beq.w	800e5b4 <HAL_UART_IRQHandler+0x98>
 800e896:	2b00      	cmp	r3, #0
 800e898:	f43f ae8c 	beq.w	800e5b4 <HAL_UART_IRQHandler+0x98>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e89c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e89e:	e852 3f00 	ldrex	r3, [r2]
 800e8a2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8a6:	e842 3000 	strex	r0, r3, [r2]
 800e8aa:	2800      	cmp	r0, #0
 800e8ac:	d1f6      	bne.n	800e89c <HAL_UART_IRQHandler+0x380>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e8ae:	4d27      	ldr	r5, [pc, #156]	@ (800e94c <HAL_UART_IRQHandler+0x430>)
 800e8b0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8b2:	f102 0308 	add.w	r3, r2, #8
 800e8b6:	e853 3f00 	ldrex	r3, [r3]
 800e8ba:	402b      	ands	r3, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8bc:	3208      	adds	r2, #8
 800e8be:	e842 3000 	strex	r0, r3, [r2]
 800e8c2:	2800      	cmp	r0, #0
 800e8c4:	d1f4      	bne.n	800e8b0 <HAL_UART_IRQHandler+0x394>
        huart->RxState = HAL_UART_STATE_READY;
 800e8c6:	2320      	movs	r3, #32
 800e8c8:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e8cc:	2300      	movs	r3, #0
 800e8ce:	66e3      	str	r3, [r4, #108]	@ 0x6c
        huart->RxISR = NULL;
 800e8d0:	6763      	str	r3, [r4, #116]	@ 0x74
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e8d2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8d4:	e852 3f00 	ldrex	r3, [r2]
 800e8d8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8dc:	e842 3000 	strex	r0, r3, [r2]
 800e8e0:	2800      	cmp	r0, #0
 800e8e2:	d1f6      	bne.n	800e8d2 <HAL_UART_IRQHandler+0x3b6>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e8e4:	2302      	movs	r3, #2
 800e8e6:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e8e8:	4620      	mov	r0, r4
 800e8ea:	f7ff fe15 	bl	800e518 <HAL_UARTEx_RxEventCallback>
 800e8ee:	e661      	b.n	800e5b4 <HAL_UART_IRQHandler+0x98>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e8f0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800e8f4:	6213      	str	r3, [r2, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800e8f6:	4620      	mov	r0, r4
 800e8f8:	f001 f86a 	bl	800f9d0 <HAL_UARTEx_WakeupCallback>
    return;
 800e8fc:	e65a      	b.n	800e5b4 <HAL_UART_IRQHandler+0x98>
    if (huart->TxISR != NULL)
 800e8fe:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 800e900:	2b00      	cmp	r3, #0
 800e902:	f43f ae57 	beq.w	800e5b4 <HAL_UART_IRQHandler+0x98>
      huart->TxISR(huart);
 800e906:	4620      	mov	r0, r4
 800e908:	4798      	blx	r3
 800e90a:	e653      	b.n	800e5b4 <HAL_UART_IRQHandler+0x98>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e90c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e90e:	e852 3f00 	ldrex	r3, [r2]
 800e912:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e916:	e842 3100 	strex	r1, r3, [r2]
 800e91a:	2900      	cmp	r1, #0
 800e91c:	d1f6      	bne.n	800e90c <HAL_UART_IRQHandler+0x3f0>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e91e:	2320      	movs	r3, #32
 800e920:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e924:	2300      	movs	r3, #0
 800e926:	67a3      	str	r3, [r4, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e928:	4620      	mov	r0, r4
 800e92a:	f00b fc61 	bl	801a1f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e92e:	e641      	b.n	800e5b4 <HAL_UART_IRQHandler+0x98>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e930:	4620      	mov	r0, r4
 800e932:	f001 f84f 	bl	800f9d4 <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 800e936:	e63d      	b.n	800e5b4 <HAL_UART_IRQHandler+0x98>
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e938:	4620      	mov	r0, r4
 800e93a:	f001 f84a 	bl	800f9d2 <HAL_UARTEx_RxFifoFullCallback>
    return;
 800e93e:	e639      	b.n	800e5b4 <HAL_UART_IRQHandler+0x98>
 800e940:	40020010 	.word	0x40020010
 800e944:	40020028 	.word	0x40020028
 800e948:	400204b8 	.word	0x400204b8
 800e94c:	effffffe 	.word	0xeffffffe

0800e950 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800e950:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
 800e952:	f8b0 2060 	ldrh.w	r2, [r0, #96]	@ 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e956:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 800e95a:	2b22      	cmp	r3, #34	@ 0x22
 800e95c:	d005      	beq.n	800e96a <UART_RxISR_8BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e95e:	6802      	ldr	r2, [r0, #0]
 800e960:	6993      	ldr	r3, [r2, #24]
 800e962:	f043 0308 	orr.w	r3, r3, #8
 800e966:	6193      	str	r3, [r2, #24]
  }
}
 800e968:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e96a:	6803      	ldr	r3, [r0, #0]
 800e96c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e96e:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 800e970:	4013      	ands	r3, r2
 800e972:	700b      	strb	r3, [r1, #0]
    huart->pRxBuffPtr++;
 800e974:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800e976:	3301      	adds	r3, #1
 800e978:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 800e97a:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 800e97e:	3b01      	subs	r3, #1
 800e980:	b29b      	uxth	r3, r3
 800e982:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    if (huart->RxXferCount == 0U)
 800e986:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 800e98a:	b29b      	uxth	r3, r3
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d1eb      	bne.n	800e968 <UART_RxISR_8BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e990:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e992:	e852 3f00 	ldrex	r3, [r2]
 800e996:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e99a:	e842 3100 	strex	r1, r3, [r2]
 800e99e:	2900      	cmp	r1, #0
 800e9a0:	d1f6      	bne.n	800e990 <UART_RxISR_8BIT+0x40>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e9a2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9a4:	f102 0308 	add.w	r3, r2, #8
 800e9a8:	e853 3f00 	ldrex	r3, [r3]
 800e9ac:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9b0:	3208      	adds	r2, #8
 800e9b2:	e842 3100 	strex	r1, r3, [r2]
 800e9b6:	2900      	cmp	r1, #0
 800e9b8:	d1f3      	bne.n	800e9a2 <UART_RxISR_8BIT+0x52>
      huart->RxState = HAL_UART_STATE_READY;
 800e9ba:	2320      	movs	r3, #32
 800e9bc:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
      huart->RxISR = NULL;
 800e9c0:	2300      	movs	r3, #0
 800e9c2:	6743      	str	r3, [r0, #116]	@ 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e9c4:	6703      	str	r3, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e9c6:	6803      	ldr	r3, [r0, #0]
 800e9c8:	4a16      	ldr	r2, [pc, #88]	@ (800ea24 <UART_RxISR_8BIT+0xd4>)
 800e9ca:	4293      	cmp	r3, r2
 800e9cc:	d00c      	beq.n	800e9e8 <UART_RxISR_8BIT+0x98>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e9ce:	685b      	ldr	r3, [r3, #4]
 800e9d0:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 800e9d4:	d008      	beq.n	800e9e8 <UART_RxISR_8BIT+0x98>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e9d6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9d8:	e852 3f00 	ldrex	r3, [r2]
 800e9dc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9e0:	e842 3100 	strex	r1, r3, [r2]
 800e9e4:	2900      	cmp	r1, #0
 800e9e6:	d1f6      	bne.n	800e9d6 <UART_RxISR_8BIT+0x86>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e9e8:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 800e9ea:	2b01      	cmp	r3, #1
 800e9ec:	d116      	bne.n	800ea1c <UART_RxISR_8BIT+0xcc>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e9ee:	2300      	movs	r3, #0
 800e9f0:	66c3      	str	r3, [r0, #108]	@ 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e9f2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9f4:	e852 3f00 	ldrex	r3, [r2]
 800e9f8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9fc:	e842 3100 	strex	r1, r3, [r2]
 800ea00:	2900      	cmp	r1, #0
 800ea02:	d1f6      	bne.n	800e9f2 <UART_RxISR_8BIT+0xa2>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ea04:	6803      	ldr	r3, [r0, #0]
 800ea06:	69da      	ldr	r2, [r3, #28]
 800ea08:	f012 0f10 	tst.w	r2, #16
 800ea0c:	d001      	beq.n	800ea12 <UART_RxISR_8BIT+0xc2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ea0e:	2210      	movs	r2, #16
 800ea10:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ea12:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 800ea16:	f7ff fd7f 	bl	800e518 <HAL_UARTEx_RxEventCallback>
 800ea1a:	e7a5      	b.n	800e968 <UART_RxISR_8BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 800ea1c:	f00b fc02 	bl	801a224 <HAL_UART_RxCpltCallback>
 800ea20:	e7a2      	b.n	800e968 <UART_RxISR_8BIT+0x18>
 800ea22:	bf00      	nop
 800ea24:	58000c00 	.word	0x58000c00

0800ea28 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800ea28:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800ea2a:	f8b0 3060 	ldrh.w	r3, [r0, #96]	@ 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ea2e:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 800ea32:	2a22      	cmp	r2, #34	@ 0x22
 800ea34:	d005      	beq.n	800ea42 <UART_RxISR_16BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ea36:	6802      	ldr	r2, [r0, #0]
 800ea38:	6993      	ldr	r3, [r2, #24]
 800ea3a:	f043 0308 	orr.w	r3, r3, #8
 800ea3e:	6193      	str	r3, [r2, #24]
  }
}
 800ea40:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ea42:	6802      	ldr	r2, [r0, #0]
 800ea44:	6a51      	ldr	r1, [r2, #36]	@ 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ea46:	6d82      	ldr	r2, [r0, #88]	@ 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 800ea48:	400b      	ands	r3, r1
 800ea4a:	8013      	strh	r3, [r2, #0]
    huart->pRxBuffPtr += 2U;
 800ea4c:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800ea4e:	3302      	adds	r3, #2
 800ea50:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 800ea52:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 800ea56:	3b01      	subs	r3, #1
 800ea58:	b29b      	uxth	r3, r3
 800ea5a:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    if (huart->RxXferCount == 0U)
 800ea5e:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 800ea62:	b29b      	uxth	r3, r3
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	d1eb      	bne.n	800ea40 <UART_RxISR_16BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ea68:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea6a:	e852 3f00 	ldrex	r3, [r2]
 800ea6e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea72:	e842 3100 	strex	r1, r3, [r2]
 800ea76:	2900      	cmp	r1, #0
 800ea78:	d1f6      	bne.n	800ea68 <UART_RxISR_16BIT+0x40>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ea7a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea7c:	f102 0308 	add.w	r3, r2, #8
 800ea80:	e853 3f00 	ldrex	r3, [r3]
 800ea84:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea88:	3208      	adds	r2, #8
 800ea8a:	e842 3100 	strex	r1, r3, [r2]
 800ea8e:	2900      	cmp	r1, #0
 800ea90:	d1f3      	bne.n	800ea7a <UART_RxISR_16BIT+0x52>
      huart->RxState = HAL_UART_STATE_READY;
 800ea92:	2320      	movs	r3, #32
 800ea94:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
      huart->RxISR = NULL;
 800ea98:	2300      	movs	r3, #0
 800ea9a:	6743      	str	r3, [r0, #116]	@ 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ea9c:	6703      	str	r3, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ea9e:	6803      	ldr	r3, [r0, #0]
 800eaa0:	4a16      	ldr	r2, [pc, #88]	@ (800eafc <UART_RxISR_16BIT+0xd4>)
 800eaa2:	4293      	cmp	r3, r2
 800eaa4:	d00c      	beq.n	800eac0 <UART_RxISR_16BIT+0x98>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800eaa6:	685b      	ldr	r3, [r3, #4]
 800eaa8:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 800eaac:	d008      	beq.n	800eac0 <UART_RxISR_16BIT+0x98>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800eaae:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eab0:	e852 3f00 	ldrex	r3, [r2]
 800eab4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eab8:	e842 3100 	strex	r1, r3, [r2]
 800eabc:	2900      	cmp	r1, #0
 800eabe:	d1f6      	bne.n	800eaae <UART_RxISR_16BIT+0x86>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800eac0:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 800eac2:	2b01      	cmp	r3, #1
 800eac4:	d116      	bne.n	800eaf4 <UART_RxISR_16BIT+0xcc>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eac6:	2300      	movs	r3, #0
 800eac8:	66c3      	str	r3, [r0, #108]	@ 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eaca:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eacc:	e852 3f00 	ldrex	r3, [r2]
 800ead0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ead4:	e842 3100 	strex	r1, r3, [r2]
 800ead8:	2900      	cmp	r1, #0
 800eada:	d1f6      	bne.n	800eaca <UART_RxISR_16BIT+0xa2>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800eadc:	6803      	ldr	r3, [r0, #0]
 800eade:	69da      	ldr	r2, [r3, #28]
 800eae0:	f012 0f10 	tst.w	r2, #16
 800eae4:	d001      	beq.n	800eaea <UART_RxISR_16BIT+0xc2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800eae6:	2210      	movs	r2, #16
 800eae8:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800eaea:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 800eaee:	f7ff fd13 	bl	800e518 <HAL_UARTEx_RxEventCallback>
 800eaf2:	e7a5      	b.n	800ea40 <UART_RxISR_16BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 800eaf4:	f00b fb96 	bl	801a224 <HAL_UART_RxCpltCallback>
 800eaf8:	e7a2      	b.n	800ea40 <UART_RxISR_16BIT+0x18>
 800eafa:	bf00      	nop
 800eafc:	58000c00 	.word	0x58000c00

0800eb00 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800eb00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t  uhMask = huart->Mask;
 800eb04:	f8b0 5060 	ldrh.w	r5, [r0, #96]	@ 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800eb08:	6803      	ldr	r3, [r0, #0]
 800eb0a:	f8d3 b01c 	ldr.w	fp, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800eb0e:	f8d3 8000 	ldr.w	r8, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800eb12:	689f      	ldr	r7, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800eb14:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 800eb18:	2a22      	cmp	r2, #34	@ 0x22
 800eb1a:	d005      	beq.n	800eb28 <UART_RxISR_8BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800eb1c:	699a      	ldr	r2, [r3, #24]
 800eb1e:	f042 0208 	orr.w	r2, r2, #8
 800eb22:	619a      	str	r2, [r3, #24]
  }
}
 800eb24:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb28:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 800eb2a:	f8b0 6068 	ldrh.w	r6, [r0, #104]	@ 0x68
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800eb2e:	f04f 0900 	mov.w	r9, #0
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800eb32:	f04f 0a04 	mov.w	sl, #4
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800eb36:	f007 0701 	and.w	r7, r7, #1
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800eb3a:	e015      	b.n	800eb68 <UART_RxISR_8BIT_FIFOEN+0x68>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800eb3c:	f01b 0f04 	tst.w	fp, #4
 800eb40:	d009      	beq.n	800eb56 <UART_RxISR_8BIT_FIFOEN+0x56>
 800eb42:	b147      	cbz	r7, 800eb56 <UART_RxISR_8BIT_FIFOEN+0x56>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800eb44:	6823      	ldr	r3, [r4, #0]
 800eb46:	f8c3 a020 	str.w	sl, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800eb4a:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800eb4e:	f043 0302 	orr.w	r3, r3, #2
 800eb52:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800eb56:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800eb5a:	2b00      	cmp	r3, #0
 800eb5c:	d13d      	bne.n	800ebda <UART_RxISR_8BIT_FIFOEN+0xda>
      if (huart->RxXferCount == 0U)
 800eb5e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800eb62:	b29b      	uxth	r3, r3
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d03e      	beq.n	800ebe6 <UART_RxISR_8BIT_FIFOEN+0xe6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800eb68:	2e00      	cmp	r6, #0
 800eb6a:	f000 8082 	beq.w	800ec72 <UART_RxISR_8BIT_FIFOEN+0x172>
 800eb6e:	f01b 0f20 	tst.w	fp, #32
 800eb72:	d07e      	beq.n	800ec72 <UART_RxISR_8BIT_FIFOEN+0x172>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800eb74:	6823      	ldr	r3, [r4, #0]
 800eb76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800eb78:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800eb7a:	402b      	ands	r3, r5
 800eb7c:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 800eb7e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800eb80:	3301      	adds	r3, #1
 800eb82:	65a3      	str	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 800eb84:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800eb88:	3b01      	subs	r3, #1
 800eb8a:	b29b      	uxth	r3, r3
 800eb8c:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800eb90:	6823      	ldr	r3, [r4, #0]
 800eb92:	f8d3 b01c 	ldr.w	fp, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800eb96:	f01b 0f07 	tst.w	fp, #7
 800eb9a:	d0e0      	beq.n	800eb5e <UART_RxISR_8BIT_FIFOEN+0x5e>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800eb9c:	f01b 0f01 	tst.w	fp, #1
 800eba0:	d009      	beq.n	800ebb6 <UART_RxISR_8BIT_FIFOEN+0xb6>
 800eba2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800eba6:	d006      	beq.n	800ebb6 <UART_RxISR_8BIT_FIFOEN+0xb6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800eba8:	2201      	movs	r2, #1
 800ebaa:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ebac:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800ebb0:	4313      	orrs	r3, r2
 800ebb2:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ebb6:	f01b 0f02 	tst.w	fp, #2
 800ebba:	d0bf      	beq.n	800eb3c <UART_RxISR_8BIT_FIFOEN+0x3c>
 800ebbc:	2f00      	cmp	r7, #0
 800ebbe:	d0ca      	beq.n	800eb56 <UART_RxISR_8BIT_FIFOEN+0x56>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ebc0:	6823      	ldr	r3, [r4, #0]
 800ebc2:	2202      	movs	r2, #2
 800ebc4:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ebc6:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800ebca:	f043 0304 	orr.w	r3, r3, #4
 800ebce:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ebd2:	f01b 0f04 	tst.w	fp, #4
 800ebd6:	d1b5      	bne.n	800eb44 <UART_RxISR_8BIT_FIFOEN+0x44>
 800ebd8:	e7bd      	b.n	800eb56 <UART_RxISR_8BIT_FIFOEN+0x56>
          HAL_UART_ErrorCallback(huart);
 800ebda:	4620      	mov	r0, r4
 800ebdc:	f7ff fc67 	bl	800e4ae <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ebe0:	f8c4 9090 	str.w	r9, [r4, #144]	@ 0x90
 800ebe4:	e7bb      	b.n	800eb5e <UART_RxISR_8BIT_FIFOEN+0x5e>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ebe6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ebe8:	e852 3f00 	ldrex	r3, [r2]
 800ebec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebf0:	e842 3100 	strex	r1, r3, [r2]
 800ebf4:	2900      	cmp	r1, #0
 800ebf6:	d1f6      	bne.n	800ebe6 <UART_RxISR_8BIT_FIFOEN+0xe6>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ebf8:	4831      	ldr	r0, [pc, #196]	@ (800ecc0 <UART_RxISR_8BIT_FIFOEN+0x1c0>)
 800ebfa:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ebfc:	f102 0308 	add.w	r3, r2, #8
 800ec00:	e853 3f00 	ldrex	r3, [r3]
 800ec04:	4003      	ands	r3, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec06:	3208      	adds	r2, #8
 800ec08:	e842 3100 	strex	r1, r3, [r2]
 800ec0c:	2900      	cmp	r1, #0
 800ec0e:	d1f4      	bne.n	800ebfa <UART_RxISR_8BIT_FIFOEN+0xfa>
        huart->RxState = HAL_UART_STATE_READY;
 800ec10:	2320      	movs	r3, #32
 800ec12:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 800ec16:	2300      	movs	r3, #0
 800ec18:	6763      	str	r3, [r4, #116]	@ 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ec1a:	6723      	str	r3, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ec1c:	6823      	ldr	r3, [r4, #0]
 800ec1e:	4a29      	ldr	r2, [pc, #164]	@ (800ecc4 <UART_RxISR_8BIT_FIFOEN+0x1c4>)
 800ec20:	4293      	cmp	r3, r2
 800ec22:	d00c      	beq.n	800ec3e <UART_RxISR_8BIT_FIFOEN+0x13e>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ec24:	685b      	ldr	r3, [r3, #4]
 800ec26:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 800ec2a:	d008      	beq.n	800ec3e <UART_RxISR_8BIT_FIFOEN+0x13e>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ec2c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec2e:	e852 3f00 	ldrex	r3, [r2]
 800ec32:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec36:	e842 3100 	strex	r1, r3, [r2]
 800ec3a:	2900      	cmp	r1, #0
 800ec3c:	d1f6      	bne.n	800ec2c <UART_RxISR_8BIT_FIFOEN+0x12c>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ec3e:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800ec40:	2b01      	cmp	r3, #1
 800ec42:	d139      	bne.n	800ecb8 <UART_RxISR_8BIT_FIFOEN+0x1b8>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ec44:	2300      	movs	r3, #0
 800ec46:	66e3      	str	r3, [r4, #108]	@ 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ec48:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec4a:	e852 3f00 	ldrex	r3, [r2]
 800ec4e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec52:	e842 3100 	strex	r1, r3, [r2]
 800ec56:	2900      	cmp	r1, #0
 800ec58:	d1f6      	bne.n	800ec48 <UART_RxISR_8BIT_FIFOEN+0x148>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ec5a:	6823      	ldr	r3, [r4, #0]
 800ec5c:	69da      	ldr	r2, [r3, #28]
 800ec5e:	f012 0f10 	tst.w	r2, #16
 800ec62:	d001      	beq.n	800ec68 <UART_RxISR_8BIT_FIFOEN+0x168>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ec64:	2210      	movs	r2, #16
 800ec66:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ec68:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 800ec6c:	4620      	mov	r0, r4
 800ec6e:	f7ff fc53 	bl	800e518 <HAL_UARTEx_RxEventCallback>
    rxdatacount = huart->RxXferCount;
 800ec72:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800ec76:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	f43f af53 	beq.w	800eb24 <UART_RxISR_8BIT_FIFOEN+0x24>
 800ec7e:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 800ec82:	429a      	cmp	r2, r3
 800ec84:	f67f af4e 	bls.w	800eb24 <UART_RxISR_8BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ec88:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec8a:	f102 0308 	add.w	r3, r2, #8
 800ec8e:	e853 3f00 	ldrex	r3, [r3]
 800ec92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec96:	3208      	adds	r2, #8
 800ec98:	e842 3100 	strex	r1, r3, [r2]
 800ec9c:	2900      	cmp	r1, #0
 800ec9e:	d1f3      	bne.n	800ec88 <UART_RxISR_8BIT_FIFOEN+0x188>
      huart->RxISR = UART_RxISR_8BIT;
 800eca0:	4b09      	ldr	r3, [pc, #36]	@ (800ecc8 <UART_RxISR_8BIT_FIFOEN+0x1c8>)
 800eca2:	6763      	str	r3, [r4, #116]	@ 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800eca4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eca6:	e852 3f00 	ldrex	r3, [r2]
 800ecaa:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecae:	e842 3100 	strex	r1, r3, [r2]
 800ecb2:	2900      	cmp	r1, #0
 800ecb4:	d1f6      	bne.n	800eca4 <UART_RxISR_8BIT_FIFOEN+0x1a4>
 800ecb6:	e735      	b.n	800eb24 <UART_RxISR_8BIT_FIFOEN+0x24>
          HAL_UART_RxCpltCallback(huart);
 800ecb8:	4620      	mov	r0, r4
 800ecba:	f00b fab3 	bl	801a224 <HAL_UART_RxCpltCallback>
 800ecbe:	e7d8      	b.n	800ec72 <UART_RxISR_8BIT_FIFOEN+0x172>
 800ecc0:	effffffe 	.word	0xeffffffe
 800ecc4:	58000c00 	.word	0x58000c00
 800ecc8:	0800e951 	.word	0x0800e951

0800eccc <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800eccc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800ecd0:	f8b0 5060 	ldrh.w	r5, [r0, #96]	@ 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ecd4:	6803      	ldr	r3, [r0, #0]
 800ecd6:	f8d3 b01c 	ldr.w	fp, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800ecda:	f8d3 8000 	ldr.w	r8, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800ecde:	689f      	ldr	r7, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ece0:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 800ece4:	2a22      	cmp	r2, #34	@ 0x22
 800ece6:	d005      	beq.n	800ecf4 <UART_RxISR_16BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ece8:	699a      	ldr	r2, [r3, #24]
 800ecea:	f042 0208 	orr.w	r2, r2, #8
 800ecee:	619a      	str	r2, [r3, #24]
  }
}
 800ecf0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecf4:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 800ecf6:	f8b0 6068 	ldrh.w	r6, [r0, #104]	@ 0x68
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ecfa:	f04f 0900 	mov.w	r9, #0
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ecfe:	f04f 0a04 	mov.w	sl, #4
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ed02:	f007 0701 	and.w	r7, r7, #1
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ed06:	e015      	b.n	800ed34 <UART_RxISR_16BIT_FIFOEN+0x68>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ed08:	f01b 0f04 	tst.w	fp, #4
 800ed0c:	d009      	beq.n	800ed22 <UART_RxISR_16BIT_FIFOEN+0x56>
 800ed0e:	b147      	cbz	r7, 800ed22 <UART_RxISR_16BIT_FIFOEN+0x56>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ed10:	6823      	ldr	r3, [r4, #0]
 800ed12:	f8c3 a020 	str.w	sl, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ed16:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800ed1a:	f043 0302 	orr.w	r3, r3, #2
 800ed1e:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ed22:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	d13d      	bne.n	800eda6 <UART_RxISR_16BIT_FIFOEN+0xda>
      if (huart->RxXferCount == 0U)
 800ed2a:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800ed2e:	b29b      	uxth	r3, r3
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d03e      	beq.n	800edb2 <UART_RxISR_16BIT_FIFOEN+0xe6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ed34:	2e00      	cmp	r6, #0
 800ed36:	f000 8082 	beq.w	800ee3e <UART_RxISR_16BIT_FIFOEN+0x172>
 800ed3a:	f01b 0f20 	tst.w	fp, #32
 800ed3e:	d07e      	beq.n	800ee3e <UART_RxISR_16BIT_FIFOEN+0x172>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ed40:	6823      	ldr	r3, [r4, #0]
 800ed42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ed44:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 800ed46:	402b      	ands	r3, r5
 800ed48:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 800ed4a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ed4c:	3302      	adds	r3, #2
 800ed4e:	65a3      	str	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 800ed50:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800ed54:	3b01      	subs	r3, #1
 800ed56:	b29b      	uxth	r3, r3
 800ed58:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ed5c:	6823      	ldr	r3, [r4, #0]
 800ed5e:	f8d3 b01c 	ldr.w	fp, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ed62:	f01b 0f07 	tst.w	fp, #7
 800ed66:	d0e0      	beq.n	800ed2a <UART_RxISR_16BIT_FIFOEN+0x5e>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ed68:	f01b 0f01 	tst.w	fp, #1
 800ed6c:	d009      	beq.n	800ed82 <UART_RxISR_16BIT_FIFOEN+0xb6>
 800ed6e:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800ed72:	d006      	beq.n	800ed82 <UART_RxISR_16BIT_FIFOEN+0xb6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ed74:	2201      	movs	r2, #1
 800ed76:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ed78:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800ed7c:	4313      	orrs	r3, r2
 800ed7e:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ed82:	f01b 0f02 	tst.w	fp, #2
 800ed86:	d0bf      	beq.n	800ed08 <UART_RxISR_16BIT_FIFOEN+0x3c>
 800ed88:	2f00      	cmp	r7, #0
 800ed8a:	d0ca      	beq.n	800ed22 <UART_RxISR_16BIT_FIFOEN+0x56>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ed8c:	6823      	ldr	r3, [r4, #0]
 800ed8e:	2202      	movs	r2, #2
 800ed90:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ed92:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800ed96:	f043 0304 	orr.w	r3, r3, #4
 800ed9a:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ed9e:	f01b 0f04 	tst.w	fp, #4
 800eda2:	d1b5      	bne.n	800ed10 <UART_RxISR_16BIT_FIFOEN+0x44>
 800eda4:	e7bd      	b.n	800ed22 <UART_RxISR_16BIT_FIFOEN+0x56>
          HAL_UART_ErrorCallback(huart);
 800eda6:	4620      	mov	r0, r4
 800eda8:	f7ff fb81 	bl	800e4ae <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800edac:	f8c4 9090 	str.w	r9, [r4, #144]	@ 0x90
 800edb0:	e7bb      	b.n	800ed2a <UART_RxISR_16BIT_FIFOEN+0x5e>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800edb2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edb4:	e852 3f00 	ldrex	r3, [r2]
 800edb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800edbc:	e842 3100 	strex	r1, r3, [r2]
 800edc0:	2900      	cmp	r1, #0
 800edc2:	d1f6      	bne.n	800edb2 <UART_RxISR_16BIT_FIFOEN+0xe6>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800edc4:	4831      	ldr	r0, [pc, #196]	@ (800ee8c <UART_RxISR_16BIT_FIFOEN+0x1c0>)
 800edc6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edc8:	f102 0308 	add.w	r3, r2, #8
 800edcc:	e853 3f00 	ldrex	r3, [r3]
 800edd0:	4003      	ands	r3, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800edd2:	3208      	adds	r2, #8
 800edd4:	e842 3100 	strex	r1, r3, [r2]
 800edd8:	2900      	cmp	r1, #0
 800edda:	d1f4      	bne.n	800edc6 <UART_RxISR_16BIT_FIFOEN+0xfa>
        huart->RxState = HAL_UART_STATE_READY;
 800eddc:	2320      	movs	r3, #32
 800edde:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 800ede2:	2300      	movs	r3, #0
 800ede4:	6763      	str	r3, [r4, #116]	@ 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ede6:	6723      	str	r3, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ede8:	6823      	ldr	r3, [r4, #0]
 800edea:	4a29      	ldr	r2, [pc, #164]	@ (800ee90 <UART_RxISR_16BIT_FIFOEN+0x1c4>)
 800edec:	4293      	cmp	r3, r2
 800edee:	d00c      	beq.n	800ee0a <UART_RxISR_16BIT_FIFOEN+0x13e>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800edf0:	685b      	ldr	r3, [r3, #4]
 800edf2:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 800edf6:	d008      	beq.n	800ee0a <UART_RxISR_16BIT_FIFOEN+0x13e>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800edf8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edfa:	e852 3f00 	ldrex	r3, [r2]
 800edfe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee02:	e842 3100 	strex	r1, r3, [r2]
 800ee06:	2900      	cmp	r1, #0
 800ee08:	d1f6      	bne.n	800edf8 <UART_RxISR_16BIT_FIFOEN+0x12c>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ee0a:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800ee0c:	2b01      	cmp	r3, #1
 800ee0e:	d139      	bne.n	800ee84 <UART_RxISR_16BIT_FIFOEN+0x1b8>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ee10:	2300      	movs	r3, #0
 800ee12:	66e3      	str	r3, [r4, #108]	@ 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ee14:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee16:	e852 3f00 	ldrex	r3, [r2]
 800ee1a:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee1e:	e842 3100 	strex	r1, r3, [r2]
 800ee22:	2900      	cmp	r1, #0
 800ee24:	d1f6      	bne.n	800ee14 <UART_RxISR_16BIT_FIFOEN+0x148>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ee26:	6823      	ldr	r3, [r4, #0]
 800ee28:	69da      	ldr	r2, [r3, #28]
 800ee2a:	f012 0f10 	tst.w	r2, #16
 800ee2e:	d001      	beq.n	800ee34 <UART_RxISR_16BIT_FIFOEN+0x168>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ee30:	2210      	movs	r2, #16
 800ee32:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ee34:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 800ee38:	4620      	mov	r0, r4
 800ee3a:	f7ff fb6d 	bl	800e518 <HAL_UARTEx_RxEventCallback>
    rxdatacount = huart->RxXferCount;
 800ee3e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800ee42:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	f43f af53 	beq.w	800ecf0 <UART_RxISR_16BIT_FIFOEN+0x24>
 800ee4a:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 800ee4e:	429a      	cmp	r2, r3
 800ee50:	f67f af4e 	bls.w	800ecf0 <UART_RxISR_16BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ee54:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee56:	f102 0308 	add.w	r3, r2, #8
 800ee5a:	e853 3f00 	ldrex	r3, [r3]
 800ee5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee62:	3208      	adds	r2, #8
 800ee64:	e842 3100 	strex	r1, r3, [r2]
 800ee68:	2900      	cmp	r1, #0
 800ee6a:	d1f3      	bne.n	800ee54 <UART_RxISR_16BIT_FIFOEN+0x188>
      huart->RxISR = UART_RxISR_16BIT;
 800ee6c:	4b09      	ldr	r3, [pc, #36]	@ (800ee94 <UART_RxISR_16BIT_FIFOEN+0x1c8>)
 800ee6e:	6763      	str	r3, [r4, #116]	@ 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ee70:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee72:	e852 3f00 	ldrex	r3, [r2]
 800ee76:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee7a:	e842 3100 	strex	r1, r3, [r2]
 800ee7e:	2900      	cmp	r1, #0
 800ee80:	d1f6      	bne.n	800ee70 <UART_RxISR_16BIT_FIFOEN+0x1a4>
 800ee82:	e735      	b.n	800ecf0 <UART_RxISR_16BIT_FIFOEN+0x24>
          HAL_UART_RxCpltCallback(huart);
 800ee84:	4620      	mov	r0, r4
 800ee86:	f00b f9cd 	bl	801a224 <HAL_UART_RxCpltCallback>
 800ee8a:	e7d8      	b.n	800ee3e <UART_RxISR_16BIT_FIFOEN+0x172>
 800ee8c:	effffffe 	.word	0xeffffffe
 800ee90:	58000c00 	.word	0x58000c00
 800ee94:	0800ea29 	.word	0x0800ea29

0800ee98 <UART_SetConfig>:
{
 800ee98:	b570      	push	{r4, r5, r6, lr}
 800ee9a:	b086      	sub	sp, #24
 800ee9c:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ee9e:	6801      	ldr	r1, [r0, #0]
 800eea0:	6808      	ldr	r0, [r1, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800eea2:	68a3      	ldr	r3, [r4, #8]
 800eea4:	6922      	ldr	r2, [r4, #16]
 800eea6:	4313      	orrs	r3, r2
 800eea8:	6962      	ldr	r2, [r4, #20]
 800eeaa:	4313      	orrs	r3, r2
 800eeac:	69e2      	ldr	r2, [r4, #28]
 800eeae:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800eeb0:	4a88      	ldr	r2, [pc, #544]	@ (800f0d4 <UART_SetConfig+0x23c>)
 800eeb2:	4002      	ands	r2, r0
 800eeb4:	4313      	orrs	r3, r2
 800eeb6:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800eeb8:	6822      	ldr	r2, [r4, #0]
 800eeba:	6853      	ldr	r3, [r2, #4]
 800eebc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800eec0:	68e1      	ldr	r1, [r4, #12]
 800eec2:	430b      	orrs	r3, r1
 800eec4:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800eec6:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800eec8:	6822      	ldr	r2, [r4, #0]
 800eeca:	4b83      	ldr	r3, [pc, #524]	@ (800f0d8 <UART_SetConfig+0x240>)
 800eecc:	429a      	cmp	r2, r3
 800eece:	d001      	beq.n	800eed4 <UART_SetConfig+0x3c>
    tmpreg |= huart->Init.OneBitSampling;
 800eed0:	6a23      	ldr	r3, [r4, #32]
 800eed2:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800eed4:	6890      	ldr	r0, [r2, #8]
 800eed6:	4b81      	ldr	r3, [pc, #516]	@ (800f0dc <UART_SetConfig+0x244>)
 800eed8:	4003      	ands	r3, r0
 800eeda:	430b      	orrs	r3, r1
 800eedc:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800eede:	6822      	ldr	r2, [r4, #0]
 800eee0:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800eee2:	f023 030f 	bic.w	r3, r3, #15
 800eee6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800eee8:	430b      	orrs	r3, r1
 800eeea:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800eeec:	6823      	ldr	r3, [r4, #0]
 800eeee:	4a7c      	ldr	r2, [pc, #496]	@ (800f0e0 <UART_SetConfig+0x248>)
 800eef0:	4293      	cmp	r3, r2
 800eef2:	d029      	beq.n	800ef48 <UART_SetConfig+0xb0>
 800eef4:	4a7b      	ldr	r2, [pc, #492]	@ (800f0e4 <UART_SetConfig+0x24c>)
 800eef6:	4293      	cmp	r3, r2
 800eef8:	f000 808c 	beq.w	800f014 <UART_SetConfig+0x17c>
 800eefc:	4a7a      	ldr	r2, [pc, #488]	@ (800f0e8 <UART_SetConfig+0x250>)
 800eefe:	4293      	cmp	r3, r2
 800ef00:	f000 80a0 	beq.w	800f044 <UART_SetConfig+0x1ac>
 800ef04:	4a79      	ldr	r2, [pc, #484]	@ (800f0ec <UART_SetConfig+0x254>)
 800ef06:	4293      	cmp	r3, r2
 800ef08:	f000 80b4 	beq.w	800f074 <UART_SetConfig+0x1dc>
 800ef0c:	4a78      	ldr	r2, [pc, #480]	@ (800f0f0 <UART_SetConfig+0x258>)
 800ef0e:	4293      	cmp	r3, r2
 800ef10:	f000 80c8 	beq.w	800f0a4 <UART_SetConfig+0x20c>
 800ef14:	4a77      	ldr	r2, [pc, #476]	@ (800f0f4 <UART_SetConfig+0x25c>)
 800ef16:	4293      	cmp	r3, r2
 800ef18:	f000 80f8 	beq.w	800f10c <UART_SetConfig+0x274>
 800ef1c:	4a76      	ldr	r2, [pc, #472]	@ (800f0f8 <UART_SetConfig+0x260>)
 800ef1e:	4293      	cmp	r3, r2
 800ef20:	f000 812f 	beq.w	800f182 <UART_SetConfig+0x2ea>
 800ef24:	4a75      	ldr	r2, [pc, #468]	@ (800f0fc <UART_SetConfig+0x264>)
 800ef26:	4293      	cmp	r3, r2
 800ef28:	f000 8143 	beq.w	800f1b2 <UART_SetConfig+0x31a>
 800ef2c:	4a74      	ldr	r2, [pc, #464]	@ (800f100 <UART_SetConfig+0x268>)
 800ef2e:	4293      	cmp	r3, r2
 800ef30:	f000 8157 	beq.w	800f1e2 <UART_SetConfig+0x34a>
 800ef34:	4a73      	ldr	r2, [pc, #460]	@ (800f104 <UART_SetConfig+0x26c>)
 800ef36:	4293      	cmp	r3, r2
 800ef38:	f000 818e 	beq.w	800f258 <UART_SetConfig+0x3c0>
 800ef3c:	4a66      	ldr	r2, [pc, #408]	@ (800f0d8 <UART_SetConfig+0x240>)
 800ef3e:	4293      	cmp	r3, r2
 800ef40:	f000 81c5 	beq.w	800f2ce <UART_SetConfig+0x436>
 800ef44:	2280      	movs	r2, #128	@ 0x80
 800ef46:	e033      	b.n	800efb0 <UART_SetConfig+0x118>
 800ef48:	4a6f      	ldr	r2, [pc, #444]	@ (800f108 <UART_SetConfig+0x270>)
 800ef4a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800ef4c:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 800ef50:	2a28      	cmp	r2, #40	@ 0x28
 800ef52:	d85d      	bhi.n	800f010 <UART_SetConfig+0x178>
 800ef54:	e8df f012 	tbh	[pc, r2, lsl #1]
 800ef58:	005c01cb 	.word	0x005c01cb
 800ef5c:	005c005c 	.word	0x005c005c
 800ef60:	005c005c 	.word	0x005c005c
 800ef64:	005c005c 	.word	0x005c005c
 800ef68:	005c02ef 	.word	0x005c02ef
 800ef6c:	005c005c 	.word	0x005c005c
 800ef70:	005c005c 	.word	0x005c005c
 800ef74:	005c005c 	.word	0x005c005c
 800ef78:	005c02f1 	.word	0x005c02f1
 800ef7c:	005c005c 	.word	0x005c005c
 800ef80:	005c005c 	.word	0x005c005c
 800ef84:	005c005c 	.word	0x005c005c
 800ef88:	005c0029 	.word	0x005c0029
 800ef8c:	005c005c 	.word	0x005c005c
 800ef90:	005c005c 	.word	0x005c005c
 800ef94:	005c005c 	.word	0x005c005c
 800ef98:	005c002b 	.word	0x005c002b
 800ef9c:	005c005c 	.word	0x005c005c
 800efa0:	005c005c 	.word	0x005c005c
 800efa4:	005c005c 	.word	0x005c005c
 800efa8:	005a      	.short	0x005a
 800efaa:	2210      	movs	r2, #16
 800efac:	e000      	b.n	800efb0 <UART_SetConfig+0x118>
 800efae:	2220      	movs	r2, #32
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800efb0:	69e0      	ldr	r0, [r4, #28]
 800efb2:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800efb6:	f000 8205 	beq.w	800f3c4 <UART_SetConfig+0x52c>
    switch (clocksource)
 800efba:	2a20      	cmp	r2, #32
 800efbc:	f200 825c 	bhi.w	800f478 <UART_SetConfig+0x5e0>
 800efc0:	2a20      	cmp	r2, #32
 800efc2:	f200 82a9 	bhi.w	800f518 <UART_SetConfig+0x680>
 800efc6:	e8df f012 	tbh	[pc, r2, lsl #1]
 800efca:	025e      	.short	0x025e
 800efcc:	02a70278 	.word	0x02a70278
 800efd0:	027b02a7 	.word	0x027b02a7
 800efd4:	02a702a7 	.word	0x02a702a7
 800efd8:	028002a7 	.word	0x028002a7
 800efdc:	02a702a7 	.word	0x02a702a7
 800efe0:	02a702a7 	.word	0x02a702a7
 800efe4:	02a702a7 	.word	0x02a702a7
 800efe8:	028502a7 	.word	0x028502a7
 800efec:	02a702a7 	.word	0x02a702a7
 800eff0:	02a702a7 	.word	0x02a702a7
 800eff4:	02a702a7 	.word	0x02a702a7
 800eff8:	02a702a7 	.word	0x02a702a7
 800effc:	02a702a7 	.word	0x02a702a7
 800f000:	02a702a7 	.word	0x02a702a7
 800f004:	02a702a7 	.word	0x02a702a7
 800f008:	029102a7 	.word	0x029102a7
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f00c:	2240      	movs	r2, #64	@ 0x40
 800f00e:	e7cf      	b.n	800efb0 <UART_SetConfig+0x118>
 800f010:	2280      	movs	r2, #128	@ 0x80
 800f012:	e7cd      	b.n	800efb0 <UART_SetConfig+0x118>
 800f014:	4a3c      	ldr	r2, [pc, #240]	@ (800f108 <UART_SetConfig+0x270>)
 800f016:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800f018:	f002 0207 	and.w	r2, r2, #7
 800f01c:	2a05      	cmp	r2, #5
 800f01e:	d80f      	bhi.n	800f040 <UART_SetConfig+0x1a8>
 800f020:	e8df f012 	tbh	[pc, r2, lsl #1]
 800f024:	0006016a 	.word	0x0006016a
 800f028:	0008028d 	.word	0x0008028d
 800f02c:	000c000a 	.word	0x000c000a
 800f030:	2204      	movs	r2, #4
 800f032:	e7bd      	b.n	800efb0 <UART_SetConfig+0x118>
 800f034:	2210      	movs	r2, #16
 800f036:	e7bb      	b.n	800efb0 <UART_SetConfig+0x118>
 800f038:	2220      	movs	r2, #32
 800f03a:	e7b9      	b.n	800efb0 <UART_SetConfig+0x118>
 800f03c:	2240      	movs	r2, #64	@ 0x40
 800f03e:	e7b7      	b.n	800efb0 <UART_SetConfig+0x118>
 800f040:	2280      	movs	r2, #128	@ 0x80
 800f042:	e7b5      	b.n	800efb0 <UART_SetConfig+0x118>
 800f044:	4a30      	ldr	r2, [pc, #192]	@ (800f108 <UART_SetConfig+0x270>)
 800f046:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800f048:	f002 0207 	and.w	r2, r2, #7
 800f04c:	2a05      	cmp	r2, #5
 800f04e:	d80f      	bhi.n	800f070 <UART_SetConfig+0x1d8>
 800f050:	e8df f012 	tbh	[pc, r2, lsl #1]
 800f054:	0006018c 	.word	0x0006018c
 800f058:	00080277 	.word	0x00080277
 800f05c:	000c000a 	.word	0x000c000a
 800f060:	2204      	movs	r2, #4
 800f062:	e7a5      	b.n	800efb0 <UART_SetConfig+0x118>
 800f064:	2210      	movs	r2, #16
 800f066:	e7a3      	b.n	800efb0 <UART_SetConfig+0x118>
 800f068:	2220      	movs	r2, #32
 800f06a:	e7a1      	b.n	800efb0 <UART_SetConfig+0x118>
 800f06c:	2240      	movs	r2, #64	@ 0x40
 800f06e:	e79f      	b.n	800efb0 <UART_SetConfig+0x118>
 800f070:	2280      	movs	r2, #128	@ 0x80
 800f072:	e79d      	b.n	800efb0 <UART_SetConfig+0x118>
 800f074:	4a24      	ldr	r2, [pc, #144]	@ (800f108 <UART_SetConfig+0x270>)
 800f076:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800f078:	f002 0207 	and.w	r2, r2, #7
 800f07c:	2a05      	cmp	r2, #5
 800f07e:	d80f      	bhi.n	800f0a0 <UART_SetConfig+0x208>
 800f080:	e8df f012 	tbh	[pc, r2, lsl #1]
 800f084:	00060176 	.word	0x00060176
 800f088:	00080261 	.word	0x00080261
 800f08c:	000c000a 	.word	0x000c000a
 800f090:	2204      	movs	r2, #4
 800f092:	e78d      	b.n	800efb0 <UART_SetConfig+0x118>
 800f094:	2210      	movs	r2, #16
 800f096:	e78b      	b.n	800efb0 <UART_SetConfig+0x118>
 800f098:	2220      	movs	r2, #32
 800f09a:	e789      	b.n	800efb0 <UART_SetConfig+0x118>
 800f09c:	2240      	movs	r2, #64	@ 0x40
 800f09e:	e787      	b.n	800efb0 <UART_SetConfig+0x118>
 800f0a0:	2280      	movs	r2, #128	@ 0x80
 800f0a2:	e785      	b.n	800efb0 <UART_SetConfig+0x118>
 800f0a4:	4a18      	ldr	r2, [pc, #96]	@ (800f108 <UART_SetConfig+0x270>)
 800f0a6:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800f0a8:	f002 0207 	and.w	r2, r2, #7
 800f0ac:	2a05      	cmp	r2, #5
 800f0ae:	d80f      	bhi.n	800f0d0 <UART_SetConfig+0x238>
 800f0b0:	e8df f012 	tbh	[pc, r2, lsl #1]
 800f0b4:	00060160 	.word	0x00060160
 800f0b8:	0008024b 	.word	0x0008024b
 800f0bc:	000c000a 	.word	0x000c000a
 800f0c0:	2204      	movs	r2, #4
 800f0c2:	e775      	b.n	800efb0 <UART_SetConfig+0x118>
 800f0c4:	2210      	movs	r2, #16
 800f0c6:	e773      	b.n	800efb0 <UART_SetConfig+0x118>
 800f0c8:	2220      	movs	r2, #32
 800f0ca:	e771      	b.n	800efb0 <UART_SetConfig+0x118>
 800f0cc:	2240      	movs	r2, #64	@ 0x40
 800f0ce:	e76f      	b.n	800efb0 <UART_SetConfig+0x118>
 800f0d0:	2280      	movs	r2, #128	@ 0x80
 800f0d2:	e76d      	b.n	800efb0 <UART_SetConfig+0x118>
 800f0d4:	cfff69f3 	.word	0xcfff69f3
 800f0d8:	58000c00 	.word	0x58000c00
 800f0dc:	11fff4ff 	.word	0x11fff4ff
 800f0e0:	40011000 	.word	0x40011000
 800f0e4:	40004400 	.word	0x40004400
 800f0e8:	40004800 	.word	0x40004800
 800f0ec:	40004c00 	.word	0x40004c00
 800f0f0:	40005000 	.word	0x40005000
 800f0f4:	40011400 	.word	0x40011400
 800f0f8:	40007800 	.word	0x40007800
 800f0fc:	40007c00 	.word	0x40007c00
 800f100:	40011800 	.word	0x40011800
 800f104:	40011c00 	.word	0x40011c00
 800f108:	58024400 	.word	0x58024400
 800f10c:	4a79      	ldr	r2, [pc, #484]	@ (800f2f4 <UART_SetConfig+0x45c>)
 800f10e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800f110:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 800f114:	2a28      	cmp	r2, #40	@ 0x28
 800f116:	d832      	bhi.n	800f17e <UART_SetConfig+0x2e6>
 800f118:	e8df f012 	tbh	[pc, r2, lsl #1]
 800f11c:	0031012e 	.word	0x0031012e
 800f120:	00310031 	.word	0x00310031
 800f124:	00310031 	.word	0x00310031
 800f128:	00310031 	.word	0x00310031
 800f12c:	00310029 	.word	0x00310029
 800f130:	00310031 	.word	0x00310031
 800f134:	00310031 	.word	0x00310031
 800f138:	00310031 	.word	0x00310031
 800f13c:	00310219 	.word	0x00310219
 800f140:	00310031 	.word	0x00310031
 800f144:	00310031 	.word	0x00310031
 800f148:	00310031 	.word	0x00310031
 800f14c:	0031002b 	.word	0x0031002b
 800f150:	00310031 	.word	0x00310031
 800f154:	00310031 	.word	0x00310031
 800f158:	00310031 	.word	0x00310031
 800f15c:	0031002d 	.word	0x0031002d
 800f160:	00310031 	.word	0x00310031
 800f164:	00310031 	.word	0x00310031
 800f168:	00310031 	.word	0x00310031
 800f16c:	002f      	.short	0x002f
 800f16e:	2204      	movs	r2, #4
 800f170:	e71e      	b.n	800efb0 <UART_SetConfig+0x118>
 800f172:	2210      	movs	r2, #16
 800f174:	e71c      	b.n	800efb0 <UART_SetConfig+0x118>
 800f176:	2220      	movs	r2, #32
 800f178:	e71a      	b.n	800efb0 <UART_SetConfig+0x118>
 800f17a:	2240      	movs	r2, #64	@ 0x40
 800f17c:	e718      	b.n	800efb0 <UART_SetConfig+0x118>
 800f17e:	2280      	movs	r2, #128	@ 0x80
 800f180:	e716      	b.n	800efb0 <UART_SetConfig+0x118>
 800f182:	4a5c      	ldr	r2, [pc, #368]	@ (800f2f4 <UART_SetConfig+0x45c>)
 800f184:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800f186:	f002 0207 	and.w	r2, r2, #7
 800f18a:	2a05      	cmp	r2, #5
 800f18c:	d80f      	bhi.n	800f1ae <UART_SetConfig+0x316>
 800f18e:	e8df f012 	tbh	[pc, r2, lsl #1]
 800f192:	00f5      	.short	0x00f5
 800f194:	01e00006 	.word	0x01e00006
 800f198:	000a0008 	.word	0x000a0008
 800f19c:	000c      	.short	0x000c
 800f19e:	2204      	movs	r2, #4
 800f1a0:	e706      	b.n	800efb0 <UART_SetConfig+0x118>
 800f1a2:	2210      	movs	r2, #16
 800f1a4:	e704      	b.n	800efb0 <UART_SetConfig+0x118>
 800f1a6:	2220      	movs	r2, #32
 800f1a8:	e702      	b.n	800efb0 <UART_SetConfig+0x118>
 800f1aa:	2240      	movs	r2, #64	@ 0x40
 800f1ac:	e700      	b.n	800efb0 <UART_SetConfig+0x118>
 800f1ae:	2280      	movs	r2, #128	@ 0x80
 800f1b0:	e6fe      	b.n	800efb0 <UART_SetConfig+0x118>
 800f1b2:	4a50      	ldr	r2, [pc, #320]	@ (800f2f4 <UART_SetConfig+0x45c>)
 800f1b4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800f1b6:	f002 0207 	and.w	r2, r2, #7
 800f1ba:	2a05      	cmp	r2, #5
 800f1bc:	d80f      	bhi.n	800f1de <UART_SetConfig+0x346>
 800f1be:	e8df f012 	tbh	[pc, r2, lsl #1]
 800f1c2:	00df      	.short	0x00df
 800f1c4:	01ca0006 	.word	0x01ca0006
 800f1c8:	000a0008 	.word	0x000a0008
 800f1cc:	000c      	.short	0x000c
 800f1ce:	2204      	movs	r2, #4
 800f1d0:	e6ee      	b.n	800efb0 <UART_SetConfig+0x118>
 800f1d2:	2210      	movs	r2, #16
 800f1d4:	e6ec      	b.n	800efb0 <UART_SetConfig+0x118>
 800f1d6:	2220      	movs	r2, #32
 800f1d8:	e6ea      	b.n	800efb0 <UART_SetConfig+0x118>
 800f1da:	2240      	movs	r2, #64	@ 0x40
 800f1dc:	e6e8      	b.n	800efb0 <UART_SetConfig+0x118>
 800f1de:	2280      	movs	r2, #128	@ 0x80
 800f1e0:	e6e6      	b.n	800efb0 <UART_SetConfig+0x118>
 800f1e2:	4a44      	ldr	r2, [pc, #272]	@ (800f2f4 <UART_SetConfig+0x45c>)
 800f1e4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800f1e6:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 800f1ea:	2a28      	cmp	r2, #40	@ 0x28
 800f1ec:	d832      	bhi.n	800f254 <UART_SetConfig+0x3bc>
 800f1ee:	e8df f012 	tbh	[pc, r2, lsl #1]
 800f1f2:	00c9      	.short	0x00c9
 800f1f4:	00310031 	.word	0x00310031
 800f1f8:	00310031 	.word	0x00310031
 800f1fc:	00310031 	.word	0x00310031
 800f200:	00290031 	.word	0x00290031
 800f204:	00310031 	.word	0x00310031
 800f208:	00310031 	.word	0x00310031
 800f20c:	00310031 	.word	0x00310031
 800f210:	01b40031 	.word	0x01b40031
 800f214:	00310031 	.word	0x00310031
 800f218:	00310031 	.word	0x00310031
 800f21c:	00310031 	.word	0x00310031
 800f220:	002b0031 	.word	0x002b0031
 800f224:	00310031 	.word	0x00310031
 800f228:	00310031 	.word	0x00310031
 800f22c:	00310031 	.word	0x00310031
 800f230:	002d0031 	.word	0x002d0031
 800f234:	00310031 	.word	0x00310031
 800f238:	00310031 	.word	0x00310031
 800f23c:	00310031 	.word	0x00310031
 800f240:	002f0031 	.word	0x002f0031
 800f244:	2204      	movs	r2, #4
 800f246:	e6b3      	b.n	800efb0 <UART_SetConfig+0x118>
 800f248:	2210      	movs	r2, #16
 800f24a:	e6b1      	b.n	800efb0 <UART_SetConfig+0x118>
 800f24c:	2220      	movs	r2, #32
 800f24e:	e6af      	b.n	800efb0 <UART_SetConfig+0x118>
 800f250:	2240      	movs	r2, #64	@ 0x40
 800f252:	e6ad      	b.n	800efb0 <UART_SetConfig+0x118>
 800f254:	2280      	movs	r2, #128	@ 0x80
 800f256:	e6ab      	b.n	800efb0 <UART_SetConfig+0x118>
 800f258:	4a26      	ldr	r2, [pc, #152]	@ (800f2f4 <UART_SetConfig+0x45c>)
 800f25a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800f25c:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 800f260:	2a28      	cmp	r2, #40	@ 0x28
 800f262:	d832      	bhi.n	800f2ca <UART_SetConfig+0x432>
 800f264:	e8df f012 	tbh	[pc, r2, lsl #1]
 800f268:	00310090 	.word	0x00310090
 800f26c:	00310031 	.word	0x00310031
 800f270:	00310031 	.word	0x00310031
 800f274:	00310031 	.word	0x00310031
 800f278:	00310029 	.word	0x00310029
 800f27c:	00310031 	.word	0x00310031
 800f280:	00310031 	.word	0x00310031
 800f284:	00310031 	.word	0x00310031
 800f288:	0031017b 	.word	0x0031017b
 800f28c:	00310031 	.word	0x00310031
 800f290:	00310031 	.word	0x00310031
 800f294:	00310031 	.word	0x00310031
 800f298:	0031002b 	.word	0x0031002b
 800f29c:	00310031 	.word	0x00310031
 800f2a0:	00310031 	.word	0x00310031
 800f2a4:	00310031 	.word	0x00310031
 800f2a8:	0031002d 	.word	0x0031002d
 800f2ac:	00310031 	.word	0x00310031
 800f2b0:	00310031 	.word	0x00310031
 800f2b4:	00310031 	.word	0x00310031
 800f2b8:	002f      	.short	0x002f
 800f2ba:	2204      	movs	r2, #4
 800f2bc:	e678      	b.n	800efb0 <UART_SetConfig+0x118>
 800f2be:	2210      	movs	r2, #16
 800f2c0:	e676      	b.n	800efb0 <UART_SetConfig+0x118>
 800f2c2:	2220      	movs	r2, #32
 800f2c4:	e674      	b.n	800efb0 <UART_SetConfig+0x118>
 800f2c6:	2240      	movs	r2, #64	@ 0x40
 800f2c8:	e672      	b.n	800efb0 <UART_SetConfig+0x118>
 800f2ca:	2280      	movs	r2, #128	@ 0x80
 800f2cc:	e670      	b.n	800efb0 <UART_SetConfig+0x118>
 800f2ce:	f502 320e 	add.w	r2, r2, #145408	@ 0x23800
 800f2d2:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800f2d4:	f002 0207 	and.w	r2, r2, #7
 800f2d8:	2a05      	cmp	r2, #5
 800f2da:	f200 810b 	bhi.w	800f4f4 <UART_SetConfig+0x65c>
 800f2de:	e8df f002 	tbb	[pc, r2]
 800f2e2:	5755      	.short	0x5755
 800f2e4:	036d615c 	.word	0x036d615c
        pclk = (uint32_t) LSE_VALUE;
 800f2e8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800f2ec:	e013      	b.n	800f316 <UART_SetConfig+0x47e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f2ee:	2201      	movs	r2, #1
 800f2f0:	e003      	b.n	800f2fa <UART_SetConfig+0x462>
 800f2f2:	bf00      	nop
 800f2f4:	58024400 	.word	0x58024400
 800f2f8:	2200      	movs	r2, #0
  if (UART_INSTANCE_LOWPOWER(huart))
 800f2fa:	499d      	ldr	r1, [pc, #628]	@ (800f570 <UART_SetConfig+0x6d8>)
 800f2fc:	428b      	cmp	r3, r1
 800f2fe:	f040 8130 	bne.w	800f562 <UART_SetConfig+0x6ca>
    switch (clocksource)
 800f302:	3a02      	subs	r2, #2
 800f304:	b2d2      	uxtb	r2, r2
 800f306:	2a1e      	cmp	r2, #30
 800f308:	f200 80f6 	bhi.w	800f4f8 <UART_SetConfig+0x660>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800f30c:	f7fb faa8 	bl	800a860 <HAL_RCCEx_GetD3PCLK1Freq>
    if (pclk != 0U)
 800f310:	2800      	cmp	r0, #0
 800f312:	f000 80f3 	beq.w	800f4fc <UART_SetConfig+0x664>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f316:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800f318:	4b96      	ldr	r3, [pc, #600]	@ (800f574 <UART_SetConfig+0x6dc>)
 800f31a:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800f31e:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f322:	6865      	ldr	r5, [r4, #4]
 800f324:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800f328:	4299      	cmp	r1, r3
 800f32a:	f200 80e9 	bhi.w	800f500 <UART_SetConfig+0x668>
 800f32e:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800f332:	f200 80e7 	bhi.w	800f504 <UART_SetConfig+0x66c>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f336:	2600      	movs	r6, #0
 800f338:	4633      	mov	r3, r6
 800f33a:	4631      	mov	r1, r6
 800f33c:	f7f1 f840 	bl	80003c0 <__aeabi_uldivmod>
 800f340:	0209      	lsls	r1, r1, #8
 800f342:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800f346:	0200      	lsls	r0, r0, #8
 800f348:	086b      	lsrs	r3, r5, #1
 800f34a:	18c0      	adds	r0, r0, r3
 800f34c:	462a      	mov	r2, r5
 800f34e:	4633      	mov	r3, r6
 800f350:	f141 0100 	adc.w	r1, r1, #0
 800f354:	f7f1 f834 	bl	80003c0 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f358:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 800f35c:	4b86      	ldr	r3, [pc, #536]	@ (800f578 <UART_SetConfig+0x6e0>)
 800f35e:	429a      	cmp	r2, r3
 800f360:	f200 80d2 	bhi.w	800f508 <UART_SetConfig+0x670>
          huart->Instance->BRR = usartdiv;
 800f364:	6823      	ldr	r3, [r4, #0]
 800f366:	60d8      	str	r0, [r3, #12]
 800f368:	4630      	mov	r0, r6
 800f36a:	e0d6      	b.n	800f51a <UART_SetConfig+0x682>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f36c:	2200      	movs	r2, #0
 800f36e:	e7c4      	b.n	800f2fa <UART_SetConfig+0x462>
 800f370:	2200      	movs	r2, #0
 800f372:	e7c2      	b.n	800f2fa <UART_SetConfig+0x462>
 800f374:	2200      	movs	r2, #0
 800f376:	e7c0      	b.n	800f2fa <UART_SetConfig+0x462>
 800f378:	2201      	movs	r2, #1
 800f37a:	e7be      	b.n	800f2fa <UART_SetConfig+0x462>
 800f37c:	2200      	movs	r2, #0
 800f37e:	e7bc      	b.n	800f2fa <UART_SetConfig+0x462>
 800f380:	2200      	movs	r2, #0
 800f382:	e7ba      	b.n	800f2fa <UART_SetConfig+0x462>
 800f384:	2201      	movs	r2, #1
 800f386:	e7b8      	b.n	800f2fa <UART_SetConfig+0x462>
 800f388:	2201      	movs	r2, #1
 800f38a:	e7b6      	b.n	800f2fa <UART_SetConfig+0x462>
 800f38c:	2202      	movs	r2, #2
 800f38e:	e7b4      	b.n	800f2fa <UART_SetConfig+0x462>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f390:	a803      	add	r0, sp, #12
 800f392:	f7fb fa77 	bl	800a884 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f396:	9804      	ldr	r0, [sp, #16]
        break;
 800f398:	e7ba      	b.n	800f310 <UART_SetConfig+0x478>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f39a:	4668      	mov	r0, sp
 800f39c:	f7fb fb72 	bl	800aa84 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f3a0:	9801      	ldr	r0, [sp, #4]
        break;
 800f3a2:	e7b5      	b.n	800f310 <UART_SetConfig+0x478>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f3a4:	4b75      	ldr	r3, [pc, #468]	@ (800f57c <UART_SetConfig+0x6e4>)
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	f013 0f20 	tst.w	r3, #32
 800f3ac:	d008      	beq.n	800f3c0 <UART_SetConfig+0x528>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f3ae:	4b73      	ldr	r3, [pc, #460]	@ (800f57c <UART_SetConfig+0x6e4>)
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800f3b6:	4872      	ldr	r0, [pc, #456]	@ (800f580 <UART_SetConfig+0x6e8>)
 800f3b8:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800f3ba:	e7ac      	b.n	800f316 <UART_SetConfig+0x47e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f3bc:	4871      	ldr	r0, [pc, #452]	@ (800f584 <UART_SetConfig+0x6ec>)
 800f3be:	e7aa      	b.n	800f316 <UART_SetConfig+0x47e>
          pclk = (uint32_t) HSI_VALUE;
 800f3c0:	486f      	ldr	r0, [pc, #444]	@ (800f580 <UART_SetConfig+0x6e8>)
 800f3c2:	e7a8      	b.n	800f316 <UART_SetConfig+0x47e>
    switch (clocksource)
 800f3c4:	2a20      	cmp	r2, #32
 800f3c6:	d815      	bhi.n	800f3f4 <UART_SetConfig+0x55c>
 800f3c8:	2a20      	cmp	r2, #32
 800f3ca:	f200 809f 	bhi.w	800f50c <UART_SetConfig+0x674>
 800f3ce:	e8df f002 	tbb	[pc, r2]
 800f3d2:	3615      	.short	0x3615
 800f3d4:	9d399d9d 	.word	0x9d399d9d
 800f3d8:	9d3e9d9d 	.word	0x9d3e9d9d
 800f3dc:	9d9d9d9d 	.word	0x9d9d9d9d
 800f3e0:	9d439d9d 	.word	0x9d439d9d
 800f3e4:	9d9d9d9d 	.word	0x9d9d9d9d
 800f3e8:	9d9d9d9d 	.word	0x9d9d9d9d
 800f3ec:	9d9d9d9d 	.word	0x9d9d9d9d
 800f3f0:	9d9d      	.short	0x9d9d
 800f3f2:	4f          	.byte	0x4f
 800f3f3:	00          	.byte	0x00
 800f3f4:	2a40      	cmp	r2, #64	@ 0x40
 800f3f6:	d006      	beq.n	800f406 <UART_SetConfig+0x56e>
 800f3f8:	2001      	movs	r0, #1
 800f3fa:	e08e      	b.n	800f51a <UART_SetConfig+0x682>
        pclk = HAL_RCC_GetPCLK1Freq();
 800f3fc:	f7fa fc02 	bl	8009c04 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800f400:	2800      	cmp	r0, #0
 800f402:	f000 8085 	beq.w	800f510 <UART_SetConfig+0x678>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f406:	6862      	ldr	r2, [r4, #4]
 800f408:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800f40a:	4b5a      	ldr	r3, [pc, #360]	@ (800f574 <UART_SetConfig+0x6dc>)
 800f40c:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800f410:	fbb0 f0f3 	udiv	r0, r0, r3
 800f414:	0853      	lsrs	r3, r2, #1
 800f416:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800f41a:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f41e:	f1a3 0110 	sub.w	r1, r3, #16
 800f422:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 800f426:	4291      	cmp	r1, r2
 800f428:	d874      	bhi.n	800f514 <UART_SetConfig+0x67c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f42a:	f023 020f 	bic.w	r2, r3, #15
 800f42e:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 800f430:	6821      	ldr	r1, [r4, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f432:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 800f436:	4313      	orrs	r3, r2
 800f438:	60cb      	str	r3, [r1, #12]
 800f43a:	2000      	movs	r0, #0
 800f43c:	e06d      	b.n	800f51a <UART_SetConfig+0x682>
        pclk = HAL_RCC_GetPCLK2Freq();
 800f43e:	f7fa fbf3 	bl	8009c28 <HAL_RCC_GetPCLK2Freq>
        break;
 800f442:	e7dd      	b.n	800f400 <UART_SetConfig+0x568>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f444:	a803      	add	r0, sp, #12
 800f446:	f7fb fa1d 	bl	800a884 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f44a:	9804      	ldr	r0, [sp, #16]
        break;
 800f44c:	e7d8      	b.n	800f400 <UART_SetConfig+0x568>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f44e:	4668      	mov	r0, sp
 800f450:	f7fb fb18 	bl	800aa84 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f454:	9801      	ldr	r0, [sp, #4]
        break;
 800f456:	e7d3      	b.n	800f400 <UART_SetConfig+0x568>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f458:	4b48      	ldr	r3, [pc, #288]	@ (800f57c <UART_SetConfig+0x6e4>)
 800f45a:	681b      	ldr	r3, [r3, #0]
 800f45c:	f013 0f20 	tst.w	r3, #32
 800f460:	d008      	beq.n	800f474 <UART_SetConfig+0x5dc>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f462:	4b46      	ldr	r3, [pc, #280]	@ (800f57c <UART_SetConfig+0x6e4>)
 800f464:	681b      	ldr	r3, [r3, #0]
 800f466:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800f46a:	4845      	ldr	r0, [pc, #276]	@ (800f580 <UART_SetConfig+0x6e8>)
 800f46c:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800f46e:	e7ca      	b.n	800f406 <UART_SetConfig+0x56e>
        pclk = (uint32_t) CSI_VALUE;
 800f470:	4844      	ldr	r0, [pc, #272]	@ (800f584 <UART_SetConfig+0x6ec>)
 800f472:	e7c8      	b.n	800f406 <UART_SetConfig+0x56e>
          pclk = (uint32_t) HSI_VALUE;
 800f474:	4842      	ldr	r0, [pc, #264]	@ (800f580 <UART_SetConfig+0x6e8>)
 800f476:	e7c6      	b.n	800f406 <UART_SetConfig+0x56e>
    switch (clocksource)
 800f478:	2a40      	cmp	r2, #64	@ 0x40
 800f47a:	d102      	bne.n	800f482 <UART_SetConfig+0x5ea>
 800f47c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800f480:	e005      	b.n	800f48e <UART_SetConfig+0x5f6>
 800f482:	2001      	movs	r0, #1
 800f484:	e049      	b.n	800f51a <UART_SetConfig+0x682>
        pclk = HAL_RCC_GetPCLK1Freq();
 800f486:	f7fa fbbd 	bl	8009c04 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800f48a:	2800      	cmp	r0, #0
 800f48c:	d04f      	beq.n	800f52e <UART_SetConfig+0x696>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f48e:	6863      	ldr	r3, [r4, #4]
 800f490:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800f492:	4a38      	ldr	r2, [pc, #224]	@ (800f574 <UART_SetConfig+0x6dc>)
 800f494:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 800f498:	fbb0 f0f2 	udiv	r0, r0, r2
 800f49c:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800f4a0:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f4a4:	f1a0 0210 	sub.w	r2, r0, #16
 800f4a8:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 800f4ac:	429a      	cmp	r2, r3
 800f4ae:	d840      	bhi.n	800f532 <UART_SetConfig+0x69a>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f4b0:	6823      	ldr	r3, [r4, #0]
 800f4b2:	b280      	uxth	r0, r0
 800f4b4:	60d8      	str	r0, [r3, #12]
 800f4b6:	2000      	movs	r0, #0
 800f4b8:	e02f      	b.n	800f51a <UART_SetConfig+0x682>
        pclk = HAL_RCC_GetPCLK2Freq();
 800f4ba:	f7fa fbb5 	bl	8009c28 <HAL_RCC_GetPCLK2Freq>
        break;
 800f4be:	e7e4      	b.n	800f48a <UART_SetConfig+0x5f2>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f4c0:	a803      	add	r0, sp, #12
 800f4c2:	f7fb f9df 	bl	800a884 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f4c6:	9804      	ldr	r0, [sp, #16]
        break;
 800f4c8:	e7df      	b.n	800f48a <UART_SetConfig+0x5f2>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f4ca:	4668      	mov	r0, sp
 800f4cc:	f7fb fada 	bl	800aa84 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f4d0:	9801      	ldr	r0, [sp, #4]
        break;
 800f4d2:	e7da      	b.n	800f48a <UART_SetConfig+0x5f2>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f4d4:	4b29      	ldr	r3, [pc, #164]	@ (800f57c <UART_SetConfig+0x6e4>)
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	f013 0f20 	tst.w	r3, #32
 800f4dc:	d008      	beq.n	800f4f0 <UART_SetConfig+0x658>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f4de:	4b27      	ldr	r3, [pc, #156]	@ (800f57c <UART_SetConfig+0x6e4>)
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800f4e6:	4826      	ldr	r0, [pc, #152]	@ (800f580 <UART_SetConfig+0x6e8>)
 800f4e8:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800f4ea:	e7d0      	b.n	800f48e <UART_SetConfig+0x5f6>
        pclk = (uint32_t) CSI_VALUE;
 800f4ec:	4825      	ldr	r0, [pc, #148]	@ (800f584 <UART_SetConfig+0x6ec>)
 800f4ee:	e7ce      	b.n	800f48e <UART_SetConfig+0x5f6>
          pclk = (uint32_t) HSI_VALUE;
 800f4f0:	4823      	ldr	r0, [pc, #140]	@ (800f580 <UART_SetConfig+0x6e8>)
 800f4f2:	e7cc      	b.n	800f48e <UART_SetConfig+0x5f6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f4f4:	2001      	movs	r0, #1
 800f4f6:	e010      	b.n	800f51a <UART_SetConfig+0x682>
    switch (clocksource)
 800f4f8:	2001      	movs	r0, #1
 800f4fa:	e00e      	b.n	800f51a <UART_SetConfig+0x682>
 800f4fc:	2000      	movs	r0, #0
 800f4fe:	e00c      	b.n	800f51a <UART_SetConfig+0x682>
        ret = HAL_ERROR;
 800f500:	2001      	movs	r0, #1
 800f502:	e00a      	b.n	800f51a <UART_SetConfig+0x682>
 800f504:	2001      	movs	r0, #1
 800f506:	e008      	b.n	800f51a <UART_SetConfig+0x682>
          ret = HAL_ERROR;
 800f508:	2001      	movs	r0, #1
 800f50a:	e006      	b.n	800f51a <UART_SetConfig+0x682>
    switch (clocksource)
 800f50c:	2001      	movs	r0, #1
 800f50e:	e004      	b.n	800f51a <UART_SetConfig+0x682>
 800f510:	2000      	movs	r0, #0
 800f512:	e002      	b.n	800f51a <UART_SetConfig+0x682>
        ret = HAL_ERROR;
 800f514:	2001      	movs	r0, #1
 800f516:	e000      	b.n	800f51a <UART_SetConfig+0x682>
    switch (clocksource)
 800f518:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 800f51a:	2301      	movs	r3, #1
 800f51c:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800f520:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 800f524:	2300      	movs	r3, #0
 800f526:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 800f528:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 800f52a:	b006      	add	sp, #24
 800f52c:	bd70      	pop	{r4, r5, r6, pc}
 800f52e:	2000      	movs	r0, #0
 800f530:	e7f3      	b.n	800f51a <UART_SetConfig+0x682>
        ret = HAL_ERROR;
 800f532:	2001      	movs	r0, #1
 800f534:	e7f1      	b.n	800f51a <UART_SetConfig+0x682>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f536:	2204      	movs	r2, #4
 800f538:	e53a      	b.n	800efb0 <UART_SetConfig+0x118>
 800f53a:	2208      	movs	r2, #8
 800f53c:	e538      	b.n	800efb0 <UART_SetConfig+0x118>
 800f53e:	2208      	movs	r2, #8
 800f540:	e536      	b.n	800efb0 <UART_SetConfig+0x118>
 800f542:	2208      	movs	r2, #8
 800f544:	e534      	b.n	800efb0 <UART_SetConfig+0x118>
 800f546:	2208      	movs	r2, #8
 800f548:	e532      	b.n	800efb0 <UART_SetConfig+0x118>
 800f54a:	2208      	movs	r2, #8
 800f54c:	e530      	b.n	800efb0 <UART_SetConfig+0x118>
 800f54e:	2208      	movs	r2, #8
 800f550:	e52e      	b.n	800efb0 <UART_SetConfig+0x118>
 800f552:	2208      	movs	r2, #8
 800f554:	e52c      	b.n	800efb0 <UART_SetConfig+0x118>
 800f556:	2208      	movs	r2, #8
 800f558:	e52a      	b.n	800efb0 <UART_SetConfig+0x118>
 800f55a:	2208      	movs	r2, #8
 800f55c:	e528      	b.n	800efb0 <UART_SetConfig+0x118>
 800f55e:	2208      	movs	r2, #8
 800f560:	e526      	b.n	800efb0 <UART_SetConfig+0x118>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f562:	69e3      	ldr	r3, [r4, #28]
 800f564:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f568:	f47f ad27 	bne.w	800efba <UART_SetConfig+0x122>
 800f56c:	e72c      	b.n	800f3c8 <UART_SetConfig+0x530>
 800f56e:	bf00      	nop
 800f570:	58000c00 	.word	0x58000c00
 800f574:	0802375c 	.word	0x0802375c
 800f578:	000ffcff 	.word	0x000ffcff
 800f57c:	58024400 	.word	0x58024400
 800f580:	03d09000 	.word	0x03d09000
 800f584:	003d0900 	.word	0x003d0900

0800f588 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f588:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800f58a:	f013 0f08 	tst.w	r3, #8
 800f58e:	d006      	beq.n	800f59e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f590:	6802      	ldr	r2, [r0, #0]
 800f592:	6853      	ldr	r3, [r2, #4]
 800f594:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f598:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 800f59a:	430b      	orrs	r3, r1
 800f59c:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f59e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800f5a0:	f013 0f01 	tst.w	r3, #1
 800f5a4:	d006      	beq.n	800f5b4 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f5a6:	6802      	ldr	r2, [r0, #0]
 800f5a8:	6853      	ldr	r3, [r2, #4]
 800f5aa:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800f5ae:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800f5b0:	430b      	orrs	r3, r1
 800f5b2:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f5b4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800f5b6:	f013 0f02 	tst.w	r3, #2
 800f5ba:	d006      	beq.n	800f5ca <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f5bc:	6802      	ldr	r2, [r0, #0]
 800f5be:	6853      	ldr	r3, [r2, #4]
 800f5c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f5c4:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 800f5c6:	430b      	orrs	r3, r1
 800f5c8:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f5ca:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800f5cc:	f013 0f04 	tst.w	r3, #4
 800f5d0:	d006      	beq.n	800f5e0 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f5d2:	6802      	ldr	r2, [r0, #0]
 800f5d4:	6853      	ldr	r3, [r2, #4]
 800f5d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800f5da:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 800f5dc:	430b      	orrs	r3, r1
 800f5de:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f5e0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800f5e2:	f013 0f10 	tst.w	r3, #16
 800f5e6:	d006      	beq.n	800f5f6 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f5e8:	6802      	ldr	r2, [r0, #0]
 800f5ea:	6893      	ldr	r3, [r2, #8]
 800f5ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f5f0:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 800f5f2:	430b      	orrs	r3, r1
 800f5f4:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f5f6:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800f5f8:	f013 0f20 	tst.w	r3, #32
 800f5fc:	d006      	beq.n	800f60c <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f5fe:	6802      	ldr	r2, [r0, #0]
 800f600:	6893      	ldr	r3, [r2, #8]
 800f602:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f606:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 800f608:	430b      	orrs	r3, r1
 800f60a:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f60c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800f60e:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800f612:	d00a      	beq.n	800f62a <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f614:	6802      	ldr	r2, [r0, #0]
 800f616:	6853      	ldr	r3, [r2, #4]
 800f618:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800f61c:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 800f61e:	430b      	orrs	r3, r1
 800f620:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f622:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800f624:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f628:	d00b      	beq.n	800f642 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f62a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800f62c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f630:	d006      	beq.n	800f640 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f632:	6802      	ldr	r2, [r0, #0]
 800f634:	6853      	ldr	r3, [r2, #4]
 800f636:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800f63a:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800f63c:	430b      	orrs	r3, r1
 800f63e:	6053      	str	r3, [r2, #4]
}
 800f640:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f642:	6802      	ldr	r2, [r0, #0]
 800f644:	6853      	ldr	r3, [r2, #4]
 800f646:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800f64a:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 800f64c:	430b      	orrs	r3, r1
 800f64e:	6053      	str	r3, [r2, #4]
 800f650:	e7eb      	b.n	800f62a <UART_AdvFeatureConfig+0xa2>

0800f652 <UART_WaitOnFlagUntilTimeout>:
{
 800f652:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f656:	4680      	mov	r8, r0
 800f658:	460d      	mov	r5, r1
 800f65a:	4616      	mov	r6, r2
 800f65c:	4699      	mov	r9, r3
 800f65e:	9f08      	ldr	r7, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f660:	f8d8 3000 	ldr.w	r3, [r8]
 800f664:	69dc      	ldr	r4, [r3, #28]
 800f666:	ea35 0404 	bics.w	r4, r5, r4
 800f66a:	bf0c      	ite	eq
 800f66c:	2401      	moveq	r4, #1
 800f66e:	2400      	movne	r4, #0
 800f670:	42b4      	cmp	r4, r6
 800f672:	d135      	bne.n	800f6e0 <UART_WaitOnFlagUntilTimeout+0x8e>
    if (Timeout != HAL_MAX_DELAY)
 800f674:	f1b7 3fff 	cmp.w	r7, #4294967295
 800f678:	d0f4      	beq.n	800f664 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f67a:	f7f3 fdab 	bl	80031d4 <HAL_GetTick>
 800f67e:	eba0 0009 	sub.w	r0, r0, r9
 800f682:	42b8      	cmp	r0, r7
 800f684:	d82f      	bhi.n	800f6e6 <UART_WaitOnFlagUntilTimeout+0x94>
 800f686:	b377      	cbz	r7, 800f6e6 <UART_WaitOnFlagUntilTimeout+0x94>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f688:	f8d8 3000 	ldr.w	r3, [r8]
 800f68c:	681a      	ldr	r2, [r3, #0]
 800f68e:	f012 0f04 	tst.w	r2, #4
 800f692:	d0e5      	beq.n	800f660 <UART_WaitOnFlagUntilTimeout+0xe>
 800f694:	2d80      	cmp	r5, #128	@ 0x80
 800f696:	d0e3      	beq.n	800f660 <UART_WaitOnFlagUntilTimeout+0xe>
 800f698:	2d40      	cmp	r5, #64	@ 0x40
 800f69a:	d0e1      	beq.n	800f660 <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f69c:	69da      	ldr	r2, [r3, #28]
 800f69e:	f012 0f08 	tst.w	r2, #8
 800f6a2:	d111      	bne.n	800f6c8 <UART_WaitOnFlagUntilTimeout+0x76>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f6a4:	69da      	ldr	r2, [r3, #28]
 800f6a6:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 800f6aa:	d0d9      	beq.n	800f660 <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f6ac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f6b0:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 800f6b2:	4640      	mov	r0, r8
 800f6b4:	f7fe fdfa 	bl	800e2ac <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f6b8:	2320      	movs	r3, #32
 800f6ba:	f8c8 3090 	str.w	r3, [r8, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 800f6be:	2300      	movs	r3, #0
 800f6c0:	f888 3084 	strb.w	r3, [r8, #132]	@ 0x84
          return HAL_TIMEOUT;
 800f6c4:	2003      	movs	r0, #3
 800f6c6:	e00c      	b.n	800f6e2 <UART_WaitOnFlagUntilTimeout+0x90>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f6c8:	2408      	movs	r4, #8
 800f6ca:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 800f6cc:	4640      	mov	r0, r8
 800f6ce:	f7fe fded 	bl	800e2ac <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f6d2:	f8c8 4090 	str.w	r4, [r8, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 800f6d6:	2300      	movs	r3, #0
 800f6d8:	f888 3084 	strb.w	r3, [r8, #132]	@ 0x84
          return HAL_ERROR;
 800f6dc:	2001      	movs	r0, #1
 800f6de:	e000      	b.n	800f6e2 <UART_WaitOnFlagUntilTimeout+0x90>
  return HAL_OK;
 800f6e0:	2000      	movs	r0, #0
}
 800f6e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 800f6e6:	2003      	movs	r0, #3
 800f6e8:	e7fb      	b.n	800f6e2 <UART_WaitOnFlagUntilTimeout+0x90>

0800f6ea <UART_CheckIdleState>:
{
 800f6ea:	b530      	push	{r4, r5, lr}
 800f6ec:	b083      	sub	sp, #12
 800f6ee:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f6f0:	2300      	movs	r3, #0
 800f6f2:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 800f6f6:	f7f3 fd6d 	bl	80031d4 <HAL_GetTick>
 800f6fa:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f6fc:	6822      	ldr	r2, [r4, #0]
 800f6fe:	6812      	ldr	r2, [r2, #0]
 800f700:	f012 0f08 	tst.w	r2, #8
 800f704:	d111      	bne.n	800f72a <UART_CheckIdleState+0x40>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f706:	6823      	ldr	r3, [r4, #0]
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	f013 0f04 	tst.w	r3, #4
 800f70e:	d126      	bne.n	800f75e <UART_CheckIdleState+0x74>
  huart->gState = HAL_UART_STATE_READY;
 800f710:	2320      	movs	r3, #32
 800f712:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f716:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f71a:	2000      	movs	r0, #0
 800f71c:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f71e:	6720      	str	r0, [r4, #112]	@ 0x70
      __HAL_UNLOCK(huart);
 800f720:	2300      	movs	r3, #0
 800f722:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 800f726:	b003      	add	sp, #12
 800f728:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f72a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f72e:	9300      	str	r3, [sp, #0]
 800f730:	4603      	mov	r3, r0
 800f732:	2200      	movs	r2, #0
 800f734:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f738:	4620      	mov	r0, r4
 800f73a:	f7ff ff8a 	bl	800f652 <UART_WaitOnFlagUntilTimeout>
 800f73e:	2800      	cmp	r0, #0
 800f740:	d0e1      	beq.n	800f706 <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f742:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f744:	e852 3f00 	ldrex	r3, [r2]
 800f748:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f74c:	e842 3100 	strex	r1, r3, [r2]
 800f750:	2900      	cmp	r1, #0
 800f752:	d1f6      	bne.n	800f742 <UART_CheckIdleState+0x58>
      huart->gState = HAL_UART_STATE_READY;
 800f754:	2320      	movs	r3, #32
 800f756:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 800f75a:	2003      	movs	r0, #3
 800f75c:	e7e0      	b.n	800f720 <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f75e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f762:	9300      	str	r3, [sp, #0]
 800f764:	462b      	mov	r3, r5
 800f766:	2200      	movs	r2, #0
 800f768:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f76c:	4620      	mov	r0, r4
 800f76e:	f7ff ff70 	bl	800f652 <UART_WaitOnFlagUntilTimeout>
 800f772:	2800      	cmp	r0, #0
 800f774:	d0cc      	beq.n	800f710 <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f776:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f778:	e852 3f00 	ldrex	r3, [r2]
 800f77c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f780:	e842 3100 	strex	r1, r3, [r2]
 800f784:	2900      	cmp	r1, #0
 800f786:	d1f6      	bne.n	800f776 <UART_CheckIdleState+0x8c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f788:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f78a:	f102 0308 	add.w	r3, r2, #8
 800f78e:	e853 3f00 	ldrex	r3, [r3]
 800f792:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f796:	3208      	adds	r2, #8
 800f798:	e842 3100 	strex	r1, r3, [r2]
 800f79c:	2900      	cmp	r1, #0
 800f79e:	d1f3      	bne.n	800f788 <UART_CheckIdleState+0x9e>
      huart->RxState = HAL_UART_STATE_READY;
 800f7a0:	2320      	movs	r3, #32
 800f7a2:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 800f7a6:	2003      	movs	r0, #3
 800f7a8:	e7ba      	b.n	800f720 <UART_CheckIdleState+0x36>

0800f7aa <HAL_UART_Init>:
  if (huart == NULL)
 800f7aa:	b378      	cbz	r0, 800f80c <HAL_UART_Init+0x62>
{
 800f7ac:	b510      	push	{r4, lr}
 800f7ae:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800f7b0:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 800f7b4:	b30b      	cbz	r3, 800f7fa <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 800f7b6:	2324      	movs	r3, #36	@ 0x24
 800f7b8:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 800f7bc:	6822      	ldr	r2, [r4, #0]
 800f7be:	6813      	ldr	r3, [r2, #0]
 800f7c0:	f023 0301 	bic.w	r3, r3, #1
 800f7c4:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f7c6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800f7c8:	b9e3      	cbnz	r3, 800f804 <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f7ca:	4620      	mov	r0, r4
 800f7cc:	f7ff fb64 	bl	800ee98 <UART_SetConfig>
 800f7d0:	2801      	cmp	r0, #1
 800f7d2:	d011      	beq.n	800f7f8 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f7d4:	6822      	ldr	r2, [r4, #0]
 800f7d6:	6853      	ldr	r3, [r2, #4]
 800f7d8:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 800f7dc:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f7de:	6822      	ldr	r2, [r4, #0]
 800f7e0:	6893      	ldr	r3, [r2, #8]
 800f7e2:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800f7e6:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 800f7e8:	6822      	ldr	r2, [r4, #0]
 800f7ea:	6813      	ldr	r3, [r2, #0]
 800f7ec:	f043 0301 	orr.w	r3, r3, #1
 800f7f0:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 800f7f2:	4620      	mov	r0, r4
 800f7f4:	f7ff ff79 	bl	800f6ea <UART_CheckIdleState>
}
 800f7f8:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800f7fa:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 800f7fe:	f7f2 ffe5 	bl	80027cc <HAL_UART_MspInit>
 800f802:	e7d8      	b.n	800f7b6 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 800f804:	4620      	mov	r0, r4
 800f806:	f7ff febf 	bl	800f588 <UART_AdvFeatureConfig>
 800f80a:	e7de      	b.n	800f7ca <HAL_UART_Init+0x20>
    return HAL_ERROR;
 800f80c:	2001      	movs	r0, #1
}
 800f80e:	4770      	bx	lr

0800f810 <UART_Start_Receive_IT>:
{
 800f810:	b410      	push	{r4}
  huart->pRxBuffPtr  = pData;
 800f812:	6581      	str	r1, [r0, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800f814:	f8a0 205c 	strh.w	r2, [r0, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800f818:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800f81c:	2300      	movs	r3, #0
 800f81e:	6743      	str	r3, [r0, #116]	@ 0x74
  UART_MASK_COMPUTATION(huart);
 800f820:	6883      	ldr	r3, [r0, #8]
 800f822:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f826:	d007      	beq.n	800f838 <UART_Start_Receive_IT+0x28>
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d139      	bne.n	800f8a0 <UART_Start_Receive_IT+0x90>
 800f82c:	6903      	ldr	r3, [r0, #16]
 800f82e:	2b00      	cmp	r3, #0
 800f830:	bf0c      	ite	eq
 800f832:	23ff      	moveq	r3, #255	@ 0xff
 800f834:	237f      	movne	r3, #127	@ 0x7f
 800f836:	e005      	b.n	800f844 <UART_Start_Receive_IT+0x34>
 800f838:	6903      	ldr	r3, [r0, #16]
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	f240 13ff 	movw	r3, #511	@ 0x1ff
 800f840:	bf18      	it	ne
 800f842:	23ff      	movne	r3, #255	@ 0xff
 800f844:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f848:	2300      	movs	r3, #0
 800f84a:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f84e:	2322      	movs	r3, #34	@ 0x22
 800f850:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f854:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f856:	f101 0308 	add.w	r3, r1, #8
 800f85a:	e853 3f00 	ldrex	r3, [r3]
 800f85e:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f862:	3108      	adds	r1, #8
 800f864:	e841 3400 	strex	r4, r3, [r1]
 800f868:	2c00      	cmp	r4, #0
 800f86a:	d1f3      	bne.n	800f854 <UART_Start_Receive_IT+0x44>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800f86c:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 800f86e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f872:	d020      	beq.n	800f8b6 <UART_Start_Receive_IT+0xa6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f874:	6883      	ldr	r3, [r0, #8]
 800f876:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f87a:	d043      	beq.n	800f904 <UART_Start_Receive_IT+0xf4>
 800f87c:	4b2b      	ldr	r3, [pc, #172]	@ (800f92c <UART_Start_Receive_IT+0x11c>)
 800f87e:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 800f880:	6903      	ldr	r3, [r0, #16]
 800f882:	2b00      	cmp	r3, #0
 800f884:	d048      	beq.n	800f918 <UART_Start_Receive_IT+0x108>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800f886:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f888:	e852 3f00 	ldrex	r3, [r2]
 800f88c:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f890:	e842 3100 	strex	r1, r3, [r2]
 800f894:	2900      	cmp	r1, #0
 800f896:	d1f6      	bne.n	800f886 <UART_Start_Receive_IT+0x76>
}
 800f898:	2000      	movs	r0, #0
 800f89a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f89e:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 800f8a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f8a4:	d001      	beq.n	800f8aa <UART_Start_Receive_IT+0x9a>
 800f8a6:	2300      	movs	r3, #0
 800f8a8:	e7cc      	b.n	800f844 <UART_Start_Receive_IT+0x34>
 800f8aa:	6903      	ldr	r3, [r0, #16]
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	bf0c      	ite	eq
 800f8b0:	237f      	moveq	r3, #127	@ 0x7f
 800f8b2:	233f      	movne	r3, #63	@ 0x3f
 800f8b4:	e7c6      	b.n	800f844 <UART_Start_Receive_IT+0x34>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800f8b6:	f8b0 3068 	ldrh.w	r3, [r0, #104]	@ 0x68
 800f8ba:	4293      	cmp	r3, r2
 800f8bc:	d8da      	bhi.n	800f874 <UART_Start_Receive_IT+0x64>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f8be:	6883      	ldr	r3, [r0, #8]
 800f8c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f8c4:	d019      	beq.n	800f8fa <UART_Start_Receive_IT+0xea>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800f8c6:	4b1a      	ldr	r3, [pc, #104]	@ (800f930 <UART_Start_Receive_IT+0x120>)
 800f8c8:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 800f8ca:	6903      	ldr	r3, [r0, #16]
 800f8cc:	b143      	cbz	r3, 800f8e0 <UART_Start_Receive_IT+0xd0>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f8ce:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8d0:	e852 3f00 	ldrex	r3, [r2]
 800f8d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8d8:	e842 3100 	strex	r1, r3, [r2]
 800f8dc:	2900      	cmp	r1, #0
 800f8de:	d1f6      	bne.n	800f8ce <UART_Start_Receive_IT+0xbe>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800f8e0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8e2:	f102 0308 	add.w	r3, r2, #8
 800f8e6:	e853 3f00 	ldrex	r3, [r3]
 800f8ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8ee:	3208      	adds	r2, #8
 800f8f0:	e842 3100 	strex	r1, r3, [r2]
 800f8f4:	2900      	cmp	r1, #0
 800f8f6:	d1f3      	bne.n	800f8e0 <UART_Start_Receive_IT+0xd0>
 800f8f8:	e7ce      	b.n	800f898 <UART_Start_Receive_IT+0x88>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f8fa:	6903      	ldr	r3, [r0, #16]
 800f8fc:	b13b      	cbz	r3, 800f90e <UART_Start_Receive_IT+0xfe>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800f8fe:	4b0c      	ldr	r3, [pc, #48]	@ (800f930 <UART_Start_Receive_IT+0x120>)
 800f900:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 800f902:	e7e4      	b.n	800f8ce <UART_Start_Receive_IT+0xbe>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f904:	6903      	ldr	r3, [r0, #16]
 800f906:	b12b      	cbz	r3, 800f914 <UART_Start_Receive_IT+0x104>
 800f908:	4b08      	ldr	r3, [pc, #32]	@ (800f92c <UART_Start_Receive_IT+0x11c>)
 800f90a:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 800f90c:	e7bb      	b.n	800f886 <UART_Start_Receive_IT+0x76>
 800f90e:	4b09      	ldr	r3, [pc, #36]	@ (800f934 <UART_Start_Receive_IT+0x124>)
 800f910:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 800f912:	e7e5      	b.n	800f8e0 <UART_Start_Receive_IT+0xd0>
 800f914:	4b08      	ldr	r3, [pc, #32]	@ (800f938 <UART_Start_Receive_IT+0x128>)
 800f916:	6743      	str	r3, [r0, #116]	@ 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800f918:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f91a:	e852 3f00 	ldrex	r3, [r2]
 800f91e:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f922:	e842 3100 	strex	r1, r3, [r2]
 800f926:	2900      	cmp	r1, #0
 800f928:	d1f6      	bne.n	800f918 <UART_Start_Receive_IT+0x108>
 800f92a:	e7b5      	b.n	800f898 <UART_Start_Receive_IT+0x88>
 800f92c:	0800e951 	.word	0x0800e951
 800f930:	0800eb01 	.word	0x0800eb01
 800f934:	0800eccd 	.word	0x0800eccd
 800f938:	0800ea29 	.word	0x0800ea29

0800f93c <HAL_UART_Receive_IT>:
{
 800f93c:	b538      	push	{r3, r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 800f93e:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 800f942:	2b20      	cmp	r3, #32
 800f944:	d117      	bne.n	800f976 <HAL_UART_Receive_IT+0x3a>
    if ((pData == NULL) || (Size == 0U))
 800f946:	b1c1      	cbz	r1, 800f97a <HAL_UART_Receive_IT+0x3e>
 800f948:	b1ba      	cbz	r2, 800f97a <HAL_UART_Receive_IT+0x3e>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f94a:	2300      	movs	r3, #0
 800f94c:	66c3      	str	r3, [r0, #108]	@ 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f94e:	6803      	ldr	r3, [r0, #0]
 800f950:	4c0b      	ldr	r4, [pc, #44]	@ (800f980 <HAL_UART_Receive_IT+0x44>)
 800f952:	42a3      	cmp	r3, r4
 800f954:	d00c      	beq.n	800f970 <HAL_UART_Receive_IT+0x34>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f956:	685b      	ldr	r3, [r3, #4]
 800f958:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 800f95c:	d008      	beq.n	800f970 <HAL_UART_Receive_IT+0x34>
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f95e:	6804      	ldr	r4, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f960:	e854 3f00 	ldrex	r3, [r4]
 800f964:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f968:	e844 3500 	strex	r5, r3, [r4]
 800f96c:	2d00      	cmp	r5, #0
 800f96e:	d1f6      	bne.n	800f95e <HAL_UART_Receive_IT+0x22>
    return (UART_Start_Receive_IT(huart, pData, Size));
 800f970:	f7ff ff4e 	bl	800f810 <UART_Start_Receive_IT>
 800f974:	e000      	b.n	800f978 <HAL_UART_Receive_IT+0x3c>
    return HAL_BUSY;
 800f976:	2002      	movs	r0, #2
}
 800f978:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800f97a:	2001      	movs	r0, #1
 800f97c:	e7fc      	b.n	800f978 <HAL_UART_Receive_IT+0x3c>
 800f97e:	bf00      	nop
 800f980:	58000c00 	.word	0x58000c00

0800f984 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f984:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 800f986:	b92b      	cbnz	r3, 800f994 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 800f988:	2301      	movs	r3, #1
 800f98a:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800f98e:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 800f992:	4770      	bx	lr
{
 800f994:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f996:	6803      	ldr	r3, [r0, #0]
 800f998:	689a      	ldr	r2, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f99a:	6899      	ldr	r1, [r3, #8]
 800f99c:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f99e:	4d0a      	ldr	r5, [pc, #40]	@ (800f9c8 <UARTEx_SetNbDataToProcess+0x44>)
 800f9a0:	5c6b      	ldrb	r3, [r5, r1]
 800f9a2:	011b      	lsls	r3, r3, #4
                               (uint16_t)denominator[tx_fifo_threshold];
 800f9a4:	4c09      	ldr	r4, [pc, #36]	@ (800f9cc <UARTEx_SetNbDataToProcess+0x48>)
 800f9a6:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f9a8:	fb93 f3f1 	sdiv	r3, r3, r1
 800f9ac:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f9b0:	f3c2 6242 	ubfx	r2, r2, #25, #3
 800f9b4:	5cab      	ldrb	r3, [r5, r2]
 800f9b6:	011b      	lsls	r3, r3, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800f9b8:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f9ba:	fb93 f3f2 	sdiv	r3, r3, r2
    huart->NbRxDataToProcess = 1U;
 800f9be:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 800f9c2:	bc30      	pop	{r4, r5}
 800f9c4:	4770      	bx	lr
 800f9c6:	bf00      	nop
 800f9c8:	0802377c 	.word	0x0802377c
 800f9cc:	08023774 	.word	0x08023774

0800f9d0 <HAL_UARTEx_WakeupCallback>:
}
 800f9d0:	4770      	bx	lr

0800f9d2 <HAL_UARTEx_RxFifoFullCallback>:
}
 800f9d2:	4770      	bx	lr

0800f9d4 <HAL_UARTEx_TxFifoEmptyCallback>:
}
 800f9d4:	4770      	bx	lr

0800f9d6 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 800f9d6:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 800f9da:	2b01      	cmp	r3, #1
 800f9dc:	d018      	beq.n	800fa10 <HAL_UARTEx_DisableFifoMode+0x3a>
 800f9de:	2301      	movs	r3, #1
 800f9e0:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800f9e4:	2324      	movs	r3, #36	@ 0x24
 800f9e6:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f9ea:	6803      	ldr	r3, [r0, #0]
 800f9ec:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800f9ee:	6819      	ldr	r1, [r3, #0]
 800f9f0:	f021 0101 	bic.w	r1, r1, #1
 800f9f4:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f9f6:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f9fa:	2300      	movs	r3, #0
 800f9fc:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f9fe:	6801      	ldr	r1, [r0, #0]
 800fa00:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 800fa02:	2220      	movs	r2, #32
 800fa04:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 800fa08:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 800fa0c:	4618      	mov	r0, r3
 800fa0e:	4770      	bx	lr
  __HAL_LOCK(huart);
 800fa10:	2002      	movs	r0, #2
}
 800fa12:	4770      	bx	lr

0800fa14 <HAL_UARTEx_SetTxFifoThreshold>:
{
 800fa14:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800fa16:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 800fa1a:	2b01      	cmp	r3, #1
 800fa1c:	d01d      	beq.n	800fa5a <HAL_UARTEx_SetTxFifoThreshold+0x46>
 800fa1e:	4604      	mov	r4, r0
 800fa20:	2301      	movs	r3, #1
 800fa22:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800fa26:	2324      	movs	r3, #36	@ 0x24
 800fa28:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fa2c:	6803      	ldr	r3, [r0, #0]
 800fa2e:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800fa30:	681a      	ldr	r2, [r3, #0]
 800fa32:	f022 0201 	bic.w	r2, r2, #1
 800fa36:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800fa38:	6802      	ldr	r2, [r0, #0]
 800fa3a:	6893      	ldr	r3, [r2, #8]
 800fa3c:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 800fa40:	4319      	orrs	r1, r3
 800fa42:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 800fa44:	f7ff ff9e 	bl	800f984 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fa48:	6823      	ldr	r3, [r4, #0]
 800fa4a:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800fa4c:	2320      	movs	r3, #32
 800fa4e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 800fa52:	2000      	movs	r0, #0
 800fa54:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 800fa58:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 800fa5a:	2002      	movs	r0, #2
 800fa5c:	e7fc      	b.n	800fa58 <HAL_UARTEx_SetTxFifoThreshold+0x44>

0800fa5e <HAL_UARTEx_SetRxFifoThreshold>:
{
 800fa5e:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800fa60:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 800fa64:	2b01      	cmp	r3, #1
 800fa66:	d01d      	beq.n	800faa4 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 800fa68:	4604      	mov	r4, r0
 800fa6a:	2301      	movs	r3, #1
 800fa6c:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800fa70:	2324      	movs	r3, #36	@ 0x24
 800fa72:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fa76:	6803      	ldr	r3, [r0, #0]
 800fa78:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800fa7a:	681a      	ldr	r2, [r3, #0]
 800fa7c:	f022 0201 	bic.w	r2, r2, #1
 800fa80:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800fa82:	6802      	ldr	r2, [r0, #0]
 800fa84:	6893      	ldr	r3, [r2, #8]
 800fa86:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 800fa8a:	4319      	orrs	r1, r3
 800fa8c:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 800fa8e:	f7ff ff79 	bl	800f984 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fa92:	6823      	ldr	r3, [r4, #0]
 800fa94:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800fa96:	2320      	movs	r3, #32
 800fa98:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 800fa9c:	2000      	movs	r0, #0
 800fa9e:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 800faa2:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 800faa4:	2002      	movs	r0, #2
 800faa6:	e7fc      	b.n	800faa2 <HAL_UARTEx_SetRxFifoThreshold+0x44>

0800faa8 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800faa8:	b084      	sub	sp, #16
 800faaa:	f10d 0c04 	add.w	ip, sp, #4
 800faae:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
             Init.HardwareFlowControl | \
             Init.ClockDiv
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800fab2:	6841      	ldr	r1, [r0, #4]
  tmpreg |= (Init.ClockEdge           | \
 800fab4:	9b01      	ldr	r3, [sp, #4]
 800fab6:	4313      	orrs	r3, r2
             Init.ClockPowerSave      | \
 800fab8:	9a03      	ldr	r2, [sp, #12]
 800faba:	4313      	orrs	r3, r2
             Init.BusWide             | \
 800fabc:	9a04      	ldr	r2, [sp, #16]
 800fabe:	4313      	orrs	r3, r2
             Init.HardwareFlowControl | \
 800fac0:	9a05      	ldr	r2, [sp, #20]
 800fac2:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800fac4:	4a03      	ldr	r2, [pc, #12]	@ (800fad4 <SDMMC_Init+0x2c>)
 800fac6:	400a      	ands	r2, r1
 800fac8:	4313      	orrs	r3, r2
 800faca:	6043      	str	r3, [r0, #4]

  return HAL_OK;
}
 800facc:	2000      	movs	r0, #0
 800face:	b004      	add	sp, #16
 800fad0:	4770      	bx	lr
 800fad2:	bf00      	nop
 800fad4:	ffc02c00 	.word	0xffc02c00

0800fad8 <SDMMC_ReadFIFO>:
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800fad8:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
}
 800fadc:	4770      	bx	lr

0800fade <SDMMC_WriteFIFO>:
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800fade:	680b      	ldr	r3, [r1, #0]
 800fae0:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80

  return HAL_OK;
}
 800fae4:	2000      	movs	r0, #0
 800fae6:	4770      	bx	lr

0800fae8 <SDMMC_PowerState_ON>:
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800fae8:	6803      	ldr	r3, [r0, #0]
 800faea:	f043 0303 	orr.w	r3, r3, #3
 800faee:	6003      	str	r3, [r0, #0]

  return HAL_OK;
}
 800faf0:	2000      	movs	r0, #0
 800faf2:	4770      	bx	lr

0800faf4 <SDMMC_PowerState_OFF>:
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_OFF(SDMMC_TypeDef *SDMMCx)
{
  /* Set power state to OFF */
  SDMMCx->POWER &= ~(SDMMC_POWER_PWRCTRL);
 800faf4:	6803      	ldr	r3, [r0, #0]
 800faf6:	f023 0303 	bic.w	r3, r3, #3
 800fafa:	6003      	str	r3, [r0, #0]

  return HAL_OK;
}
 800fafc:	2000      	movs	r0, #0
 800fafe:	4770      	bx	lr

0800fb00 <SDMMC_GetPowerState>:
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800fb00:	6800      	ldr	r0, [r0, #0]
}
 800fb02:	f000 0003 	and.w	r0, r0, #3
 800fb06:	4770      	bx	lr

0800fb08 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 800fb08:	b410      	push	{r4}
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800fb0a:	680b      	ldr	r3, [r1, #0]
 800fb0c:	6083      	str	r3, [r0, #8]
                       Command->Response         | \
                       Command->WaitForInterrupt | \
                       Command->CPSM);

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800fb0e:	68c4      	ldr	r4, [r0, #12]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800fb10:	684b      	ldr	r3, [r1, #4]
 800fb12:	688a      	ldr	r2, [r1, #8]
 800fb14:	4313      	orrs	r3, r2
                       Command->Response         | \
 800fb16:	68ca      	ldr	r2, [r1, #12]
 800fb18:	4313      	orrs	r3, r2
                       Command->WaitForInterrupt | \
 800fb1a:	690a      	ldr	r2, [r1, #16]
 800fb1c:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800fb1e:	4a04      	ldr	r2, [pc, #16]	@ (800fb30 <SDMMC_SendCommand+0x28>)
 800fb20:	4022      	ands	r2, r4
 800fb22:	4313      	orrs	r3, r2
 800fb24:	60c3      	str	r3, [r0, #12]

  return HAL_OK;
}
 800fb26:	2000      	movs	r0, #0
 800fb28:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fb2c:	4770      	bx	lr
 800fb2e:	bf00      	nop
 800fb30:	fffee0c0 	.word	0xfffee0c0

0800fb34 <SDMMC_GetResponse>:

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800fb34:	3014      	adds	r0, #20

  return (*(__IO uint32_t *) tmp);
 800fb36:	5840      	ldr	r0, [r0, r1]
}
 800fb38:	4770      	bx	lr

0800fb3a <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 800fb3a:	b410      	push	{r4}
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800fb3c:	680b      	ldr	r3, [r1, #0]
 800fb3e:	6243      	str	r3, [r0, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800fb40:	684b      	ldr	r3, [r1, #4]
 800fb42:	6283      	str	r3, [r0, #40]	@ 0x28
                       Data->TransferDir   | \
                       Data->TransferMode  | \
                       Data->DPSM);

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800fb44:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800fb46:	688b      	ldr	r3, [r1, #8]
 800fb48:	68cc      	ldr	r4, [r1, #12]
 800fb4a:	4323      	orrs	r3, r4
                       Data->TransferDir   | \
 800fb4c:	690c      	ldr	r4, [r1, #16]
 800fb4e:	4323      	orrs	r3, r4
                       Data->TransferMode  | \
 800fb50:	6949      	ldr	r1, [r1, #20]
 800fb52:	430b      	orrs	r3, r1
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800fb54:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800fb58:	4313      	orrs	r3, r2
 800fb5a:	62c3      	str	r3, [r0, #44]	@ 0x2c

  return HAL_OK;

}
 800fb5c:	2000      	movs	r0, #0
 800fb5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fb62:	4770      	bx	lr

0800fb64 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800fb64:	b510      	push	{r4, lr}
 800fb66:	b086      	sub	sp, #24
 800fb68:	4604      	mov	r4, r0
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800fb6a:	2300      	movs	r3, #0
 800fb6c:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800fb6e:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800fb70:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fb72:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fb74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fb78:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fb7a:	a901      	add	r1, sp, #4
 800fb7c:	f7ff ffc4 	bl	800fb08 <SDMMC_SendCommand>
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800fb80:	4b0b      	ldr	r3, [pc, #44]	@ (800fbb0 <SDMMC_CmdGoIdleState+0x4c>)
 800fb82:	681b      	ldr	r3, [r3, #0]
 800fb84:	4a0b      	ldr	r2, [pc, #44]	@ (800fbb4 <SDMMC_CmdGoIdleState+0x50>)
 800fb86:	fba2 2303 	umull	r2, r3, r2, r3
 800fb8a:	0a5b      	lsrs	r3, r3, #9
 800fb8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800fb90:	fb02 f303 	mul.w	r3, r2, r3

  do
  {
    if (count-- == 0U)
 800fb94:	b143      	cbz	r3, 800fba8 <SDMMC_CmdGoIdleState+0x44>
    {
      return SDMMC_ERROR_TIMEOUT;
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800fb96:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800fb98:	3b01      	subs	r3, #1
 800fb9a:	f012 0f80 	tst.w	r2, #128	@ 0x80
 800fb9e:	d0f9      	beq.n	800fb94 <SDMMC_CmdGoIdleState+0x30>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800fba0:	4b05      	ldr	r3, [pc, #20]	@ (800fbb8 <SDMMC_CmdGoIdleState+0x54>)
 800fba2:	63a3      	str	r3, [r4, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 800fba4:	2000      	movs	r0, #0
 800fba6:	e001      	b.n	800fbac <SDMMC_CmdGoIdleState+0x48>
      return SDMMC_ERROR_TIMEOUT;
 800fba8:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800fbac:	b006      	add	sp, #24
 800fbae:	bd10      	pop	{r4, pc}
 800fbb0:	24000004 	.word	0x24000004
 800fbb4:	10624dd3 	.word	0x10624dd3
 800fbb8:	002000c5 	.word	0x002000c5

0800fbbc <SDMMC_GetCmdResp1>:
{
 800fbbc:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800fbbe:	4b55      	ldr	r3, [pc, #340]	@ (800fd14 <SDMMC_GetCmdResp1+0x158>)
 800fbc0:	681b      	ldr	r3, [r3, #0]
 800fbc2:	4855      	ldr	r0, [pc, #340]	@ (800fd18 <SDMMC_GetCmdResp1+0x15c>)
 800fbc4:	fba0 0303 	umull	r0, r3, r0, r3
 800fbc8:	0a5b      	lsrs	r3, r3, #9
 800fbca:	fb03 f202 	mul.w	r2, r3, r2
    if (count-- == 0U)
 800fbce:	1e53      	subs	r3, r2, #1
 800fbd0:	2a00      	cmp	r2, #0
 800fbd2:	d068      	beq.n	800fca6 <SDMMC_GetCmdResp1+0xea>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800fbd4:	4851      	ldr	r0, [pc, #324]	@ (800fd1c <SDMMC_GetCmdResp1+0x160>)
 800fbd6:	e003      	b.n	800fbe0 <SDMMC_GetCmdResp1+0x24>
    if (count-- == 0U)
 800fbd8:	3b01      	subs	r3, #1
 800fbda:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fbde:	d065      	beq.n	800fcac <SDMMC_GetCmdResp1+0xf0>
    sta_reg = SDMMCx->STA;
 800fbe0:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800fbe4:	4202      	tst	r2, r0
 800fbe6:	d0f7      	beq.n	800fbd8 <SDMMC_GetCmdResp1+0x1c>
 800fbe8:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 800fbec:	d1f4      	bne.n	800fbd8 <SDMMC_GetCmdResp1+0x1c>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800fbee:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800fbf2:	f013 0f04 	tst.w	r3, #4
 800fbf6:	d108      	bne.n	800fc0a <SDMMC_GetCmdResp1+0x4e>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800fbf8:	f8dc 0034 	ldr.w	r0, [ip, #52]	@ 0x34
 800fbfc:	f010 0001 	ands.w	r0, r0, #1
 800fc00:	d007      	beq.n	800fc12 <SDMMC_GetCmdResp1+0x56>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800fc02:	2301      	movs	r3, #1
 800fc04:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800fc08:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800fc0a:	2004      	movs	r0, #4
 800fc0c:	f8cc 0038 	str.w	r0, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800fc10:	4770      	bx	lr
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800fc12:	4b43      	ldr	r3, [pc, #268]	@ (800fd20 <SDMMC_GetCmdResp1+0x164>)
 800fc14:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800fc18:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800fc1c:	b2db      	uxtb	r3, r3
 800fc1e:	4299      	cmp	r1, r3
 800fc20:	d001      	beq.n	800fc26 <SDMMC_GetCmdResp1+0x6a>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800fc22:	2001      	movs	r0, #1
 800fc24:	4770      	bx	lr
  return (*(__IO uint32_t *) tmp);
 800fc26:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800fc2a:	483e      	ldr	r0, [pc, #248]	@ (800fd24 <SDMMC_GetCmdResp1+0x168>)
 800fc2c:	4018      	ands	r0, r3
 800fc2e:	2800      	cmp	r0, #0
 800fc30:	d06f      	beq.n	800fd12 <SDMMC_GetCmdResp1+0x156>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800fc32:	2b00      	cmp	r3, #0
 800fc34:	db3d      	blt.n	800fcb2 <SDMMC_GetCmdResp1+0xf6>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800fc36:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800fc3a:	d13d      	bne.n	800fcb8 <SDMMC_GetCmdResp1+0xfc>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800fc3c:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 800fc40:	d13c      	bne.n	800fcbc <SDMMC_GetCmdResp1+0x100>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800fc42:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800fc46:	d13b      	bne.n	800fcc0 <SDMMC_GetCmdResp1+0x104>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800fc48:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 800fc4c:	d13b      	bne.n	800fcc6 <SDMMC_GetCmdResp1+0x10a>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800fc4e:	f013 6f80 	tst.w	r3, #67108864	@ 0x4000000
 800fc52:	d13b      	bne.n	800fccc <SDMMC_GetCmdResp1+0x110>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800fc54:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 800fc58:	d13b      	bne.n	800fcd2 <SDMMC_GetCmdResp1+0x116>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800fc5a:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 800fc5e:	d13b      	bne.n	800fcd8 <SDMMC_GetCmdResp1+0x11c>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800fc60:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800fc64:	d13b      	bne.n	800fcde <SDMMC_GetCmdResp1+0x122>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800fc66:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 800fc6a:	d13b      	bne.n	800fce4 <SDMMC_GetCmdResp1+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800fc6c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800fc70:	d13b      	bne.n	800fcea <SDMMC_GetCmdResp1+0x12e>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800fc72:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 800fc76:	d13b      	bne.n	800fcf0 <SDMMC_GetCmdResp1+0x134>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800fc78:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800fc7c:	d13b      	bne.n	800fcf6 <SDMMC_GetCmdResp1+0x13a>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800fc7e:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800fc82:	d13b      	bne.n	800fcfc <SDMMC_GetCmdResp1+0x140>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800fc84:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 800fc88:	d13b      	bne.n	800fd02 <SDMMC_GetCmdResp1+0x146>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800fc8a:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 800fc8e:	d13b      	bne.n	800fd08 <SDMMC_GetCmdResp1+0x14c>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800fc90:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 800fc94:	d13b      	bne.n	800fd0e <SDMMC_GetCmdResp1+0x152>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800fc96:	f013 0f08 	tst.w	r3, #8
 800fc9a:	bf0c      	ite	eq
 800fc9c:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800fca0:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800fca4:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 800fca6:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800fcaa:	4770      	bx	lr
 800fcac:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800fcb0:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800fcb2:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800fcb6:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800fcb8:	2040      	movs	r0, #64	@ 0x40
 800fcba:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800fcbc:	2080      	movs	r0, #128	@ 0x80
 800fcbe:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800fcc0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800fcc4:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800fcc6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800fcca:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800fccc:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800fcd0:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800fcd2:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800fcd6:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800fcd8:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800fcdc:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800fcde:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800fce2:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800fce4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800fce8:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800fcea:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800fcee:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800fcf0:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800fcf4:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800fcf6:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800fcfa:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800fcfc:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800fd00:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800fd02:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800fd06:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800fd08:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800fd0c:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800fd0e:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800fd12:	4770      	bx	lr
 800fd14:	24000004 	.word	0x24000004
 800fd18:	10624dd3 	.word	0x10624dd3
 800fd1c:	00200045 	.word	0x00200045
 800fd20:	002000c5 	.word	0x002000c5
 800fd24:	fdffe008 	.word	0xfdffe008

0800fd28 <SDMMC_CmdBlockLength>:
{
 800fd28:	b530      	push	{r4, r5, lr}
 800fd2a:	b087      	sub	sp, #28
 800fd2c:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800fd2e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800fd30:	2510      	movs	r5, #16
 800fd32:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fd34:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fd38:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fd3a:	2300      	movs	r3, #0
 800fd3c:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fd3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fd42:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fd44:	a901      	add	r1, sp, #4
 800fd46:	f7ff fedf 	bl	800fb08 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800fd4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800fd4e:	4629      	mov	r1, r5
 800fd50:	4620      	mov	r0, r4
 800fd52:	f7ff ff33 	bl	800fbbc <SDMMC_GetCmdResp1>
}
 800fd56:	b007      	add	sp, #28
 800fd58:	bd30      	pop	{r4, r5, pc}

0800fd5a <SDMMC_CmdReadSingleBlock>:
{
 800fd5a:	b530      	push	{r4, r5, lr}
 800fd5c:	b087      	sub	sp, #28
 800fd5e:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800fd60:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800fd62:	2511      	movs	r5, #17
 800fd64:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fd66:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fd6a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fd6c:	2300      	movs	r3, #0
 800fd6e:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fd70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fd74:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fd76:	a901      	add	r1, sp, #4
 800fd78:	f7ff fec6 	bl	800fb08 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800fd7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800fd80:	4629      	mov	r1, r5
 800fd82:	4620      	mov	r0, r4
 800fd84:	f7ff ff1a 	bl	800fbbc <SDMMC_GetCmdResp1>
}
 800fd88:	b007      	add	sp, #28
 800fd8a:	bd30      	pop	{r4, r5, pc}

0800fd8c <SDMMC_CmdReadMultiBlock>:
{
 800fd8c:	b530      	push	{r4, r5, lr}
 800fd8e:	b087      	sub	sp, #28
 800fd90:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800fd92:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800fd94:	2512      	movs	r5, #18
 800fd96:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fd98:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fd9c:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fd9e:	2300      	movs	r3, #0
 800fda0:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fda2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fda6:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fda8:	a901      	add	r1, sp, #4
 800fdaa:	f7ff fead 	bl	800fb08 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800fdae:	f241 3288 	movw	r2, #5000	@ 0x1388
 800fdb2:	4629      	mov	r1, r5
 800fdb4:	4620      	mov	r0, r4
 800fdb6:	f7ff ff01 	bl	800fbbc <SDMMC_GetCmdResp1>
}
 800fdba:	b007      	add	sp, #28
 800fdbc:	bd30      	pop	{r4, r5, pc}

0800fdbe <SDMMC_CmdWriteSingleBlock>:
{
 800fdbe:	b530      	push	{r4, r5, lr}
 800fdc0:	b087      	sub	sp, #28
 800fdc2:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800fdc4:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800fdc6:	2518      	movs	r5, #24
 800fdc8:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fdca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fdce:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fdd0:	2300      	movs	r3, #0
 800fdd2:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fdd4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fdd8:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fdda:	a901      	add	r1, sp, #4
 800fddc:	f7ff fe94 	bl	800fb08 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800fde0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800fde4:	4629      	mov	r1, r5
 800fde6:	4620      	mov	r0, r4
 800fde8:	f7ff fee8 	bl	800fbbc <SDMMC_GetCmdResp1>
}
 800fdec:	b007      	add	sp, #28
 800fdee:	bd30      	pop	{r4, r5, pc}

0800fdf0 <SDMMC_CmdWriteMultiBlock>:
{
 800fdf0:	b530      	push	{r4, r5, lr}
 800fdf2:	b087      	sub	sp, #28
 800fdf4:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800fdf6:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800fdf8:	2519      	movs	r5, #25
 800fdfa:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fdfc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fe00:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fe02:	2300      	movs	r3, #0
 800fe04:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fe06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fe0a:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fe0c:	a901      	add	r1, sp, #4
 800fe0e:	f7ff fe7b 	bl	800fb08 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800fe12:	f241 3288 	movw	r2, #5000	@ 0x1388
 800fe16:	4629      	mov	r1, r5
 800fe18:	4620      	mov	r0, r4
 800fe1a:	f7ff fecf 	bl	800fbbc <SDMMC_GetCmdResp1>
}
 800fe1e:	b007      	add	sp, #28
 800fe20:	bd30      	pop	{r4, r5, pc}
	...

0800fe24 <SDMMC_CmdStopTransfer>:
{
 800fe24:	b530      	push	{r4, r5, lr}
 800fe26:	b087      	sub	sp, #28
 800fe28:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 800fe2a:	2300      	movs	r3, #0
 800fe2c:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800fe2e:	250c      	movs	r5, #12
 800fe30:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fe32:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800fe36:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fe38:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fe3a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fe3e:	9305      	str	r3, [sp, #20]
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800fe40:	68c3      	ldr	r3, [r0, #12]
 800fe42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fe46:	60c3      	str	r3, [r0, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800fe48:	68c3      	ldr	r3, [r0, #12]
 800fe4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fe4e:	60c3      	str	r3, [r0, #12]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fe50:	a901      	add	r1, sp, #4
 800fe52:	f7ff fe59 	bl	800fb08 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800fe56:	4a07      	ldr	r2, [pc, #28]	@ (800fe74 <SDMMC_CmdStopTransfer+0x50>)
 800fe58:	4629      	mov	r1, r5
 800fe5a:	4620      	mov	r0, r4
 800fe5c:	f7ff feae 	bl	800fbbc <SDMMC_GetCmdResp1>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800fe60:	68e3      	ldr	r3, [r4, #12]
 800fe62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fe66:	60e3      	str	r3, [r4, #12]
    errorstate = SDMMC_ERROR_NONE;
 800fe68:	f1b0 7f00 	cmp.w	r0, #33554432	@ 0x2000000
}
 800fe6c:	bf08      	it	eq
 800fe6e:	2000      	moveq	r0, #0
 800fe70:	b007      	add	sp, #28
 800fe72:	bd30      	pop	{r4, r5, pc}
 800fe74:	05f5e100 	.word	0x05f5e100

0800fe78 <SDMMC_CmdSelDesel>:
{
 800fe78:	b530      	push	{r4, r5, lr}
 800fe7a:	b087      	sub	sp, #28
 800fe7c:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800fe7e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800fe80:	2507      	movs	r5, #7
 800fe82:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fe84:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fe88:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fe8a:	2300      	movs	r3, #0
 800fe8c:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fe8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fe92:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fe94:	a901      	add	r1, sp, #4
 800fe96:	f7ff fe37 	bl	800fb08 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800fe9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800fe9e:	4629      	mov	r1, r5
 800fea0:	4620      	mov	r0, r4
 800fea2:	f7ff fe8b 	bl	800fbbc <SDMMC_GetCmdResp1>
}
 800fea6:	b007      	add	sp, #28
 800fea8:	bd30      	pop	{r4, r5, pc}

0800feaa <SDMMC_CmdAppCommand>:
{
 800feaa:	b530      	push	{r4, r5, lr}
 800feac:	b087      	sub	sp, #28
 800feae:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800feb0:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800feb2:	2537      	movs	r5, #55	@ 0x37
 800feb4:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800feb6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800feba:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800febc:	2300      	movs	r3, #0
 800febe:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fec0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fec4:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fec6:	a901      	add	r1, sp, #4
 800fec8:	f7ff fe1e 	bl	800fb08 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800fecc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800fed0:	4629      	mov	r1, r5
 800fed2:	4620      	mov	r0, r4
 800fed4:	f7ff fe72 	bl	800fbbc <SDMMC_GetCmdResp1>
}
 800fed8:	b007      	add	sp, #28
 800feda:	bd30      	pop	{r4, r5, pc}

0800fedc <SDMMC_CmdBusWidth>:
{
 800fedc:	b530      	push	{r4, r5, lr}
 800fede:	b087      	sub	sp, #28
 800fee0:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800fee2:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800fee4:	2506      	movs	r5, #6
 800fee6:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fee8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800feec:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800feee:	2300      	movs	r3, #0
 800fef0:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fef2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fef6:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fef8:	a901      	add	r1, sp, #4
 800fefa:	f7ff fe05 	bl	800fb08 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800fefe:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ff02:	4629      	mov	r1, r5
 800ff04:	4620      	mov	r0, r4
 800ff06:	f7ff fe59 	bl	800fbbc <SDMMC_GetCmdResp1>
}
 800ff0a:	b007      	add	sp, #28
 800ff0c:	bd30      	pop	{r4, r5, pc}

0800ff0e <SDMMC_CmdSendSCR>:
{
 800ff0e:	b530      	push	{r4, r5, lr}
 800ff10:	b087      	sub	sp, #28
 800ff12:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 800ff14:	2300      	movs	r3, #0
 800ff16:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800ff18:	2533      	movs	r5, #51	@ 0x33
 800ff1a:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ff1c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ff20:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ff22:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ff24:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ff28:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ff2a:	a901      	add	r1, sp, #4
 800ff2c:	f7ff fdec 	bl	800fb08 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800ff30:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ff34:	4629      	mov	r1, r5
 800ff36:	4620      	mov	r0, r4
 800ff38:	f7ff fe40 	bl	800fbbc <SDMMC_GetCmdResp1>
}
 800ff3c:	b007      	add	sp, #28
 800ff3e:	bd30      	pop	{r4, r5, pc}

0800ff40 <SDMMC_CmdSendStatus>:
{
 800ff40:	b530      	push	{r4, r5, lr}
 800ff42:	b087      	sub	sp, #28
 800ff44:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 800ff46:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800ff48:	250d      	movs	r5, #13
 800ff4a:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ff4c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ff50:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ff52:	2300      	movs	r3, #0
 800ff54:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ff56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ff5a:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ff5c:	a901      	add	r1, sp, #4
 800ff5e:	f7ff fdd3 	bl	800fb08 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800ff62:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ff66:	4629      	mov	r1, r5
 800ff68:	4620      	mov	r0, r4
 800ff6a:	f7ff fe27 	bl	800fbbc <SDMMC_GetCmdResp1>
}
 800ff6e:	b007      	add	sp, #28
 800ff70:	bd30      	pop	{r4, r5, pc}

0800ff72 <SDMMC_CmdStatusRegister>:
{
 800ff72:	b530      	push	{r4, r5, lr}
 800ff74:	b087      	sub	sp, #28
 800ff76:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 800ff78:	2300      	movs	r3, #0
 800ff7a:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800ff7c:	250d      	movs	r5, #13
 800ff7e:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ff80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ff84:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ff86:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ff88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ff8c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ff8e:	a901      	add	r1, sp, #4
 800ff90:	f7ff fdba 	bl	800fb08 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800ff94:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ff98:	4629      	mov	r1, r5
 800ff9a:	4620      	mov	r0, r4
 800ff9c:	f7ff fe0e 	bl	800fbbc <SDMMC_GetCmdResp1>
}
 800ffa0:	b007      	add	sp, #28
 800ffa2:	bd30      	pop	{r4, r5, pc}

0800ffa4 <SDMMC_GetCmdResp2>:
{
 800ffa4:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800ffa6:	4b14      	ldr	r3, [pc, #80]	@ (800fff8 <SDMMC_GetCmdResp2+0x54>)
 800ffa8:	681b      	ldr	r3, [r3, #0]
 800ffaa:	4a14      	ldr	r2, [pc, #80]	@ (800fffc <SDMMC_GetCmdResp2+0x58>)
 800ffac:	fba2 2303 	umull	r2, r3, r2, r3
 800ffb0:	0a5b      	lsrs	r3, r3, #9
 800ffb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ffb6:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 800ffba:	b923      	cbnz	r3, 800ffc6 <SDMMC_GetCmdResp2+0x22>
      return SDMMC_ERROR_TIMEOUT;
 800ffbc:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800ffc0:	4770      	bx	lr
    if (count-- == 0U)
 800ffc2:	3b01      	subs	r3, #1
 800ffc4:	d015      	beq.n	800fff2 <SDMMC_GetCmdResp2+0x4e>
    sta_reg = SDMMCx->STA;
 800ffc6:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ffc8:	f012 0f45 	tst.w	r2, #69	@ 0x45
 800ffcc:	d0f9      	beq.n	800ffc2 <SDMMC_GetCmdResp2+0x1e>
 800ffce:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 800ffd2:	d1f6      	bne.n	800ffc2 <SDMMC_GetCmdResp2+0x1e>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800ffd4:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800ffd6:	f013 0f04 	tst.w	r3, #4
 800ffda:	d107      	bne.n	800ffec <SDMMC_GetCmdResp2+0x48>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800ffdc:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 800ffde:	f010 0001 	ands.w	r0, r0, #1
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ffe2:	bf14      	ite	ne
 800ffe4:	2301      	movne	r3, #1
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ffe6:	4b06      	ldreq	r3, [pc, #24]	@ (8010000 <SDMMC_GetCmdResp2+0x5c>)
 800ffe8:	638b      	str	r3, [r1, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 800ffea:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ffec:	2004      	movs	r0, #4
 800ffee:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800fff0:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 800fff2:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800fff6:	4770      	bx	lr
 800fff8:	24000004 	.word	0x24000004
 800fffc:	10624dd3 	.word	0x10624dd3
 8010000:	002000c5 	.word	0x002000c5

08010004 <SDMMC_CmdSendCID>:
{
 8010004:	b510      	push	{r4, lr}
 8010006:	b086      	sub	sp, #24
 8010008:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 801000a:	2300      	movs	r3, #0
 801000c:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 801000e:	2202      	movs	r2, #2
 8010010:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8010012:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8010016:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010018:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801001a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801001e:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010020:	a901      	add	r1, sp, #4
 8010022:	f7ff fd71 	bl	800fb08 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8010026:	4620      	mov	r0, r4
 8010028:	f7ff ffbc 	bl	800ffa4 <SDMMC_GetCmdResp2>
}
 801002c:	b006      	add	sp, #24
 801002e:	bd10      	pop	{r4, pc}

08010030 <SDMMC_CmdSendCSD>:
{
 8010030:	b510      	push	{r4, lr}
 8010032:	b086      	sub	sp, #24
 8010034:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8010036:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8010038:	2309      	movs	r3, #9
 801003a:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 801003c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8010040:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010042:	2300      	movs	r3, #0
 8010044:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010046:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801004a:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801004c:	a901      	add	r1, sp, #4
 801004e:	f7ff fd5b 	bl	800fb08 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8010052:	4620      	mov	r0, r4
 8010054:	f7ff ffa6 	bl	800ffa4 <SDMMC_GetCmdResp2>
}
 8010058:	b006      	add	sp, #24
 801005a:	bd10      	pop	{r4, pc}

0801005c <SDMMC_GetCmdResp3>:
{
 801005c:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 801005e:	4b12      	ldr	r3, [pc, #72]	@ (80100a8 <SDMMC_GetCmdResp3+0x4c>)
 8010060:	681b      	ldr	r3, [r3, #0]
 8010062:	4a12      	ldr	r2, [pc, #72]	@ (80100ac <SDMMC_GetCmdResp3+0x50>)
 8010064:	fba2 2303 	umull	r2, r3, r2, r3
 8010068:	0a5b      	lsrs	r3, r3, #9
 801006a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801006e:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 8010072:	b923      	cbnz	r3, 801007e <SDMMC_GetCmdResp3+0x22>
      return SDMMC_ERROR_TIMEOUT;
 8010074:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8010078:	4770      	bx	lr
    if (count-- == 0U)
 801007a:	3b01      	subs	r3, #1
 801007c:	d010      	beq.n	80100a0 <SDMMC_GetCmdResp3+0x44>
    sta_reg = SDMMCx->STA;
 801007e:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010080:	f012 0f45 	tst.w	r2, #69	@ 0x45
 8010084:	d0f9      	beq.n	801007a <SDMMC_GetCmdResp3+0x1e>
 8010086:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 801008a:	d1f6      	bne.n	801007a <SDMMC_GetCmdResp3+0x1e>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801008c:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 801008e:	f010 0004 	ands.w	r0, r0, #4
 8010092:	d102      	bne.n	801009a <SDMMC_GetCmdResp3+0x3e>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010094:	4b06      	ldr	r3, [pc, #24]	@ (80100b0 <SDMMC_GetCmdResp3+0x54>)
 8010096:	638b      	str	r3, [r1, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 8010098:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801009a:	2004      	movs	r0, #4
 801009c:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801009e:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 80100a0:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 80100a4:	4770      	bx	lr
 80100a6:	bf00      	nop
 80100a8:	24000004 	.word	0x24000004
 80100ac:	10624dd3 	.word	0x10624dd3
 80100b0:	002000c5 	.word	0x002000c5

080100b4 <SDMMC_CmdAppOperCommand>:
{
 80100b4:	b510      	push	{r4, lr}
 80100b6:	b086      	sub	sp, #24
 80100b8:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 80100ba:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80100bc:	2329      	movs	r3, #41	@ 0x29
 80100be:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80100c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80100c4:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80100c6:	2300      	movs	r3, #0
 80100c8:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80100ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80100ce:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80100d0:	a901      	add	r1, sp, #4
 80100d2:	f7ff fd19 	bl	800fb08 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 80100d6:	4620      	mov	r0, r4
 80100d8:	f7ff ffc0 	bl	801005c <SDMMC_GetCmdResp3>
}
 80100dc:	b006      	add	sp, #24
 80100de:	bd10      	pop	{r4, pc}

080100e0 <SDMMC_GetCmdResp6>:
{
 80100e0:	4684      	mov	ip, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80100e2:	4b28      	ldr	r3, [pc, #160]	@ (8010184 <SDMMC_GetCmdResp6+0xa4>)
 80100e4:	681b      	ldr	r3, [r3, #0]
 80100e6:	4828      	ldr	r0, [pc, #160]	@ (8010188 <SDMMC_GetCmdResp6+0xa8>)
 80100e8:	fba0 0303 	umull	r0, r3, r0, r3
 80100ec:	0a5b      	lsrs	r3, r3, #9
 80100ee:	f241 3088 	movw	r0, #5000	@ 0x1388
 80100f2:	fb00 f303 	mul.w	r3, r0, r3
    if (count-- == 0U)
 80100f6:	b3d3      	cbz	r3, 801016e <SDMMC_GetCmdResp6+0x8e>
{
 80100f8:	b410      	push	{r4}
 80100fa:	e001      	b.n	8010100 <SDMMC_GetCmdResp6+0x20>
    if (count-- == 0U)
 80100fc:	3b01      	subs	r3, #1
 80100fe:	d039      	beq.n	8010174 <SDMMC_GetCmdResp6+0x94>
    sta_reg = SDMMCx->STA;
 8010100:	f8dc 4034 	ldr.w	r4, [ip, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010104:	f014 0f45 	tst.w	r4, #69	@ 0x45
 8010108:	d0f8      	beq.n	80100fc <SDMMC_GetCmdResp6+0x1c>
 801010a:	f414 5f00 	tst.w	r4, #8192	@ 0x2000
 801010e:	d1f5      	bne.n	80100fc <SDMMC_GetCmdResp6+0x1c>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010110:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 8010114:	f013 0f04 	tst.w	r3, #4
 8010118:	d108      	bne.n	801012c <SDMMC_GetCmdResp6+0x4c>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801011a:	f8dc 0034 	ldr.w	r0, [ip, #52]	@ 0x34
 801011e:	f010 0001 	ands.w	r0, r0, #1
 8010122:	d007      	beq.n	8010134 <SDMMC_GetCmdResp6+0x54>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010124:	2301      	movs	r3, #1
 8010126:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801012a:	e025      	b.n	8010178 <SDMMC_GetCmdResp6+0x98>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801012c:	2004      	movs	r0, #4
 801012e:	f8cc 0038 	str.w	r0, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010132:	e021      	b.n	8010178 <SDMMC_GetCmdResp6+0x98>
  return (uint8_t)(SDMMCx->RESPCMD);
 8010134:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8010138:	b2db      	uxtb	r3, r3
 801013a:	4299      	cmp	r1, r3
 801013c:	d001      	beq.n	8010142 <SDMMC_GetCmdResp6+0x62>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801013e:	2001      	movs	r0, #1
 8010140:	e01a      	b.n	8010178 <SDMMC_GetCmdResp6+0x98>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010142:	4b12      	ldr	r3, [pc, #72]	@ (801018c <SDMMC_GetCmdResp6+0xac>)
 8010144:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (*(__IO uint32_t *) tmp);
 8010148:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 801014c:	f413 4060 	ands.w	r0, r3, #57344	@ 0xe000
 8010150:	d00a      	beq.n	8010168 <SDMMC_GetCmdResp6+0x88>
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8010152:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8010156:	d112      	bne.n	801017e <SDMMC_GetCmdResp6+0x9e>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010158:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 801015c:	bf0c      	ite	eq
 801015e:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 8010162:	f44f 5080 	movne.w	r0, #4096	@ 0x1000
 8010166:	e007      	b.n	8010178 <SDMMC_GetCmdResp6+0x98>
    *pRCA = (uint16_t)(response_r1 >> 16);
 8010168:	0c1b      	lsrs	r3, r3, #16
 801016a:	8013      	strh	r3, [r2, #0]
    return SDMMC_ERROR_NONE;
 801016c:	e004      	b.n	8010178 <SDMMC_GetCmdResp6+0x98>
      return SDMMC_ERROR_TIMEOUT;
 801016e:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8010172:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8010174:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8010178:	f85d 4b04 	ldr.w	r4, [sp], #4
 801017c:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 801017e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8010182:	e7f9      	b.n	8010178 <SDMMC_GetCmdResp6+0x98>
 8010184:	24000004 	.word	0x24000004
 8010188:	10624dd3 	.word	0x10624dd3
 801018c:	002000c5 	.word	0x002000c5

08010190 <SDMMC_CmdSetRelAdd>:
{
 8010190:	b570      	push	{r4, r5, r6, lr}
 8010192:	b086      	sub	sp, #24
 8010194:	4604      	mov	r4, r0
 8010196:	460d      	mov	r5, r1
  sdmmc_cmdinit.Argument         = 0U;
 8010198:	2300      	movs	r3, #0
 801019a:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 801019c:	2603      	movs	r6, #3
 801019e:	9602      	str	r6, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80101a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80101a4:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80101a6:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80101a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80101ac:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80101ae:	a901      	add	r1, sp, #4
 80101b0:	f7ff fcaa 	bl	800fb08 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80101b4:	462a      	mov	r2, r5
 80101b6:	4631      	mov	r1, r6
 80101b8:	4620      	mov	r0, r4
 80101ba:	f7ff ff91 	bl	80100e0 <SDMMC_GetCmdResp6>
}
 80101be:	b006      	add	sp, #24
 80101c0:	bd70      	pop	{r4, r5, r6, pc}
	...

080101c4 <SDMMC_GetCmdResp7>:
{
 80101c4:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80101c6:	4b18      	ldr	r3, [pc, #96]	@ (8010228 <SDMMC_GetCmdResp7+0x64>)
 80101c8:	681b      	ldr	r3, [r3, #0]
 80101ca:	4a18      	ldr	r2, [pc, #96]	@ (801022c <SDMMC_GetCmdResp7+0x68>)
 80101cc:	fba2 2303 	umull	r2, r3, r2, r3
 80101d0:	0a5b      	lsrs	r3, r3, #9
 80101d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80101d6:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 80101da:	b923      	cbnz	r3, 80101e6 <SDMMC_GetCmdResp7+0x22>
      return SDMMC_ERROR_TIMEOUT;
 80101dc:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80101e0:	4770      	bx	lr
    if (count-- == 0U)
 80101e2:	3b01      	subs	r3, #1
 80101e4:	d01b      	beq.n	801021e <SDMMC_GetCmdResp7+0x5a>
    sta_reg = SDMMCx->STA;
 80101e6:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80101e8:	f012 0f45 	tst.w	r2, #69	@ 0x45
 80101ec:	d0f9      	beq.n	80101e2 <SDMMC_GetCmdResp7+0x1e>
 80101ee:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 80101f2:	d1f6      	bne.n	80101e2 <SDMMC_GetCmdResp7+0x1e>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80101f4:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 80101f6:	f013 0f04 	tst.w	r3, #4
 80101fa:	d10a      	bne.n	8010212 <SDMMC_GetCmdResp7+0x4e>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80101fc:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 80101fe:	f010 0001 	ands.w	r0, r0, #1
 8010202:	d109      	bne.n	8010218 <SDMMC_GetCmdResp7+0x54>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8010204:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 8010206:	f013 0340 	ands.w	r3, r3, #64	@ 0x40
 801020a:	d00b      	beq.n	8010224 <SDMMC_GetCmdResp7+0x60>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 801020c:	2340      	movs	r3, #64	@ 0x40
 801020e:	638b      	str	r3, [r1, #56]	@ 0x38
 8010210:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010212:	2004      	movs	r0, #4
 8010214:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010216:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010218:	2301      	movs	r3, #1
 801021a:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801021c:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 801021e:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8010222:	4770      	bx	lr
  return SDMMC_ERROR_NONE;
 8010224:	4618      	mov	r0, r3
}
 8010226:	4770      	bx	lr
 8010228:	24000004 	.word	0x24000004
 801022c:	10624dd3 	.word	0x10624dd3

08010230 <SDMMC_CmdOperCond>:
{
 8010230:	b510      	push	{r4, lr}
 8010232:	b086      	sub	sp, #24
 8010234:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8010236:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 801023a:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 801023c:	2308      	movs	r3, #8
 801023e:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010240:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010244:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010246:	2300      	movs	r3, #0
 8010248:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801024a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801024e:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010250:	a901      	add	r1, sp, #4
 8010252:	f7ff fc59 	bl	800fb08 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8010256:	4620      	mov	r0, r4
 8010258:	f7ff ffb4 	bl	80101c4 <SDMMC_GetCmdResp7>
}
 801025c:	b006      	add	sp, #24
 801025e:	bd10      	pop	{r4, pc}

08010260 <v_Codec_WrDone>:

uint8_t u8_Codec_rdBuf[16];


void v_Codec_WrDone(){
	e_codec_evt = COMM_STAT_DONE;
 8010260:	4b03      	ldr	r3, [pc, #12]	@ (8010270 <v_Codec_WrDone+0x10>)
 8010262:	2204      	movs	r2, #4
 8010264:	701a      	strb	r2, [r3, #0]
	i_toutAct = 0;
 8010266:	4b03      	ldr	r3, [pc, #12]	@ (8010274 <v_Codec_WrDone+0x14>)
 8010268:	2200      	movs	r2, #0
 801026a:	601a      	str	r2, [r3, #0]
}
 801026c:	4770      	bx	lr
 801026e:	bf00      	nop
 8010270:	24001734 	.word	0x24001734
 8010274:	2400173c 	.word	0x2400173c

08010278 <v_Codec_RdDone>:

void v_Codec_RdDone(uint8_t* pu8_arr, uint16_t u16_len){
 8010278:	b508      	push	{r3, lr}
 801027a:	460a      	mov	r2, r1
	e_codec_evt = COMM_STAT_DONE;
 801027c:	4b05      	ldr	r3, [pc, #20]	@ (8010294 <v_Codec_RdDone+0x1c>)
 801027e:	2104      	movs	r1, #4
 8010280:	7019      	strb	r1, [r3, #0]
	i_toutAct = 0;
 8010282:	4b05      	ldr	r3, [pc, #20]	@ (8010298 <v_Codec_RdDone+0x20>)
 8010284:	2100      	movs	r1, #0
 8010286:	6019      	str	r1, [r3, #0]
	memcpy(u8_Codec_rdBuf, pu8_arr, u16_len);
 8010288:	4601      	mov	r1, r0
 801028a:	4804      	ldr	r0, [pc, #16]	@ (801029c <v_Codec_RdDone+0x24>)
 801028c:	f011 f87b 	bl	8021386 <memcpy>
}
 8010290:	bd08      	pop	{r3, pc}
 8010292:	bf00      	nop
 8010294:	24001734 	.word	0x24001734
 8010298:	2400173c 	.word	0x2400173c
 801029c:	24001724 	.word	0x24001724

080102a0 <i_Codec_Write>:


int i_Codec_Write(uint16_t u16_memAddr, uint8_t* pu8, uint16_t u16_cnt){
 80102a0:	b570      	push	{r4, r5, r6, lr}
 80102a2:	4604      	mov	r4, r0
 80102a4:	460d      	mov	r5, r1
 80102a6:	4616      	mov	r6, r2
	i_toutAct = 1;
 80102a8:	4b08      	ldr	r3, [pc, #32]	@ (80102cc <i_Codec_Write+0x2c>)
 80102aa:	2201      	movs	r2, #1
 80102ac:	601a      	str	r2, [r3, #0]
	u32_toutRef = u32_Tim_1msGet();
 80102ae:	f009 fe4f 	bl	8019f50 <u32_Tim_1msGet>
 80102b2:	4b07      	ldr	r3, [pc, #28]	@ (80102d0 <i_Codec_Write+0x30>)
 80102b4:	6018      	str	r0, [r3, #0]
	e_codec_evt = COMM_STAT_BUSY;
 80102b6:	4b07      	ldr	r3, [pc, #28]	@ (80102d4 <i_Codec_Write+0x34>)
 80102b8:	2202      	movs	r2, #2
 80102ba:	701a      	strb	r2, [r3, #0]
	return i_I2C5_Write(ADDR_CODEC, u16_memAddr, pu8, u16_cnt);
 80102bc:	4633      	mov	r3, r6
 80102be:	462a      	mov	r2, r5
 80102c0:	4621      	mov	r1, r4
 80102c2:	2020      	movs	r0, #32
 80102c4:	f009 f9c6 	bl	8019654 <i_I2C5_Write>
}
 80102c8:	bd70      	pop	{r4, r5, r6, pc}
 80102ca:	bf00      	nop
 80102cc:	2400173c 	.word	0x2400173c
 80102d0:	24001738 	.word	0x24001738
 80102d4:	24001734 	.word	0x24001734

080102d8 <i_Codec_Read>:

int i_Codec_Read(uint16_t u16_memAdddr, uint16_t u16_cnt){
 80102d8:	b538      	push	{r3, r4, r5, lr}
 80102da:	4604      	mov	r4, r0
 80102dc:	460d      	mov	r5, r1
	i_toutAct = 1;
 80102de:	4b08      	ldr	r3, [pc, #32]	@ (8010300 <i_Codec_Read+0x28>)
 80102e0:	2201      	movs	r2, #1
 80102e2:	601a      	str	r2, [r3, #0]
	u32_toutRef = u32_Tim_1msGet();
 80102e4:	f009 fe34 	bl	8019f50 <u32_Tim_1msGet>
 80102e8:	4b06      	ldr	r3, [pc, #24]	@ (8010304 <i_Codec_Read+0x2c>)
 80102ea:	6018      	str	r0, [r3, #0]
	e_codec_evt = COMM_STAT_BUSY;
 80102ec:	4b06      	ldr	r3, [pc, #24]	@ (8010308 <i_Codec_Read+0x30>)
 80102ee:	2202      	movs	r2, #2
 80102f0:	701a      	strb	r2, [r3, #0]
	return i_I2C5_Read(ADDR_CODEC, u16_memAdddr, u16_cnt);
 80102f2:	462a      	mov	r2, r5
 80102f4:	4621      	mov	r1, r4
 80102f6:	2020      	movs	r0, #32
 80102f8:	f009 f9e4 	bl	80196c4 <i_I2C5_Read>
}
 80102fc:	bd38      	pop	{r3, r4, r5, pc}
 80102fe:	bf00      	nop
 8010300:	2400173c 	.word	0x2400173c
 8010304:	24001738 	.word	0x24001738
 8010308:	24001734 	.word	0x24001734

0801030c <v_Codec_Tout_Handler>:

void v_Codec_Tout_Handler(){
 801030c:	b508      	push	{r3, lr}
	if(i_toutAct && _b_Tim_Is_OVR(u32_Tim_1msGet(), u32_toutRef, 2000)){
 801030e:	4b0d      	ldr	r3, [pc, #52]	@ (8010344 <v_Codec_Tout_Handler+0x38>)
 8010310:	681b      	ldr	r3, [r3, #0]
 8010312:	b903      	cbnz	r3, 8010316 <v_Codec_Tout_Handler+0xa>
		i_toutAct = 0;
		e_codec_config = COMM_STAT_ERR;
		v_Mode_Set_Error(modeERR_AUDIO);
		v_Mode_SetNext(modeERROR);
	}
}
 8010314:	bd08      	pop	{r3, pc}
	if(i_toutAct && _b_Tim_Is_OVR(u32_Tim_1msGet(), u32_toutRef, 2000)){
 8010316:	f009 fe1b 	bl	8019f50 <u32_Tim_1msGet>
 801031a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 801031e:	4b0a      	ldr	r3, [pc, #40]	@ (8010348 <v_Codec_Tout_Handler+0x3c>)
 8010320:	6819      	ldr	r1, [r3, #0]
 8010322:	f00d fa01 	bl	801d728 <_b_Tim_Is_OVR>
 8010326:	2800      	cmp	r0, #0
 8010328:	d0f4      	beq.n	8010314 <v_Codec_Tout_Handler+0x8>
		i_toutAct = 0;
 801032a:	4b06      	ldr	r3, [pc, #24]	@ (8010344 <v_Codec_Tout_Handler+0x38>)
 801032c:	2200      	movs	r2, #0
 801032e:	601a      	str	r2, [r3, #0]
		e_codec_config = COMM_STAT_ERR;
 8010330:	4b06      	ldr	r3, [pc, #24]	@ (801034c <v_Codec_Tout_Handler+0x40>)
 8010332:	2203      	movs	r2, #3
 8010334:	701a      	strb	r2, [r3, #0]
		v_Mode_Set_Error(modeERR_AUDIO);
 8010336:	2080      	movs	r0, #128	@ 0x80
 8010338:	f00b f9be 	bl	801b6b8 <v_Mode_Set_Error>
		v_Mode_SetNext(modeERROR);
 801033c:	2008      	movs	r0, #8
 801033e:	f00b f9a3 	bl	801b688 <v_Mode_SetNext>
}
 8010342:	e7e7      	b.n	8010314 <v_Codec_Tout_Handler+0x8>
 8010344:	2400173c 	.word	0x2400173c
 8010348:	24001738 	.word	0x24001738
 801034c:	24001735 	.word	0x24001735

08010350 <v_Codec_Deinit>:


void v_Codec_Deinit(){
	e_codec_config = COMM_STAT_READY;
 8010350:	2300      	movs	r3, #0
 8010352:	4a02      	ldr	r2, [pc, #8]	@ (801035c <v_Codec_Deinit+0xc>)
 8010354:	7013      	strb	r3, [r2, #0]
	e_codec_evt = COMM_STAT_READY;
 8010356:	4a02      	ldr	r2, [pc, #8]	@ (8010360 <v_Codec_Deinit+0x10>)
 8010358:	7013      	strb	r3, [r2, #0]
}
 801035a:	4770      	bx	lr
 801035c:	24001735 	.word	0x24001735
 8010360:	24001734 	.word	0x24001734

08010364 <i_AUDIO_DAC_Digital_Volume>:
	return 0;
}



int i_AUDIO_DAC_Digital_Volume(int* pi_init, int16_t i16_vol, uint16_t u16_dot){
 8010364:	b500      	push	{lr}
 8010366:	b083      	sub	sp, #12
	static uint16_t order;
	if(*pi_init){
 8010368:	6803      	ldr	r3, [r0, #0]
 801036a:	b11b      	cbz	r3, 8010374 <i_AUDIO_DAC_Digital_Volume+0x10>
		*pi_init = 0;
 801036c:	2300      	movs	r3, #0
 801036e:	6003      	str	r3, [r0, #0]
		order = 0;
 8010370:	481b      	ldr	r0, [pc, #108]	@ (80103e0 <i_AUDIO_DAC_Digital_Volume+0x7c>)
 8010372:	8003      	strh	r3, [r0, #0]
	}
	uint8_t wr[4];
	uint8_t vol;
	if(i16_vol < -96 || i16_vol > 0){
 8010374:	f101 0360 	add.w	r3, r1, #96	@ 0x60
 8010378:	b29b      	uxth	r3, r3
 801037a:	2b60      	cmp	r3, #96	@ 0x60
 801037c:	d905      	bls.n	801038a <i_AUDIO_DAC_Digital_Volume+0x26>
		if(i16_vol < -96)	{i16_vol = -96;}
 801037e:	f111 0f61 	cmn.w	r1, #97	@ 0x61
 8010382:	bfcc      	ite	gt
 8010384:	2100      	movgt	r1, #0
 8010386:	f06f 015f 	mvnle.w	r1, #95	@ 0x5f
		else				{i16_vol = 0;}
	}
	uint16_t dot = u16_dot >= 5 ? 1 : 0;
 801038a:	2a04      	cmp	r2, #4
 801038c:	bf94      	ite	ls
 801038e:	2200      	movls	r2, #0
 8010390:	2201      	movhi	r2, #1
	vol = (-i16_vol << 1) + dot;
 8010392:	eba2 0141 	sub.w	r1, r2, r1, lsl #1
	wr[0] = vol;
 8010396:	f88d 1004 	strb.w	r1, [sp, #4]

	switch(order){
 801039a:	4b11      	ldr	r3, [pc, #68]	@ (80103e0 <i_AUDIO_DAC_Digital_Volume+0x7c>)
 801039c:	881b      	ldrh	r3, [r3, #0]
 801039e:	b11b      	cbz	r3, 80103a8 <i_AUDIO_DAC_Digital_Volume+0x44>
 80103a0:	2b01      	cmp	r3, #1
 80103a2:	d010      	beq.n	80103c6 <i_AUDIO_DAC_Digital_Volume+0x62>
 80103a4:	2001      	movs	r0, #1
 80103a6:	e00b      	b.n	80103c0 <i_AUDIO_DAC_Digital_Volume+0x5c>
	case 0:
		if(i_Codec_Write(ES8388_REG_DAC_CTRL4, wr, 1) != COMM_STAT_OK){return -1;}
 80103a8:	2201      	movs	r2, #1
 80103aa:	a901      	add	r1, sp, #4
 80103ac:	201a      	movs	r0, #26
 80103ae:	f7ff ff77 	bl	80102a0 <i_Codec_Write>
 80103b2:	2801      	cmp	r0, #1
 80103b4:	d111      	bne.n	80103da <i_AUDIO_DAC_Digital_Volume+0x76>
		if(i_Codec_Write(ES8388_REG_DAC_CTRL5, wr, 1) != COMM_STAT_OK){return -1;}
		break;
	default:
		return 1;
	}
	order++;
 80103b6:	4a0a      	ldr	r2, [pc, #40]	@ (80103e0 <i_AUDIO_DAC_Digital_Volume+0x7c>)
 80103b8:	8813      	ldrh	r3, [r2, #0]
 80103ba:	3301      	adds	r3, #1
 80103bc:	8013      	strh	r3, [r2, #0]
	return 0;
 80103be:	2000      	movs	r0, #0
}
 80103c0:	b003      	add	sp, #12
 80103c2:	f85d fb04 	ldr.w	pc, [sp], #4
		if(i_Codec_Write(ES8388_REG_DAC_CTRL5, wr, 1) != COMM_STAT_OK){return -1;}
 80103c6:	2201      	movs	r2, #1
 80103c8:	a901      	add	r1, sp, #4
 80103ca:	201b      	movs	r0, #27
 80103cc:	f7ff ff68 	bl	80102a0 <i_Codec_Write>
 80103d0:	2801      	cmp	r0, #1
 80103d2:	d0f0      	beq.n	80103b6 <i_AUDIO_DAC_Digital_Volume+0x52>
 80103d4:	f04f 30ff 	mov.w	r0, #4294967295
 80103d8:	e7f2      	b.n	80103c0 <i_AUDIO_DAC_Digital_Volume+0x5c>
		if(i_Codec_Write(ES8388_REG_DAC_CTRL4, wr, 1) != COMM_STAT_OK){return -1;}
 80103da:	f04f 30ff 	mov.w	r0, #4294967295
 80103de:	e7ef      	b.n	80103c0 <i_AUDIO_DAC_Digital_Volume+0x5c>
 80103e0:	2400171a 	.word	0x2400171a

080103e4 <i_AUDIO_DAC_Analog_Volume>:
 * - create	: 25.06.11
 * note
 * - volume range : 0 ~ 100
 *
 */
int i_AUDIO_DAC_Analog_Volume(int* pi_init, e_AUDIO_OUT_t e_out, int16_t i16_vol){
 80103e4:	b530      	push	{r4, r5, lr}
 80103e6:	b083      	sub	sp, #12
 80103e8:	460c      	mov	r4, r1
 80103ea:	4615      	mov	r5, r2
	static uint16_t order;
	static uint32_t timRef, timItv;
	if(*pi_init){
 80103ec:	6801      	ldr	r1, [r0, #0]
 80103ee:	b129      	cbz	r1, 80103fc <i_AUDIO_DAC_Analog_Volume+0x18>
		*pi_init = 0;
 80103f0:	2100      	movs	r1, #0
 80103f2:	6001      	str	r1, [r0, #0]
		order = 0;
 80103f4:	4b47      	ldr	r3, [pc, #284]	@ (8010514 <i_AUDIO_DAC_Analog_Volume+0x130>)
 80103f6:	8019      	strh	r1, [r3, #0]
		timItv = 0;
 80103f8:	4b47      	ldr	r3, [pc, #284]	@ (8010518 <i_AUDIO_DAC_Analog_Volume+0x134>)
 80103fa:	6019      	str	r1, [r3, #0]
	}
	if(!_b_Tim_Is_OVR(u32_Tim_1msGet(), timRef, timItv)){return 0;}
 80103fc:	f009 fda8 	bl	8019f50 <u32_Tim_1msGet>
 8010400:	4945      	ldr	r1, [pc, #276]	@ (8010518 <i_AUDIO_DAC_Analog_Volume+0x134>)
 8010402:	680a      	ldr	r2, [r1, #0]
 8010404:	2100      	movs	r1, #0
 8010406:	f00d f98f 	bl	801d728 <_b_Tim_Is_OVR>
 801040a:	2800      	cmp	r0, #0
 801040c:	d07a      	beq.n	8010504 <i_AUDIO_DAC_Analog_Volume+0x120>
	uint8_t wr[4];
	if(i16_vol < 0)			{i16_vol = 0;}
	else if(i16_vol > 100)	{i16_vol = 100;}
	uint8_t vol = i16_vol / 3;
 801040e:	462b      	mov	r3, r5
 8010410:	2d64      	cmp	r5, #100	@ 0x64
 8010412:	bfa8      	it	ge
 8010414:	2364      	movge	r3, #100	@ 0x64
 8010416:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801041a:	4a40      	ldr	r2, [pc, #256]	@ (801051c <i_AUDIO_DAC_Analog_Volume+0x138>)
 801041c:	fb82 1203 	smull	r1, r2, r2, r3
 8010420:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8010424:	b2d2      	uxtb	r2, r2
	wr[0] = vol;
 8010426:	f88d 2004 	strb.w	r2, [sp, #4]

	if(e_out < AUDIO_OUT_OUT1){
 801042a:	2c03      	cmp	r4, #3
 801042c:	d813      	bhi.n	8010456 <i_AUDIO_DAC_Analog_Volume+0x72>
		uint8_t reg = ES8388_REG_DAC_CTRL24 + e_out;
		switch(order){
 801042e:	4b39      	ldr	r3, [pc, #228]	@ (8010514 <i_AUDIO_DAC_Analog_Volume+0x130>)
 8010430:	881b      	ldrh	r3, [r3, #0]
 8010432:	b10b      	cbz	r3, 8010438 <i_AUDIO_DAC_Analog_Volume+0x54>
		case 0:
			if(i_Codec_Write(reg, wr, 1) != COMM_STAT_OK){return -1;}
			break;
		default:
			return 1;
 8010434:	2001      	movs	r0, #1
 8010436:	e066      	b.n	8010506 <i_AUDIO_DAC_Analog_Volume+0x122>
		uint8_t reg = ES8388_REG_DAC_CTRL24 + e_out;
 8010438:	f104 002e 	add.w	r0, r4, #46	@ 0x2e
			if(i_Codec_Write(reg, wr, 1) != COMM_STAT_OK){return -1;}
 801043c:	2201      	movs	r2, #1
 801043e:	a901      	add	r1, sp, #4
 8010440:	b2c0      	uxtb	r0, r0
 8010442:	f7ff ff2d 	bl	80102a0 <i_Codec_Write>
 8010446:	2801      	cmp	r0, #1
 8010448:	d15f      	bne.n	801050a <i_AUDIO_DAC_Analog_Volume+0x126>
			default:
				return 1;
			}
		}
	}
	order++;
 801044a:	4a32      	ldr	r2, [pc, #200]	@ (8010514 <i_AUDIO_DAC_Analog_Volume+0x130>)
 801044c:	8813      	ldrh	r3, [r2, #0]
 801044e:	3301      	adds	r3, #1
 8010450:	8013      	strh	r3, [r2, #0]
	return 0;
 8010452:	2000      	movs	r0, #0
 8010454:	e057      	b.n	8010506 <i_AUDIO_DAC_Analog_Volume+0x122>
		if(e_out == AUDIO_OUT_OUT1){
 8010456:	2c04      	cmp	r4, #4
 8010458:	d007      	beq.n	801046a <i_AUDIO_DAC_Analog_Volume+0x86>
			switch(order){
 801045a:	4b2e      	ldr	r3, [pc, #184]	@ (8010514 <i_AUDIO_DAC_Analog_Volume+0x130>)
 801045c:	881b      	ldrh	r3, [r3, #0]
 801045e:	2b00      	cmp	r3, #0
 8010460:	d03c      	beq.n	80104dc <i_AUDIO_DAC_Analog_Volume+0xf8>
 8010462:	2b01      	cmp	r3, #1
 8010464:	d044      	beq.n	80104f0 <i_AUDIO_DAC_Analog_Volume+0x10c>
 8010466:	2001      	movs	r0, #1
 8010468:	e04d      	b.n	8010506 <i_AUDIO_DAC_Analog_Volume+0x122>
			switch(order){
 801046a:	4b2a      	ldr	r3, [pc, #168]	@ (8010514 <i_AUDIO_DAC_Analog_Volume+0x130>)
 801046c:	881b      	ldrh	r3, [r3, #0]
 801046e:	2b03      	cmp	r3, #3
 8010470:	d84e      	bhi.n	8010510 <i_AUDIO_DAC_Analog_Volume+0x12c>
 8010472:	e8df f003 	tbb	[pc, r3]
 8010476:	0b02      	.short	0x0b02
 8010478:	291f      	.short	0x291f
				if(i_Codec_Read(ES8388_REG_DAC_CTRL3, 1) != COMM_STAT_OK){return -1;}
 801047a:	2101      	movs	r1, #1
 801047c:	2019      	movs	r0, #25
 801047e:	f7ff ff2b 	bl	80102d8 <i_Codec_Read>
 8010482:	2801      	cmp	r0, #1
 8010484:	d0e1      	beq.n	801044a <i_AUDIO_DAC_Analog_Volume+0x66>
 8010486:	f04f 30ff 	mov.w	r0, #4294967295
 801048a:	e03c      	b.n	8010506 <i_AUDIO_DAC_Analog_Volume+0x122>
				wr[0] = u8_Codec_rdBuf[0];
 801048c:	4b24      	ldr	r3, [pc, #144]	@ (8010520 <i_AUDIO_DAC_Analog_Volume+0x13c>)
 801048e:	781b      	ldrb	r3, [r3, #0]
				if(vol == 0){wr[0] |= 0x04;}	//mute
 8010490:	b96a      	cbnz	r2, 80104ae <i_AUDIO_DAC_Analog_Volume+0xca>
 8010492:	f043 0304 	orr.w	r3, r3, #4
 8010496:	f88d 3004 	strb.w	r3, [sp, #4]
				if(i_Codec_Write(ES8388_REG_DAC_CTRL3, wr, 1) != COMM_STAT_OK){return -1;}
 801049a:	2201      	movs	r2, #1
 801049c:	a901      	add	r1, sp, #4
 801049e:	2019      	movs	r0, #25
 80104a0:	f7ff fefe 	bl	80102a0 <i_Codec_Write>
 80104a4:	2801      	cmp	r0, #1
 80104a6:	d0d0      	beq.n	801044a <i_AUDIO_DAC_Analog_Volume+0x66>
 80104a8:	f04f 30ff 	mov.w	r0, #4294967295
 80104ac:	e02b      	b.n	8010506 <i_AUDIO_DAC_Analog_Volume+0x122>
				else		{wr[0] &= ~0x04;}	//normal
 80104ae:	f003 03fb 	and.w	r3, r3, #251	@ 0xfb
 80104b2:	e7f0      	b.n	8010496 <i_AUDIO_DAC_Analog_Volume+0xb2>
				if(i_Codec_Write(ES8388_REG_DAC_CTRL24, wr, 1) != COMM_STAT_OK){return -1;}
 80104b4:	2201      	movs	r2, #1
 80104b6:	a901      	add	r1, sp, #4
 80104b8:	202e      	movs	r0, #46	@ 0x2e
 80104ba:	f7ff fef1 	bl	80102a0 <i_Codec_Write>
 80104be:	2801      	cmp	r0, #1
 80104c0:	d0c3      	beq.n	801044a <i_AUDIO_DAC_Analog_Volume+0x66>
 80104c2:	f04f 30ff 	mov.w	r0, #4294967295
 80104c6:	e01e      	b.n	8010506 <i_AUDIO_DAC_Analog_Volume+0x122>
				if(i_Codec_Write(ES8388_REG_DAC_CTRL25, wr, 1) != COMM_STAT_OK){return -1;}
 80104c8:	2201      	movs	r2, #1
 80104ca:	a901      	add	r1, sp, #4
 80104cc:	202f      	movs	r0, #47	@ 0x2f
 80104ce:	f7ff fee7 	bl	80102a0 <i_Codec_Write>
 80104d2:	2801      	cmp	r0, #1
 80104d4:	d0b9      	beq.n	801044a <i_AUDIO_DAC_Analog_Volume+0x66>
 80104d6:	f04f 30ff 	mov.w	r0, #4294967295
 80104da:	e014      	b.n	8010506 <i_AUDIO_DAC_Analog_Volume+0x122>
				if(i_Codec_Write(ES8388_REG_DAC_CTRL26, wr, 1) != COMM_STAT_OK){return -1;}
 80104dc:	2201      	movs	r2, #1
 80104de:	a901      	add	r1, sp, #4
 80104e0:	2030      	movs	r0, #48	@ 0x30
 80104e2:	f7ff fedd 	bl	80102a0 <i_Codec_Write>
 80104e6:	2801      	cmp	r0, #1
 80104e8:	d0af      	beq.n	801044a <i_AUDIO_DAC_Analog_Volume+0x66>
 80104ea:	f04f 30ff 	mov.w	r0, #4294967295
 80104ee:	e00a      	b.n	8010506 <i_AUDIO_DAC_Analog_Volume+0x122>
				if(i_Codec_Write(ES8388_REG_DAC_CTRL27, wr, 1) != COMM_STAT_OK){return -1;}
 80104f0:	2201      	movs	r2, #1
 80104f2:	a901      	add	r1, sp, #4
 80104f4:	2031      	movs	r0, #49	@ 0x31
 80104f6:	f7ff fed3 	bl	80102a0 <i_Codec_Write>
 80104fa:	2801      	cmp	r0, #1
 80104fc:	d0a5      	beq.n	801044a <i_AUDIO_DAC_Analog_Volume+0x66>
 80104fe:	f04f 30ff 	mov.w	r0, #4294967295
 8010502:	e000      	b.n	8010506 <i_AUDIO_DAC_Analog_Volume+0x122>
	if(!_b_Tim_Is_OVR(u32_Tim_1msGet(), timRef, timItv)){return 0;}
 8010504:	2000      	movs	r0, #0
}
 8010506:	b003      	add	sp, #12
 8010508:	bd30      	pop	{r4, r5, pc}
			if(i_Codec_Write(reg, wr, 1) != COMM_STAT_OK){return -1;}
 801050a:	f04f 30ff 	mov.w	r0, #4294967295
 801050e:	e7fa      	b.n	8010506 <i_AUDIO_DAC_Analog_Volume+0x122>
			switch(order){
 8010510:	2001      	movs	r0, #1
 8010512:	e7f8      	b.n	8010506 <i_AUDIO_DAC_Analog_Volume+0x122>
 8010514:	24001718 	.word	0x24001718
 8010518:	24001714 	.word	0x24001714
 801051c:	55555556 	.word	0x55555556
 8010520:	24001724 	.word	0x24001724

08010524 <i_Codec_Volume_Ctrl>:
int i_Codec_Volume_Ctrl(int16_t i16_vol){
 8010524:	b508      	push	{r3, lr}
	if(e_codec_config != COMM_STAT_DONE){return 0;}
 8010526:	4b0e      	ldr	r3, [pc, #56]	@ (8010560 <i_Codec_Volume_Ctrl+0x3c>)
 8010528:	781b      	ldrb	r3, [r3, #0]
 801052a:	2b04      	cmp	r3, #4
 801052c:	d113      	bne.n	8010556 <i_Codec_Volume_Ctrl+0x32>
	if(e_codec_evt == COMM_STAT_BUSY){return 0;}
 801052e:	4b0d      	ldr	r3, [pc, #52]	@ (8010564 <i_Codec_Volume_Ctrl+0x40>)
 8010530:	781b      	ldrb	r3, [r3, #0]
 8010532:	2b02      	cmp	r3, #2
 8010534:	d011      	beq.n	801055a <i_Codec_Volume_Ctrl+0x36>
	if(prev_vol != i16_vol){
 8010536:	4b0c      	ldr	r3, [pc, #48]	@ (8010568 <i_Codec_Volume_Ctrl+0x44>)
 8010538:	f9b3 3000 	ldrsh.w	r3, [r3]
 801053c:	4283      	cmp	r3, r0
 801053e:	d004      	beq.n	801054a <i_Codec_Volume_Ctrl+0x26>
		prev_vol = i16_vol;
 8010540:	4b09      	ldr	r3, [pc, #36]	@ (8010568 <i_Codec_Volume_Ctrl+0x44>)
 8010542:	8018      	strh	r0, [r3, #0]
		init = true;
 8010544:	4b09      	ldr	r3, [pc, #36]	@ (801056c <i_Codec_Volume_Ctrl+0x48>)
 8010546:	2101      	movs	r1, #1
 8010548:	6019      	str	r1, [r3, #0]
	return i_AUDIO_DAC_Analog_Volume(&init, AUDIO_OUT_OUT1, i16_vol);
 801054a:	4602      	mov	r2, r0
 801054c:	2104      	movs	r1, #4
 801054e:	4807      	ldr	r0, [pc, #28]	@ (801056c <i_Codec_Volume_Ctrl+0x48>)
 8010550:	f7ff ff48 	bl	80103e4 <i_AUDIO_DAC_Analog_Volume>
 8010554:	e000      	b.n	8010558 <i_Codec_Volume_Ctrl+0x34>
	if(e_codec_config != COMM_STAT_DONE){return 0;}
 8010556:	2000      	movs	r0, #0
}
 8010558:	bd08      	pop	{r3, pc}
	if(e_codec_evt == COMM_STAT_BUSY){return 0;}
 801055a:	2000      	movs	r0, #0
 801055c:	e7fc      	b.n	8010558 <i_Codec_Volume_Ctrl+0x34>
 801055e:	bf00      	nop
 8010560:	24001735 	.word	0x24001735
 8010564:	24001734 	.word	0x24001734
 8010568:	24000010 	.word	0x24000010
 801056c:	2400171c 	.word	0x2400171c

08010570 <i_AUDIO_Reset>:
bool b_AUDIO_Stop(){
	return true;
}


int i_AUDIO_Reset(int* pi_init){
 8010570:	b500      	push	{lr}
 8010572:	b083      	sub	sp, #12
	static uint16_t order;
	if(*pi_init){
 8010574:	6803      	ldr	r3, [r0, #0]
 8010576:	b11b      	cbz	r3, 8010580 <i_AUDIO_Reset+0x10>
		*pi_init = 0;
 8010578:	2300      	movs	r3, #0
 801057a:	6003      	str	r3, [r0, #0]
		order = 0;
 801057c:	4a20      	ldr	r2, [pc, #128]	@ (8010600 <i_AUDIO_Reset+0x90>)
 801057e:	8013      	strh	r3, [r2, #0]
	}
	static uint32_t timRef, timItv;
	if(!_b_Tim_Is_OVR(u32_Tim_1msGet(), timRef, timItv)){return false;}
 8010580:	f009 fce6 	bl	8019f50 <u32_Tim_1msGet>
 8010584:	4b1f      	ldr	r3, [pc, #124]	@ (8010604 <i_AUDIO_Reset+0x94>)
 8010586:	681a      	ldr	r2, [r3, #0]
 8010588:	4b1f      	ldr	r3, [pc, #124]	@ (8010608 <i_AUDIO_Reset+0x98>)
 801058a:	6819      	ldr	r1, [r3, #0]
 801058c:	f00d f8cc 	bl	801d728 <_b_Tim_Is_OVR>
 8010590:	b388      	cbz	r0, 80105f6 <i_AUDIO_Reset+0x86>
	uint8_t wr;
	switch(order){
 8010592:	4b1b      	ldr	r3, [pc, #108]	@ (8010600 <i_AUDIO_Reset+0x90>)
 8010594:	881b      	ldrh	r3, [r3, #0]
 8010596:	b11b      	cbz	r3, 80105a0 <i_AUDIO_Reset+0x30>
 8010598:	2b01      	cmp	r3, #1
 801059a:	d01c      	beq.n	80105d6 <i_AUDIO_Reset+0x66>
 801059c:	2001      	movs	r0, #1
 801059e:	e02b      	b.n	80105f8 <i_AUDIO_Reset+0x88>
	case 0:
		//CHIP_CTRL1	: 0x80
		wr = 0x80;
 80105a0:	2380      	movs	r3, #128	@ 0x80
 80105a2:	f88d 3007 	strb.w	r3, [sp, #7]
		if(i_Codec_Write(ES8388_REG_CHIP_CTRL1, &wr, 1) != COMM_STAT_OK){return -1;}
 80105a6:	2201      	movs	r2, #1
 80105a8:	f10d 0107 	add.w	r1, sp, #7
 80105ac:	2000      	movs	r0, #0
 80105ae:	f7ff fe77 	bl	80102a0 <i_Codec_Write>
 80105b2:	2801      	cmp	r0, #1
 80105b4:	d002      	beq.n	80105bc <i_AUDIO_Reset+0x4c>
 80105b6:	f04f 30ff 	mov.w	r0, #4294967295
 80105ba:	e01d      	b.n	80105f8 <i_AUDIO_Reset+0x88>
		timRef = u32_Tim_1msGet();
 80105bc:	f009 fcc8 	bl	8019f50 <u32_Tim_1msGet>
 80105c0:	4b11      	ldr	r3, [pc, #68]	@ (8010608 <i_AUDIO_Reset+0x98>)
 80105c2:	6018      	str	r0, [r3, #0]
		timItv = 100;
 80105c4:	4b0f      	ldr	r3, [pc, #60]	@ (8010604 <i_AUDIO_Reset+0x94>)
 80105c6:	2264      	movs	r2, #100	@ 0x64
 80105c8:	601a      	str	r2, [r3, #0]
		timItv = 100;
		break;
	default:
		return 1;
	}
	order++;
 80105ca:	4a0d      	ldr	r2, [pc, #52]	@ (8010600 <i_AUDIO_Reset+0x90>)
 80105cc:	8813      	ldrh	r3, [r2, #0]
 80105ce:	3301      	adds	r3, #1
 80105d0:	8013      	strh	r3, [r2, #0]
	return 0;
 80105d2:	2000      	movs	r0, #0
 80105d4:	e010      	b.n	80105f8 <i_AUDIO_Reset+0x88>
		wr = 0x00;
 80105d6:	2000      	movs	r0, #0
 80105d8:	f88d 0007 	strb.w	r0, [sp, #7]
		if(i_Codec_Write(ES8388_REG_CHIP_CTRL1, &wr, 1) != COMM_STAT_OK){return -1;}
 80105dc:	2201      	movs	r2, #1
 80105de:	f10d 0107 	add.w	r1, sp, #7
 80105e2:	f7ff fe5d 	bl	80102a0 <i_Codec_Write>
 80105e6:	2801      	cmp	r0, #1
 80105e8:	d002      	beq.n	80105f0 <i_AUDIO_Reset+0x80>
 80105ea:	f04f 30ff 	mov.w	r0, #4294967295
 80105ee:	e003      	b.n	80105f8 <i_AUDIO_Reset+0x88>
		timRef = u32_Tim_1msGet();
 80105f0:	f009 fcae 	bl	8019f50 <u32_Tim_1msGet>
		break;
 80105f4:	e7e4      	b.n	80105c0 <i_AUDIO_Reset+0x50>
	if(!_b_Tim_Is_OVR(u32_Tim_1msGet(), timRef, timItv)){return false;}
 80105f6:	2000      	movs	r0, #0
}
 80105f8:	b003      	add	sp, #12
 80105fa:	f85d fb04 	ldr.w	pc, [sp], #4
 80105fe:	bf00      	nop
 8010600:	24001710 	.word	0x24001710
 8010604:	24001708 	.word	0x24001708
 8010608:	2400170c 	.word	0x2400170c

0801060c <i_AUDIO_Playback>:


int i_AUDIO_Playback(int* pi_init){
 801060c:	b500      	push	{lr}
 801060e:	b083      	sub	sp, #12
	static uint16_t order;
	if(*pi_init){
 8010610:	6803      	ldr	r3, [r0, #0]
 8010612:	b11b      	cbz	r3, 801061c <i_AUDIO_Playback+0x10>
		*pi_init = 0;
 8010614:	2300      	movs	r3, #0
 8010616:	6003      	str	r3, [r0, #0]
		order = 0;
 8010618:	4ac2      	ldr	r2, [pc, #776]	@ (8010924 <i_AUDIO_Playback+0x318>)
 801061a:	8013      	strh	r3, [r2, #0]
	}
	static uint32_t timRef;
	static uint32_t delay;
	uint8_t wr;
	if(!_b_Tim_Is_OVR(u32_Tim_1msGet(), timRef, delay)){return false;}
 801061c:	f009 fc98 	bl	8019f50 <u32_Tim_1msGet>
 8010620:	4bc1      	ldr	r3, [pc, #772]	@ (8010928 <i_AUDIO_Playback+0x31c>)
 8010622:	681a      	ldr	r2, [r3, #0]
 8010624:	4bc1      	ldr	r3, [pc, #772]	@ (801092c <i_AUDIO_Playback+0x320>)
 8010626:	6819      	ldr	r1, [r3, #0]
 8010628:	f00d f87e 	bl	801d728 <_b_Tim_Is_OVR>
 801062c:	2800      	cmp	r0, #0
 801062e:	f000 818d 	beq.w	801094c <i_AUDIO_Playback+0x340>
	switch(order){
 8010632:	4bbc      	ldr	r3, [pc, #752]	@ (8010924 <i_AUDIO_Playback+0x318>)
 8010634:	881b      	ldrh	r3, [r3, #0]
 8010636:	2b18      	cmp	r3, #24
 8010638:	f200 818c 	bhi.w	8010954 <i_AUDIO_Playback+0x348>
 801063c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8010640:	00280019 	.word	0x00280019
 8010644:	00460037 	.word	0x00460037
 8010648:	00640055 	.word	0x00640055
 801064c:	00820073 	.word	0x00820073
 8010650:	00a00091 	.word	0x00a00091
 8010654:	00bc00ae 	.word	0x00bc00ae
 8010658:	00d800ca 	.word	0x00d800ca
 801065c:	00f400e6 	.word	0x00f400e6
 8010660:	01100102 	.word	0x01100102
 8010664:	012c011e 	.word	0x012c011e
 8010668:	0148013a 	.word	0x0148013a
 801066c:	01640156 	.word	0x01640156
 8010670:	0178      	.short	0x0178
		 * PdnAna		:	1	: normal	(default)
		 * PdnIbiasgen	:	0	: normal
		 * VrefLo		:	0	: normal	(default)
		 * PdnVrefbuf	:	0	: normal	(default)
		 */
		wr = ES8388_RSVD_MASK_CHIP_CTRL2(0x58);
 8010672:	2358      	movs	r3, #88	@ 0x58
 8010674:	f88d 3007 	strb.w	r3, [sp, #7]
		if(i_Codec_Write(ES8388_REG_CHIP_CTRL2, &wr, 1) != COMM_STAT_OK){return -1;}
 8010678:	2201      	movs	r2, #1
 801067a:	f10d 0107 	add.w	r1, sp, #7
 801067e:	4610      	mov	r0, r2
 8010680:	f7ff fe0e 	bl	80102a0 <i_Codec_Write>
 8010684:	2801      	cmp	r0, #1
 8010686:	f000 8101 	beq.w	801088c <i_AUDIO_Playback+0x280>
 801068a:	f04f 30ff 	mov.w	r0, #4294967295
 801068e:	e15e      	b.n	801094e <i_AUDIO_Playback+0x342>
		 * PdnAna		: 0	: normal
		 * PdnIbiasgen	: 0	: normal
		 * VrefLo		: 0	: normal	(default)
		 * PdnVrefbuf	: 0	: normal	(default)
		 */
		wr = ES8388_RSVD_MASK_CHIP_CTRL2(0x50);
 8010690:	2350      	movs	r3, #80	@ 0x50
 8010692:	f88d 3007 	strb.w	r3, [sp, #7]
		if(i_Codec_Write(ES8388_REG_CHIP_CTRL2, &wr, 1) != COMM_STAT_OK){return -1;}
 8010696:	2201      	movs	r2, #1
 8010698:	f10d 0107 	add.w	r1, sp, #7
 801069c:	4610      	mov	r0, r2
 801069e:	f7ff fdff 	bl	80102a0 <i_Codec_Write>
 80106a2:	2801      	cmp	r0, #1
 80106a4:	f000 80f2 	beq.w	801088c <i_AUDIO_Playback+0x280>
 80106a8:	f04f 30ff 	mov.w	r0, #4294967295
 80106ac:	e14f      	b.n	801094e <i_AUDIO_Playback+0x342>
		 * ADCDLL_PDN	: 0	: normal (default)
		 * DACDLL_PDN	: 0 : normal (default)
		 * adcVref_PDN	: 1	: ADC analog reference power down (default)
		 * dacVref_PDN	: 1 : DAC analog reference power down (default)
		 */
		wr = 0xF3;
 80106ae:	23f3      	movs	r3, #243	@ 0xf3
 80106b0:	f88d 3007 	strb.w	r3, [sp, #7]
		if(i_Codec_Write(ES8388_REG_CHIP_PWR, &wr, 1) != COMM_STAT_OK){return -1;}
 80106b4:	2201      	movs	r2, #1
 80106b6:	f10d 0107 	add.w	r1, sp, #7
 80106ba:	2002      	movs	r0, #2
 80106bc:	f7ff fdf0 	bl	80102a0 <i_Codec_Write>
 80106c0:	2801      	cmp	r0, #1
 80106c2:	f000 80e3 	beq.w	801088c <i_AUDIO_Playback+0x280>
 80106c6:	f04f 30ff 	mov.w	r0, #4294967295
 80106ca:	e140      	b.n	801094e <i_AUDIO_Playback+0x342>
		 * ADCDLL_PDN	: 0	: normal (default)
		 * DACDLL_PDN	: 0 : normal (default)
		 * adcVref_PDN	: 0	: ADC analog reference power up
		 * dacVref_PDN	: 0 : DAC analog reference power up
		 */
		wr = 0xF0;
 80106cc:	23f0      	movs	r3, #240	@ 0xf0
 80106ce:	f88d 3007 	strb.w	r3, [sp, #7]
		if(i_Codec_Write(ES8388_REG_CHIP_PWR, &wr, 1) != COMM_STAT_OK){return -1;}
 80106d2:	2201      	movs	r2, #1
 80106d4:	f10d 0107 	add.w	r1, sp, #7
 80106d8:	2002      	movs	r0, #2
 80106da:	f7ff fde1 	bl	80102a0 <i_Codec_Write>
 80106de:	2801      	cmp	r0, #1
 80106e0:	f000 80d4 	beq.w	801088c <i_AUDIO_Playback+0x280>
 80106e4:	f04f 30ff 	mov.w	r0, #4294967295
 80106e8:	e131      	b.n	801094e <i_AUDIO_Playback+0x342>
		 * mclk_dis		: 0	: normal (default)
		 * adc_dll_pwd	: 0	: normal (default)
		 * dac_dll_pwd	: 0	: normal (default)
		 * RSVD			: 00
		 */
		wr = ES8388_RSVD_MASK_DAC_CTRL21(0x80);
 80106ea:	2380      	movs	r3, #128	@ 0x80
 80106ec:	f88d 3007 	strb.w	r3, [sp, #7]
		if(i_Codec_Write(ES8388_REG_DAC_CTRL21, &wr, 1) != COMM_STAT_OK){return -1;}
 80106f0:	2201      	movs	r2, #1
 80106f2:	f10d 0107 	add.w	r1, sp, #7
 80106f6:	202b      	movs	r0, #43	@ 0x2b
 80106f8:	f7ff fdd2 	bl	80102a0 <i_Codec_Write>
 80106fc:	2801      	cmp	r0, #1
 80106fe:	f000 80c5 	beq.w	801088c <i_AUDIO_Playback+0x280>
 8010702:	f04f 30ff 	mov.w	r0, #4294967295
 8010706:	e122      	b.n	801094e <i_AUDIO_Playback+0x342>
		 * SameFs	: 1		: ADC Fs is the same as DAC Fs
		 * SeqEn	: 0		: internal power up/down sequence disable (default)
		 * EnRef	: 1		: enable reference (default)
		 * VMIDSEL	: 10	: 500 k divider enabled (default)
		 */
		wr = 0x36;
 8010708:	2336      	movs	r3, #54	@ 0x36
 801070a:	f88d 3007 	strb.w	r3, [sp, #7]
		if(i_Codec_Write(ES8388_REG_CHIP_CTRL1, &wr, 1) != COMM_STAT_OK){return -1;}
 801070e:	2201      	movs	r2, #1
 8010710:	f10d 0107 	add.w	r1, sp, #7
 8010714:	2000      	movs	r0, #0
 8010716:	f7ff fdc3 	bl	80102a0 <i_Codec_Write>
 801071a:	2801      	cmp	r0, #1
 801071c:	f000 80b6 	beq.w	801088c <i_AUDIO_Playback+0x280>
 8010720:	f04f 30ff 	mov.w	r0, #4294967295
 8010724:	e113      	b.n	801094e <i_AUDIO_Playback+0x342>
		 * MCLKDIV2	: 0		: MCLK not divide (default)
		 * BCLK_INV	: 0		: normal (default)
		 * BCLKDIV	: 00000	: master mode BCLK generated automatically based on the clock table (default)
		 */
		wr = 0x00;	// -> 32 (16 * 2)	: 11011	: 1B
		wr = 0x1B;
 8010726:	231b      	movs	r3, #27
 8010728:	f88d 3007 	strb.w	r3, [sp, #7]
		if(i_Codec_Write(ES8388_REG_MASTER_CTRL, &wr, 1) != COMM_STAT_OK){return -1;}
 801072c:	2201      	movs	r2, #1
 801072e:	f10d 0107 	add.w	r1, sp, #7
 8010732:	2008      	movs	r0, #8
 8010734:	f7ff fdb4 	bl	80102a0 <i_Codec_Write>
 8010738:	2801      	cmp	r0, #1
 801073a:	f000 80a7 	beq.w	801088c <i_AUDIO_Playback+0x280>
 801073e:	f04f 30ff 	mov.w	r0, #4294967295
 8010742:	e104      	b.n	801094e <i_AUDIO_Playback+0x342>
	case 7:
		//power up DAC	: 0x00
		/*
		 * PdnDACL	: 0	: left DAC power up
		 */
		wr = ES8388_RSVD_MASK_DAC_PWR(0x00);
 8010744:	2300      	movs	r3, #0
 8010746:	f88d 3007 	strb.w	r3, [sp, #7]
		if(i_Codec_Write(ES8388_REG_DAC_PWR, &wr, 1) != COMM_STAT_OK){return -1;}
 801074a:	2201      	movs	r2, #1
 801074c:	f10d 0107 	add.w	r1, sp, #7
 8010750:	2004      	movs	r0, #4
 8010752:	f7ff fda5 	bl	80102a0 <i_Codec_Write>
 8010756:	2801      	cmp	r0, #1
 8010758:	f000 8098 	beq.w	801088c <i_AUDIO_Playback+0x280>
 801075c:	f04f 30ff 	mov.w	r0, #4294967295
 8010760:	e0f5      	b.n	801094e <i_AUDIO_Playback+0x342>
		break;
	case 8:
		//low power setting	: 0x00
		wr = ES8388_RSVD_MASK_CHIP_LPWR1(0x00);
 8010762:	2300      	movs	r3, #0
 8010764:	f88d 3007 	strb.w	r3, [sp, #7]
		if(i_Codec_Write(ES8388_REG_CHIP_LPWR1, &wr, 1) != COMM_STAT_OK){return -1;}
 8010768:	2201      	movs	r2, #1
 801076a:	f10d 0107 	add.w	r1, sp, #7
 801076e:	2005      	movs	r0, #5
 8010770:	f7ff fd96 	bl	80102a0 <i_Codec_Write>
 8010774:	2801      	cmp	r0, #1
 8010776:	f000 8089 	beq.w	801088c <i_AUDIO_Playback+0x280>
 801077a:	f04f 30ff 	mov.w	r0, #4294967295
 801077e:	e0e6      	b.n	801094e <i_AUDIO_Playback+0x342>
		break;
	case 9:
		//low power setting : 0xC3
		wr = ES8388_RSVD_MASK_CHIP_LPWR2(0xC3);
 8010780:	23c3      	movs	r3, #195	@ 0xc3
 8010782:	f88d 3007 	strb.w	r3, [sp, #7]
		if(i_Codec_Write(ES8388_REG_CHIP_LPWR2, &wr, 1) != COMM_STAT_OK){return -1;}
 8010786:	2201      	movs	r2, #1
 8010788:	f10d 0107 	add.w	r1, sp, #7
 801078c:	2006      	movs	r0, #6
 801078e:	f7ff fd87 	bl	80102a0 <i_Codec_Write>
 8010792:	2801      	cmp	r0, #1
 8010794:	d07a      	beq.n	801088c <i_AUDIO_Playback+0x280>
 8010796:	f04f 30ff 	mov.w	r0, #4294967295
 801079a:	e0d8      	b.n	801094e <i_AUDIO_Playback+0x342>
		//DAC I2S - 16bit	: 0x18 (change?)	(-> 0x5E -> 0x1E)
		wr = ES8388_RSVD_MASK_DAC_CTRL1(0x18);
		if(i_Codec_Write(ES8388_REG_DAC_CTRL1, &wr, 1) != COMM_STAT_OK){return -1;}
#else
		//DAC I2S - 16bit	: 0x18
		wr = ES8388_RSVD_MASK_DAC_CTRL1(0x18);
 801079c:	2318      	movs	r3, #24
 801079e:	f88d 3007 	strb.w	r3, [sp, #7]
		if(i_Codec_Write(ES8388_REG_DAC_CTRL1, &wr, 1) != COMM_STAT_OK){return -1;}
 80107a2:	2201      	movs	r2, #1
 80107a4:	f10d 0107 	add.w	r1, sp, #7
 80107a8:	2017      	movs	r0, #23
 80107aa:	f7ff fd79 	bl	80102a0 <i_Codec_Write>
 80107ae:	2801      	cmp	r0, #1
 80107b0:	d06c      	beq.n	801088c <i_AUDIO_Playback+0x280>
 80107b2:	f04f 30ff 	mov.w	r0, #4294967295
 80107b6:	e0ca      	b.n	801094e <i_AUDIO_Playback+0x342>
#endif
		break;
	case 11:
		//DACLRCK = MCLK / 256	: 0x02 (256)
		wr = ES8388_RSVD_MASK_DAC_CTRL2(0x02);
 80107b8:	2302      	movs	r3, #2
 80107ba:	f88d 3007 	strb.w	r3, [sp, #7]
		if(i_Codec_Write(ES8388_REG_DAC_CTRL2, &wr, 1) != COMM_STAT_OK){return -1;}
 80107be:	2201      	movs	r2, #1
 80107c0:	f10d 0107 	add.w	r1, sp, #7
 80107c4:	2018      	movs	r0, #24
 80107c6:	f7ff fd6b 	bl	80102a0 <i_Codec_Write>
 80107ca:	2801      	cmp	r0, #1
 80107cc:	d05e      	beq.n	801088c <i_AUDIO_Playback+0x280>
 80107ce:	f04f 30ff 	mov.w	r0, #4294967295
 80107d2:	e0bc      	b.n	801094e <i_AUDIO_Playback+0x342>
		break;
	case 12:
		//DAC volume 0 dB	: 0x00 (left)
		wr = 0x00;
 80107d4:	2300      	movs	r3, #0
 80107d6:	f88d 3007 	strb.w	r3, [sp, #7]
		if(i_Codec_Write(ES8388_REG_DAC_CTRL4, &wr, 1) != COMM_STAT_OK){return -1;}
 80107da:	2201      	movs	r2, #1
 80107dc:	f10d 0107 	add.w	r1, sp, #7
 80107e0:	201a      	movs	r0, #26
 80107e2:	f7ff fd5d 	bl	80102a0 <i_Codec_Write>
 80107e6:	2801      	cmp	r0, #1
 80107e8:	d050      	beq.n	801088c <i_AUDIO_Playback+0x280>
 80107ea:	f04f 30ff 	mov.w	r0, #4294967295
 80107ee:	e0ae      	b.n	801094e <i_AUDIO_Playback+0x342>
		break;
	case 13:
		//DAC volume 0 dB	: 0x00 (right)
		wr = 0x00;
 80107f0:	2300      	movs	r3, #0
 80107f2:	f88d 3007 	strb.w	r3, [sp, #7]
		if(i_Codec_Write(ES8388_REG_DAC_CTRL5, &wr, 1) != COMM_STAT_OK){return -1;}
 80107f6:	2201      	movs	r2, #1
 80107f8:	f10d 0107 	add.w	r1, sp, #7
 80107fc:	201b      	movs	r0, #27
 80107fe:	f7ff fd4f 	bl	80102a0 <i_Codec_Write>
 8010802:	2801      	cmp	r0, #1
 8010804:	d042      	beq.n	801088c <i_AUDIO_Playback+0x280>
 8010806:	f04f 30ff 	mov.w	r0, #4294967295
 801080a:	e0a0      	b.n	801094e <i_AUDIO_Playback+0x342>
		//DAC_CTRL7	:  mono	: mono	(skip - 0x00)
		wr = 0x00;
		if(i_Codec_Write(ES8388_REG_DAC_CTRL7, &wr, 1) != COMM_STAT_OK){return -1;}
#else
		//DAC_CTRL7	:  mono	: mono	(skip - 0x00)
		wr = 0x00;
 801080c:	2300      	movs	r3, #0
 801080e:	f88d 3007 	strb.w	r3, [sp, #7]
		if(i_Codec_Write(ES8388_REG_DAC_CTRL7, &wr, 1) != COMM_STAT_OK){return -1;}
 8010812:	2201      	movs	r2, #1
 8010814:	f10d 0107 	add.w	r1, sp, #7
 8010818:	201d      	movs	r0, #29
 801081a:	f7ff fd41 	bl	80102a0 <i_Codec_Write>
 801081e:	2801      	cmp	r0, #1
 8010820:	d034      	beq.n	801088c <i_AUDIO_Playback+0x280>
 8010822:	f04f 30ff 	mov.w	r0, #4294967295
 8010826:	e092      	b.n	801094e <i_AUDIO_Playback+0x342>
#endif
		break;
	case 15:
		//Mixer setting for LDAC to LOUT	: 0xB8	(-> 0x38 X)
		wr = ES8388_RSVD_MASK_DAC_CTRL17(0xB8);
 8010828:	23b8      	movs	r3, #184	@ 0xb8
 801082a:	f88d 3007 	strb.w	r3, [sp, #7]
		//wr = ES8388_RSVD_MASK_DAC_CTRL17(0x38);
		if(i_Codec_Write(ES8388_REG_DAC_CTRL17, &wr, 1) != COMM_STAT_OK){return -1;}
 801082e:	2201      	movs	r2, #1
 8010830:	f10d 0107 	add.w	r1, sp, #7
 8010834:	2027      	movs	r0, #39	@ 0x27
 8010836:	f7ff fd33 	bl	80102a0 <i_Codec_Write>
 801083a:	2801      	cmp	r0, #1
 801083c:	d026      	beq.n	801088c <i_AUDIO_Playback+0x280>
 801083e:	f04f 30ff 	mov.w	r0, #4294967295
 8010842:	e084      	b.n	801094e <i_AUDIO_Playback+0x342>
		break;
	case 16:
		//Mixer setting for RDAC to ROUT	: 0xB8	(-> 0x38 X)
		wr = ES8388_RSVD_MASK_DAC_CTRL20(0xB8);
 8010844:	23b8      	movs	r3, #184	@ 0xb8
 8010846:	f88d 3007 	strb.w	r3, [sp, #7]
		//wr = ES8388_RSVD_MASK_DAC_CTRL20(0x38);
		if(i_Codec_Write(ES8388_REG_DAC_CTRL20, &wr, 1) != COMM_STAT_OK){return -1;}
 801084a:	2201      	movs	r2, #1
 801084c:	f10d 0107 	add.w	r1, sp, #7
 8010850:	202a      	movs	r0, #42	@ 0x2a
 8010852:	f7ff fd25 	bl	80102a0 <i_Codec_Write>
 8010856:	2801      	cmp	r0, #1
 8010858:	d018      	beq.n	801088c <i_AUDIO_Playback+0x280>
 801085a:	f04f 30ff 	mov.w	r0, #4294967295
 801085e:	e076      	b.n	801094e <i_AUDIO_Playback+0x342>
		break;
	case 17:
		//startup FSM and DLL	: 0xAA
		wr = 0xAA;
 8010860:	23aa      	movs	r3, #170	@ 0xaa
 8010862:	f88d 3007 	strb.w	r3, [sp, #7]
		if(i_Codec_Write(ES8388_REG_CHIP_PWR, &wr, 1) != COMM_STAT_OK){return -1;}
 8010866:	2201      	movs	r2, #1
 8010868:	f10d 0107 	add.w	r1, sp, #7
 801086c:	2002      	movs	r0, #2
 801086e:	f7ff fd17 	bl	80102a0 <i_Codec_Write>
 8010872:	2801      	cmp	r0, #1
 8010874:	d00a      	beq.n	801088c <i_AUDIO_Playback+0x280>
 8010876:	f04f 30ff 	mov.w	r0, #4294967295
 801087a:	e068      	b.n	801094e <i_AUDIO_Playback+0x342>
		break;
	case 18:
		//Dealy	: 500 ms
		timRef = u32_Tim_1msGet();
 801087c:	f009 fb68 	bl	8019f50 <u32_Tim_1msGet>
 8010880:	4b2a      	ldr	r3, [pc, #168]	@ (801092c <i_AUDIO_Playback+0x320>)
 8010882:	6018      	str	r0, [r3, #0]
		delay = 500;
 8010884:	4b28      	ldr	r3, [pc, #160]	@ (8010928 <i_AUDIO_Playback+0x31c>)
 8010886:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 801088a:	601a      	str	r2, [r3, #0]
		if(i_Codec_Write(ES8388_REG_ADC_PWR, &wr, 1) != COMM_STAT_OK){return -1;}
		break;
	default:
		return 1;
	}
	order++;
 801088c:	4a25      	ldr	r2, [pc, #148]	@ (8010924 <i_AUDIO_Playback+0x318>)
 801088e:	8813      	ldrh	r3, [r2, #0]
 8010890:	3301      	adds	r3, #1
 8010892:	8013      	strh	r3, [r2, #0]
	return 0;
 8010894:	2000      	movs	r0, #0
 8010896:	e05a      	b.n	801094e <i_AUDIO_Playback+0x342>
		wr= ES8388_RSVD_MASK_DAC_CTRL24(0x1C);
 8010898:	231c      	movs	r3, #28
 801089a:	f88d 3007 	strb.w	r3, [sp, #7]
		if(i_Codec_Write(ES8388_REG_DAC_CTRL24, &wr, 1) != COMM_STAT_OK){return -1;}
 801089e:	2201      	movs	r2, #1
 80108a0:	f10d 0107 	add.w	r1, sp, #7
 80108a4:	202e      	movs	r0, #46	@ 0x2e
 80108a6:	f7ff fcfb 	bl	80102a0 <i_Codec_Write>
 80108aa:	2801      	cmp	r0, #1
 80108ac:	d0ee      	beq.n	801088c <i_AUDIO_Playback+0x280>
 80108ae:	f04f 30ff 	mov.w	r0, #4294967295
 80108b2:	e04c      	b.n	801094e <i_AUDIO_Playback+0x342>
		wr = ES8388_RSVD_MASK_DAC_CTRL25(0x1C);
 80108b4:	231c      	movs	r3, #28
 80108b6:	f88d 3007 	strb.w	r3, [sp, #7]
		if(i_Codec_Write(ES8388_REG_DAC_CTRL25, &wr, 1) != COMM_STAT_OK){return -1;}
 80108ba:	2201      	movs	r2, #1
 80108bc:	f10d 0107 	add.w	r1, sp, #7
 80108c0:	202f      	movs	r0, #47	@ 0x2f
 80108c2:	f7ff fced 	bl	80102a0 <i_Codec_Write>
 80108c6:	2801      	cmp	r0, #1
 80108c8:	d0e0      	beq.n	801088c <i_AUDIO_Playback+0x280>
 80108ca:	f04f 30ff 	mov.w	r0, #4294967295
 80108ce:	e03e      	b.n	801094e <i_AUDIO_Playback+0x342>
		wr = ES8388_RSVD_MASK_DAC_CTRL26(0x1C);
 80108d0:	231c      	movs	r3, #28
 80108d2:	f88d 3007 	strb.w	r3, [sp, #7]
		if(i_Codec_Write(ES8388_REG_DAC_CTRL26, &wr, 1) != COMM_STAT_OK){return -1;}
 80108d6:	2201      	movs	r2, #1
 80108d8:	f10d 0107 	add.w	r1, sp, #7
 80108dc:	2030      	movs	r0, #48	@ 0x30
 80108de:	f7ff fcdf 	bl	80102a0 <i_Codec_Write>
 80108e2:	2801      	cmp	r0, #1
 80108e4:	d0d2      	beq.n	801088c <i_AUDIO_Playback+0x280>
 80108e6:	f04f 30ff 	mov.w	r0, #4294967295
 80108ea:	e030      	b.n	801094e <i_AUDIO_Playback+0x342>
		wr = ES8388_RSVD_MASK_DAC_CTRL27(0x1C);
 80108ec:	231c      	movs	r3, #28
 80108ee:	f88d 3007 	strb.w	r3, [sp, #7]
		if(i_Codec_Write(ES8388_REG_DAC_CTRL27, &wr, 1) != COMM_STAT_OK){return -1;}
 80108f2:	2201      	movs	r2, #1
 80108f4:	f10d 0107 	add.w	r1, sp, #7
 80108f8:	2031      	movs	r0, #49	@ 0x31
 80108fa:	f7ff fcd1 	bl	80102a0 <i_Codec_Write>
 80108fe:	2801      	cmp	r0, #1
 8010900:	d0c4      	beq.n	801088c <i_AUDIO_Playback+0x280>
 8010902:	f04f 30ff 	mov.w	r0, #4294967295
 8010906:	e022      	b.n	801094e <i_AUDIO_Playback+0x342>
		wr = ES8388_RSVD_MASK_DAC_PWR(0x30);
 8010908:	2330      	movs	r3, #48	@ 0x30
 801090a:	f88d 3007 	strb.w	r3, [sp, #7]
		if(i_Codec_Write(ES8388_REG_DAC_PWR, &wr, 1) != COMM_STAT_OK){return -1;}
 801090e:	2201      	movs	r2, #1
 8010910:	f10d 0107 	add.w	r1, sp, #7
 8010914:	2004      	movs	r0, #4
 8010916:	f7ff fcc3 	bl	80102a0 <i_Codec_Write>
 801091a:	2801      	cmp	r0, #1
 801091c:	d0b6      	beq.n	801088c <i_AUDIO_Playback+0x280>
 801091e:	f04f 30ff 	mov.w	r0, #4294967295
 8010922:	e014      	b.n	801094e <i_AUDIO_Playback+0x342>
 8010924:	24001704 	.word	0x24001704
 8010928:	240016fc 	.word	0x240016fc
 801092c:	24001700 	.word	0x24001700
		wr = 0xFF;
 8010930:	23ff      	movs	r3, #255	@ 0xff
 8010932:	f88d 3007 	strb.w	r3, [sp, #7]
		if(i_Codec_Write(ES8388_REG_ADC_PWR, &wr, 1) != COMM_STAT_OK){return -1;}
 8010936:	2201      	movs	r2, #1
 8010938:	f10d 0107 	add.w	r1, sp, #7
 801093c:	2003      	movs	r0, #3
 801093e:	f7ff fcaf 	bl	80102a0 <i_Codec_Write>
 8010942:	2801      	cmp	r0, #1
 8010944:	d0a2      	beq.n	801088c <i_AUDIO_Playback+0x280>
 8010946:	f04f 30ff 	mov.w	r0, #4294967295
 801094a:	e000      	b.n	801094e <i_AUDIO_Playback+0x342>
	if(!_b_Tim_Is_OVR(u32_Tim_1msGet(), timRef, delay)){return false;}
 801094c:	2000      	movs	r0, #0
}
 801094e:	b003      	add	sp, #12
 8010950:	f85d fb04 	ldr.w	pc, [sp], #4
	switch(order){
 8010954:	2001      	movs	r0, #1
 8010956:	e7fa      	b.n	801094e <i_AUDIO_Playback+0x342>

08010958 <e_Codec_Ready>:
e_COMM_STAT_t e_Codec_Ready(){
 8010958:	b508      	push	{r3, lr}
	if(e_codec_config == COMM_STAT_READY && e_codec_evt != COMM_STAT_BUSY){
 801095a:	4b25      	ldr	r3, [pc, #148]	@ (80109f0 <e_Codec_Ready+0x98>)
 801095c:	781b      	ldrb	r3, [r3, #0]
 801095e:	2b00      	cmp	r3, #0
 8010960:	d139      	bne.n	80109d6 <e_Codec_Ready+0x7e>
 8010962:	4b24      	ldr	r3, [pc, #144]	@ (80109f4 <e_Codec_Ready+0x9c>)
 8010964:	781b      	ldrb	r3, [r3, #0]
 8010966:	2b02      	cmp	r3, #2
 8010968:	d035      	beq.n	80109d6 <e_Codec_Ready+0x7e>
		switch(order){
 801096a:	4b23      	ldr	r3, [pc, #140]	@ (80109f8 <e_Codec_Ready+0xa0>)
 801096c:	881b      	ldrh	r3, [r3, #0]
 801096e:	2b04      	cmp	r3, #4
 8010970:	d831      	bhi.n	80109d6 <e_Codec_Ready+0x7e>
 8010972:	e8df f003 	tbb	[pc, r3]
 8010976:	0f03      	.short	0x0f03
 8010978:	291b      	.short	0x291b
 801097a:	33          	.byte	0x33
 801097b:	00          	.byte	0x00
			if(i_AUDIO_Reset(&init) != 1){break;}
 801097c:	481f      	ldr	r0, [pc, #124]	@ (80109fc <e_Codec_Ready+0xa4>)
 801097e:	f7ff fdf7 	bl	8010570 <i_AUDIO_Reset>
 8010982:	2801      	cmp	r0, #1
 8010984:	d127      	bne.n	80109d6 <e_Codec_Ready+0x7e>
			order++;
 8010986:	4a1c      	ldr	r2, [pc, #112]	@ (80109f8 <e_Codec_Ready+0xa0>)
 8010988:	8813      	ldrh	r3, [r2, #0]
 801098a:	3301      	adds	r3, #1
 801098c:	8013      	strh	r3, [r2, #0]
			init = 1;
 801098e:	4b1b      	ldr	r3, [pc, #108]	@ (80109fc <e_Codec_Ready+0xa4>)
 8010990:	2201      	movs	r2, #1
 8010992:	601a      	str	r2, [r3, #0]
			if(i_AUDIO_Playback(&init) != 1){break;}
 8010994:	4819      	ldr	r0, [pc, #100]	@ (80109fc <e_Codec_Ready+0xa4>)
 8010996:	f7ff fe39 	bl	801060c <i_AUDIO_Playback>
 801099a:	2801      	cmp	r0, #1
 801099c:	d11b      	bne.n	80109d6 <e_Codec_Ready+0x7e>
			order++;
 801099e:	4a16      	ldr	r2, [pc, #88]	@ (80109f8 <e_Codec_Ready+0xa0>)
 80109a0:	8813      	ldrh	r3, [r2, #0]
 80109a2:	3301      	adds	r3, #1
 80109a4:	8013      	strh	r3, [r2, #0]
			init = 1;
 80109a6:	4b15      	ldr	r3, [pc, #84]	@ (80109fc <e_Codec_Ready+0xa4>)
 80109a8:	2201      	movs	r2, #1
 80109aa:	601a      	str	r2, [r3, #0]
			if(i_AUDIO_DAC_Digital_Volume(&init, 0, 0) != 1){break;}
 80109ac:	2200      	movs	r2, #0
 80109ae:	4611      	mov	r1, r2
 80109b0:	4812      	ldr	r0, [pc, #72]	@ (80109fc <e_Codec_Ready+0xa4>)
 80109b2:	f7ff fcd7 	bl	8010364 <i_AUDIO_DAC_Digital_Volume>
 80109b6:	2801      	cmp	r0, #1
 80109b8:	d10d      	bne.n	80109d6 <e_Codec_Ready+0x7e>
			order++;
 80109ba:	4a0f      	ldr	r2, [pc, #60]	@ (80109f8 <e_Codec_Ready+0xa0>)
 80109bc:	8813      	ldrh	r3, [r2, #0]
 80109be:	3301      	adds	r3, #1
 80109c0:	8013      	strh	r3, [r2, #0]
			init = 1;
 80109c2:	4b0e      	ldr	r3, [pc, #56]	@ (80109fc <e_Codec_Ready+0xa4>)
 80109c4:	2201      	movs	r2, #1
 80109c6:	601a      	str	r2, [r3, #0]
			if(i_AUDIO_DAC_Analog_Volume(&init, AUDIO_OUT_OUT1, MODE_SOUND_VOLUME_INIT * 10) != 1){break;}
 80109c8:	2232      	movs	r2, #50	@ 0x32
 80109ca:	2104      	movs	r1, #4
 80109cc:	480b      	ldr	r0, [pc, #44]	@ (80109fc <e_Codec_Ready+0xa4>)
 80109ce:	f7ff fd09 	bl	80103e4 <i_AUDIO_DAC_Analog_Volume>
 80109d2:	2801      	cmp	r0, #1
 80109d4:	d002      	beq.n	80109dc <e_Codec_Ready+0x84>
	return e_codec_config;
 80109d6:	4b06      	ldr	r3, [pc, #24]	@ (80109f0 <e_Codec_Ready+0x98>)
 80109d8:	7818      	ldrb	r0, [r3, #0]
}
 80109da:	bd08      	pop	{r3, pc}
			order = 0;
 80109dc:	4b06      	ldr	r3, [pc, #24]	@ (80109f8 <e_Codec_Ready+0xa0>)
 80109de:	2200      	movs	r2, #0
 80109e0:	801a      	strh	r2, [r3, #0]
			init = 1;
 80109e2:	4b06      	ldr	r3, [pc, #24]	@ (80109fc <e_Codec_Ready+0xa4>)
 80109e4:	2201      	movs	r2, #1
 80109e6:	601a      	str	r2, [r3, #0]
			return e_codec_config = COMM_STAT_DONE;
 80109e8:	2004      	movs	r0, #4
 80109ea:	4b01      	ldr	r3, [pc, #4]	@ (80109f0 <e_Codec_Ready+0x98>)
 80109ec:	7018      	strb	r0, [r3, #0]
 80109ee:	e7f4      	b.n	80109da <e_Codec_Ready+0x82>
 80109f0:	24001735 	.word	0x24001735
 80109f4:	24001734 	.word	0x24001734
 80109f8:	24001720 	.word	0x24001720
 80109fc:	24000014 	.word	0x24000014

08010a00 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8010a00:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8010a02:	4903      	ldr	r1, [pc, #12]	@ (8010a10 <MX_FATFS_Init+0x10>)
 8010a04:	4803      	ldr	r0, [pc, #12]	@ (8010a14 <MX_FATFS_Init+0x14>)
 8010a06:	f007 ff4d 	bl	80188a4 <FATFS_LinkDriver>
 8010a0a:	4b03      	ldr	r3, [pc, #12]	@ (8010a18 <MX_FATFS_Init+0x18>)
 8010a0c:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8010a0e:	bd08      	pop	{r3, pc}
 8010a10:	24001740 	.word	0x24001740
 8010a14:	08023784 	.word	0x08023784
 8010a18:	24001744 	.word	0x24001744

08010a1c <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */
}
 8010a1c:	2000      	movs	r0, #0
 8010a1e:	4770      	bx	lr

08010a20 <MX_FATFS_DeInit>:

/* USER CODE BEGIN Application */
void MX_FATFS_DeInit(void)
{
 8010a20:	b508      	push	{r3, lr}
	retSD = FATFS_UnLinkDriver(SDPath);
 8010a22:	4803      	ldr	r0, [pc, #12]	@ (8010a30 <MX_FATFS_DeInit+0x10>)
 8010a24:	f007 ff62 	bl	80188ec <FATFS_UnLinkDriver>
 8010a28:	4b02      	ldr	r3, [pc, #8]	@ (8010a34 <MX_FATFS_DeInit+0x14>)
 8010a2a:	7018      	strb	r0, [r3, #0]
}
 8010a2c:	bd08      	pop	{r3, pc}
 8010a2e:	bf00      	nop
 8010a30:	24001740 	.word	0x24001740
 8010a34:	24001744 	.word	0x24001744

08010a38 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8010a38:	b508      	push	{r3, lr}
 8010a3a:	4613      	mov	r3, r2
  uint8_t sd_state = MSD_OK;

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd2, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8010a3c:	460a      	mov	r2, r1
 8010a3e:	4601      	mov	r1, r0
 8010a40:	4803      	ldr	r0, [pc, #12]	@ (8010a50 <BSP_SD_WriteBlocks_DMA+0x18>)
 8010a42:	f7fb fc25 	bl	800c290 <HAL_SD_WriteBlocks_DMA>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 8010a46:	3800      	subs	r0, #0
 8010a48:	bf18      	it	ne
 8010a4a:	2001      	movne	r0, #1
 8010a4c:	bd08      	pop	{r3, pc}
 8010a4e:	bf00      	nop
 8010a50:	24000c98 	.word	0x24000c98

08010a54 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8010a54:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd2) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8010a56:	4803      	ldr	r0, [pc, #12]	@ (8010a64 <BSP_SD_GetCardState+0x10>)
 8010a58:	f7fc f882 	bl	800cb60 <HAL_SD_GetCardState>
}
 8010a5c:	3804      	subs	r0, #4
 8010a5e:	bf18      	it	ne
 8010a60:	2001      	movne	r0, #1
 8010a62:	bd08      	pop	{r3, pc}
 8010a64:	24000c98 	.word	0x24000c98

08010a68 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8010a68:	b508      	push	{r3, lr}
 8010a6a:	4601      	mov	r1, r0
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd2, CardInfo);
 8010a6c:	4801      	ldr	r0, [pc, #4]	@ (8010a74 <BSP_SD_GetCardInfo+0xc>)
 8010a6e:	f7fb ff7f 	bl	800c970 <HAL_SD_GetCardInfo>
}
 8010a72:	bd08      	pop	{r3, pc}
 8010a74:	24000c98 	.word	0x24000c98

08010a78 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8010a78:	b508      	push	{r3, lr}
  BSP_SD_WriteCpltCallback();
 8010a7a:	f000 f9f5 	bl	8010e68 <BSP_SD_WriteCpltCallback>
}
 8010a7e:	bd08      	pop	{r3, pc}

08010a80 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8010a80:	b508      	push	{r3, lr}
  BSP_SD_ReadCpltCallback();
 8010a82:	f000 f9f7 	bl	8010e74 <BSP_SD_ReadCpltCallback>
}
 8010a86:	bd08      	pop	{r3, pc}

08010a88 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8010a88:	b500      	push	{lr}
 8010a8a:	b083      	sub	sp, #12
  __IO uint8_t status = SD_PRESENT;
 8010a8c:	2301      	movs	r3, #1
 8010a8e:	f88d 3007 	strb.w	r3, [sp, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8010a92:	f000 f809 	bl	8010aa8 <BSP_PlatformIsDetected>
 8010a96:	b910      	cbnz	r0, 8010a9e <BSP_SD_IsDetected+0x16>
  {
    status = SD_NOT_PRESENT;
 8010a98:	2300      	movs	r3, #0
 8010a9a:	f88d 3007 	strb.w	r3, [sp, #7]
  }

  return status;
 8010a9e:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8010aa2:	b003      	add	sp, #12
 8010aa4:	f85d fb04 	ldr.w	pc, [sp], #4

08010aa8 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8010aa8:	b508      	push	{r3, lr}
    uint8_t status = SD_PRESENT;
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8010aaa:	2120      	movs	r1, #32
 8010aac:	4803      	ldr	r0, [pc, #12]	@ (8010abc <BSP_PlatformIsDetected+0x14>)
 8010aae:	f7f6 fbe9 	bl	8007284 <HAL_GPIO_ReadPin>
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
}
 8010ab2:	fab0 f080 	clz	r0, r0
 8010ab6:	0940      	lsrs	r0, r0, #5
 8010ab8:	bd08      	pop	{r3, pc}
 8010aba:	bf00      	nop
 8010abc:	58020c00 	.word	0x58020c00

08010ac0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8010ac0:	b508      	push	{r3, lr}
  Stat = STA_NOINIT;
 8010ac2:	4b08      	ldr	r3, [pc, #32]	@ (8010ae4 <SD_initialize+0x24>)
 8010ac4:	2201      	movs	r2, #1
 8010ac6:	701a      	strb	r2, [r3, #0]
  if(BSP_SD_GetCardState() == MSD_OK)
 8010ac8:	f7ff ffc4 	bl	8010a54 <BSP_SD_GetCardState>
 8010acc:	b920      	cbnz	r0, 8010ad8 <SD_initialize+0x18>
    Stat &= ~STA_NOINIT;
 8010ace:	4a05      	ldr	r2, [pc, #20]	@ (8010ae4 <SD_initialize+0x24>)
 8010ad0:	7813      	ldrb	r3, [r2, #0]
 8010ad2:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8010ad6:	7013      	strb	r3, [r2, #0]
  return Stat;
 8010ad8:	4b02      	ldr	r3, [pc, #8]	@ (8010ae4 <SD_initialize+0x24>)
 8010ada:	781a      	ldrb	r2, [r3, #0]
 8010adc:	b2d2      	uxtb	r2, r2
  {
    Stat = SD_CheckStatus(lun);
  }

#else
  Stat = SD_CheckStatus(lun);
 8010ade:	701a      	strb	r2, [r3, #0]
#endif

  return Stat;
 8010ae0:	7818      	ldrb	r0, [r3, #0]
}
 8010ae2:	bd08      	pop	{r3, pc}
 8010ae4:	24000018 	.word	0x24000018

08010ae8 <SD_CheckStatusWithTimeout>:
{
 8010ae8:	b538      	push	{r3, r4, r5, lr}
 8010aea:	4605      	mov	r5, r0
  uint32_t timer = HAL_GetTick();
 8010aec:	f7f2 fb72 	bl	80031d4 <HAL_GetTick>
 8010af0:	4604      	mov	r4, r0
  while(HAL_GetTick() - timer < timeout)
 8010af2:	f7f2 fb6f 	bl	80031d4 <HAL_GetTick>
 8010af6:	1b00      	subs	r0, r0, r4
 8010af8:	42a8      	cmp	r0, r5
 8010afa:	d205      	bcs.n	8010b08 <SD_CheckStatusWithTimeout+0x20>
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8010afc:	f7ff ffaa 	bl	8010a54 <BSP_SD_GetCardState>
 8010b00:	2800      	cmp	r0, #0
 8010b02:	d1f6      	bne.n	8010af2 <SD_CheckStatusWithTimeout+0xa>
      return 0;
 8010b04:	2000      	movs	r0, #0
 8010b06:	e001      	b.n	8010b0c <SD_CheckStatusWithTimeout+0x24>
  return -1;
 8010b08:	f04f 30ff 	mov.w	r0, #4294967295
}
 8010b0c:	bd38      	pop	{r3, r4, r5, pc}
	...

08010b10 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8010b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b14:	b085      	sub	sp, #20
 8010b16:	468b      	mov	fp, r1
 8010b18:	9203      	str	r2, [sp, #12]
 8010b1a:	4699      	mov	r9, r3
 8010b1c:	2300      	movs	r3, #0
 8010b1e:	9302      	str	r3, [sp, #8]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8010b20:	f247 5030 	movw	r0, #30000	@ 0x7530
 8010b24:	f7ff ffe0 	bl	8010ae8 <SD_CheckStatusWithTimeout>
 8010b28:	2800      	cmp	r0, #0
 8010b2a:	f2c0 80a2 	blt.w	8010c72 <SD_read+0x162>
  {
    return res;
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 8010b2e:	f01b 0f03 	tst.w	fp, #3
 8010b32:	d00c      	beq.n	8010b4e <SD_read+0x3e>
    else
    {
      /* Slow path, fetch each sector a part and memcpy to destination buffer */
      int i;

      for (i = 0; i < count; i++) {
 8010b34:	f1b9 0f00 	cmp.w	r9, #0
 8010b38:	d006      	beq.n	8010b48 <SD_read+0x38>
 8010b3a:	f04f 0800 	mov.w	r8, #0
        ret = BSP_SD_ReadBlocks_DMA((uint32_t*)scratch, (uint32_t)sector++, 1);
 8010b3e:	f8df a140 	ldr.w	sl, [pc, #320]	@ 8010c80 <SD_read+0x170>
        if (ret == MSD_OK) {
          /* wait until the read is successful or a timeout occurs */

          timeout = HAL_GetTick();
          while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8010b42:	4d4d      	ldr	r5, [pc, #308]	@ (8010c78 <SD_read+0x168>)
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8010b44:	4f4d      	ldr	r7, [pc, #308]	@ (8010c7c <SD_read+0x16c>)
 8010b46:	e06a      	b.n	8010c1e <SD_read+0x10e>
      for (i = 0; i < count; i++) {
 8010b48:	f8cd 9004 	str.w	r9, [sp, #4]
 8010b4c:	e082      	b.n	8010c54 <SD_read+0x144>
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8010b4e:	464a      	mov	r2, r9
 8010b50:	9903      	ldr	r1, [sp, #12]
 8010b52:	4658      	mov	r0, fp
 8010b54:	f009 f9d0 	bl	8019ef8 <BSP_SD_ReadBlocks_DMA>
 8010b58:	b108      	cbz	r0, 8010b5e <SD_read+0x4e>
  DRESULT res = RES_ERROR;
 8010b5a:	2001      	movs	r0, #1
 8010b5c:	e086      	b.n	8010c6c <SD_read+0x15c>
      ReadStatus = 0;
 8010b5e:	4b46      	ldr	r3, [pc, #280]	@ (8010c78 <SD_read+0x168>)
 8010b60:	2200      	movs	r2, #0
 8010b62:	601a      	str	r2, [r3, #0]
      timeout = HAL_GetTick();
 8010b64:	f7f2 fb36 	bl	80031d4 <HAL_GetTick>
 8010b68:	4604      	mov	r4, r0
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8010b6a:	4d43      	ldr	r5, [pc, #268]	@ (8010c78 <SD_read+0x168>)
 8010b6c:	f247 562f 	movw	r6, #29999	@ 0x752f
 8010b70:	682b      	ldr	r3, [r5, #0]
 8010b72:	b923      	cbnz	r3, 8010b7e <SD_read+0x6e>
 8010b74:	f7f2 fb2e 	bl	80031d4 <HAL_GetTick>
 8010b78:	1b00      	subs	r0, r0, r4
 8010b7a:	42b0      	cmp	r0, r6
 8010b7c:	d9f8      	bls.n	8010b70 <SD_read+0x60>
      if (ReadStatus == 0)
 8010b7e:	4b3e      	ldr	r3, [pc, #248]	@ (8010c78 <SD_read+0x168>)
 8010b80:	681b      	ldr	r3, [r3, #0]
 8010b82:	b90b      	cbnz	r3, 8010b88 <SD_read+0x78>
        res = RES_ERROR;
 8010b84:	2001      	movs	r0, #1
 8010b86:	e071      	b.n	8010c6c <SD_read+0x15c>
        ReadStatus = 0;
 8010b88:	4b3b      	ldr	r3, [pc, #236]	@ (8010c78 <SD_read+0x168>)
 8010b8a:	2200      	movs	r2, #0
 8010b8c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8010b8e:	f7f2 fb21 	bl	80031d4 <HAL_GetTick>
 8010b92:	4604      	mov	r4, r0
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8010b94:	f247 552f 	movw	r5, #29999	@ 0x752f
 8010b98:	f7f2 fb1c 	bl	80031d4 <HAL_GetTick>
 8010b9c:	1b03      	subs	r3, r0, r4
 8010b9e:	42ab      	cmp	r3, r5
 8010ba0:	d81d      	bhi.n	8010bde <SD_read+0xce>
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8010ba2:	f7ff ff57 	bl	8010a54 <BSP_SD_GetCardState>
 8010ba6:	2800      	cmp	r0, #0
 8010ba8:	d1f6      	bne.n	8010b98 <SD_read+0x88>
            alignedAddr = (uint32_t)buff & ~0x1F;
 8010baa:	f02b 021f 	bic.w	r2, fp, #31
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
 8010bae:	eb0b 2349 	add.w	r3, fp, r9, lsl #9
 8010bb2:	1a9b      	subs	r3, r3, r2
    if ( dsize > 0 ) { 
 8010bb4:	2b00      	cmp	r3, #0
 8010bb6:	dd59      	ble.n	8010c6c <SD_read+0x15c>
  __ASM volatile ("dsb 0xF":::"memory");
 8010bb8:	f3bf 8f4f 	dsb	sy
 8010bbc:	3b01      	subs	r3, #1
 8010bbe:	f023 031f 	bic.w	r3, r3, #31
 8010bc2:	f102 0120 	add.w	r1, r2, #32
 8010bc6:	440b      	add	r3, r1
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8010bc8:	492c      	ldr	r1, [pc, #176]	@ (8010c7c <SD_read+0x16c>)
 8010bca:	f8c1 225c 	str.w	r2, [r1, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8010bce:	3220      	adds	r2, #32
      } while ( op_size > 0 );
 8010bd0:	429a      	cmp	r2, r3
 8010bd2:	d1fa      	bne.n	8010bca <SD_read+0xba>
 8010bd4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8010bd8:	f3bf 8f6f 	isb	sy
}
 8010bdc:	e046      	b.n	8010c6c <SD_read+0x15c>
  DRESULT res = RES_ERROR;
 8010bde:	2001      	movs	r0, #1
 8010be0:	e044      	b.n	8010c6c <SD_read+0x15c>
          {
          }
          if (ReadStatus == 0)
 8010be2:	682b      	ldr	r3, [r5, #0]
 8010be4:	b3b3      	cbz	r3, 8010c54 <SD_read+0x144>
          {
            res = RES_ERROR;
            break;
          }
          ReadStatus = 0;
 8010be6:	2300      	movs	r3, #0
 8010be8:	602b      	str	r3, [r5, #0]
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8010bea:	4b25      	ldr	r3, [pc, #148]	@ (8010c80 <SD_read+0x170>)
  __ASM volatile ("dsb 0xF":::"memory");
 8010bec:	f3bf 8f4f 	dsb	sy
 8010bf0:	f503 7200 	add.w	r2, r3, #512	@ 0x200
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8010bf4:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8010bf8:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8010bfa:	4293      	cmp	r3, r2
 8010bfc:	d1fa      	bne.n	8010bf4 <SD_read+0xe4>
 8010bfe:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8010c02:	f3bf 8f6f 	isb	sy
          *
          * invalidate the scratch buffer before the next read to get the actual data instead of the cached one
          */
          SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
#endif
          memcpy(buff, scratch, BLOCKSIZE);
 8010c06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010c0a:	4651      	mov	r1, sl
 8010c0c:	9b01      	ldr	r3, [sp, #4]
 8010c0e:	eb0b 2043 	add.w	r0, fp, r3, lsl #9
 8010c12:	f010 fbb8 	bl	8021386 <memcpy>
      for (i = 0; i < count; i++) {
 8010c16:	f108 0801 	add.w	r8, r8, #1
 8010c1a:	45c8      	cmp	r8, r9
 8010c1c:	d018      	beq.n	8010c50 <SD_read+0x140>
 8010c1e:	f8cd 8004 	str.w	r8, [sp, #4]
        ret = BSP_SD_ReadBlocks_DMA((uint32_t*)scratch, (uint32_t)sector++, 1);
 8010c22:	2201      	movs	r2, #1
 8010c24:	9b03      	ldr	r3, [sp, #12]
 8010c26:	eb03 0108 	add.w	r1, r3, r8
 8010c2a:	4650      	mov	r0, sl
 8010c2c:	f009 f964 	bl	8019ef8 <BSP_SD_ReadBlocks_DMA>
        if (ret == MSD_OK) {
 8010c30:	9002      	str	r0, [sp, #8]
 8010c32:	b978      	cbnz	r0, 8010c54 <SD_read+0x144>
          timeout = HAL_GetTick();
 8010c34:	f7f2 face 	bl	80031d4 <HAL_GetTick>
 8010c38:	4604      	mov	r4, r0
          while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8010c3a:	f247 562f 	movw	r6, #29999	@ 0x752f
 8010c3e:	682b      	ldr	r3, [r5, #0]
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d1ce      	bne.n	8010be2 <SD_read+0xd2>
 8010c44:	f7f2 fac6 	bl	80031d4 <HAL_GetTick>
 8010c48:	1b00      	subs	r0, r0, r4
 8010c4a:	42b0      	cmp	r0, r6
 8010c4c:	d9f7      	bls.n	8010c3e <SD_read+0x12e>
 8010c4e:	e7c8      	b.n	8010be2 <SD_read+0xd2>
 8010c50:	f8cd 8004 	str.w	r8, [sp, #4]
        {
          break;
        }
      }

      if ((i == count) && (ret == MSD_OK))
 8010c54:	9b01      	ldr	r3, [sp, #4]
 8010c56:	9a02      	ldr	r2, [sp, #8]
 8010c58:	4599      	cmp	r9, r3
 8010c5a:	bf08      	it	eq
 8010c5c:	2a00      	cmpeq	r2, #0
 8010c5e:	bf0c      	ite	eq
 8010c60:	f04f 0901 	moveq.w	r9, #1
 8010c64:	f04f 0900 	movne.w	r9, #0
 8010c68:	f089 0001 	eor.w	r0, r9, #1
        res = RES_OK;
    }
#endif

  return res;
}
 8010c6c:	b005      	add	sp, #20
 8010c6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return res;
 8010c72:	2001      	movs	r0, #1
 8010c74:	e7fa      	b.n	8010c6c <SD_read+0x15c>
 8010c76:	bf00      	nop
 8010c78:	24001748 	.word	0x24001748
 8010c7c:	e000ed00 	.word	0xe000ed00
 8010c80:	24001760 	.word	0x24001760

08010c84 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8010c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c88:	b083      	sub	sp, #12
 8010c8a:	4689      	mov	r9, r1
 8010c8c:	4693      	mov	fp, r2
 8010c8e:	4698      	mov	r8, r3
 8010c90:	2300      	movs	r3, #0
 8010c92:	461a      	mov	r2, r3
 8010c94:	9300      	str	r3, [sp, #0]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8010c96:	4b52      	ldr	r3, [pc, #328]	@ (8010de0 <SD_write+0x15c>)
 8010c98:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8010c9a:	f247 5030 	movw	r0, #30000	@ 0x7530
 8010c9e:	f7ff ff23 	bl	8010ae8 <SD_CheckStatusWithTimeout>
 8010ca2:	2800      	cmp	r0, #0
 8010ca4:	f2c0 809a 	blt.w	8010ddc <SD_write+0x158>
  {
    return res;
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 8010ca8:	f019 0f03 	tst.w	r9, #3
 8010cac:	d146      	bne.n	8010d3c <SD_write+0xb8>

    /*
    the SCB_CleanDCache_by_Addr() requires a 32-Byte aligned address
    adjust the address and the D-Cache size to clean accordingly.
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
 8010cae:	f029 031f 	bic.w	r3, r9, #31
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
 8010cb2:	eb09 2248 	add.w	r2, r9, r8, lsl #9
 8010cb6:	1ad2      	subs	r2, r2, r3
    if ( dsize > 0 ) { 
 8010cb8:	2a00      	cmp	r2, #0
 8010cba:	dd11      	ble.n	8010ce0 <SD_write+0x5c>
  __ASM volatile ("dsb 0xF":::"memory");
 8010cbc:	f3bf 8f4f 	dsb	sy
 8010cc0:	3a01      	subs	r2, #1
 8010cc2:	f022 021f 	bic.w	r2, r2, #31
 8010cc6:	f103 0120 	add.w	r1, r3, #32
 8010cca:	440a      	add	r2, r1
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8010ccc:	4945      	ldr	r1, [pc, #276]	@ (8010de4 <SD_write+0x160>)
 8010cce:	f8c1 3268 	str.w	r3, [r1, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8010cd2:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8010cd4:	4293      	cmp	r3, r2
 8010cd6:	d1fa      	bne.n	8010cce <SD_write+0x4a>
 8010cd8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8010cdc:	f3bf 8f6f 	isb	sy
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8010ce0:	4642      	mov	r2, r8
 8010ce2:	4659      	mov	r1, fp
 8010ce4:	4648      	mov	r0, r9
 8010ce6:	f7ff fea7 	bl	8010a38 <BSP_SD_WriteBlocks_DMA>
 8010cea:	b108      	cbz	r0, 8010cf0 <SD_write+0x6c>
  DRESULT res = RES_ERROR;
 8010cec:	2001      	movs	r0, #1
 8010cee:	e070      	b.n	8010dd2 <SD_write+0x14e>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8010cf0:	f7f2 fa70 	bl	80031d4 <HAL_GetTick>
 8010cf4:	4604      	mov	r4, r0
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8010cf6:	4d3a      	ldr	r5, [pc, #232]	@ (8010de0 <SD_write+0x15c>)
 8010cf8:	f247 562f 	movw	r6, #29999	@ 0x752f
 8010cfc:	682b      	ldr	r3, [r5, #0]
 8010cfe:	b923      	cbnz	r3, 8010d0a <SD_write+0x86>
 8010d00:	f7f2 fa68 	bl	80031d4 <HAL_GetTick>
 8010d04:	1b00      	subs	r0, r0, r4
 8010d06:	42b0      	cmp	r0, r6
 8010d08:	d9f8      	bls.n	8010cfc <SD_write+0x78>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 8010d0a:	4b35      	ldr	r3, [pc, #212]	@ (8010de0 <SD_write+0x15c>)
 8010d0c:	681b      	ldr	r3, [r3, #0]
 8010d0e:	b90b      	cbnz	r3, 8010d14 <SD_write+0x90>
      {
        res = RES_ERROR;
 8010d10:	2001      	movs	r0, #1
 8010d12:	e05e      	b.n	8010dd2 <SD_write+0x14e>
      }
      else
      {
        WriteStatus = 0;
 8010d14:	4b32      	ldr	r3, [pc, #200]	@ (8010de0 <SD_write+0x15c>)
 8010d16:	2200      	movs	r2, #0
 8010d18:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8010d1a:	f7f2 fa5b 	bl	80031d4 <HAL_GetTick>
 8010d1e:	4604      	mov	r4, r0

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8010d20:	f247 552f 	movw	r5, #29999	@ 0x752f
 8010d24:	f7f2 fa56 	bl	80031d4 <HAL_GetTick>
 8010d28:	1b03      	subs	r3, r0, r4
 8010d2a:	42ab      	cmp	r3, r5
 8010d2c:	d804      	bhi.n	8010d38 <SD_write+0xb4>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8010d2e:	f7ff fe91 	bl	8010a54 <BSP_SD_GetCardState>
 8010d32:	2800      	cmp	r0, #0
 8010d34:	d1f6      	bne.n	8010d24 <SD_write+0xa0>
 8010d36:	e04c      	b.n	8010dd2 <SD_write+0x14e>
  DRESULT res = RES_ERROR;
 8010d38:	2001      	movs	r0, #1
 8010d3a:	e04a      	b.n	8010dd2 <SD_write+0x14e>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8010d3c:	4b2a      	ldr	r3, [pc, #168]	@ (8010de8 <SD_write+0x164>)
  __ASM volatile ("dsb 0xF":::"memory");
 8010d3e:	f3bf 8f4f 	dsb	sy
 8010d42:	f503 7100 	add.w	r1, r3, #512	@ 0x200
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8010d46:	4a27      	ldr	r2, [pc, #156]	@ (8010de4 <SD_write+0x160>)
 8010d48:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8010d4c:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8010d4e:	428b      	cmp	r3, r1
 8010d50:	d1fa      	bne.n	8010d48 <SD_write+0xc4>
 8010d52:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8010d56:	f3bf 8f6f 	isb	sy
      * invalidate the scratch buffer before the next write to get the actual data instead of the cached one
      */
      SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
#endif

      for (i = 0; i < count; i++)
 8010d5a:	f1b8 0f00 	cmp.w	r8, #0
 8010d5e:	d02c      	beq.n	8010dba <SD_write+0x136>
 8010d60:	2700      	movs	r7, #0
      {
        WriteStatus = 0;
 8010d62:	4d1f      	ldr	r5, [pc, #124]	@ (8010de0 <SD_write+0x15c>)

        memcpy((void *)scratch, (void *)buff, BLOCKSIZE);
 8010d64:	f8df a080 	ldr.w	sl, [pc, #128]	@ 8010de8 <SD_write+0x164>
 8010d68:	e005      	b.n	8010d76 <SD_write+0xf2>
          /* wait for a message from the queue or a timeout */
          timeout = HAL_GetTick();
          while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
          {
          }
          if (WriteStatus == 0)
 8010d6a:	682b      	ldr	r3, [r5, #0]
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	d033      	beq.n	8010dd8 <SD_write+0x154>
      for (i = 0; i < count; i++)
 8010d70:	3701      	adds	r7, #1
 8010d72:	4547      	cmp	r7, r8
 8010d74:	d01f      	beq.n	8010db6 <SD_write+0x132>
 8010d76:	9701      	str	r7, [sp, #4]
        WriteStatus = 0;
 8010d78:	2300      	movs	r3, #0
 8010d7a:	602b      	str	r3, [r5, #0]
        memcpy((void *)scratch, (void *)buff, BLOCKSIZE);
 8010d7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010d80:	eb09 2147 	add.w	r1, r9, r7, lsl #9
 8010d84:	4650      	mov	r0, sl
 8010d86:	f010 fafe 	bl	8021386 <memcpy>
        ret = BSP_SD_WriteBlocks_DMA((uint32_t*)scratch, (uint32_t)sector++, 1);
 8010d8a:	2201      	movs	r2, #1
 8010d8c:	eb0b 0107 	add.w	r1, fp, r7
 8010d90:	4650      	mov	r0, sl
 8010d92:	f7ff fe51 	bl	8010a38 <BSP_SD_WriteBlocks_DMA>
        if (ret == MSD_OK) {
 8010d96:	9000      	str	r0, [sp, #0]
 8010d98:	b988      	cbnz	r0, 8010dbe <SD_write+0x13a>
          timeout = HAL_GetTick();
 8010d9a:	f7f2 fa1b 	bl	80031d4 <HAL_GetTick>
 8010d9e:	4604      	mov	r4, r0
          while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8010da0:	f247 562f 	movw	r6, #29999	@ 0x752f
 8010da4:	682b      	ldr	r3, [r5, #0]
 8010da6:	2b00      	cmp	r3, #0
 8010da8:	d1df      	bne.n	8010d6a <SD_write+0xe6>
 8010daa:	f7f2 fa13 	bl	80031d4 <HAL_GetTick>
 8010dae:	1b00      	subs	r0, r0, r4
 8010db0:	42b0      	cmp	r0, r6
 8010db2:	d9f7      	bls.n	8010da4 <SD_write+0x120>
 8010db4:	e7d9      	b.n	8010d6a <SD_write+0xe6>
 8010db6:	463a      	mov	r2, r7
 8010db8:	e002      	b.n	8010dc0 <SD_write+0x13c>
      for (i = 0; i < count; i++)
 8010dba:	4642      	mov	r2, r8
 8010dbc:	e000      	b.n	8010dc0 <SD_write+0x13c>
 8010dbe:	9a01      	ldr	r2, [sp, #4]
        else
        {
          break;
        }
      }
      if ((i == count) && (ret == MSD_OK))
 8010dc0:	9b00      	ldr	r3, [sp, #0]
 8010dc2:	4590      	cmp	r8, r2
 8010dc4:	bf08      	it	eq
 8010dc6:	2b00      	cmpeq	r3, #0
 8010dc8:	bf0c      	ite	eq
 8010dca:	2001      	moveq	r0, #1
 8010dcc:	2000      	movne	r0, #0
 8010dce:	f080 0001 	eor.w	r0, r0, #1
        res = RES_OK;
    }
#endif
  return res;
}
 8010dd2:	b003      	add	sp, #12
 8010dd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010dd8:	9a01      	ldr	r2, [sp, #4]
 8010dda:	e7f1      	b.n	8010dc0 <SD_write+0x13c>
    return res;
 8010ddc:	2001      	movs	r0, #1
 8010dde:	e7f8      	b.n	8010dd2 <SD_write+0x14e>
 8010de0:	2400174c 	.word	0x2400174c
 8010de4:	e000ed00 	.word	0xe000ed00
 8010de8:	24001760 	.word	0x24001760

08010dec <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8010dec:	b530      	push	{r4, r5, lr}
 8010dee:	b08b      	sub	sp, #44	@ 0x2c
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8010df0:	4b13      	ldr	r3, [pc, #76]	@ (8010e40 <SD_ioctl+0x54>)
 8010df2:	7818      	ldrb	r0, [r3, #0]
 8010df4:	f010 0401 	ands.w	r4, r0, #1
 8010df8:	d11b      	bne.n	8010e32 <SD_ioctl+0x46>
 8010dfa:	4615      	mov	r5, r2

  switch (cmd)
 8010dfc:	2903      	cmp	r1, #3
 8010dfe:	d81c      	bhi.n	8010e3a <SD_ioctl+0x4e>
 8010e00:	e8df f001 	tbb	[pc, r1]
 8010e04:	100a0402 	.word	0x100a0402
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8010e08:	460c      	mov	r4, r1
 8010e0a:	e013      	b.n	8010e34 <SD_ioctl+0x48>
    break;

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8010e0c:	a801      	add	r0, sp, #4
 8010e0e:	f7ff fe2b 	bl	8010a68 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8010e12:	9b07      	ldr	r3, [sp, #28]
 8010e14:	602b      	str	r3, [r5, #0]
    res = RES_OK;
    break;
 8010e16:	e00d      	b.n	8010e34 <SD_ioctl+0x48>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8010e18:	a801      	add	r0, sp, #4
 8010e1a:	f7ff fe25 	bl	8010a68 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8010e1e:	9b08      	ldr	r3, [sp, #32]
 8010e20:	802b      	strh	r3, [r5, #0]
    res = RES_OK;
    break;
 8010e22:	e007      	b.n	8010e34 <SD_ioctl+0x48>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8010e24:	a801      	add	r0, sp, #4
 8010e26:	f7ff fe1f 	bl	8010a68 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8010e2a:	9b08      	ldr	r3, [sp, #32]
 8010e2c:	0a5b      	lsrs	r3, r3, #9
 8010e2e:	602b      	str	r3, [r5, #0]
    res = RES_OK;
    break;
 8010e30:	e000      	b.n	8010e34 <SD_ioctl+0x48>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8010e32:	2403      	movs	r4, #3
  default:
    res = RES_PARERR;
  }

  return res;
}
 8010e34:	4620      	mov	r0, r4
 8010e36:	b00b      	add	sp, #44	@ 0x2c
 8010e38:	bd30      	pop	{r4, r5, pc}
  switch (cmd)
 8010e3a:	2404      	movs	r4, #4
 8010e3c:	e7fa      	b.n	8010e34 <SD_ioctl+0x48>
 8010e3e:	bf00      	nop
 8010e40:	24000018 	.word	0x24000018

08010e44 <SD_status>:
{
 8010e44:	b508      	push	{r3, lr}
  Stat = STA_NOINIT;
 8010e46:	4b07      	ldr	r3, [pc, #28]	@ (8010e64 <SD_status+0x20>)
 8010e48:	2201      	movs	r2, #1
 8010e4a:	701a      	strb	r2, [r3, #0]
  if(BSP_SD_GetCardState() == MSD_OK)
 8010e4c:	f7ff fe02 	bl	8010a54 <BSP_SD_GetCardState>
 8010e50:	b920      	cbnz	r0, 8010e5c <SD_status+0x18>
    Stat &= ~STA_NOINIT;
 8010e52:	4a04      	ldr	r2, [pc, #16]	@ (8010e64 <SD_status+0x20>)
 8010e54:	7813      	ldrb	r3, [r2, #0]
 8010e56:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8010e5a:	7013      	strb	r3, [r2, #0]
  return Stat;
 8010e5c:	4b01      	ldr	r3, [pc, #4]	@ (8010e64 <SD_status+0x20>)
 8010e5e:	7818      	ldrb	r0, [r3, #0]
}
 8010e60:	bd08      	pop	{r3, pc}
 8010e62:	bf00      	nop
 8010e64:	24000018 	.word	0x24000018

08010e68 <BSP_SD_WriteCpltCallback>:
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{

  WriteStatus = 1;
 8010e68:	4b01      	ldr	r3, [pc, #4]	@ (8010e70 <BSP_SD_WriteCpltCallback+0x8>)
 8010e6a:	2201      	movs	r2, #1
 8010e6c:	601a      	str	r2, [r3, #0]
}
 8010e6e:	4770      	bx	lr
 8010e70:	2400174c 	.word	0x2400174c

08010e74 <BSP_SD_ReadCpltCallback>:
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
  ReadStatus = 1;
 8010e74:	4b01      	ldr	r3, [pc, #4]	@ (8010e7c <BSP_SD_ReadCpltCallback+0x8>)
 8010e76:	2201      	movs	r2, #1
 8010e78:	601a      	str	r2, [r3, #0]
}
 8010e7a:	4770      	bx	lr
 8010e7c:	24001748 	.word	0x24001748

08010e80 <v_IMU_Tilt_Compute_Orientation>:
//integral error
//static _x_XYZ_t



static void v_IMU_Tilt_Compute_Orientation(x_QUAT_t* p_orientation, _x_XYZ_t* p_intgral_error, int16_t* pi16_imu){
 8010e80:	b530      	push	{r4, r5, lr}
 8010e82:	b087      	sub	sp, #28
 8010e84:	4605      	mov	r5, r0
 8010e86:	4608      	mov	r0, r1
	_x_XYZ_t acc, gyro;
	int cnt=0;

	for(int i=0; i<6; i++){
 8010e88:	1e93      	subs	r3, r2, #2
 8010e8a:	f102 0e0a 	add.w	lr, r2, #10
	int cnt=0;
 8010e8e:	f04f 0c00 	mov.w	ip, #0
 8010e92:	e001      	b.n	8010e98 <v_IMU_Tilt_Compute_Orientation+0x18>
	for(int i=0; i<6; i++){
 8010e94:	4573      	cmp	r3, lr
 8010e96:	d006      	beq.n	8010ea6 <v_IMU_Tilt_Compute_Orientation+0x26>
		if(pi16_imu[i] == 0){cnt++;}
 8010e98:	f933 4f02 	ldrsh.w	r4, [r3, #2]!
 8010e9c:	2c00      	cmp	r4, #0
 8010e9e:	d1f9      	bne.n	8010e94 <v_IMU_Tilt_Compute_Orientation+0x14>
 8010ea0:	f10c 0c01 	add.w	ip, ip, #1
 8010ea4:	e7f6      	b.n	8010e94 <v_IMU_Tilt_Compute_Orientation+0x14>
	}
	if(cnt != 6){
 8010ea6:	f1bc 0f06 	cmp.w	ip, #6
 8010eaa:	d101      	bne.n	8010eb0 <v_IMU_Tilt_Compute_Orientation+0x30>
		gyro.y = pi16_imu[4] * f_gyro_sensitivity * f_1degree;
		gyro.z = pi16_imu[5] * f_gyro_sensitivity * f_1degree;

		v_Quaternion_Mahony_Compute(p_intgral_error, p_orientation, acc, gyro, 0.1, kP, kI);
	}
}
 8010eac:	b007      	add	sp, #28
 8010eae:	bd30      	pop	{r4, r5, pc}
		acc.x = pi16_imu[0] * f_accel_sensitivity;
 8010eb0:	f9b2 3000 	ldrsh.w	r3, [r2]
 8010eb4:	ee00 3a10 	vmov	s0, r3
 8010eb8:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8010ebc:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8010f3c <v_IMU_Tilt_Compute_Orientation+0xbc>
		acc.y = pi16_imu[1] * f_accel_sensitivity;
 8010ec0:	f9b2 3002 	ldrsh.w	r3, [r2, #2]
 8010ec4:	ee00 3a90 	vmov	s1, r3
 8010ec8:	eef8 0ae0 	vcvt.f32.s32	s1, s1
		acc.z = pi16_imu[2] * f_accel_sensitivity;
 8010ecc:	f9b2 3004 	ldrsh.w	r3, [r2, #4]
 8010ed0:	ee01 3a10 	vmov	s2, r3
 8010ed4:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
		gyro.x = pi16_imu[3] * f_gyro_sensitivity * f_1degree;
 8010ed8:	f9b2 3006 	ldrsh.w	r3, [r2, #6]
 8010edc:	ee01 3a90 	vmov	s3, r3
 8010ee0:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 8010ee4:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8010f40 <v_IMU_Tilt_Compute_Orientation+0xc0>
 8010ee8:	ee61 1aa6 	vmul.f32	s3, s3, s13
 8010eec:	eddf 2a15 	vldr	s5, [pc, #84]	@ 8010f44 <v_IMU_Tilt_Compute_Orientation+0xc4>
		gyro.y = pi16_imu[4] * f_gyro_sensitivity * f_1degree;
 8010ef0:	f9b2 3008 	ldrsh.w	r3, [r2, #8]
 8010ef4:	ee02 3a10 	vmov	s4, r3
 8010ef8:	eeb8 2ac2 	vcvt.f32.s32	s4, s4
 8010efc:	ee22 2a26 	vmul.f32	s4, s4, s13
		gyro.z = pi16_imu[5] * f_gyro_sensitivity * f_1degree;
 8010f00:	f9b2 300a 	ldrsh.w	r3, [r2, #10]
 8010f04:	ee07 3a90 	vmov	s15, r3
 8010f08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010f0c:	ee67 7aa6 	vmul.f32	s15, s15, s13
		v_Quaternion_Mahony_Compute(p_intgral_error, p_orientation, acc, gyro, 0.1, kP, kI);
 8010f10:	ed9f 4a0d 	vldr	s8, [pc, #52]	@ 8010f48 <v_IMU_Tilt_Compute_Orientation+0xc8>
 8010f14:	eef1 3a08 	vmov.f32	s7, #24	@ 0x40c00000  6.0
 8010f18:	ed9f 3a0c 	vldr	s6, [pc, #48]	@ 8010f4c <v_IMU_Tilt_Compute_Orientation+0xcc>
 8010f1c:	ee61 1aa2 	vmul.f32	s3, s3, s5
 8010f20:	ee22 2a22 	vmul.f32	s4, s4, s5
 8010f24:	ee67 2aa2 	vmul.f32	s5, s15, s5
 8010f28:	ee20 0a07 	vmul.f32	s0, s0, s14
 8010f2c:	ee60 0a87 	vmul.f32	s1, s1, s14
 8010f30:	ee21 1a07 	vmul.f32	s2, s2, s14
 8010f34:	4629      	mov	r1, r5
 8010f36:	f00c f865 	bl	801d004 <v_Quaternion_Mahony_Compute>
}
 8010f3a:	e7b7      	b.n	8010eac <v_IMU_Tilt_Compute_Orientation+0x2c>
 8010f3c:	38800000 	.word	0x38800000
 8010f40:	3d7a0000 	.word	0x3d7a0000
 8010f44:	3c8efa35 	.word	0x3c8efa35
 8010f48:	3d4ccccd 	.word	0x3d4ccccd
 8010f4c:	3dcccccd 	.word	0x3dcccccd

08010f50 <v_IMU_Tilt_Compute_Angle>:

static void v_IMU_Tilt_Compute_Angle(_x_XYZ_t* p_angle, x_QUAT_t* p_orientation){
 8010f50:	b538      	push	{r3, r4, r5, lr}
 8010f52:	4605      	mov	r5, r0
 8010f54:	460c      	mov	r4, r1
	p_angle->x = f_Quaternion_TiltAngleX_Compute(*p_orientation) * 1.0f;
 8010f56:	ed91 0a00 	vldr	s0, [r1]
 8010f5a:	edd1 0a01 	vldr	s1, [r1, #4]
 8010f5e:	ed91 1a02 	vldr	s2, [r1, #8]
 8010f62:	edd1 1a03 	vldr	s3, [r1, #12]
 8010f66:	f00c f97f 	bl	801d268 <f_Quaternion_TiltAngleX_Compute>
 8010f6a:	ed85 0a00 	vstr	s0, [r5]
	p_angle->y = f_Quaternion_TiltAngleY_Compute(*p_orientation) * -1.0f;
 8010f6e:	ed94 0a00 	vldr	s0, [r4]
 8010f72:	edd4 0a01 	vldr	s1, [r4, #4]
 8010f76:	ed94 1a02 	vldr	s2, [r4, #8]
 8010f7a:	edd4 1a03 	vldr	s3, [r4, #12]
 8010f7e:	f00c f9ab 	bl	801d2d8 <f_Quaternion_TiltAngleY_Compute>
 8010f82:	eeb1 0a40 	vneg.f32	s0, s0
 8010f86:	ed85 0a01 	vstr	s0, [r5, #4]
	p_angle->z = f_Quaternion_TiltAngleZ_Compute(*p_orientation) * 1.0f;
 8010f8a:	ed94 0a00 	vldr	s0, [r4]
 8010f8e:	edd4 0a01 	vldr	s1, [r4, #4]
 8010f92:	ed94 1a02 	vldr	s2, [r4, #8]
 8010f96:	edd4 1a03 	vldr	s3, [r4, #12]
 8010f9a:	f00c f9d5 	bl	801d348 <f_Quaternion_TiltAngleZ_Compute>
 8010f9e:	ed85 0a02 	vstr	s0, [r5, #8]
}
 8010fa2:	bd38      	pop	{r3, r4, r5, pc}

08010fa4 <v_IMU_RD_Done>:
void v_IMU_RD_Done(uint8_t u8_addr, uint8_t* pu8_arr, uint16_t u16_cnt){
 8010fa4:	b570      	push	{r4, r5, r6, lr}
 8010fa6:	4606      	mov	r6, r0
 8010fa8:	460c      	mov	r4, r1
 8010faa:	4615      	mov	r5, r2
	memcpy(u8_rd, pu8_arr, u16_cnt);
 8010fac:	480f      	ldr	r0, [pc, #60]	@ (8010fec <v_IMU_RD_Done+0x48>)
 8010fae:	f010 f9ea 	bl	8021386 <memcpy>
	memcpy(u8_imuRX, pu8_arr, u16_cnt);
 8010fb2:	462a      	mov	r2, r5
 8010fb4:	4621      	mov	r1, r4
 8010fb6:	480e      	ldr	r0, [pc, #56]	@ (8010ff0 <v_IMU_RD_Done+0x4c>)
 8010fb8:	f010 f9e5 	bl	8021386 <memcpy>
	b_imu_evt = true;
 8010fbc:	4b0d      	ldr	r3, [pc, #52]	@ (8010ff4 <v_IMU_RD_Done+0x50>)
 8010fbe:	2201      	movs	r2, #1
 8010fc0:	701a      	strb	r2, [r3, #0]
	if(u8_addr == ADDR_IMU_LEFT){
 8010fc2:	2ed0      	cmp	r6, #208	@ 0xd0
 8010fc4:	d008      	beq.n	8010fd8 <v_IMU_RD_Done+0x34>
		e_imu_evt_R = COMM_STAT_DONE;
 8010fc6:	4b0c      	ldr	r3, [pc, #48]	@ (8010ff8 <v_IMU_RD_Done+0x54>)
 8010fc8:	2204      	movs	r2, #4
 8010fca:	701a      	strb	r2, [r3, #0]
		memcpy(u8_rd_R, pu8_arr, u16_cnt);
 8010fcc:	462a      	mov	r2, r5
 8010fce:	4621      	mov	r1, r4
 8010fd0:	480a      	ldr	r0, [pc, #40]	@ (8010ffc <v_IMU_RD_Done+0x58>)
 8010fd2:	f010 f9d8 	bl	8021386 <memcpy>
}
 8010fd6:	bd70      	pop	{r4, r5, r6, pc}
		e_imu_evt_L = COMM_STAT_DONE;
 8010fd8:	4b09      	ldr	r3, [pc, #36]	@ (8011000 <v_IMU_RD_Done+0x5c>)
 8010fda:	2204      	movs	r2, #4
 8010fdc:	701a      	strb	r2, [r3, #0]
		memcpy(u8_rd_L, pu8_arr, u16_cnt);
 8010fde:	462a      	mov	r2, r5
 8010fe0:	4621      	mov	r1, r4
 8010fe2:	4808      	ldr	r0, [pc, #32]	@ (8011004 <v_IMU_RD_Done+0x60>)
 8010fe4:	f010 f9cf 	bl	8021386 <memcpy>
 8010fe8:	e7f5      	b.n	8010fd6 <v_IMU_RD_Done+0x32>
 8010fea:	bf00      	nop
 8010fec:	24001ac8 	.word	0x24001ac8
 8010ff0:	24001aa8 	.word	0x24001aa8
 8010ff4:	24001aa4 	.word	0x24001aa4
 8010ff8:	24001a15 	.word	0x24001a15
 8010ffc:	24001a18 	.word	0x24001a18
 8011000:	24001a16 	.word	0x24001a16
 8011004:	24001a38 	.word	0x24001a38

08011008 <v_IMU_WR_Done>:
	b_imu_evt = true;
 8011008:	4b04      	ldr	r3, [pc, #16]	@ (801101c <v_IMU_WR_Done+0x14>)
 801100a:	2201      	movs	r2, #1
 801100c:	701a      	strb	r2, [r3, #0]
	if(u8_addr == ADDR_IMU_LEFT){e_imu_evt_L = COMM_STAT_DONE;}
 801100e:	28d0      	cmp	r0, #208	@ 0xd0
 8011010:	bf0c      	ite	eq
 8011012:	4b03      	ldreq	r3, [pc, #12]	@ (8011020 <v_IMU_WR_Done+0x18>)
	else						{e_imu_evt_R = COMM_STAT_DONE;}
 8011014:	4b03      	ldrne	r3, [pc, #12]	@ (8011024 <v_IMU_WR_Done+0x1c>)
 8011016:	2204      	movs	r2, #4
 8011018:	701a      	strb	r2, [r3, #0]
}
 801101a:	4770      	bx	lr
 801101c:	24001aa4 	.word	0x24001aa4
 8011020:	24001a16 	.word	0x24001a16
 8011024:	24001a15 	.word	0x24001a15

08011028 <i_IMU_Write>:
int i_IMU_Write(uint8_t u8_addr, uint16_t u16_memAddr, uint8_t* pu8, uint16_t u16_cnt){
 8011028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801102a:	4604      	mov	r4, r0
 801102c:	460d      	mov	r5, r1
 801102e:	4616      	mov	r6, r2
 8011030:	461f      	mov	r7, r3
	if(u8_addr == ADDR_IMU_LEFT){
 8011032:	28d0      	cmp	r0, #208	@ 0xd0
 8011034:	d00d      	beq.n	8011052 <i_IMU_Write+0x2a>
		e_imu_evt_R = COMM_STAT_BUSY;
 8011036:	4b0b      	ldr	r3, [pc, #44]	@ (8011064 <i_IMU_Write+0x3c>)
 8011038:	2202      	movs	r2, #2
 801103a:	701a      	strb	r2, [r3, #0]
		u32_toutRef_R = u32_Tim_1msGet();
 801103c:	f008 ff88 	bl	8019f50 <u32_Tim_1msGet>
 8011040:	4b09      	ldr	r3, [pc, #36]	@ (8011068 <i_IMU_Write+0x40>)
 8011042:	6018      	str	r0, [r3, #0]
	return i_I2C2_Write(u8_addr, u16_memAddr, pu8, u16_cnt);
 8011044:	463b      	mov	r3, r7
 8011046:	4632      	mov	r2, r6
 8011048:	4629      	mov	r1, r5
 801104a:	4620      	mov	r0, r4
 801104c:	f008 f9e4 	bl	8019418 <i_I2C2_Write>
}
 8011050:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		e_imu_evt_L = COMM_STAT_BUSY;
 8011052:	4b06      	ldr	r3, [pc, #24]	@ (801106c <i_IMU_Write+0x44>)
 8011054:	2202      	movs	r2, #2
 8011056:	701a      	strb	r2, [r3, #0]
		u32_toutRef_L = u32_Tim_1msGet();
 8011058:	f008 ff7a 	bl	8019f50 <u32_Tim_1msGet>
 801105c:	4b04      	ldr	r3, [pc, #16]	@ (8011070 <i_IMU_Write+0x48>)
 801105e:	6018      	str	r0, [r3, #0]
 8011060:	e7f0      	b.n	8011044 <i_IMU_Write+0x1c>
 8011062:	bf00      	nop
 8011064:	24001a15 	.word	0x24001a15
 8011068:	24001a5c 	.word	0x24001a5c
 801106c:	24001a16 	.word	0x24001a16
 8011070:	24001a60 	.word	0x24001a60

08011074 <i_IMU_Read>:
int i_IMU_Read(uint8_t u8_addr, uint16_t u16_memAddr, uint16_t u16_cnt){
 8011074:	b570      	push	{r4, r5, r6, lr}
 8011076:	4604      	mov	r4, r0
 8011078:	460d      	mov	r5, r1
 801107a:	4616      	mov	r6, r2
	if(u8_addr == ADDR_IMU_LEFT){
 801107c:	28d0      	cmp	r0, #208	@ 0xd0
 801107e:	d00c      	beq.n	801109a <i_IMU_Read+0x26>
		e_imu_evt_R = COMM_STAT_BUSY;
 8011080:	4b0a      	ldr	r3, [pc, #40]	@ (80110ac <i_IMU_Read+0x38>)
 8011082:	2202      	movs	r2, #2
 8011084:	701a      	strb	r2, [r3, #0]
		u32_toutRef_R = u32_Tim_1msGet();
 8011086:	f008 ff63 	bl	8019f50 <u32_Tim_1msGet>
 801108a:	4b09      	ldr	r3, [pc, #36]	@ (80110b0 <i_IMU_Read+0x3c>)
 801108c:	6018      	str	r0, [r3, #0]
	return i_I2C2_Read(u8_addr, u16_memAddr, u16_cnt);
 801108e:	4632      	mov	r2, r6
 8011090:	4629      	mov	r1, r5
 8011092:	4620      	mov	r0, r4
 8011094:	f008 f9fc 	bl	8019490 <i_I2C2_Read>
}
 8011098:	bd70      	pop	{r4, r5, r6, pc}
		e_imu_evt_L = COMM_STAT_BUSY;
 801109a:	4b06      	ldr	r3, [pc, #24]	@ (80110b4 <i_IMU_Read+0x40>)
 801109c:	2202      	movs	r2, #2
 801109e:	701a      	strb	r2, [r3, #0]
		u32_toutRef_L = u32_Tim_1msGet();
 80110a0:	f008 ff56 	bl	8019f50 <u32_Tim_1msGet>
 80110a4:	4b04      	ldr	r3, [pc, #16]	@ (80110b8 <i_IMU_Read+0x44>)
 80110a6:	6018      	str	r0, [r3, #0]
 80110a8:	e7f1      	b.n	801108e <i_IMU_Read+0x1a>
 80110aa:	bf00      	nop
 80110ac:	24001a15 	.word	0x24001a15
 80110b0:	24001a5c 	.word	0x24001a5c
 80110b4:	24001a16 	.word	0x24001a16
 80110b8:	24001a60 	.word	0x24001a60

080110bc <v_IMU_Tout_Handler>:
void v_IMU_Tout_Handler(){
 80110bc:	b508      	push	{r3, lr}
	if((e_imu_evt_L == COMM_STAT_BUSY) && _b_Tim_Is_OVR(u32_Tim_1msGet(), u32_toutRef_L, 2000)){
 80110be:	4b1b      	ldr	r3, [pc, #108]	@ (801112c <v_IMU_Tout_Handler+0x70>)
 80110c0:	781b      	ldrb	r3, [r3, #0]
 80110c2:	2b02      	cmp	r3, #2
 80110c4:	d004      	beq.n	80110d0 <v_IMU_Tout_Handler+0x14>
	if((e_imu_evt_R == COMM_STAT_BUSY) && _b_Tim_Is_OVR(u32_Tim_1msGet(), u32_toutRef_R, 2000)){
 80110c6:	4b1a      	ldr	r3, [pc, #104]	@ (8011130 <v_IMU_Tout_Handler+0x74>)
 80110c8:	781b      	ldrb	r3, [r3, #0]
 80110ca:	2b02      	cmp	r3, #2
 80110cc:	d017      	beq.n	80110fe <v_IMU_Tout_Handler+0x42>
}
 80110ce:	bd08      	pop	{r3, pc}
	if((e_imu_evt_L == COMM_STAT_BUSY) && _b_Tim_Is_OVR(u32_Tim_1msGet(), u32_toutRef_L, 2000)){
 80110d0:	f008 ff3e 	bl	8019f50 <u32_Tim_1msGet>
 80110d4:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80110d8:	4b16      	ldr	r3, [pc, #88]	@ (8011134 <v_IMU_Tout_Handler+0x78>)
 80110da:	6819      	ldr	r1, [r3, #0]
 80110dc:	f00c fb24 	bl	801d728 <_b_Tim_Is_OVR>
 80110e0:	2800      	cmp	r0, #0
 80110e2:	d0f0      	beq.n	80110c6 <v_IMU_Tout_Handler+0xa>
		e_imu_evt_L = COMM_STAT_READY;
 80110e4:	4b11      	ldr	r3, [pc, #68]	@ (801112c <v_IMU_Tout_Handler+0x70>)
 80110e6:	2200      	movs	r2, #0
 80110e8:	701a      	strb	r2, [r3, #0]
		e_imu_config = COMM_STAT_ERR;
 80110ea:	4b13      	ldr	r3, [pc, #76]	@ (8011138 <v_IMU_Tout_Handler+0x7c>)
 80110ec:	2203      	movs	r2, #3
 80110ee:	701a      	strb	r2, [r3, #0]
		v_Mode_Set_Error(modeERR_IMU);
 80110f0:	2008      	movs	r0, #8
 80110f2:	f00a fae1 	bl	801b6b8 <v_Mode_Set_Error>
		v_Mode_SetNext(modeERROR);
 80110f6:	2008      	movs	r0, #8
 80110f8:	f00a fac6 	bl	801b688 <v_Mode_SetNext>
 80110fc:	e7e3      	b.n	80110c6 <v_IMU_Tout_Handler+0xa>
	if((e_imu_evt_R == COMM_STAT_BUSY) && _b_Tim_Is_OVR(u32_Tim_1msGet(), u32_toutRef_R, 2000)){
 80110fe:	f008 ff27 	bl	8019f50 <u32_Tim_1msGet>
 8011102:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8011106:	4b0d      	ldr	r3, [pc, #52]	@ (801113c <v_IMU_Tout_Handler+0x80>)
 8011108:	6819      	ldr	r1, [r3, #0]
 801110a:	f00c fb0d 	bl	801d728 <_b_Tim_Is_OVR>
 801110e:	2800      	cmp	r0, #0
 8011110:	d0dd      	beq.n	80110ce <v_IMU_Tout_Handler+0x12>
		e_imu_evt_R = COMM_STAT_READY;
 8011112:	4b07      	ldr	r3, [pc, #28]	@ (8011130 <v_IMU_Tout_Handler+0x74>)
 8011114:	2200      	movs	r2, #0
 8011116:	701a      	strb	r2, [r3, #0]
		e_imu_config = COMM_STAT_ERR;
 8011118:	4b07      	ldr	r3, [pc, #28]	@ (8011138 <v_IMU_Tout_Handler+0x7c>)
 801111a:	2203      	movs	r2, #3
 801111c:	701a      	strb	r2, [r3, #0]
		v_Mode_Set_Error(modeERR_IMU);
 801111e:	2008      	movs	r0, #8
 8011120:	f00a faca 	bl	801b6b8 <v_Mode_Set_Error>
		v_Mode_SetNext(modeERROR);
 8011124:	2008      	movs	r0, #8
 8011126:	f00a faaf 	bl	801b688 <v_Mode_SetNext>
}
 801112a:	e7d0      	b.n	80110ce <v_IMU_Tout_Handler+0x12>
 801112c:	24001a16 	.word	0x24001a16
 8011130:	24001a15 	.word	0x24001a15
 8011134:	24001a60 	.word	0x24001a60
 8011138:	24001a58 	.word	0x24001a58
 801113c:	24001a5c 	.word	0x24001a5c

08011140 <e_IMU_Reset>:
e_IMU_RET_t e_IMU_Reset(bool* pb_init, uint8_t u8_addr){
 8011140:	b510      	push	{r4, lr}
 8011142:	b082      	sub	sp, #8
 8011144:	460c      	mov	r4, r1
	if(*pb_init){
 8011146:	7803      	ldrb	r3, [r0, #0]
 8011148:	b11b      	cbz	r3, 8011152 <e_IMU_Reset+0x12>
		*pb_init = false;
 801114a:	2300      	movs	r3, #0
 801114c:	7003      	strb	r3, [r0, #0]
		order = 0;
 801114e:	4a23      	ldr	r2, [pc, #140]	@ (80111dc <e_IMU_Reset+0x9c>)
 8011150:	8013      	strh	r3, [r2, #0]
	uint8_t wr[4] = {0,};
 8011152:	2300      	movs	r3, #0
 8011154:	9301      	str	r3, [sp, #4]
	switch(order){
 8011156:	4b21      	ldr	r3, [pc, #132]	@ (80111dc <e_IMU_Reset+0x9c>)
 8011158:	881b      	ldrh	r3, [r3, #0]
 801115a:	2b05      	cmp	r3, #5
 801115c:	d83b      	bhi.n	80111d6 <e_IMU_Reset+0x96>
 801115e:	e8df f003 	tbb	[pc, r3]
 8011162:	1003      	.short	0x1003
 8011164:	332a1d17 	.word	0x332a1d17
		i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_BLK_SEL_R, wr, 1);
 8011168:	2301      	movs	r3, #1
 801116a:	aa01      	add	r2, sp, #4
 801116c:	217c      	movs	r1, #124	@ 0x7c
 801116e:	4620      	mov	r0, r4
 8011170:	f7ff ff5a 	bl	8011028 <i_IMU_Write>
	order++;
 8011174:	4a19      	ldr	r2, [pc, #100]	@ (80111dc <e_IMU_Reset+0x9c>)
 8011176:	8813      	ldrh	r3, [r2, #0]
 8011178:	3301      	adds	r3, #1
 801117a:	8013      	strh	r3, [r2, #0]
	return IMU_RET_OK;
 801117c:	2000      	movs	r0, #0
}
 801117e:	b002      	add	sp, #8
 8011180:	bd10      	pop	{r4, pc}
		i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_BLK_SEL_W, wr, 1);
 8011182:	2301      	movs	r3, #1
 8011184:	aa01      	add	r2, sp, #4
 8011186:	2179      	movs	r1, #121	@ 0x79
 8011188:	4620      	mov	r0, r4
 801118a:	f7ff ff4d 	bl	8011028 <i_IMU_Write>
		break;
 801118e:	e7f1      	b.n	8011174 <e_IMU_Reset+0x34>
		i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_SIGNAL_PATH_RESET, 1);
 8011190:	2201      	movs	r2, #1
 8011192:	2102      	movs	r1, #2
 8011194:	4620      	mov	r0, r4
 8011196:	f7ff ff6d 	bl	8011074 <i_IMU_Read>
		break;
 801119a:	e7eb      	b.n	8011174 <e_IMU_Reset+0x34>
		wr[0] = u8_rd[0];
 801119c:	4b10      	ldr	r3, [pc, #64]	@ (80111e0 <e_IMU_Reset+0xa0>)
		wr[0] |= ICM42670P_BANK0_MASK_SIGNAL_PATH_RESET_SOFT_RESET_DEVICE_CONFIG;
 801119e:	781b      	ldrb	r3, [r3, #0]
 80111a0:	f043 0310 	orr.w	r3, r3, #16
 80111a4:	f88d 3004 	strb.w	r3, [sp, #4]
		i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_SIGNAL_PATH_RESET, wr, 1);
 80111a8:	2301      	movs	r3, #1
 80111aa:	aa01      	add	r2, sp, #4
 80111ac:	2102      	movs	r1, #2
 80111ae:	4620      	mov	r0, r4
 80111b0:	f7ff ff3a 	bl	8011028 <i_IMU_Write>
		break;
 80111b4:	e7de      	b.n	8011174 <e_IMU_Reset+0x34>
		HAL_Delay(100);
 80111b6:	2064      	movs	r0, #100	@ 0x64
 80111b8:	f7f2 f812 	bl	80031e0 <HAL_Delay>
		i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_INT_STATUS, 1);
 80111bc:	2201      	movs	r2, #1
 80111be:	213a      	movs	r1, #58	@ 0x3a
 80111c0:	4620      	mov	r0, r4
 80111c2:	f7ff ff57 	bl	8011074 <i_IMU_Read>
		break;
 80111c6:	e7d5      	b.n	8011174 <e_IMU_Reset+0x34>
		if(u8_rd[0] & ICM42670P_BANK0_MASK_INT_STATUS_RESET_DONE_INT){
 80111c8:	4b05      	ldr	r3, [pc, #20]	@ (80111e0 <e_IMU_Reset+0xa0>)
 80111ca:	781b      	ldrb	r3, [r3, #0]
 80111cc:	f013 0f10 	tst.w	r3, #16
 80111d0:	d0d0      	beq.n	8011174 <e_IMU_Reset+0x34>
			return IMU_RET_DONE;
 80111d2:	2001      	movs	r0, #1
 80111d4:	e7d3      	b.n	801117e <e_IMU_Reset+0x3e>
	switch(order){
 80111d6:	2002      	movs	r0, #2
 80111d8:	e7d1      	b.n	801117e <e_IMU_Reset+0x3e>
 80111da:	bf00      	nop
 80111dc:	240019b0 	.word	0x240019b0
 80111e0:	24001ac8 	.word	0x24001ac8

080111e4 <e_IMU_Get_ID>:
e_IMU_RET_t e_IMU_Get_ID(bool* pb_init, uint8_t u8_addr, uint8_t* pu8_id){
 80111e4:	b508      	push	{r3, lr}
 80111e6:	4603      	mov	r3, r0
 80111e8:	4608      	mov	r0, r1
	if(*pb_init){
 80111ea:	7819      	ldrb	r1, [r3, #0]
 80111ec:	b169      	cbz	r1, 801120a <e_IMU_Get_ID+0x26>
		*pb_init = false;
 80111ee:	2200      	movs	r2, #0
 80111f0:	701a      	strb	r2, [r3, #0]
		order = 0;
 80111f2:	4b0c      	ldr	r3, [pc, #48]	@ (8011224 <e_IMU_Get_ID+0x40>)
 80111f4:	801a      	strh	r2, [r3, #0]
		i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_WHO_AM_I, 1);
 80111f6:	2201      	movs	r2, #1
 80111f8:	2175      	movs	r1, #117	@ 0x75
 80111fa:	f7ff ff3b 	bl	8011074 <i_IMU_Read>
	order++;
 80111fe:	4a09      	ldr	r2, [pc, #36]	@ (8011224 <e_IMU_Get_ID+0x40>)
 8011200:	8813      	ldrh	r3, [r2, #0]
 8011202:	3301      	adds	r3, #1
 8011204:	8013      	strh	r3, [r2, #0]
	return IMU_RET_OK;
 8011206:	2000      	movs	r0, #0
}
 8011208:	bd08      	pop	{r3, pc}
	switch(order){
 801120a:	4b06      	ldr	r3, [pc, #24]	@ (8011224 <e_IMU_Get_ID+0x40>)
 801120c:	881b      	ldrh	r3, [r3, #0]
 801120e:	2b00      	cmp	r3, #0
 8011210:	d0f1      	beq.n	80111f6 <e_IMU_Get_ID+0x12>
 8011212:	2b01      	cmp	r3, #1
 8011214:	d104      	bne.n	8011220 <e_IMU_Get_ID+0x3c>
		*pu8_id = u8_rd[0];
 8011216:	4b04      	ldr	r3, [pc, #16]	@ (8011228 <e_IMU_Get_ID+0x44>)
 8011218:	781b      	ldrb	r3, [r3, #0]
 801121a:	7013      	strb	r3, [r2, #0]
		return IMU_RET_DONE;
 801121c:	2001      	movs	r0, #1
 801121e:	e7f3      	b.n	8011208 <e_IMU_Get_ID+0x24>
	switch(order){
 8011220:	2002      	movs	r0, #2
 8011222:	e7f1      	b.n	8011208 <e_IMU_Get_ID+0x24>
 8011224:	240019ae 	.word	0x240019ae
 8011228:	24001ac8 	.word	0x24001ac8

0801122c <e_IMU_Config_INTF>:
e_IMU_RET_t e_IMU_Config_INTF(bool* pb_init, uint8_t u8_addr){
 801122c:	b500      	push	{lr}
 801122e:	b083      	sub	sp, #12
 8011230:	4603      	mov	r3, r0
 8011232:	4608      	mov	r0, r1
	if(*pb_init){
 8011234:	781a      	ldrb	r2, [r3, #0]
 8011236:	b11a      	cbz	r2, 8011240 <e_IMU_Config_INTF+0x14>
		*pb_init = false;
 8011238:	2200      	movs	r2, #0
 801123a:	701a      	strb	r2, [r3, #0]
		order = 0;
 801123c:	4b18      	ldr	r3, [pc, #96]	@ (80112a0 <e_IMU_Config_INTF+0x74>)
 801123e:	801a      	strh	r2, [r3, #0]
	uint8_t wr[4] = {0,};
 8011240:	2300      	movs	r3, #0
 8011242:	9301      	str	r3, [sp, #4]
	switch(order){
 8011244:	4b16      	ldr	r3, [pc, #88]	@ (80112a0 <e_IMU_Config_INTF+0x74>)
 8011246:	881b      	ldrh	r3, [r3, #0]
 8011248:	2b03      	cmp	r3, #3
 801124a:	d826      	bhi.n	801129a <e_IMU_Config_INTF+0x6e>
 801124c:	e8df f003 	tbb	[pc, r3]
 8011250:	02191404 	.word	0x02191404
		return IMU_RET_DONE;
 8011254:	2001      	movs	r0, #1
 8011256:	e00c      	b.n	8011272 <e_IMU_Config_INTF+0x46>
		wr[0] = 0x09;
 8011258:	2309      	movs	r3, #9
 801125a:	f88d 3004 	strb.w	r3, [sp, #4]
		i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_DRIVE_CONFIG2, wr, 1);
 801125e:	2301      	movs	r3, #1
 8011260:	aa01      	add	r2, sp, #4
 8011262:	2104      	movs	r1, #4
 8011264:	f7ff fee0 	bl	8011028 <i_IMU_Write>
	order++;
 8011268:	4a0d      	ldr	r2, [pc, #52]	@ (80112a0 <e_IMU_Config_INTF+0x74>)
 801126a:	8813      	ldrh	r3, [r2, #0]
 801126c:	3301      	adds	r3, #1
 801126e:	8013      	strh	r3, [r2, #0]
	return IMU_RET_OK;
 8011270:	2000      	movs	r0, #0
}
 8011272:	b003      	add	sp, #12
 8011274:	f85d fb04 	ldr.w	pc, [sp], #4
		i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_INTF_CONFIG1, 1);
 8011278:	2201      	movs	r2, #1
 801127a:	2136      	movs	r1, #54	@ 0x36
 801127c:	f7ff fefa 	bl	8011074 <i_IMU_Read>
		break;
 8011280:	e7f2      	b.n	8011268 <e_IMU_Config_INTF+0x3c>
		wr[0] = u8_rd[0];
 8011282:	4b08      	ldr	r3, [pc, #32]	@ (80112a4 <e_IMU_Config_INTF+0x78>)
		wr[0] &= ~ICM42670P_BANK0_MASK_INTF_CONFIG1_I3C_DDR_EN;
 8011284:	781b      	ldrb	r3, [r3, #0]
 8011286:	f023 030c 	bic.w	r3, r3, #12
 801128a:	f88d 3004 	strb.w	r3, [sp, #4]
		i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_INTF_CONFIG1, wr, 1);
 801128e:	2301      	movs	r3, #1
 8011290:	aa01      	add	r2, sp, #4
 8011292:	2136      	movs	r1, #54	@ 0x36
 8011294:	f7ff fec8 	bl	8011028 <i_IMU_Write>
		break;
 8011298:	e7e6      	b.n	8011268 <e_IMU_Config_INTF+0x3c>
	switch(order){
 801129a:	2002      	movs	r0, #2
 801129c:	e7e9      	b.n	8011272 <e_IMU_Config_INTF+0x46>
 801129e:	bf00      	nop
 80112a0:	240019ac 	.word	0x240019ac
 80112a4:	24001ac8 	.word	0x24001ac8

080112a8 <e_IMU_Config_ACC>:
e_IMU_RET_t e_IMU_Config_ACC(bool* pb_init, uint8_t u8_addr){
 80112a8:	b500      	push	{lr}
 80112aa:	b083      	sub	sp, #12
 80112ac:	4603      	mov	r3, r0
 80112ae:	4608      	mov	r0, r1
	if(*pb_init){
 80112b0:	781a      	ldrb	r2, [r3, #0]
 80112b2:	b11a      	cbz	r2, 80112bc <e_IMU_Config_ACC+0x14>
		*pb_init = false;
 80112b4:	2200      	movs	r2, #0
 80112b6:	701a      	strb	r2, [r3, #0]
		order = 0;
 80112b8:	4b1e      	ldr	r3, [pc, #120]	@ (8011334 <e_IMU_Config_ACC+0x8c>)
 80112ba:	801a      	strh	r2, [r3, #0]
	uint8_t wr[4] = {0,};
 80112bc:	2300      	movs	r3, #0
 80112be:	9301      	str	r3, [sp, #4]
	switch(order){
 80112c0:	4b1c      	ldr	r3, [pc, #112]	@ (8011334 <e_IMU_Config_ACC+0x8c>)
 80112c2:	881b      	ldrh	r3, [r3, #0]
 80112c4:	2b04      	cmp	r3, #4
 80112c6:	d833      	bhi.n	8011330 <e_IMU_Config_ACC+0x88>
 80112c8:	e8df f003 	tbb	[pc, r3]
 80112cc:	241f1105 	.word	0x241f1105
 80112d0:	03          	.byte	0x03
 80112d1:	00          	.byte	0x00
		return IMU_RET_DONE;
 80112d2:	2001      	movs	r0, #1
 80112d4:	e008      	b.n	80112e8 <e_IMU_Config_ACC+0x40>
		i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_ACCEL_CONFIG0, 1);
 80112d6:	2201      	movs	r2, #1
 80112d8:	2121      	movs	r1, #33	@ 0x21
 80112da:	f7ff fecb 	bl	8011074 <i_IMU_Read>
	order++;
 80112de:	4a15      	ldr	r2, [pc, #84]	@ (8011334 <e_IMU_Config_ACC+0x8c>)
 80112e0:	8813      	ldrh	r3, [r2, #0]
 80112e2:	3301      	adds	r3, #1
 80112e4:	8013      	strh	r3, [r2, #0]
	return IMU_RET_OK;
 80112e6:	2000      	movs	r0, #0
}
 80112e8:	b003      	add	sp, #12
 80112ea:	f85d fb04 	ldr.w	pc, [sp], #4
		wr[0] = u8_rd[0];
 80112ee:	4b12      	ldr	r3, [pc, #72]	@ (8011338 <e_IMU_Config_ACC+0x90>)
		wr[0] &= ~ICM42670P_BANK0_MASK_ACCEL_CONFIG0_ACCEL_ODR;
 80112f0:	781b      	ldrb	r3, [r3, #0]
 80112f2:	f023 036f 	bic.w	r3, r3, #111	@ 0x6f
		wr[0] |= ICM42670P_BANK0_ACCEL_CONFIG0_ODR_100_HZ;
 80112f6:	f043 0369 	orr.w	r3, r3, #105	@ 0x69
 80112fa:	f88d 3004 	strb.w	r3, [sp, #4]
		i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_ACCEL_CONFIG0, wr, 1);
 80112fe:	2301      	movs	r3, #1
 8011300:	aa01      	add	r2, sp, #4
 8011302:	2121      	movs	r1, #33	@ 0x21
 8011304:	f7ff fe90 	bl	8011028 <i_IMU_Write>
		break;
 8011308:	e7e9      	b.n	80112de <e_IMU_Config_ACC+0x36>
		i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_ACCEL_CONFIG1, 1);
 801130a:	2201      	movs	r2, #1
 801130c:	2124      	movs	r1, #36	@ 0x24
 801130e:	f7ff feb1 	bl	8011074 <i_IMU_Read>
		break;
 8011312:	e7e4      	b.n	80112de <e_IMU_Config_ACC+0x36>
		wr[0] = u8_rd[0];
 8011314:	4b08      	ldr	r3, [pc, #32]	@ (8011338 <e_IMU_Config_ACC+0x90>)
		wr[0] &= ~ICM42670P_BANK0_MASK_ACCEL_CONFIG1_ACCEL_UI_FILT_BW;
 8011316:	781b      	ldrb	r3, [r3, #0]
 8011318:	f023 0307 	bic.w	r3, r3, #7
		wr[0] |= ICM42670P_BANK0_ACCEL_CONFIG1_ACCEL_FILT_BW_25;
 801131c:	f043 0306 	orr.w	r3, r3, #6
 8011320:	f88d 3004 	strb.w	r3, [sp, #4]
		i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_ACCEL_CONFIG1, wr, 1);
 8011324:	2301      	movs	r3, #1
 8011326:	aa01      	add	r2, sp, #4
 8011328:	2124      	movs	r1, #36	@ 0x24
 801132a:	f7ff fe7d 	bl	8011028 <i_IMU_Write>
		break;
 801132e:	e7d6      	b.n	80112de <e_IMU_Config_ACC+0x36>
	switch(order){
 8011330:	2002      	movs	r0, #2
 8011332:	e7d9      	b.n	80112e8 <e_IMU_Config_ACC+0x40>
 8011334:	240019a0 	.word	0x240019a0
 8011338:	24001ac8 	.word	0x24001ac8

0801133c <e_IMU_Config_GYRO>:
e_IMU_RET_t e_IMU_Config_GYRO(bool* pb_init, uint8_t u8_addr){
 801133c:	b500      	push	{lr}
 801133e:	b083      	sub	sp, #12
 8011340:	4603      	mov	r3, r0
 8011342:	4608      	mov	r0, r1
	if(*pb_init){
 8011344:	781a      	ldrb	r2, [r3, #0]
 8011346:	b11a      	cbz	r2, 8011350 <e_IMU_Config_GYRO+0x14>
		*pb_init = false;
 8011348:	2200      	movs	r2, #0
 801134a:	701a      	strb	r2, [r3, #0]
		order = 0;
 801134c:	4b1e      	ldr	r3, [pc, #120]	@ (80113c8 <e_IMU_Config_GYRO+0x8c>)
 801134e:	801a      	strh	r2, [r3, #0]
	uint8_t wr[4] = {0,};
 8011350:	2300      	movs	r3, #0
 8011352:	9301      	str	r3, [sp, #4]
	switch(order){
 8011354:	4b1c      	ldr	r3, [pc, #112]	@ (80113c8 <e_IMU_Config_GYRO+0x8c>)
 8011356:	881b      	ldrh	r3, [r3, #0]
 8011358:	2b04      	cmp	r3, #4
 801135a:	d833      	bhi.n	80113c4 <e_IMU_Config_GYRO+0x88>
 801135c:	e8df f003 	tbb	[pc, r3]
 8011360:	241f1105 	.word	0x241f1105
 8011364:	03          	.byte	0x03
 8011365:	00          	.byte	0x00
		return IMU_RET_DONE;
 8011366:	2001      	movs	r0, #1
 8011368:	e008      	b.n	801137c <e_IMU_Config_GYRO+0x40>
		i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_GYRO_CONFIG0, 1);
 801136a:	2201      	movs	r2, #1
 801136c:	2120      	movs	r1, #32
 801136e:	f7ff fe81 	bl	8011074 <i_IMU_Read>
	order++;
 8011372:	4a15      	ldr	r2, [pc, #84]	@ (80113c8 <e_IMU_Config_GYRO+0x8c>)
 8011374:	8813      	ldrh	r3, [r2, #0]
 8011376:	3301      	adds	r3, #1
 8011378:	8013      	strh	r3, [r2, #0]
	return IMU_RET_OK;
 801137a:	2000      	movs	r0, #0
}
 801137c:	b003      	add	sp, #12
 801137e:	f85d fb04 	ldr.w	pc, [sp], #4
		wr[0] = u8_rd[0];
 8011382:	4b12      	ldr	r3, [pc, #72]	@ (80113cc <e_IMU_Config_GYRO+0x90>)
		wr[0] &= ~ICM42670P_BANK0_MASK_GYRO_CONFIG0_GYRO_ODR;
 8011384:	781b      	ldrb	r3, [r3, #0]
 8011386:	f023 036f 	bic.w	r3, r3, #111	@ 0x6f
		wr[0] |= ICM42670P_BANK0_GYRO_CONFIG0_ODR_100_HZ;
 801138a:	f043 0309 	orr.w	r3, r3, #9
 801138e:	f88d 3004 	strb.w	r3, [sp, #4]
		i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_GYRO_CONFIG0, wr, 1);
 8011392:	2301      	movs	r3, #1
 8011394:	aa01      	add	r2, sp, #4
 8011396:	2120      	movs	r1, #32
 8011398:	f7ff fe46 	bl	8011028 <i_IMU_Write>
		break;
 801139c:	e7e9      	b.n	8011372 <e_IMU_Config_GYRO+0x36>
		i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_GYRO_CONFIG1, 1);
 801139e:	2201      	movs	r2, #1
 80113a0:	2123      	movs	r1, #35	@ 0x23
 80113a2:	f7ff fe67 	bl	8011074 <i_IMU_Read>
		break;
 80113a6:	e7e4      	b.n	8011372 <e_IMU_Config_GYRO+0x36>
		wr[0] = u8_rd[0];
 80113a8:	4b08      	ldr	r3, [pc, #32]	@ (80113cc <e_IMU_Config_GYRO+0x90>)
		wr[0] &= ~ICM42670P_BANK0_MASK_GYRO_CONFIG1_GYRO_UI_FILT_BW;
 80113aa:	781b      	ldrb	r3, [r3, #0]
 80113ac:	f023 0307 	bic.w	r3, r3, #7
		wr[0] |= ICM42670P_BANK0_GYRO_CONFIG1_GYRO_FILT_BW_73;
 80113b0:	f043 0303 	orr.w	r3, r3, #3
 80113b4:	f88d 3004 	strb.w	r3, [sp, #4]
		i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_GYRO_CONFIG1, wr, 1);
 80113b8:	2301      	movs	r3, #1
 80113ba:	aa01      	add	r2, sp, #4
 80113bc:	2123      	movs	r1, #35	@ 0x23
 80113be:	f7ff fe33 	bl	8011028 <i_IMU_Write>
		break;
 80113c2:	e7d6      	b.n	8011372 <e_IMU_Config_GYRO+0x36>
	switch(order){
 80113c4:	2002      	movs	r0, #2
 80113c6:	e7d9      	b.n	801137c <e_IMU_Config_GYRO+0x40>
 80113c8:	2400199e 	.word	0x2400199e
 80113cc:	24001ac8 	.word	0x24001ac8

080113d0 <e_IMU_MCLK_On>:
e_IMU_RET_t e_IMU_MCLK_On(bool* pb_init, uint8_t u8_addr){
 80113d0:	b500      	push	{lr}
 80113d2:	b083      	sub	sp, #12
 80113d4:	4603      	mov	r3, r0
 80113d6:	4608      	mov	r0, r1
	if(*pb_init){
 80113d8:	781a      	ldrb	r2, [r3, #0]
 80113da:	b11a      	cbz	r2, 80113e4 <e_IMU_MCLK_On+0x14>
		*pb_init = false;
 80113dc:	2200      	movs	r2, #0
 80113de:	701a      	strb	r2, [r3, #0]
		order = 0;
 80113e0:	4b1b      	ldr	r3, [pc, #108]	@ (8011450 <e_IMU_MCLK_On+0x80>)
 80113e2:	801a      	strh	r2, [r3, #0]
	uint8_t wr[4] = {0,};
 80113e4:	2300      	movs	r3, #0
 80113e6:	9301      	str	r3, [sp, #4]
	switch(order){
 80113e8:	4b19      	ldr	r3, [pc, #100]	@ (8011450 <e_IMU_MCLK_On+0x80>)
 80113ea:	881b      	ldrh	r3, [r3, #0]
 80113ec:	2b03      	cmp	r3, #3
 80113ee:	d82d      	bhi.n	801144c <e_IMU_MCLK_On+0x7c>
 80113f0:	e8df f003 	tbb	[pc, r3]
 80113f4:	1f1a0e02 	.word	0x1f1a0e02
		i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_PWR_MGMT0, 1);
 80113f8:	2201      	movs	r2, #1
 80113fa:	211f      	movs	r1, #31
 80113fc:	f7ff fe3a 	bl	8011074 <i_IMU_Read>
	order++;
 8011400:	4a13      	ldr	r2, [pc, #76]	@ (8011450 <e_IMU_MCLK_On+0x80>)
 8011402:	8813      	ldrh	r3, [r2, #0]
 8011404:	3301      	adds	r3, #1
 8011406:	8013      	strh	r3, [r2, #0]
	return IMU_RET_OK;
 8011408:	2000      	movs	r0, #0
}
 801140a:	b003      	add	sp, #12
 801140c:	f85d fb04 	ldr.w	pc, [sp], #4
		wr[0] = u8_rd[0];
 8011410:	4b10      	ldr	r3, [pc, #64]	@ (8011454 <e_IMU_MCLK_On+0x84>)
		wr[0] |= ICM42670P_BANK0_MASK_PWR_MGMT0_IDLE;
 8011412:	781b      	ldrb	r3, [r3, #0]
 8011414:	f043 0310 	orr.w	r3, r3, #16
 8011418:	f88d 3004 	strb.w	r3, [sp, #4]
		i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_PWR_MGMT0, wr, 1);
 801141c:	2301      	movs	r3, #1
 801141e:	aa01      	add	r2, sp, #4
 8011420:	211f      	movs	r1, #31
 8011422:	f7ff fe01 	bl	8011028 <i_IMU_Write>
		break;
 8011426:	e7eb      	b.n	8011400 <e_IMU_MCLK_On+0x30>
		i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_PWR_MGMT0, 1);
 8011428:	2201      	movs	r2, #1
 801142a:	211f      	movs	r1, #31
 801142c:	f7ff fe22 	bl	8011074 <i_IMU_Read>
		break;
 8011430:	e7e6      	b.n	8011400 <e_IMU_MCLK_On+0x30>
		if(u8_rd[0] & ICM42670P_BANK0_MASK_PWR_MGMT0_IDLE){
 8011432:	4b08      	ldr	r3, [pc, #32]	@ (8011454 <e_IMU_MCLK_On+0x84>)
 8011434:	781b      	ldrb	r3, [r3, #0]
 8011436:	f013 0f10 	tst.w	r3, #16
 801143a:	d103      	bne.n	8011444 <e_IMU_MCLK_On+0x74>
			order -= 2;
 801143c:	4b04      	ldr	r3, [pc, #16]	@ (8011450 <e_IMU_MCLK_On+0x80>)
 801143e:	2201      	movs	r2, #1
 8011440:	801a      	strh	r2, [r3, #0]
		break;
 8011442:	e7dd      	b.n	8011400 <e_IMU_MCLK_On+0x30>
			b_mclk = true;
 8011444:	2001      	movs	r0, #1
 8011446:	4b04      	ldr	r3, [pc, #16]	@ (8011458 <e_IMU_MCLK_On+0x88>)
 8011448:	7018      	strb	r0, [r3, #0]
			return IMU_RET_DONE;
 801144a:	e7de      	b.n	801140a <e_IMU_MCLK_On+0x3a>
	switch(order){
 801144c:	2002      	movs	r0, #2
 801144e:	e7dc      	b.n	801140a <e_IMU_MCLK_On+0x3a>
 8011450:	2400199c 	.word	0x2400199c
 8011454:	24001ac8 	.word	0x24001ac8
 8011458:	24001aea 	.word	0x24001aea

0801145c <e_IMU_Read_MREG>:
e_IMU_RET_t e_IMU_Read_MREG(bool* pb_init, uint8_t u8_addr, uint32_t u32_reg, uint8_t* pu8_dest, uint16_t u16_len){
 801145c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011460:	b083      	sub	sp, #12
 8011462:	4605      	mov	r5, r0
 8011464:	460e      	mov	r6, r1
 8011466:	4617      	mov	r7, r2
 8011468:	4698      	mov	r8, r3
 801146a:	f8bd 9028 	ldrh.w	r9, [sp, #40]	@ 0x28
	if(*pb_init){
 801146e:	7803      	ldrb	r3, [r0, #0]
 8011470:	b13b      	cbz	r3, 8011482 <e_IMU_Read_MREG+0x26>
		*pb_init = false;
 8011472:	2300      	movs	r3, #0
 8011474:	7003      	strb	r3, [r0, #0]
		if(b_mclk)	{order = 1;}
 8011476:	4b34      	ldr	r3, [pc, #208]	@ (8011548 <e_IMU_Read_MREG+0xec>)
 8011478:	781b      	ldrb	r3, [r3, #0]
 801147a:	b133      	cbz	r3, 801148a <e_IMU_Read_MREG+0x2e>
 801147c:	4b33      	ldr	r3, [pc, #204]	@ (801154c <e_IMU_Read_MREG+0xf0>)
 801147e:	2201      	movs	r2, #1
 8011480:	801a      	strh	r2, [r3, #0]
	uint8_t wr[4] = {0,};
 8011482:	2300      	movs	r3, #0
 8011484:	9301      	str	r3, [sp, #4]
		switch(order){
 8011486:	4c31      	ldr	r4, [pc, #196]	@ (801154c <e_IMU_Read_MREG+0xf0>)
 8011488:	e045      	b.n	8011516 <e_IMU_Read_MREG+0xba>
		else		{order = 0;}
 801148a:	4b30      	ldr	r3, [pc, #192]	@ (801154c <e_IMU_Read_MREG+0xf0>)
 801148c:	2200      	movs	r2, #0
 801148e:	801a      	strh	r2, [r3, #0]
 8011490:	e7f7      	b.n	8011482 <e_IMU_Read_MREG+0x26>
			if(e_IMU_MCLK_On(pb_init, u8_addr) != IMU_RET_DONE){
 8011492:	4631      	mov	r1, r6
 8011494:	4628      	mov	r0, r5
 8011496:	f7ff ff9b 	bl	80113d0 <e_IMU_MCLK_On>
 801149a:	2801      	cmp	r0, #1
 801149c:	d035      	beq.n	801150a <e_IMU_Read_MREG+0xae>
				order--;
 801149e:	4a2b      	ldr	r2, [pc, #172]	@ (801154c <e_IMU_Read_MREG+0xf0>)
 80114a0:	8813      	ldrh	r3, [r2, #0]
 80114a2:	3b01      	subs	r3, #1
 80114a4:	8013      	strh	r3, [r2, #0]
 80114a6:	e00a      	b.n	80114be <e_IMU_Read_MREG+0x62>
			wr[0] = u32_reg >> 8;
 80114a8:	0a3b      	lsrs	r3, r7, #8
 80114aa:	f88d 3004 	strb.w	r3, [sp, #4]
			wr[1] = u32_reg;
 80114ae:	f88d 7005 	strb.w	r7, [sp, #5]
			i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_BLK_SEL_R, wr, 2);
 80114b2:	2302      	movs	r3, #2
 80114b4:	aa01      	add	r2, sp, #4
 80114b6:	217c      	movs	r1, #124	@ 0x7c
 80114b8:	4630      	mov	r0, r6
 80114ba:	f7ff fdb5 	bl	8011028 <i_IMU_Write>
		order++;
 80114be:	4a23      	ldr	r2, [pc, #140]	@ (801154c <e_IMU_Read_MREG+0xf0>)
 80114c0:	8813      	ldrh	r3, [r2, #0]
 80114c2:	3301      	adds	r3, #1
 80114c4:	8013      	strh	r3, [r2, #0]
	return IMU_RET_OK;
 80114c6:	2000      	movs	r0, #0
 80114c8:	e039      	b.n	801153e <e_IMU_Read_MREG+0xe2>
			HAL_Delay(2);
 80114ca:	2002      	movs	r0, #2
 80114cc:	f7f1 fe88 	bl	80031e0 <HAL_Delay>
			i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_M_R, u16_len);
 80114d0:	464a      	mov	r2, r9
 80114d2:	217e      	movs	r1, #126	@ 0x7e
 80114d4:	4630      	mov	r0, r6
 80114d6:	f7ff fdcd 	bl	8011074 <i_IMU_Read>
			break;
 80114da:	e7f0      	b.n	80114be <e_IMU_Read_MREG+0x62>
			memcpy(pu8_dest, u8_rd, u16_len);
 80114dc:	464a      	mov	r2, r9
 80114de:	491c      	ldr	r1, [pc, #112]	@ (8011550 <e_IMU_Read_MREG+0xf4>)
 80114e0:	4640      	mov	r0, r8
 80114e2:	f00f ff50 	bl	8021386 <memcpy>
			HAL_Delay(2);
 80114e6:	2002      	movs	r0, #2
 80114e8:	f7f1 fe7a 	bl	80031e0 <HAL_Delay>
			if(u32_reg & 0x0000FF00){
 80114ec:	f417 4f7f 	tst.w	r7, #65280	@ 0xff00
 80114f0:	d101      	bne.n	80114f6 <e_IMU_Read_MREG+0x9a>
				return IMU_RET_DONE;
 80114f2:	2001      	movs	r0, #1
 80114f4:	e023      	b.n	801153e <e_IMU_Read_MREG+0xe2>
				wr[0] = 0;
 80114f6:	2300      	movs	r3, #0
 80114f8:	f88d 3004 	strb.w	r3, [sp, #4]
				i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_BLK_SEL_R, wr, 1);
 80114fc:	2301      	movs	r3, #1
 80114fe:	aa01      	add	r2, sp, #4
 8011500:	217c      	movs	r1, #124	@ 0x7c
 8011502:	4630      	mov	r0, r6
 8011504:	f7ff fd90 	bl	8011028 <i_IMU_Write>
				break;
 8011508:	e7d9      	b.n	80114be <e_IMU_Read_MREG+0x62>
		order++;
 801150a:	f8b4 c000 	ldrh.w	ip, [r4]
 801150e:	f10c 0c01 	add.w	ip, ip, #1
 8011512:	f8a4 c000 	strh.w	ip, [r4]
		switch(order){
 8011516:	f8b4 c000 	ldrh.w	ip, [r4]
 801151a:	f1bc 0f04 	cmp.w	ip, #4
 801151e:	d811      	bhi.n	8011544 <e_IMU_Read_MREG+0xe8>
 8011520:	a301      	add	r3, pc, #4	@ (adr r3, 8011528 <e_IMU_Read_MREG+0xcc>)
 8011522:	f853 f02c 	ldr.w	pc, [r3, ip, lsl #2]
 8011526:	bf00      	nop
 8011528:	08011493 	.word	0x08011493
 801152c:	080114a9 	.word	0x080114a9
 8011530:	080114cb 	.word	0x080114cb
 8011534:	080114dd 	.word	0x080114dd
 8011538:	0801153d 	.word	0x0801153d
			return IMU_RET_DONE;
 801153c:	2001      	movs	r0, #1
}
 801153e:	b003      	add	sp, #12
 8011540:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		switch(order){
 8011544:	2002      	movs	r0, #2
 8011546:	e7fa      	b.n	801153e <e_IMU_Read_MREG+0xe2>
 8011548:	24001aea 	.word	0x24001aea
 801154c:	240019b4 	.word	0x240019b4
 8011550:	24001ac8 	.word	0x24001ac8

08011554 <e_IMU_Write_MREG>:
e_IMU_RET_t e_IMU_Write_MREG(bool* pb_init, uint8_t u8_addr, uint32_t u32_reg, uint8_t* pu8_arr, uint16_t u16_len){
 8011554:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011558:	b085      	sub	sp, #20
 801155a:	4605      	mov	r5, r0
 801155c:	460f      	mov	r7, r1
 801155e:	4616      	mov	r6, r2
 8011560:	4698      	mov	r8, r3
 8011562:	f8bd 9030 	ldrh.w	r9, [sp, #48]	@ 0x30
	if(*pb_init){
 8011566:	7803      	ldrb	r3, [r0, #0]
 8011568:	b13b      	cbz	r3, 801157a <e_IMU_Write_MREG+0x26>
		*pb_init = false;
 801156a:	2300      	movs	r3, #0
 801156c:	7003      	strb	r3, [r0, #0]
		if(b_mclk)	{order = 1;}
 801156e:	4b2b      	ldr	r3, [pc, #172]	@ (801161c <e_IMU_Write_MREG+0xc8>)
 8011570:	781b      	ldrb	r3, [r3, #0]
 8011572:	b18b      	cbz	r3, 8011598 <e_IMU_Write_MREG+0x44>
 8011574:	4b2a      	ldr	r3, [pc, #168]	@ (8011620 <e_IMU_Write_MREG+0xcc>)
 8011576:	2201      	movs	r2, #1
 8011578:	801a      	strh	r2, [r3, #0]
	uint8_t wr[16] = {0,};
 801157a:	2400      	movs	r4, #0
 801157c:	9400      	str	r4, [sp, #0]
 801157e:	9401      	str	r4, [sp, #4]
 8011580:	9402      	str	r4, [sp, #8]
 8011582:	9403      	str	r4, [sp, #12]
		switch(order){
 8011584:	4c26      	ldr	r4, [pc, #152]	@ (8011620 <e_IMU_Write_MREG+0xcc>)
 8011586:	f8b4 c000 	ldrh.w	ip, [r4]
 801158a:	f1bc 0f03 	cmp.w	ip, #3
 801158e:	d843      	bhi.n	8011618 <e_IMU_Write_MREG+0xc4>
 8011590:	e8df f00c 	tbb	[pc, ip]
 8011594:	3e2a1106 	.word	0x3e2a1106
		else		{order = 0;}
 8011598:	4b21      	ldr	r3, [pc, #132]	@ (8011620 <e_IMU_Write_MREG+0xcc>)
 801159a:	2200      	movs	r2, #0
 801159c:	801a      	strh	r2, [r3, #0]
 801159e:	e7ec      	b.n	801157a <e_IMU_Write_MREG+0x26>
			if(e_IMU_MCLK_On(pb_init, u8_addr) != IMU_RET_DONE){
 80115a0:	4639      	mov	r1, r7
 80115a2:	4628      	mov	r0, r5
 80115a4:	f7ff ff14 	bl	80113d0 <e_IMU_MCLK_On>
 80115a8:	2801      	cmp	r0, #1
 80115aa:	d02c      	beq.n	8011606 <e_IMU_Write_MREG+0xb2>
				order--;
 80115ac:	4a1c      	ldr	r2, [pc, #112]	@ (8011620 <e_IMU_Write_MREG+0xcc>)
 80115ae:	8813      	ldrh	r3, [r2, #0]
 80115b0:	3b01      	subs	r3, #1
 80115b2:	8013      	strh	r3, [r2, #0]
 80115b4:	e012      	b.n	80115dc <e_IMU_Write_MREG+0x88>
			wr[0] = u32_reg >> 8;
 80115b6:	0a33      	lsrs	r3, r6, #8
 80115b8:	f88d 3000 	strb.w	r3, [sp]
			wr[1] = u32_reg;
 80115bc:	f88d 6001 	strb.w	r6, [sp, #1]
			memcpy(wr + 2, pu8_arr, u16_len);
 80115c0:	464a      	mov	r2, r9
 80115c2:	4641      	mov	r1, r8
 80115c4:	f10d 0002 	add.w	r0, sp, #2
 80115c8:	f00f fedd 	bl	8021386 <memcpy>
			i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_BLK_SEL_W, wr, u16_len + 2);
 80115cc:	f109 0302 	add.w	r3, r9, #2
 80115d0:	b29b      	uxth	r3, r3
 80115d2:	466a      	mov	r2, sp
 80115d4:	2179      	movs	r1, #121	@ 0x79
 80115d6:	4638      	mov	r0, r7
 80115d8:	f7ff fd26 	bl	8011028 <i_IMU_Write>
		order++;
 80115dc:	4a10      	ldr	r2, [pc, #64]	@ (8011620 <e_IMU_Write_MREG+0xcc>)
 80115de:	8813      	ldrh	r3, [r2, #0]
 80115e0:	3301      	adds	r3, #1
 80115e2:	8013      	strh	r3, [r2, #0]
	return IMU_RET_OK;
 80115e4:	2000      	movs	r0, #0
 80115e6:	e014      	b.n	8011612 <e_IMU_Write_MREG+0xbe>
			if(u32_reg & 0x0000FF00){
 80115e8:	f416 4f7f 	tst.w	r6, #65280	@ 0xff00
 80115ec:	d101      	bne.n	80115f2 <e_IMU_Write_MREG+0x9e>
				return IMU_RET_DONE;
 80115ee:	2001      	movs	r0, #1
 80115f0:	e00f      	b.n	8011612 <e_IMU_Write_MREG+0xbe>
				wr[0] = 0;
 80115f2:	2300      	movs	r3, #0
 80115f4:	f88d 3000 	strb.w	r3, [sp]
				i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_BLK_SEL_W, wr, 1);
 80115f8:	2301      	movs	r3, #1
 80115fa:	466a      	mov	r2, sp
 80115fc:	2179      	movs	r1, #121	@ 0x79
 80115fe:	4638      	mov	r0, r7
 8011600:	f7ff fd12 	bl	8011028 <i_IMU_Write>
				break;
 8011604:	e7ea      	b.n	80115dc <e_IMU_Write_MREG+0x88>
		order++;
 8011606:	4a06      	ldr	r2, [pc, #24]	@ (8011620 <e_IMU_Write_MREG+0xcc>)
 8011608:	8813      	ldrh	r3, [r2, #0]
 801160a:	3301      	adds	r3, #1
 801160c:	8013      	strh	r3, [r2, #0]
	}while(retry);
 801160e:	e7ba      	b.n	8011586 <e_IMU_Write_MREG+0x32>
			return IMU_RET_DONE;
 8011610:	2001      	movs	r0, #1
}
 8011612:	b005      	add	sp, #20
 8011614:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		switch(order){
 8011618:	2002      	movs	r0, #2
 801161a:	e7fa      	b.n	8011612 <e_IMU_Write_MREG+0xbe>
 801161c:	24001aea 	.word	0x24001aea
 8011620:	240019b2 	.word	0x240019b2

08011624 <e_IMU_Config_INT>:
e_IMU_RET_t e_IMU_Config_INT(bool* pb_init, uint8_t u8_addr){
 8011624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011626:	b085      	sub	sp, #20
 8011628:	460d      	mov	r5, r1
	if(*pb_init){
 801162a:	7803      	ldrb	r3, [r0, #0]
 801162c:	b133      	cbz	r3, 801163c <e_IMU_Config_INT+0x18>
		*pb_init = false;
 801162e:	2300      	movs	r3, #0
 8011630:	7003      	strb	r3, [r0, #0]
		mreg = true;
 8011632:	4a44      	ldr	r2, [pc, #272]	@ (8011744 <e_IMU_Config_INT+0x120>)
 8011634:	2101      	movs	r1, #1
 8011636:	7011      	strb	r1, [r2, #0]
		order = 0;
 8011638:	4a43      	ldr	r2, [pc, #268]	@ (8011748 <e_IMU_Config_INT+0x124>)
 801163a:	8013      	strh	r3, [r2, #0]
	uint8_t wr[4] = {0,};
 801163c:	2300      	movs	r3, #0
 801163e:	9303      	str	r3, [sp, #12]
		switch(order){
 8011640:	4c41      	ldr	r4, [pc, #260]	@ (8011748 <e_IMU_Config_INT+0x124>)
				mreg = true;
 8011642:	4f40      	ldr	r7, [pc, #256]	@ (8011744 <e_IMU_Config_INT+0x120>)
 8011644:	2601      	movs	r6, #1
 8011646:	e045      	b.n	80116d4 <e_IMU_Config_INT+0xb0>
			i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_INT_CONFIG, 1);
 8011648:	2201      	movs	r2, #1
 801164a:	2106      	movs	r1, #6
 801164c:	4628      	mov	r0, r5
 801164e:	f7ff fd11 	bl	8011074 <i_IMU_Read>
		order++;
 8011652:	4a3d      	ldr	r2, [pc, #244]	@ (8011748 <e_IMU_Config_INT+0x124>)
 8011654:	8813      	ldrh	r3, [r2, #0]
 8011656:	3301      	adds	r3, #1
 8011658:	8013      	strh	r3, [r2, #0]
	return IMU_RET_OK;
 801165a:	2000      	movs	r0, #0
 801165c:	e06d      	b.n	801173a <e_IMU_Config_INT+0x116>
			wr[0] = u8_rd[0];
 801165e:	4b3b      	ldr	r3, [pc, #236]	@ (801174c <e_IMU_Config_INT+0x128>)
			wr[0] &= ~ICM42670P_BANK0_MASK_INT_CONFIG_INT1_POLARITY;
 8011660:	781b      	ldrb	r3, [r3, #0]
 8011662:	f023 0307 	bic.w	r3, r3, #7
			wr[0] |= ICM42670P_BANK0_INT_CONFIG_INT1_MODE_LATCHED;
 8011666:	f043 0304 	orr.w	r3, r3, #4
 801166a:	f88d 300c 	strb.w	r3, [sp, #12]
			i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_INT_CONFIG, wr, 1);
 801166e:	2301      	movs	r3, #1
 8011670:	aa03      	add	r2, sp, #12
 8011672:	2106      	movs	r1, #6
 8011674:	4628      	mov	r0, r5
 8011676:	f7ff fcd7 	bl	8011028 <i_IMU_Write>
			break;
 801167a:	e7ea      	b.n	8011652 <e_IMU_Config_INT+0x2e>
			i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_INT_SOURCE0, 1);
 801167c:	2201      	movs	r2, #1
 801167e:	212b      	movs	r1, #43	@ 0x2b
 8011680:	4628      	mov	r0, r5
 8011682:	f7ff fcf7 	bl	8011074 <i_IMU_Read>
			break;
 8011686:	e7e4      	b.n	8011652 <e_IMU_Config_INT+0x2e>
			wr[0] = u8_rd[0];
 8011688:	4b30      	ldr	r3, [pc, #192]	@ (801174c <e_IMU_Config_INT+0x128>)
			wr[0] &= ~ICM42670P_BANK0_MASK_INT_SOURCE0_DRDY_INT1_EN;
 801168a:	781b      	ldrb	r3, [r3, #0]
			wr[0] |= ICM42670P_BANK0_MASK_INT_SOURCE0_DRDY_INT1_EN;
 801168c:	f043 0308 	orr.w	r3, r3, #8
 8011690:	f88d 300c 	strb.w	r3, [sp, #12]
			i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_INT_SOURCE0, wr, 1);
 8011694:	2301      	movs	r3, #1
 8011696:	aa03      	add	r2, sp, #12
 8011698:	212b      	movs	r1, #43	@ 0x2b
 801169a:	4628      	mov	r0, r5
 801169c:	f7ff fcc4 	bl	8011028 <i_IMU_Write>
			break;
 80116a0:	e7d7      	b.n	8011652 <e_IMU_Config_INT+0x2e>
			i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_INT_SOURCE0, 1);
 80116a2:	2201      	movs	r2, #1
 80116a4:	212b      	movs	r1, #43	@ 0x2b
 80116a6:	4628      	mov	r0, r5
 80116a8:	f7ff fce4 	bl	8011074 <i_IMU_Read>
			break;
 80116ac:	e7d1      	b.n	8011652 <e_IMU_Config_INT+0x2e>
			imu_config_int = u8_rd[0];
 80116ae:	4b27      	ldr	r3, [pc, #156]	@ (801174c <e_IMU_Config_INT+0x128>)
 80116b0:	781a      	ldrb	r2, [r3, #0]
 80116b2:	4b27      	ldr	r3, [pc, #156]	@ (8011750 <e_IMU_Config_INT+0x12c>)
 80116b4:	701a      	strb	r2, [r3, #0]
			break;
 80116b6:	e7cc      	b.n	8011652 <e_IMU_Config_INT+0x2e>
			if(e_IMU_Read_MREG(&mreg, u8_addr, ICM42670P_MREG1_REG_INT_SOURCE6, rd, 1) == IMU_RET_DONE){
 80116b8:	2301      	movs	r3, #1
 80116ba:	9300      	str	r3, [sp, #0]
 80116bc:	4b25      	ldr	r3, [pc, #148]	@ (8011754 <e_IMU_Config_INT+0x130>)
 80116be:	4a26      	ldr	r2, [pc, #152]	@ (8011758 <e_IMU_Config_INT+0x134>)
 80116c0:	4629      	mov	r1, r5
 80116c2:	4820      	ldr	r0, [pc, #128]	@ (8011744 <e_IMU_Config_INT+0x120>)
 80116c4:	f7ff feca 	bl	801145c <e_IMU_Read_MREG>
 80116c8:	2801      	cmp	r0, #1
 80116ca:	d11b      	bne.n	8011704 <e_IMU_Config_INT+0xe0>
				mreg = true;
 80116cc:	703e      	strb	r6, [r7, #0]
		order++;
 80116ce:	8823      	ldrh	r3, [r4, #0]
 80116d0:	3301      	adds	r3, #1
 80116d2:	8023      	strh	r3, [r4, #0]
		switch(order){
 80116d4:	8823      	ldrh	r3, [r4, #0]
 80116d6:	2b08      	cmp	r3, #8
 80116d8:	d831      	bhi.n	801173e <e_IMU_Config_INT+0x11a>
 80116da:	a201      	add	r2, pc, #4	@ (adr r2, 80116e0 <e_IMU_Config_INT+0xbc>)
 80116dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80116e0:	08011649 	.word	0x08011649
 80116e4:	0801165f 	.word	0x0801165f
 80116e8:	0801167d 	.word	0x0801167d
 80116ec:	08011689 	.word	0x08011689
 80116f0:	080116a3 	.word	0x080116a3
 80116f4:	080116af 	.word	0x080116af
 80116f8:	080116b9 	.word	0x080116b9
 80116fc:	0801170f 	.word	0x0801170f
 8011700:	08011739 	.word	0x08011739
				order--;
 8011704:	4a10      	ldr	r2, [pc, #64]	@ (8011748 <e_IMU_Config_INT+0x124>)
 8011706:	8813      	ldrh	r3, [r2, #0]
 8011708:	3b01      	subs	r3, #1
 801170a:	8013      	strh	r3, [r2, #0]
 801170c:	e7a1      	b.n	8011652 <e_IMU_Config_INT+0x2e>
			wr[0] = rd[0];
 801170e:	4b11      	ldr	r3, [pc, #68]	@ (8011754 <e_IMU_Config_INT+0x130>)
			wr[0] &= ~ICM42670P_MREG1_MASK_INT_SOURCE6_FF_INT1_EN	|\
 8011710:	781b      	ldrb	r3, [r3, #0]
 8011712:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011716:	f88d 300c 	strb.w	r3, [sp, #12]
			if(e_IMU_Write_MREG(&mreg, u8_addr, ICM42670P_MREG1_REG_INT_SOURCE6, wr, 1) == IMU_RET_DONE){
 801171a:	2301      	movs	r3, #1
 801171c:	9300      	str	r3, [sp, #0]
 801171e:	ab03      	add	r3, sp, #12
 8011720:	4a0d      	ldr	r2, [pc, #52]	@ (8011758 <e_IMU_Config_INT+0x134>)
 8011722:	4629      	mov	r1, r5
 8011724:	4807      	ldr	r0, [pc, #28]	@ (8011744 <e_IMU_Config_INT+0x120>)
 8011726:	f7ff ff15 	bl	8011554 <e_IMU_Write_MREG>
 801172a:	2801      	cmp	r0, #1
 801172c:	d0ce      	beq.n	80116cc <e_IMU_Config_INT+0xa8>
				order--;
 801172e:	4a06      	ldr	r2, [pc, #24]	@ (8011748 <e_IMU_Config_INT+0x124>)
 8011730:	8813      	ldrh	r3, [r2, #0]
 8011732:	3b01      	subs	r3, #1
 8011734:	8013      	strh	r3, [r2, #0]
 8011736:	e78c      	b.n	8011652 <e_IMU_Config_INT+0x2e>
			return IMU_RET_DONE;
 8011738:	2001      	movs	r0, #1
}
 801173a:	b005      	add	sp, #20
 801173c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		switch(order){
 801173e:	2002      	movs	r0, #2
 8011740:	e7fb      	b.n	801173a <e_IMU_Config_INT+0x116>
 8011742:	bf00      	nop
 8011744:	240019aa 	.word	0x240019aa
 8011748:	240019a8 	.word	0x240019a8
 801174c:	24001ac8 	.word	0x24001ac8
 8011750:	24001a14 	.word	0x24001a14
 8011754:	240019a4 	.word	0x240019a4
 8011758:	0001002f 	.word	0x0001002f

0801175c <e_IMU_MCLK_Off>:
e_IMU_RET_t e_IMU_MCLK_Off(bool* pb_init, uint8_t u8_addr){
 801175c:	b500      	push	{lr}
 801175e:	b083      	sub	sp, #12
 8011760:	4603      	mov	r3, r0
 8011762:	4608      	mov	r0, r1
	if(*pb_init){
 8011764:	781a      	ldrb	r2, [r3, #0]
 8011766:	b11a      	cbz	r2, 8011770 <e_IMU_MCLK_Off+0x14>
		*pb_init = false;
 8011768:	2200      	movs	r2, #0
 801176a:	701a      	strb	r2, [r3, #0]
		order = 0;
 801176c:	4b13      	ldr	r3, [pc, #76]	@ (80117bc <e_IMU_MCLK_Off+0x60>)
 801176e:	801a      	strh	r2, [r3, #0]
	uint8_t wr[4] = {0,};
 8011770:	2300      	movs	r3, #0
 8011772:	9301      	str	r3, [sp, #4]
	switch(order){
 8011774:	4b11      	ldr	r3, [pc, #68]	@ (80117bc <e_IMU_MCLK_Off+0x60>)
 8011776:	881b      	ldrh	r3, [r3, #0]
 8011778:	2b01      	cmp	r3, #1
 801177a:	d00e      	beq.n	801179a <e_IMU_MCLK_Off+0x3e>
 801177c:	2b02      	cmp	r3, #2
 801177e:	d018      	beq.n	80117b2 <e_IMU_MCLK_Off+0x56>
 8011780:	b9cb      	cbnz	r3, 80117b6 <e_IMU_MCLK_Off+0x5a>
		i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_PWR_MGMT0, 1);
 8011782:	2201      	movs	r2, #1
 8011784:	211f      	movs	r1, #31
 8011786:	f7ff fc75 	bl	8011074 <i_IMU_Read>
	order++;
 801178a:	4a0c      	ldr	r2, [pc, #48]	@ (80117bc <e_IMU_MCLK_Off+0x60>)
 801178c:	8813      	ldrh	r3, [r2, #0]
 801178e:	3301      	adds	r3, #1
 8011790:	8013      	strh	r3, [r2, #0]
	return IMU_RET_OK;
 8011792:	2000      	movs	r0, #0
}
 8011794:	b003      	add	sp, #12
 8011796:	f85d fb04 	ldr.w	pc, [sp], #4
		wr[0] = u8_rd[0];
 801179a:	4b09      	ldr	r3, [pc, #36]	@ (80117c0 <e_IMU_MCLK_Off+0x64>)
		wr[0] &= ~ICM42670P_BANK0_MASK_PWR_MGMT0_IDLE;
 801179c:	781b      	ldrb	r3, [r3, #0]
 801179e:	f023 0310 	bic.w	r3, r3, #16
 80117a2:	f88d 3004 	strb.w	r3, [sp, #4]
		i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_PWR_MGMT0, wr, 1);
 80117a6:	2301      	movs	r3, #1
 80117a8:	aa01      	add	r2, sp, #4
 80117aa:	211f      	movs	r1, #31
 80117ac:	f7ff fc3c 	bl	8011028 <i_IMU_Write>
		break;
 80117b0:	e7eb      	b.n	801178a <e_IMU_MCLK_Off+0x2e>
		return IMU_RET_DONE;
 80117b2:	2001      	movs	r0, #1
 80117b4:	e7ee      	b.n	8011794 <e_IMU_MCLK_Off+0x38>
	switch(order){
 80117b6:	2002      	movs	r0, #2
 80117b8:	e7ec      	b.n	8011794 <e_IMU_MCLK_Off+0x38>
 80117ba:	bf00      	nop
 80117bc:	2400199a 	.word	0x2400199a
 80117c0:	24001ac8 	.word	0x24001ac8

080117c4 <e_IMU_Config_PWR_Mode>:
e_IMU_RET_t e_IMU_Config_PWR_Mode(bool* pb_init, uint8_t u8_addr){
 80117c4:	b530      	push	{r4, r5, lr}
 80117c6:	b083      	sub	sp, #12
 80117c8:	460d      	mov	r5, r1
	if(*pb_init){
 80117ca:	7803      	ldrb	r3, [r0, #0]
 80117cc:	b11b      	cbz	r3, 80117d6 <e_IMU_Config_PWR_Mode+0x12>
		*pb_init = false;
 80117ce:	2300      	movs	r3, #0
 80117d0:	7003      	strb	r3, [r0, #0]
		order = 0;
 80117d2:	4a34      	ldr	r2, [pc, #208]	@ (80118a4 <e_IMU_Config_PWR_Mode+0xe0>)
 80117d4:	8013      	strh	r3, [r2, #0]
	uint8_t wr[4] = {0,};
 80117d6:	2300      	movs	r3, #0
 80117d8:	9301      	str	r3, [sp, #4]
		switch(order){
 80117da:	4c32      	ldr	r4, [pc, #200]	@ (80118a4 <e_IMU_Config_PWR_Mode+0xe0>)
 80117dc:	e038      	b.n	8011850 <e_IMU_Config_PWR_Mode+0x8c>
			i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_PWR_MGMT0, 1);
 80117de:	2201      	movs	r2, #1
 80117e0:	211f      	movs	r1, #31
 80117e2:	4628      	mov	r0, r5
 80117e4:	f7ff fc46 	bl	8011074 <i_IMU_Read>
		order++;
 80117e8:	4a2e      	ldr	r2, [pc, #184]	@ (80118a4 <e_IMU_Config_PWR_Mode+0xe0>)
 80117ea:	8813      	ldrh	r3, [r2, #0]
 80117ec:	3301      	adds	r3, #1
 80117ee:	8013      	strh	r3, [r2, #0]
	return IMU_RET_OK;
 80117f0:	2000      	movs	r0, #0
 80117f2:	e052      	b.n	801189a <e_IMU_Config_PWR_Mode+0xd6>
			wr[0] = u8_rd[0];
 80117f4:	4b2c      	ldr	r3, [pc, #176]	@ (80118a8 <e_IMU_Config_PWR_Mode+0xe4>)
 80117f6:	781b      	ldrb	r3, [r3, #0]
 80117f8:	f88d 3004 	strb.w	r3, [sp, #4]
			if((acc == ICM42670P_BANK0_PWR_MGMT0_ACCEL_MODE_LP) && \
 80117fc:	f003 0203 	and.w	r2, r3, #3
 8011800:	2a02      	cmp	r2, #2
 8011802:	d003      	beq.n	801180c <e_IMU_Config_PWR_Mode+0x48>
			order += 3;
 8011804:	4b27      	ldr	r3, [pc, #156]	@ (80118a4 <e_IMU_Config_PWR_Mode+0xe0>)
 8011806:	2204      	movs	r2, #4
 8011808:	801a      	strh	r2, [r3, #0]
			break;
 801180a:	e01e      	b.n	801184a <e_IMU_Config_PWR_Mode+0x86>
			if((acc == ICM42670P_BANK0_PWR_MGMT0_ACCEL_MODE_LP) && \
 801180c:	f013 0f08 	tst.w	r3, #8
 8011810:	d1f8      	bne.n	8011804 <e_IMU_Config_PWR_Mode+0x40>
				i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_ACCEL_CONFIG0, 1);
 8011812:	2201      	movs	r2, #1
 8011814:	2121      	movs	r1, #33	@ 0x21
 8011816:	4628      	mov	r0, r5
 8011818:	f7ff fc2c 	bl	8011074 <i_IMU_Read>
				break;
 801181c:	e7e4      	b.n	80117e8 <e_IMU_Config_PWR_Mode+0x24>
			i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_PWR_MGMT0, 1);
 801181e:	2201      	movs	r2, #1
 8011820:	211f      	movs	r1, #31
 8011822:	4628      	mov	r0, r5
 8011824:	f7ff fc26 	bl	8011074 <i_IMU_Read>
			break;
 8011828:	e7de      	b.n	80117e8 <e_IMU_Config_PWR_Mode+0x24>
			wr[0] = u8_rd[0];
 801182a:	4b1f      	ldr	r3, [pc, #124]	@ (80118a8 <e_IMU_Config_PWR_Mode+0xe4>)
			wr[0] &= ~ICM42670P_BANK0_MASK_PWR_MGMT0_ACCEL_LP_CLK_SEL;
 801182c:	781b      	ldrb	r3, [r3, #0]
			wr[0] |= ICM42670P_BANK0_PWR_MGMT0_ACCEL_LP_CLK_RCOSC;
 801182e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8011832:	f88d 3004 	strb.w	r3, [sp, #4]
			i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_PWR_MGMT0, wr, 1);
 8011836:	2301      	movs	r3, #1
 8011838:	aa01      	add	r2, sp, #4
 801183a:	211f      	movs	r1, #31
 801183c:	4628      	mov	r0, r5
 801183e:	f7ff fbf3 	bl	8011028 <i_IMU_Write>
			break;
 8011842:	e7d1      	b.n	80117e8 <e_IMU_Config_PWR_Mode+0x24>
			HAL_Delay(delay);	//continued
 8011844:	2001      	movs	r0, #1
 8011846:	f7f1 fccb 	bl	80031e0 <HAL_Delay>
		order++;
 801184a:	8823      	ldrh	r3, [r4, #0]
 801184c:	3301      	adds	r3, #1
 801184e:	8023      	strh	r3, [r4, #0]
		switch(order){
 8011850:	8823      	ldrh	r3, [r4, #0]
 8011852:	2b06      	cmp	r3, #6
 8011854:	d823      	bhi.n	801189e <e_IMU_Config_PWR_Mode+0xda>
 8011856:	a201      	add	r2, pc, #4	@ (adr r2, 801185c <e_IMU_Config_PWR_Mode+0x98>)
 8011858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801185c:	080117df 	.word	0x080117df
 8011860:	080117f5 	.word	0x080117f5
 8011864:	0801181f 	.word	0x0801181f
 8011868:	0801182b 	.word	0x0801182b
 801186c:	08011845 	.word	0x08011845
 8011870:	08011879 	.word	0x08011879
 8011874:	08011893 	.word	0x08011893
			wr[0] = u8_rd[0];
 8011878:	4b0b      	ldr	r3, [pc, #44]	@ (80118a8 <e_IMU_Config_PWR_Mode+0xe4>)
			wr[0] &= ~ICM42670P_BANK0_MASK_PWR_MGMT0_GYRO_MODE;
 801187a:	781b      	ldrb	r3, [r3, #0]
			wr[0] |= ICM42670P_BANK0_PWR_MGMT0_GYRO_MODE_LN;
 801187c:	f043 030f 	orr.w	r3, r3, #15
 8011880:	f88d 3004 	strb.w	r3, [sp, #4]
			i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_PWR_MGMT0, wr, 1);
 8011884:	2301      	movs	r3, #1
 8011886:	aa01      	add	r2, sp, #4
 8011888:	211f      	movs	r1, #31
 801188a:	4628      	mov	r0, r5
 801188c:	f7ff fbcc 	bl	8011028 <i_IMU_Write>
			break;
 8011890:	e7aa      	b.n	80117e8 <e_IMU_Config_PWR_Mode+0x24>
			HAL_Delay(50);
 8011892:	2032      	movs	r0, #50	@ 0x32
 8011894:	f7f1 fca4 	bl	80031e0 <HAL_Delay>
			return IMU_RET_DONE;
 8011898:	2001      	movs	r0, #1
}
 801189a:	b003      	add	sp, #12
 801189c:	bd30      	pop	{r4, r5, pc}
		switch(order){
 801189e:	2002      	movs	r0, #2
 80118a0:	e7fb      	b.n	801189a <e_IMU_Config_PWR_Mode+0xd6>
 80118a2:	bf00      	nop
 80118a4:	24001998 	.word	0x24001998
 80118a8:	24001ac8 	.word	0x24001ac8

080118ac <e_IMU_Config_Parameter>:
e_IMU_RET_t e_IMU_Config_Parameter(bool* pb_init, uint8_t u8_addr){
 80118ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80118ae:	b085      	sub	sp, #20
 80118b0:	460d      	mov	r5, r1
	if(*pb_init){
 80118b2:	7803      	ldrb	r3, [r0, #0]
 80118b4:	b11b      	cbz	r3, 80118be <e_IMU_Config_Parameter+0x12>
		*pb_init = false;
 80118b6:	2300      	movs	r3, #0
 80118b8:	7003      	strb	r3, [r0, #0]
		order = 0;
 80118ba:	4a49      	ldr	r2, [pc, #292]	@ (80119e0 <e_IMU_Config_Parameter+0x134>)
 80118bc:	8013      	strh	r3, [r2, #0]
	uint8_t wr[8] = {0,};
 80118be:	2300      	movs	r3, #0
 80118c0:	9302      	str	r3, [sp, #8]
 80118c2:	9303      	str	r3, [sp, #12]
		switch(order){
 80118c4:	4c46      	ldr	r4, [pc, #280]	@ (80119e0 <e_IMU_Config_Parameter+0x134>)
				mreg = true;
 80118c6:	4f47      	ldr	r7, [pc, #284]	@ (80119e4 <e_IMU_Config_Parameter+0x138>)
 80118c8:	2601      	movs	r6, #1
 80118ca:	e013      	b.n	80118f4 <e_IMU_Config_Parameter+0x48>
			i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_APEX_CONFIG1, 1);
 80118cc:	2201      	movs	r2, #1
 80118ce:	2126      	movs	r1, #38	@ 0x26
 80118d0:	4628      	mov	r0, r5
 80118d2:	f7ff fbcf 	bl	8011074 <i_IMU_Read>
		order++;
 80118d6:	4a42      	ldr	r2, [pc, #264]	@ (80119e0 <e_IMU_Config_Parameter+0x134>)
 80118d8:	8813      	ldrh	r3, [r2, #0]
 80118da:	3301      	adds	r3, #1
 80118dc:	8013      	strh	r3, [r2, #0]
	return IMU_RET_OK;
 80118de:	2000      	movs	r0, #0
 80118e0:	e077      	b.n	80119d2 <e_IMU_Config_Parameter+0x126>
			if(u8_rd[0] & (ICM42670P_BANK0_MASK_APEX_CONFIG1_PED_ENABLE | ICM42670P_BANK0_MASK_APEX_CONFIG1_FF_ENABLE | ICM42670P_BANK0_MASK_APEX_CONFIG1_SMD_ENABLE | ICM42670P_BANK0_MASK_APEX_CONFIG1_TILT_ENABLE)){
 80118e2:	4b41      	ldr	r3, [pc, #260]	@ (80119e8 <e_IMU_Config_Parameter+0x13c>)
 80118e4:	781b      	ldrb	r3, [r3, #0]
 80118e6:	f013 0f78 	tst.w	r3, #120	@ 0x78
 80118ea:	d176      	bne.n	80119da <e_IMU_Config_Parameter+0x12e>
				mreg = true;
 80118ec:	703e      	strb	r6, [r7, #0]
		order++;
 80118ee:	8823      	ldrh	r3, [r4, #0]
 80118f0:	3301      	adds	r3, #1
 80118f2:	8023      	strh	r3, [r4, #0]
		switch(order){
 80118f4:	8823      	ldrh	r3, [r4, #0]
 80118f6:	2b07      	cmp	r3, #7
 80118f8:	d86d      	bhi.n	80119d6 <e_IMU_Config_Parameter+0x12a>
 80118fa:	a201      	add	r2, pc, #4	@ (adr r2, 8011900 <e_IMU_Config_Parameter+0x54>)
 80118fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011900:	080118cd 	.word	0x080118cd
 8011904:	080118e3 	.word	0x080118e3
 8011908:	08011921 	.word	0x08011921
 801190c:	08011957 	.word	0x08011957
 8011910:	08011963 	.word	0x08011963
 8011914:	0801197d 	.word	0x0801197d
 8011918:	080119ad 	.word	0x080119ad
 801191c:	080119d1 	.word	0x080119d1
			wr[0] = ICM42670P_MREG1_APEX_CONFIG2_DMP_POWER_SAVE_TIME_SEL_8_S | \
 8011920:	23a2      	movs	r3, #162	@ 0xa2
 8011922:	f88d 3008 	strb.w	r3, [sp, #8]
			wr[1] = ICM42670P_MREG1_APEX_CONFIG3_PEDO_AMP_TH_62_MG | \
 8011926:	2385      	movs	r3, #133	@ 0x85
 8011928:	f88d 3009 	strb.w	r3, [sp, #9]
			wr[2] = ICM42670P_MREG1_APEX_CONFIG4_PEDO_SB_TIMER_TH_150_SAMPLES | \
 801192c:	2351      	movs	r3, #81	@ 0x51
 801192e:	f88d 300a 	strb.w	r3, [sp, #10]
			wr[3] = ICM42670P_MREG1_APEX_CONFIG5_TILT_WAIT_TIME_4_S	|\
 8011932:	23a4      	movs	r3, #164	@ 0xa4
 8011934:	f88d 300b 	strb.w	r3, [sp, #11]
			if(e_IMU_Write_MREG(&mreg, u8_addr, ICM42670P_MREG1_REG_APEX_CONFIG2, wr, 4) == IMU_RET_DONE){
 8011938:	2304      	movs	r3, #4
 801193a:	9300      	str	r3, [sp, #0]
 801193c:	ab02      	add	r3, sp, #8
 801193e:	4a2b      	ldr	r2, [pc, #172]	@ (80119ec <e_IMU_Config_Parameter+0x140>)
 8011940:	4629      	mov	r1, r5
 8011942:	4828      	ldr	r0, [pc, #160]	@ (80119e4 <e_IMU_Config_Parameter+0x138>)
 8011944:	f7ff fe06 	bl	8011554 <e_IMU_Write_MREG>
 8011948:	2801      	cmp	r0, #1
 801194a:	d0cf      	beq.n	80118ec <e_IMU_Config_Parameter+0x40>
				order--;
 801194c:	4a24      	ldr	r2, [pc, #144]	@ (80119e0 <e_IMU_Config_Parameter+0x134>)
 801194e:	8813      	ldrh	r3, [r2, #0]
 8011950:	3b01      	subs	r3, #1
 8011952:	8013      	strh	r3, [r2, #0]
 8011954:	e7bf      	b.n	80118d6 <e_IMU_Config_Parameter+0x2a>
			i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_APEX_CONFIG0, 1);
 8011956:	2201      	movs	r2, #1
 8011958:	2125      	movs	r1, #37	@ 0x25
 801195a:	4628      	mov	r0, r5
 801195c:	f7ff fb8a 	bl	8011074 <i_IMU_Read>
			break;
 8011960:	e7b9      	b.n	80118d6 <e_IMU_Config_Parameter+0x2a>
			wr[0] = u8_rd[0];
 8011962:	4b21      	ldr	r3, [pc, #132]	@ (80119e8 <e_IMU_Config_Parameter+0x13c>)
			wr[0] &= ~ICM42670P_BANK0_MASK_APEX_CONFIG0_DMP_POWER_SAVE_EN;
 8011964:	781b      	ldrb	r3, [r3, #0]
 8011966:	f023 0308 	bic.w	r3, r3, #8
 801196a:	f88d 3008 	strb.w	r3, [sp, #8]
			i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_APEX_CONFIG0, wr, 1);
 801196e:	2301      	movs	r3, #1
 8011970:	aa02      	add	r2, sp, #8
 8011972:	2125      	movs	r1, #37	@ 0x25
 8011974:	4628      	mov	r0, r5
 8011976:	f7ff fb57 	bl	8011028 <i_IMU_Write>
			break;
 801197a:	e7ac      	b.n	80118d6 <e_IMU_Config_Parameter+0x2a>
			wr[0] = ICM42670P_MREG1_APEX_CONFIG9_FF_DEBOUNCE_DURATION_2000_MS | \
 801197c:	2370      	movs	r3, #112	@ 0x70
 801197e:	f88d 3008 	strb.w	r3, [sp, #8]
			wr[1] = ICM42670P_MREG1_APEX_CONFIG10_LOWG_PEAK_TH_563_MG | \
 8011982:	2388      	movs	r3, #136	@ 0x88
 8011984:	f88d 3009 	strb.w	r3, [sp, #9]
			wr[2] = ICM42670P_MREG1_APEX_CONFIG11_HIGHG_PEAK_TH_2500_MG	|\
 8011988:	2348      	movs	r3, #72	@ 0x48
 801198a:	f88d 300a 	strb.w	r3, [sp, #10]
			if(e_IMU_Write_MREG(&mreg, u8_addr, ICM42670P_MREG1_REG_APEX_CONFIG9, wr, 3) == IMU_RET_DONE){
 801198e:	2303      	movs	r3, #3
 8011990:	9300      	str	r3, [sp, #0]
 8011992:	ab02      	add	r3, sp, #8
 8011994:	4a16      	ldr	r2, [pc, #88]	@ (80119f0 <e_IMU_Config_Parameter+0x144>)
 8011996:	4629      	mov	r1, r5
 8011998:	4812      	ldr	r0, [pc, #72]	@ (80119e4 <e_IMU_Config_Parameter+0x138>)
 801199a:	f7ff fddb 	bl	8011554 <e_IMU_Write_MREG>
 801199e:	2801      	cmp	r0, #1
 80119a0:	d0a4      	beq.n	80118ec <e_IMU_Config_Parameter+0x40>
				order--;
 80119a2:	4a0f      	ldr	r2, [pc, #60]	@ (80119e0 <e_IMU_Config_Parameter+0x134>)
 80119a4:	8813      	ldrh	r3, [r2, #0]
 80119a6:	3b01      	subs	r3, #1
 80119a8:	8013      	strh	r3, [r2, #0]
 80119aa:	e794      	b.n	80118d6 <e_IMU_Config_Parameter+0x2a>
			wr[0] = ICM42670P_MREG1_APEX_CONFIG12_FF_MAX_DURATION_204_CM | \
 80119ac:	2350      	movs	r3, #80	@ 0x50
 80119ae:	f88d 3008 	strb.w	r3, [sp, #8]
			if(e_IMU_Write_MREG(&mreg, u8_addr, ICM42670P_MREG1_REG_APEX_CONFIG12, wr, 1) == IMU_RET_DONE){
 80119b2:	2301      	movs	r3, #1
 80119b4:	9300      	str	r3, [sp, #0]
 80119b6:	ab02      	add	r3, sp, #8
 80119b8:	4a0e      	ldr	r2, [pc, #56]	@ (80119f4 <e_IMU_Config_Parameter+0x148>)
 80119ba:	4629      	mov	r1, r5
 80119bc:	4809      	ldr	r0, [pc, #36]	@ (80119e4 <e_IMU_Config_Parameter+0x138>)
 80119be:	f7ff fdc9 	bl	8011554 <e_IMU_Write_MREG>
 80119c2:	2801      	cmp	r0, #1
 80119c4:	d092      	beq.n	80118ec <e_IMU_Config_Parameter+0x40>
				order--;
 80119c6:	4a06      	ldr	r2, [pc, #24]	@ (80119e0 <e_IMU_Config_Parameter+0x134>)
 80119c8:	8813      	ldrh	r3, [r2, #0]
 80119ca:	3b01      	subs	r3, #1
 80119cc:	8013      	strh	r3, [r2, #0]
 80119ce:	e782      	b.n	80118d6 <e_IMU_Config_Parameter+0x2a>
			return IMU_RET_DONE;
 80119d0:	2001      	movs	r0, #1
}
 80119d2:	b005      	add	sp, #20
 80119d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		switch(order){
 80119d6:	2002      	movs	r0, #2
 80119d8:	e7fb      	b.n	80119d2 <e_IMU_Config_Parameter+0x126>
				return IMU_RET_ERR;
 80119da:	2002      	movs	r0, #2
 80119dc:	e7f9      	b.n	80119d2 <e_IMU_Config_Parameter+0x126>
 80119de:	bf00      	nop
 80119e0:	24001996 	.word	0x24001996
 80119e4:	24001994 	.word	0x24001994
 80119e8:	24001ac8 	.word	0x24001ac8
 80119ec:	00010044 	.word	0x00010044
 80119f0:	00010048 	.word	0x00010048
 80119f4:	00010067 	.word	0x00010067

080119f8 <e_IMU_Reset_DMP>:
e_IMU_RET_t e_IMU_Reset_DMP(bool* pb_init, uint8_t u8_addr){
 80119f8:	b530      	push	{r4, r5, lr}
 80119fa:	b083      	sub	sp, #12
 80119fc:	460d      	mov	r5, r1
	if(*pb_init){
 80119fe:	7803      	ldrb	r3, [r0, #0]
 8011a00:	b133      	cbz	r3, 8011a10 <e_IMU_Reset_DMP+0x18>
		*pb_init = false;
 8011a02:	2300      	movs	r3, #0
 8011a04:	7003      	strb	r3, [r0, #0]
		order = 0;
 8011a06:	4a37      	ldr	r2, [pc, #220]	@ (8011ae4 <e_IMU_Reset_DMP+0xec>)
 8011a08:	8013      	strh	r3, [r2, #0]
		mclk = true;
 8011a0a:	4b37      	ldr	r3, [pc, #220]	@ (8011ae8 <e_IMU_Reset_DMP+0xf0>)
 8011a0c:	2201      	movs	r2, #1
 8011a0e:	701a      	strb	r2, [r3, #0]
		switch(order){
 8011a10:	4c34      	ldr	r4, [pc, #208]	@ (8011ae4 <e_IMU_Reset_DMP+0xec>)
 8011a12:	e03d      	b.n	8011a90 <e_IMU_Reset_DMP+0x98>
			if(e_IMU_MCLK_On(&mclk, u8_addr) == IMU_RET_DONE){
 8011a14:	4629      	mov	r1, r5
 8011a16:	4834      	ldr	r0, [pc, #208]	@ (8011ae8 <e_IMU_Reset_DMP+0xf0>)
 8011a18:	f7ff fcda 	bl	80113d0 <e_IMU_MCLK_On>
 8011a1c:	2801      	cmp	r0, #1
 8011a1e:	d034      	beq.n	8011a8a <e_IMU_Reset_DMP+0x92>
				order--;
 8011a20:	4a30      	ldr	r2, [pc, #192]	@ (8011ae4 <e_IMU_Reset_DMP+0xec>)
 8011a22:	8813      	ldrh	r3, [r2, #0]
 8011a24:	3b01      	subs	r3, #1
 8011a26:	8013      	strh	r3, [r2, #0]
 8011a28:	e021      	b.n	8011a6e <e_IMU_Reset_DMP+0x76>
			i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_APEX_CONFIG0, 1);
 8011a2a:	2201      	movs	r2, #1
 8011a2c:	2125      	movs	r1, #37	@ 0x25
 8011a2e:	4628      	mov	r0, r5
 8011a30:	f7ff fb20 	bl	8011074 <i_IMU_Read>
			break;
 8011a34:	e01b      	b.n	8011a6e <e_IMU_Reset_DMP+0x76>
			wr[0] = u8_rd[0];
 8011a36:	4b2d      	ldr	r3, [pc, #180]	@ (8011aec <e_IMU_Reset_DMP+0xf4>)
			wr[0] &= ~ICM42670P_BANK0_MASK_APEX_CONFIG0_DMP_MEM_RESET_EN;
 8011a38:	781b      	ldrb	r3, [r3, #0]
 8011a3a:	f023 0303 	bic.w	r3, r3, #3
			wr[0] |= ICM42670P_BANK0_APEX_CONFIG0_DMP_MEM_RESET_APEX_ST_EN;
 8011a3e:	f043 0301 	orr.w	r3, r3, #1
 8011a42:	f88d 3000 	strb.w	r3, [sp]
			i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_APEX_CONFIG0, wr, 1);
 8011a46:	2301      	movs	r3, #1
 8011a48:	466a      	mov	r2, sp
 8011a4a:	2125      	movs	r1, #37	@ 0x25
 8011a4c:	4628      	mov	r0, r5
 8011a4e:	f7ff faeb 	bl	8011028 <i_IMU_Write>
			break;
 8011a52:	e00c      	b.n	8011a6e <e_IMU_Reset_DMP+0x76>
			delay_us(1000);
 8011a54:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8011a58:	f008 fa9e 	bl	8019f98 <delay_us>
			order++;
 8011a5c:	4a21      	ldr	r2, [pc, #132]	@ (8011ae4 <e_IMU_Reset_DMP+0xec>)
 8011a5e:	8813      	ldrh	r3, [r2, #0]
 8011a60:	3301      	adds	r3, #1
 8011a62:	8013      	strh	r3, [r2, #0]
			i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_APEX_CONFIG0, 1);
 8011a64:	2201      	movs	r2, #1
 8011a66:	2125      	movs	r1, #37	@ 0x25
 8011a68:	4628      	mov	r0, r5
 8011a6a:	f7ff fb03 	bl	8011074 <i_IMU_Read>
		order++;
 8011a6e:	4a1d      	ldr	r2, [pc, #116]	@ (8011ae4 <e_IMU_Reset_DMP+0xec>)
 8011a70:	8813      	ldrh	r3, [r2, #0]
 8011a72:	3301      	adds	r3, #1
 8011a74:	8013      	strh	r3, [r2, #0]
	return IMU_RET_OK;
 8011a76:	2000      	movs	r0, #0
 8011a78:	e02b      	b.n	8011ad2 <e_IMU_Reset_DMP+0xda>
			if((u8_rd[0] & ICM42670P_BANK0_MASK_APEX_CONFIG0_DMP_MEM_RESET_EN) == ICM42670P_BANK0_APEX_CONFIG0_DMP_MEM_RESET_DIS){
 8011a7a:	4b1c      	ldr	r3, [pc, #112]	@ (8011aec <e_IMU_Reset_DMP+0xf4>)
 8011a7c:	781b      	ldrb	r3, [r3, #0]
 8011a7e:	f013 0f03 	tst.w	r3, #3
 8011a82:	d119      	bne.n	8011ab8 <e_IMU_Reset_DMP+0xc0>
				mclk = true;
 8011a84:	4b18      	ldr	r3, [pc, #96]	@ (8011ae8 <e_IMU_Reset_DMP+0xf0>)
 8011a86:	2201      	movs	r2, #1
 8011a88:	701a      	strb	r2, [r3, #0]
		order++;
 8011a8a:	8823      	ldrh	r3, [r4, #0]
 8011a8c:	3301      	adds	r3, #1
 8011a8e:	8023      	strh	r3, [r4, #0]
		switch(order){
 8011a90:	8823      	ldrh	r3, [r4, #0]
 8011a92:	2b06      	cmp	r3, #6
 8011a94:	d824      	bhi.n	8011ae0 <e_IMU_Reset_DMP+0xe8>
 8011a96:	a201      	add	r2, pc, #4	@ (adr r2, 8011a9c <e_IMU_Reset_DMP+0xa4>)
 8011a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011a9c:	08011a15 	.word	0x08011a15
 8011aa0:	08011a2b 	.word	0x08011a2b
 8011aa4:	08011a37 	.word	0x08011a37
 8011aa8:	08011a55 	.word	0x08011a55
 8011aac:	08011a65 	.word	0x08011a65
 8011ab0:	08011a7b 	.word	0x08011a7b
 8011ab4:	08011ac7 	.word	0x08011ac7
				order -= 2;
 8011ab8:	4b0a      	ldr	r3, [pc, #40]	@ (8011ae4 <e_IMU_Reset_DMP+0xec>)
 8011aba:	2203      	movs	r2, #3
 8011abc:	801a      	strh	r2, [r3, #0]
				delay_us(10);
 8011abe:	200a      	movs	r0, #10
 8011ac0:	f008 fa6a 	bl	8019f98 <delay_us>
 8011ac4:	e7d3      	b.n	8011a6e <e_IMU_Reset_DMP+0x76>
			if(e_IMU_MCLK_Off(&mclk, u8_addr) == IMU_RET_DONE){
 8011ac6:	4629      	mov	r1, r5
 8011ac8:	4807      	ldr	r0, [pc, #28]	@ (8011ae8 <e_IMU_Reset_DMP+0xf0>)
 8011aca:	f7ff fe47 	bl	801175c <e_IMU_MCLK_Off>
 8011ace:	2801      	cmp	r0, #1
 8011ad0:	d101      	bne.n	8011ad6 <e_IMU_Reset_DMP+0xde>
}
 8011ad2:	b003      	add	sp, #12
 8011ad4:	bd30      	pop	{r4, r5, pc}
				order--;
 8011ad6:	4a03      	ldr	r2, [pc, #12]	@ (8011ae4 <e_IMU_Reset_DMP+0xec>)
 8011ad8:	8813      	ldrh	r3, [r2, #0]
 8011ada:	3b01      	subs	r3, #1
 8011adc:	8013      	strh	r3, [r2, #0]
			break;
 8011ade:	e7c6      	b.n	8011a6e <e_IMU_Reset_DMP+0x76>
		switch(order){
 8011ae0:	2002      	movs	r0, #2
 8011ae2:	e7f6      	b.n	8011ad2 <e_IMU_Reset_DMP+0xda>
 8011ae4:	24001992 	.word	0x24001992
 8011ae8:	24001990 	.word	0x24001990
 8011aec:	24001ac8 	.word	0x24001ac8

08011af0 <e_IMU_Resume_DMP>:
e_IMU_RET_t e_IMU_Resume_DMP(bool* pb_init, uint8_t u8_addr){
 8011af0:	b530      	push	{r4, r5, lr}
 8011af2:	b083      	sub	sp, #12
 8011af4:	460d      	mov	r5, r1
	if(*pb_init){
 8011af6:	7803      	ldrb	r3, [r0, #0]
 8011af8:	b90b      	cbnz	r3, 8011afe <e_IMU_Resume_DMP+0xe>
		switch(order){
 8011afa:	4c24      	ldr	r4, [pc, #144]	@ (8011b8c <e_IMU_Resume_DMP+0x9c>)
 8011afc:	e029      	b.n	8011b52 <e_IMU_Resume_DMP+0x62>
		*pb_init = false;
 8011afe:	2300      	movs	r3, #0
 8011b00:	7003      	strb	r3, [r0, #0]
		order = 0;
 8011b02:	4a22      	ldr	r2, [pc, #136]	@ (8011b8c <e_IMU_Resume_DMP+0x9c>)
 8011b04:	8013      	strh	r3, [r2, #0]
			i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_APEX_CONFIG0, 1);
 8011b06:	2201      	movs	r2, #1
 8011b08:	2125      	movs	r1, #37	@ 0x25
 8011b0a:	4628      	mov	r0, r5
 8011b0c:	f7ff fab2 	bl	8011074 <i_IMU_Read>
		order++;
 8011b10:	4a1e      	ldr	r2, [pc, #120]	@ (8011b8c <e_IMU_Resume_DMP+0x9c>)
 8011b12:	8813      	ldrh	r3, [r2, #0]
 8011b14:	3301      	adds	r3, #1
 8011b16:	8013      	strh	r3, [r2, #0]
	return IMU_RET_OK;
 8011b18:	2000      	movs	r0, #0
 8011b1a:	e033      	b.n	8011b84 <e_IMU_Resume_DMP+0x94>
			wr[0] = u8_rd[0];
 8011b1c:	4b1c      	ldr	r3, [pc, #112]	@ (8011b90 <e_IMU_Resume_DMP+0xa0>)
			wr[0] &= ~ICM42670P_BANK0_MASK_APEX_CONFIG0_DMP_INIT_EN;
 8011b1e:	781b      	ldrb	r3, [r3, #0]
			wr[0] |= ICM42670P_BANK0_APEX_CONFIG0_DMP_INIT_EN;
 8011b20:	f043 0304 	orr.w	r3, r3, #4
 8011b24:	f88d 3000 	strb.w	r3, [sp]
			i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_APEX_CONFIG0, wr, 1);
 8011b28:	2301      	movs	r3, #1
 8011b2a:	466a      	mov	r2, sp
 8011b2c:	2125      	movs	r1, #37	@ 0x25
 8011b2e:	4628      	mov	r0, r5
 8011b30:	f7ff fa7a 	bl	8011028 <i_IMU_Write>
			break;
 8011b34:	e7ec      	b.n	8011b10 <e_IMU_Resume_DMP+0x20>
			i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_APEX_CONFIG0, 1);
 8011b36:	2201      	movs	r2, #1
 8011b38:	2125      	movs	r1, #37	@ 0x25
 8011b3a:	4628      	mov	r0, r5
 8011b3c:	f7ff fa9a 	bl	8011074 <i_IMU_Read>
			break;
 8011b40:	e7e6      	b.n	8011b10 <e_IMU_Resume_DMP+0x20>
			if((u8_rd[0] & ICM42670P_BANK0_MASK_APEX_CONFIG0_DMP_INIT_EN) == ICM42670P_BANK0_APEX_CONFIG0_DMP_INIT_DIS){
 8011b42:	4b13      	ldr	r3, [pc, #76]	@ (8011b90 <e_IMU_Resume_DMP+0xa0>)
 8011b44:	781b      	ldrb	r3, [r3, #0]
 8011b46:	f013 0f04 	tst.w	r3, #4
 8011b4a:	d113      	bne.n	8011b74 <e_IMU_Resume_DMP+0x84>
		order++;
 8011b4c:	8823      	ldrh	r3, [r4, #0]
 8011b4e:	3301      	adds	r3, #1
 8011b50:	8023      	strh	r3, [r4, #0]
		switch(order){
 8011b52:	8823      	ldrh	r3, [r4, #0]
 8011b54:	2b04      	cmp	r3, #4
 8011b56:	d817      	bhi.n	8011b88 <e_IMU_Resume_DMP+0x98>
 8011b58:	a201      	add	r2, pc, #4	@ (adr r2, 8011b60 <e_IMU_Resume_DMP+0x70>)
 8011b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b5e:	bf00      	nop
 8011b60:	08011b07 	.word	0x08011b07
 8011b64:	08011b1d 	.word	0x08011b1d
 8011b68:	08011b37 	.word	0x08011b37
 8011b6c:	08011b43 	.word	0x08011b43
 8011b70:	08011b83 	.word	0x08011b83
				order -= 2;
 8011b74:	4b05      	ldr	r3, [pc, #20]	@ (8011b8c <e_IMU_Resume_DMP+0x9c>)
 8011b76:	2201      	movs	r2, #1
 8011b78:	801a      	strh	r2, [r3, #0]
				delay_us(100);
 8011b7a:	2064      	movs	r0, #100	@ 0x64
 8011b7c:	f008 fa0c 	bl	8019f98 <delay_us>
 8011b80:	e7e4      	b.n	8011b4c <e_IMU_Resume_DMP+0x5c>
			return IMU_RET_DONE;
 8011b82:	2001      	movs	r0, #1
}
 8011b84:	b003      	add	sp, #12
 8011b86:	bd30      	pop	{r4, r5, pc}
		switch(order){
 8011b88:	2002      	movs	r0, #2
 8011b8a:	e7fb      	b.n	8011b84 <e_IMU_Resume_DMP+0x94>
 8011b8c:	2400198e 	.word	0x2400198e
 8011b90:	24001ac8 	.word	0x24001ac8

08011b94 <e_IMU_Disable_Pedometer>:
e_IMU_RET_t e_IMU_Disable_Pedometer(bool* pb_init, uint8_t u8_addr){
 8011b94:	b500      	push	{lr}
 8011b96:	b083      	sub	sp, #12
 8011b98:	4603      	mov	r3, r0
 8011b9a:	4608      	mov	r0, r1
	if(*pb_init){
 8011b9c:	781a      	ldrb	r2, [r3, #0]
 8011b9e:	b11a      	cbz	r2, 8011ba8 <e_IMU_Disable_Pedometer+0x14>
		*pb_init = false;
 8011ba0:	2200      	movs	r2, #0
 8011ba2:	701a      	strb	r2, [r3, #0]
		order = 0;
 8011ba4:	4b13      	ldr	r3, [pc, #76]	@ (8011bf4 <e_IMU_Disable_Pedometer+0x60>)
 8011ba6:	801a      	strh	r2, [r3, #0]
	uint8_t wr[8] = {0,};
 8011ba8:	2300      	movs	r3, #0
 8011baa:	9300      	str	r3, [sp, #0]
 8011bac:	9301      	str	r3, [sp, #4]
		switch(order){
 8011bae:	4b11      	ldr	r3, [pc, #68]	@ (8011bf4 <e_IMU_Disable_Pedometer+0x60>)
 8011bb0:	881b      	ldrh	r3, [r3, #0]
 8011bb2:	2b01      	cmp	r3, #1
 8011bb4:	d00e      	beq.n	8011bd4 <e_IMU_Disable_Pedometer+0x40>
 8011bb6:	2b02      	cmp	r3, #2
 8011bb8:	d018      	beq.n	8011bec <e_IMU_Disable_Pedometer+0x58>
 8011bba:	b9cb      	cbnz	r3, 8011bf0 <e_IMU_Disable_Pedometer+0x5c>
			i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_APEX_CONFIG1, 1);
 8011bbc:	2201      	movs	r2, #1
 8011bbe:	2126      	movs	r1, #38	@ 0x26
 8011bc0:	f7ff fa58 	bl	8011074 <i_IMU_Read>
		order++;
 8011bc4:	4a0b      	ldr	r2, [pc, #44]	@ (8011bf4 <e_IMU_Disable_Pedometer+0x60>)
 8011bc6:	8813      	ldrh	r3, [r2, #0]
 8011bc8:	3301      	adds	r3, #1
 8011bca:	8013      	strh	r3, [r2, #0]
	return IMU_RET_OK;
 8011bcc:	2000      	movs	r0, #0
}
 8011bce:	b003      	add	sp, #12
 8011bd0:	f85d fb04 	ldr.w	pc, [sp], #4
			wr[0] = u8_rd[0];
 8011bd4:	4b08      	ldr	r3, [pc, #32]	@ (8011bf8 <e_IMU_Disable_Pedometer+0x64>)
			wr[0] &= ~ICM42670P_BANK0_MASK_APEX_CONFIG1_PED_ENABLE;
 8011bd6:	781b      	ldrb	r3, [r3, #0]
 8011bd8:	f023 0308 	bic.w	r3, r3, #8
 8011bdc:	f88d 3000 	strb.w	r3, [sp]
			i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_APEX_CONFIG1, wr, 1);
 8011be0:	2301      	movs	r3, #1
 8011be2:	466a      	mov	r2, sp
 8011be4:	2126      	movs	r1, #38	@ 0x26
 8011be6:	f7ff fa1f 	bl	8011028 <i_IMU_Write>
			break;
 8011bea:	e7eb      	b.n	8011bc4 <e_IMU_Disable_Pedometer+0x30>
			return IMU_RET_DONE;
 8011bec:	2001      	movs	r0, #1
 8011bee:	e7ee      	b.n	8011bce <e_IMU_Disable_Pedometer+0x3a>
		switch(order){
 8011bf0:	2002      	movs	r0, #2
 8011bf2:	e7ec      	b.n	8011bce <e_IMU_Disable_Pedometer+0x3a>
 8011bf4:	2400198c 	.word	0x2400198c
 8011bf8:	24001ac8 	.word	0x24001ac8

08011bfc <e_IMU_Enable_Pedometer>:
e_IMU_RET_t e_IMU_Enable_Pedometer(bool* pb_init, uint8_t u8_addr){
 8011bfc:	b500      	push	{lr}
 8011bfe:	b083      	sub	sp, #12
 8011c00:	4603      	mov	r3, r0
 8011c02:	4608      	mov	r0, r1
	if(*pb_init){
 8011c04:	781a      	ldrb	r2, [r3, #0]
 8011c06:	b11a      	cbz	r2, 8011c10 <e_IMU_Enable_Pedometer+0x14>
		*pb_init = false;
 8011c08:	2200      	movs	r2, #0
 8011c0a:	701a      	strb	r2, [r3, #0]
		order = 0;
 8011c0c:	4b13      	ldr	r3, [pc, #76]	@ (8011c5c <e_IMU_Enable_Pedometer+0x60>)
 8011c0e:	801a      	strh	r2, [r3, #0]
	uint8_t wr[8] = {0,};
 8011c10:	2300      	movs	r3, #0
 8011c12:	9300      	str	r3, [sp, #0]
 8011c14:	9301      	str	r3, [sp, #4]
		switch(order){
 8011c16:	4b11      	ldr	r3, [pc, #68]	@ (8011c5c <e_IMU_Enable_Pedometer+0x60>)
 8011c18:	881b      	ldrh	r3, [r3, #0]
 8011c1a:	2b01      	cmp	r3, #1
 8011c1c:	d00e      	beq.n	8011c3c <e_IMU_Enable_Pedometer+0x40>
 8011c1e:	2b02      	cmp	r3, #2
 8011c20:	d018      	beq.n	8011c54 <e_IMU_Enable_Pedometer+0x58>
 8011c22:	b9cb      	cbnz	r3, 8011c58 <e_IMU_Enable_Pedometer+0x5c>
			i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_APEX_CONFIG1, 1);
 8011c24:	2201      	movs	r2, #1
 8011c26:	2126      	movs	r1, #38	@ 0x26
 8011c28:	f7ff fa24 	bl	8011074 <i_IMU_Read>
		order++;
 8011c2c:	4a0b      	ldr	r2, [pc, #44]	@ (8011c5c <e_IMU_Enable_Pedometer+0x60>)
 8011c2e:	8813      	ldrh	r3, [r2, #0]
 8011c30:	3301      	adds	r3, #1
 8011c32:	8013      	strh	r3, [r2, #0]
	return IMU_RET_OK;
 8011c34:	2000      	movs	r0, #0
}
 8011c36:	b003      	add	sp, #12
 8011c38:	f85d fb04 	ldr.w	pc, [sp], #4
			wr[0] = u8_rd[0];
 8011c3c:	4b08      	ldr	r3, [pc, #32]	@ (8011c60 <e_IMU_Enable_Pedometer+0x64>)
			wr[0] &= ~ICM42670P_BANK0_MASK_APEX_CONFIG1_PED_ENABLE;
 8011c3e:	781b      	ldrb	r3, [r3, #0]
			wr[0] |= ICM42670P_BANK0_APEX_CONFIG1_PED_ENABLE_EN;
 8011c40:	f043 0308 	orr.w	r3, r3, #8
 8011c44:	f88d 3000 	strb.w	r3, [sp]
			i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_APEX_CONFIG1, wr, 1);
 8011c48:	2301      	movs	r3, #1
 8011c4a:	466a      	mov	r2, sp
 8011c4c:	2126      	movs	r1, #38	@ 0x26
 8011c4e:	f7ff f9eb 	bl	8011028 <i_IMU_Write>
			break;
 8011c52:	e7eb      	b.n	8011c2c <e_IMU_Enable_Pedometer+0x30>
			return IMU_RET_DONE;
 8011c54:	2001      	movs	r0, #1
 8011c56:	e7ee      	b.n	8011c36 <e_IMU_Enable_Pedometer+0x3a>
		switch(order){
 8011c58:	2002      	movs	r0, #2
 8011c5a:	e7ec      	b.n	8011c36 <e_IMU_Enable_Pedometer+0x3a>
 8011c5c:	2400198a 	.word	0x2400198a
 8011c60:	24001ac8 	.word	0x24001ac8

08011c64 <e_IMU_Enable_FreeFall>:
e_IMU_RET_t e_IMU_Enable_FreeFall(bool* pb_init, uint8_t u8_addr){
 8011c64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011c66:	b083      	sub	sp, #12
 8011c68:	460d      	mov	r5, r1
	if(*pb_init){
 8011c6a:	7803      	ldrb	r3, [r0, #0]
 8011c6c:	b133      	cbz	r3, 8011c7c <e_IMU_Enable_FreeFall+0x18>
		*pb_init = false;
 8011c6e:	2300      	movs	r3, #0
 8011c70:	7003      	strb	r3, [r0, #0]
		order = 0;
 8011c72:	4a2a      	ldr	r2, [pc, #168]	@ (8011d1c <e_IMU_Enable_FreeFall+0xb8>)
 8011c74:	8013      	strh	r3, [r2, #0]
		init = true;
 8011c76:	4b2a      	ldr	r3, [pc, #168]	@ (8011d20 <e_IMU_Enable_FreeFall+0xbc>)
 8011c78:	2201      	movs	r2, #1
 8011c7a:	701a      	strb	r2, [r3, #0]
	uint8_t wr[8] = {0,};
 8011c7c:	2300      	movs	r3, #0
 8011c7e:	9300      	str	r3, [sp, #0]
 8011c80:	9301      	str	r3, [sp, #4]
		switch(order){
 8011c82:	4c26      	ldr	r4, [pc, #152]	@ (8011d1c <e_IMU_Enable_FreeFall+0xb8>)
				init = true;
 8011c84:	4f26      	ldr	r7, [pc, #152]	@ (8011d20 <e_IMU_Enable_FreeFall+0xbc>)
 8011c86:	2601      	movs	r6, #1
 8011c88:	e009      	b.n	8011c9e <e_IMU_Enable_FreeFall+0x3a>
			if(e_IMU_Reset_DMP(&init, u8_addr) == IMU_RET_DONE){
 8011c8a:	4629      	mov	r1, r5
 8011c8c:	4824      	ldr	r0, [pc, #144]	@ (8011d20 <e_IMU_Enable_FreeFall+0xbc>)
 8011c8e:	f7ff feb3 	bl	80119f8 <e_IMU_Reset_DMP>
 8011c92:	2801      	cmp	r0, #1
 8011c94:	d114      	bne.n	8011cc0 <e_IMU_Enable_FreeFall+0x5c>
				init = true;
 8011c96:	703e      	strb	r6, [r7, #0]
		order++;
 8011c98:	8823      	ldrh	r3, [r4, #0]
 8011c9a:	3301      	adds	r3, #1
 8011c9c:	8023      	strh	r3, [r4, #0]
		switch(order){
 8011c9e:	8823      	ldrh	r3, [r4, #0]
 8011ca0:	2b04      	cmp	r3, #4
 8011ca2:	d838      	bhi.n	8011d16 <e_IMU_Enable_FreeFall+0xb2>
 8011ca4:	a201      	add	r2, pc, #4	@ (adr r2, 8011cac <e_IMU_Enable_FreeFall+0x48>)
 8011ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011caa:	bf00      	nop
 8011cac:	08011c8b 	.word	0x08011c8b
 8011cb0:	08011ccb 	.word	0x08011ccb
 8011cb4:	08011ce1 	.word	0x08011ce1
 8011cb8:	08011cf7 	.word	0x08011cf7
 8011cbc:	08011d11 	.word	0x08011d11
				order--;
 8011cc0:	4a16      	ldr	r2, [pc, #88]	@ (8011d1c <e_IMU_Enable_FreeFall+0xb8>)
 8011cc2:	8813      	ldrh	r3, [r2, #0]
 8011cc4:	3b01      	subs	r3, #1
 8011cc6:	8013      	strh	r3, [r2, #0]
 8011cc8:	e00f      	b.n	8011cea <e_IMU_Enable_FreeFall+0x86>
			if(e_IMU_Resume_DMP(&init, u8_addr) == IMU_RET_DONE){
 8011cca:	4629      	mov	r1, r5
 8011ccc:	4814      	ldr	r0, [pc, #80]	@ (8011d20 <e_IMU_Enable_FreeFall+0xbc>)
 8011cce:	f7ff ff0f 	bl	8011af0 <e_IMU_Resume_DMP>
 8011cd2:	2801      	cmp	r0, #1
 8011cd4:	d0df      	beq.n	8011c96 <e_IMU_Enable_FreeFall+0x32>
				order--;
 8011cd6:	4a11      	ldr	r2, [pc, #68]	@ (8011d1c <e_IMU_Enable_FreeFall+0xb8>)
 8011cd8:	8813      	ldrh	r3, [r2, #0]
 8011cda:	3b01      	subs	r3, #1
 8011cdc:	8013      	strh	r3, [r2, #0]
 8011cde:	e004      	b.n	8011cea <e_IMU_Enable_FreeFall+0x86>
			i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_APEX_CONFIG1, 1);
 8011ce0:	2201      	movs	r2, #1
 8011ce2:	2126      	movs	r1, #38	@ 0x26
 8011ce4:	4628      	mov	r0, r5
 8011ce6:	f7ff f9c5 	bl	8011074 <i_IMU_Read>
		order++;
 8011cea:	4a0c      	ldr	r2, [pc, #48]	@ (8011d1c <e_IMU_Enable_FreeFall+0xb8>)
 8011cec:	8813      	ldrh	r3, [r2, #0]
 8011cee:	3301      	adds	r3, #1
 8011cf0:	8013      	strh	r3, [r2, #0]
	return IMU_RET_OK;
 8011cf2:	2000      	movs	r0, #0
 8011cf4:	e00d      	b.n	8011d12 <e_IMU_Enable_FreeFall+0xae>
			wr[0] = u8_rd[0];
 8011cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8011d24 <e_IMU_Enable_FreeFall+0xc0>)
			wr[0] &= ~ICM42670P_BANK0_MASK_APEX_CONFIG1_FF_ENABLE;
 8011cf8:	781b      	ldrb	r3, [r3, #0]
			wr[0] |= ICM42670P_BANK0_APEX_CONFIG1_FF_ENABLE_EN;
 8011cfa:	f043 0320 	orr.w	r3, r3, #32
 8011cfe:	f88d 3000 	strb.w	r3, [sp]
			i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_APEX_CONFIG1, wr, 1);
 8011d02:	2301      	movs	r3, #1
 8011d04:	466a      	mov	r2, sp
 8011d06:	2126      	movs	r1, #38	@ 0x26
 8011d08:	4628      	mov	r0, r5
 8011d0a:	f7ff f98d 	bl	8011028 <i_IMU_Write>
			break;
 8011d0e:	e7ec      	b.n	8011cea <e_IMU_Enable_FreeFall+0x86>
			return IMU_RET_DONE;
 8011d10:	2001      	movs	r0, #1
}
 8011d12:	b003      	add	sp, #12
 8011d14:	bdf0      	pop	{r4, r5, r6, r7, pc}
		switch(order){
 8011d16:	2002      	movs	r0, #2
 8011d18:	e7fb      	b.n	8011d12 <e_IMU_Enable_FreeFall+0xae>
 8011d1a:	bf00      	nop
 8011d1c:	24001988 	.word	0x24001988
 8011d20:	24001986 	.word	0x24001986
 8011d24:	24001ac8 	.word	0x24001ac8

08011d28 <e_IMU_Config_EVT>:
e_IMU_RET_t e_IMU_Config_EVT(bool* pb_init, uint8_t u8_addr){
 8011d28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011d2a:	b083      	sub	sp, #12
 8011d2c:	460d      	mov	r5, r1
	if(*pb_init){
 8011d2e:	7803      	ldrb	r3, [r0, #0]
 8011d30:	b133      	cbz	r3, 8011d40 <e_IMU_Config_EVT+0x18>
		*pb_init = false;
 8011d32:	2300      	movs	r3, #0
 8011d34:	7003      	strb	r3, [r0, #0]
		order = 0;
 8011d36:	4a37      	ldr	r2, [pc, #220]	@ (8011e14 <e_IMU_Config_EVT+0xec>)
 8011d38:	8013      	strh	r3, [r2, #0]
		init = true;
 8011d3a:	4b37      	ldr	r3, [pc, #220]	@ (8011e18 <e_IMU_Config_EVT+0xf0>)
 8011d3c:	2201      	movs	r2, #1
 8011d3e:	701a      	strb	r2, [r3, #0]
	uint8_t wr[8] = {0,};
 8011d40:	2300      	movs	r3, #0
 8011d42:	9300      	str	r3, [sp, #0]
 8011d44:	9301      	str	r3, [sp, #4]
		switch(order){
 8011d46:	4c33      	ldr	r4, [pc, #204]	@ (8011e14 <e_IMU_Config_EVT+0xec>)
				init = true;
 8011d48:	4f33      	ldr	r7, [pc, #204]	@ (8011e18 <e_IMU_Config_EVT+0xf0>)
 8011d4a:	2601      	movs	r6, #1
 8011d4c:	e009      	b.n	8011d62 <e_IMU_Config_EVT+0x3a>
			if(e_IMU_Disable_Pedometer(&init, u8_addr) == IMU_RET_DONE){
 8011d4e:	4629      	mov	r1, r5
 8011d50:	4831      	ldr	r0, [pc, #196]	@ (8011e18 <e_IMU_Config_EVT+0xf0>)
 8011d52:	f7ff ff1f 	bl	8011b94 <e_IMU_Disable_Pedometer>
 8011d56:	2801      	cmp	r0, #1
 8011d58:	d118      	bne.n	8011d8c <e_IMU_Config_EVT+0x64>
				init = true;
 8011d5a:	703e      	strb	r6, [r7, #0]
		order++;
 8011d5c:	8823      	ldrh	r3, [r4, #0]
 8011d5e:	3301      	adds	r3, #1
 8011d60:	8023      	strh	r3, [r4, #0]
		switch(order){
 8011d62:	8823      	ldrh	r3, [r4, #0]
 8011d64:	2b06      	cmp	r3, #6
 8011d66:	d852      	bhi.n	8011e0e <e_IMU_Config_EVT+0xe6>
 8011d68:	a201      	add	r2, pc, #4	@ (adr r2, 8011d70 <e_IMU_Config_EVT+0x48>)
 8011d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d6e:	bf00      	nop
 8011d70:	08011d4f 	.word	0x08011d4f
 8011d74:	08011d97 	.word	0x08011d97
 8011d78:	08011dad 	.word	0x08011dad
 8011d7c:	08011dc7 	.word	0x08011dc7
 8011d80:	08011ddd 	.word	0x08011ddd
 8011d84:	08011df3 	.word	0x08011df3
 8011d88:	08011e09 	.word	0x08011e09
				order--;
 8011d8c:	4a21      	ldr	r2, [pc, #132]	@ (8011e14 <e_IMU_Config_EVT+0xec>)
 8011d8e:	8813      	ldrh	r3, [r2, #0]
 8011d90:	3b01      	subs	r3, #1
 8011d92:	8013      	strh	r3, [r2, #0]
 8011d94:	e004      	b.n	8011da0 <e_IMU_Config_EVT+0x78>
			i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_APEX_CONFIG1, 1);
 8011d96:	2201      	movs	r2, #1
 8011d98:	2126      	movs	r1, #38	@ 0x26
 8011d9a:	4628      	mov	r0, r5
 8011d9c:	f7ff f96a 	bl	8011074 <i_IMU_Read>
		order++;
 8011da0:	4a1c      	ldr	r2, [pc, #112]	@ (8011e14 <e_IMU_Config_EVT+0xec>)
 8011da2:	8813      	ldrh	r3, [r2, #0]
 8011da4:	3301      	adds	r3, #1
 8011da6:	8013      	strh	r3, [r2, #0]
	return IMU_RET_OK;
 8011da8:	2000      	movs	r0, #0
 8011daa:	e02e      	b.n	8011e0a <e_IMU_Config_EVT+0xe2>
			wr[0] = u8_rd[0];
 8011dac:	4b1b      	ldr	r3, [pc, #108]	@ (8011e1c <e_IMU_Config_EVT+0xf4>)
			wr[0] &= ~ICM42670P_BANK0_MASK_APEX_CONFIG1_DMP_ODR;
 8011dae:	781b      	ldrb	r3, [r3, #0]
			wr[0] |= ICM42670P_BANK0_APEX_CONFIG1_DMP_ODR_100Hz;	//same with accel odr
 8011db0:	f043 0303 	orr.w	r3, r3, #3
 8011db4:	f88d 3000 	strb.w	r3, [sp]
			i_IMU_Write(u8_addr, ICM42670P_BANK0_REG_APEX_CONFIG1, wr, 1);
 8011db8:	2301      	movs	r3, #1
 8011dba:	466a      	mov	r2, sp
 8011dbc:	2126      	movs	r1, #38	@ 0x26
 8011dbe:	4628      	mov	r0, r5
 8011dc0:	f7ff f932 	bl	8011028 <i_IMU_Write>
			break;
 8011dc4:	e7ec      	b.n	8011da0 <e_IMU_Config_EVT+0x78>
			if(e_IMU_Config_Parameter(&init, u8_addr) == IMU_RET_DONE){
 8011dc6:	4629      	mov	r1, r5
 8011dc8:	4813      	ldr	r0, [pc, #76]	@ (8011e18 <e_IMU_Config_EVT+0xf0>)
 8011dca:	f7ff fd6f 	bl	80118ac <e_IMU_Config_Parameter>
 8011dce:	2801      	cmp	r0, #1
 8011dd0:	d0c3      	beq.n	8011d5a <e_IMU_Config_EVT+0x32>
				order--;
 8011dd2:	4a10      	ldr	r2, [pc, #64]	@ (8011e14 <e_IMU_Config_EVT+0xec>)
 8011dd4:	8813      	ldrh	r3, [r2, #0]
 8011dd6:	3b01      	subs	r3, #1
 8011dd8:	8013      	strh	r3, [r2, #0]
 8011dda:	e7e1      	b.n	8011da0 <e_IMU_Config_EVT+0x78>
			if(e_IMU_Enable_FreeFall(&init, u8_addr) == IMU_RET_DONE){
 8011ddc:	4629      	mov	r1, r5
 8011dde:	480e      	ldr	r0, [pc, #56]	@ (8011e18 <e_IMU_Config_EVT+0xf0>)
 8011de0:	f7ff ff40 	bl	8011c64 <e_IMU_Enable_FreeFall>
 8011de4:	2801      	cmp	r0, #1
 8011de6:	d0b8      	beq.n	8011d5a <e_IMU_Config_EVT+0x32>
				order--;
 8011de8:	4a0a      	ldr	r2, [pc, #40]	@ (8011e14 <e_IMU_Config_EVT+0xec>)
 8011dea:	8813      	ldrh	r3, [r2, #0]
 8011dec:	3b01      	subs	r3, #1
 8011dee:	8013      	strh	r3, [r2, #0]
 8011df0:	e7d6      	b.n	8011da0 <e_IMU_Config_EVT+0x78>
			if(e_IMU_Enable_Pedometer(&init, u8_addr) == IMU_RET_DONE){
 8011df2:	4629      	mov	r1, r5
 8011df4:	4808      	ldr	r0, [pc, #32]	@ (8011e18 <e_IMU_Config_EVT+0xf0>)
 8011df6:	f7ff ff01 	bl	8011bfc <e_IMU_Enable_Pedometer>
 8011dfa:	2801      	cmp	r0, #1
 8011dfc:	d0ad      	beq.n	8011d5a <e_IMU_Config_EVT+0x32>
				order--;
 8011dfe:	4a05      	ldr	r2, [pc, #20]	@ (8011e14 <e_IMU_Config_EVT+0xec>)
 8011e00:	8813      	ldrh	r3, [r2, #0]
 8011e02:	3b01      	subs	r3, #1
 8011e04:	8013      	strh	r3, [r2, #0]
 8011e06:	e7cb      	b.n	8011da0 <e_IMU_Config_EVT+0x78>
			return IMU_RET_DONE;
 8011e08:	2001      	movs	r0, #1
}
 8011e0a:	b003      	add	sp, #12
 8011e0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		switch(order){
 8011e0e:	2002      	movs	r0, #2
 8011e10:	e7fb      	b.n	8011e0a <e_IMU_Config_EVT+0xe2>
 8011e12:	bf00      	nop
 8011e14:	24001984 	.word	0x24001984
 8011e18:	24001982 	.word	0x24001982
 8011e1c:	24001ac8 	.word	0x24001ac8

08011e20 <e_IMU_Read_DATA_EVT>:
e_IMU_RET_t e_IMU_Read_DATA_EVT(bool* pb_init, uint8_t u8_addr, uint8_t* pu8_data, uint8_t* pu8_rd, uint8_t* pu8_evt){
 8011e20:	b510      	push	{r4, lr}
 8011e22:	468e      	mov	lr, r1
	if(*pb_init){
 8011e24:	7804      	ldrb	r4, [r0, #0]
 8011e26:	b174      	cbz	r4, 8011e46 <e_IMU_Read_DATA_EVT+0x26>
		*pb_init = false;
 8011e28:	2300      	movs	r3, #0
 8011e2a:	7003      	strb	r3, [r0, #0]
		order = 0;
 8011e2c:	4a2c      	ldr	r2, [pc, #176]	@ (8011ee0 <e_IMU_Read_DATA_EVT+0xc0>)
 8011e2e:	8013      	strh	r3, [r2, #0]
			i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_INT_STATUS_DRDY, 4);
 8011e30:	2204      	movs	r2, #4
 8011e32:	2139      	movs	r1, #57	@ 0x39
 8011e34:	4670      	mov	r0, lr
 8011e36:	f7ff f91d 	bl	8011074 <i_IMU_Read>
			order++;
 8011e3a:	4a29      	ldr	r2, [pc, #164]	@ (8011ee0 <e_IMU_Read_DATA_EVT+0xc0>)
 8011e3c:	8813      	ldrh	r3, [r2, #0]
 8011e3e:	3301      	adds	r3, #1
 8011e40:	8013      	strh	r3, [r2, #0]
	return IMU_RET_OK;
 8011e42:	2000      	movs	r0, #0
}
 8011e44:	bd10      	pop	{r4, pc}
		switch(order){
 8011e46:	4926      	ldr	r1, [pc, #152]	@ (8011ee0 <e_IMU_Read_DATA_EVT+0xc0>)
 8011e48:	880c      	ldrh	r4, [r1, #0]
 8011e4a:	2c02      	cmp	r4, #2
 8011e4c:	d03d      	beq.n	8011eca <e_IMU_Read_DATA_EVT+0xaa>
 8011e4e:	d844      	bhi.n	8011eda <e_IMU_Read_DATA_EVT+0xba>
 8011e50:	2c00      	cmp	r4, #0
 8011e52:	d0ed      	beq.n	8011e30 <e_IMU_Read_DATA_EVT+0x10>
			if(pu8_rd[3] & ICM42670P_BANK0_MASK_INT_STATUS3_FF_DET_INT)			{*pu8_evt |= 1;}
 8011e54:	78da      	ldrb	r2, [r3, #3]
 8011e56:	f012 0f04 	tst.w	r2, #4
 8011e5a:	d005      	beq.n	8011e68 <e_IMU_Read_DATA_EVT+0x48>
 8011e5c:	9a02      	ldr	r2, [sp, #8]
 8011e5e:	7812      	ldrb	r2, [r2, #0]
 8011e60:	f042 0201 	orr.w	r2, r2, #1
 8011e64:	9902      	ldr	r1, [sp, #8]
 8011e66:	700a      	strb	r2, [r1, #0]
			if(pu8_rd[3] & ICM42670P_BANK0_MASK_INT_STATUS3_LOWG_DET_INT)		{*pu8_evt |= 2;}
 8011e68:	78da      	ldrb	r2, [r3, #3]
 8011e6a:	f012 0f02 	tst.w	r2, #2
 8011e6e:	d005      	beq.n	8011e7c <e_IMU_Read_DATA_EVT+0x5c>
 8011e70:	9a02      	ldr	r2, [sp, #8]
 8011e72:	7812      	ldrb	r2, [r2, #0]
 8011e74:	f042 0202 	orr.w	r2, r2, #2
 8011e78:	9902      	ldr	r1, [sp, #8]
 8011e7a:	700a      	strb	r2, [r1, #0]
			if(pu8_rd[3] & ICM42670P_BANK0_MASK_INT_STATUS3_STEP_DET_INT)		{*pu8_evt |= 4;}
 8011e7c:	78da      	ldrb	r2, [r3, #3]
 8011e7e:	f012 0f20 	tst.w	r2, #32
 8011e82:	d005      	beq.n	8011e90 <e_IMU_Read_DATA_EVT+0x70>
 8011e84:	9a02      	ldr	r2, [sp, #8]
 8011e86:	7812      	ldrb	r2, [r2, #0]
 8011e88:	f042 0204 	orr.w	r2, r2, #4
 8011e8c:	9902      	ldr	r1, [sp, #8]
 8011e8e:	700a      	strb	r2, [r1, #0]
			if(pu8_rd[3] & ICM42670P_BANK0_MASK_INT_STATUS3_STEP_CNT_OVF_INT)	{*pu8_evt |= 8;}
 8011e90:	78da      	ldrb	r2, [r3, #3]
 8011e92:	f012 0f10 	tst.w	r2, #16
 8011e96:	d005      	beq.n	8011ea4 <e_IMU_Read_DATA_EVT+0x84>
 8011e98:	9a02      	ldr	r2, [sp, #8]
 8011e9a:	7812      	ldrb	r2, [r2, #0]
 8011e9c:	f042 0208 	orr.w	r2, r2, #8
 8011ea0:	9902      	ldr	r1, [sp, #8]
 8011ea2:	700a      	strb	r2, [r1, #0]
			if(pu8_rd[0] & ICM42670P_BANK0_MASK_INT_STATUS_DRDY_DATA_RDY_INT){
 8011ea4:	781b      	ldrb	r3, [r3, #0]
 8011ea6:	f013 0001 	ands.w	r0, r3, #1
 8011eaa:	d103      	bne.n	8011eb4 <e_IMU_Read_DATA_EVT+0x94>
				order--;
 8011eac:	4b0c      	ldr	r3, [pc, #48]	@ (8011ee0 <e_IMU_Read_DATA_EVT+0xc0>)
 8011eae:	2200      	movs	r2, #0
 8011eb0:	801a      	strh	r2, [r3, #0]
 8011eb2:	e7c7      	b.n	8011e44 <e_IMU_Read_DATA_EVT+0x24>
				i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_ACCEL_DATA_X1, 12);
 8011eb4:	220c      	movs	r2, #12
 8011eb6:	210b      	movs	r1, #11
 8011eb8:	4670      	mov	r0, lr
 8011eba:	f7ff f8db 	bl	8011074 <i_IMU_Read>
				order++;
 8011ebe:	4a08      	ldr	r2, [pc, #32]	@ (8011ee0 <e_IMU_Read_DATA_EVT+0xc0>)
 8011ec0:	8813      	ldrh	r3, [r2, #0]
 8011ec2:	3301      	adds	r3, #1
 8011ec4:	8013      	strh	r3, [r2, #0]
	return IMU_RET_OK;
 8011ec6:	2000      	movs	r0, #0
 8011ec8:	e7bc      	b.n	8011e44 <e_IMU_Read_DATA_EVT+0x24>
			memcpy(pu8_data, pu8_rd, 12);
 8011eca:	6818      	ldr	r0, [r3, #0]
 8011ecc:	6859      	ldr	r1, [r3, #4]
 8011ece:	689b      	ldr	r3, [r3, #8]
 8011ed0:	6010      	str	r0, [r2, #0]
 8011ed2:	6051      	str	r1, [r2, #4]
 8011ed4:	6093      	str	r3, [r2, #8]
			return IMU_RET_DONE;
 8011ed6:	2001      	movs	r0, #1
 8011ed8:	e7b4      	b.n	8011e44 <e_IMU_Read_DATA_EVT+0x24>
		switch(order){
 8011eda:	2002      	movs	r0, #2
 8011edc:	e7b2      	b.n	8011e44 <e_IMU_Read_DATA_EVT+0x24>
 8011ede:	bf00      	nop
 8011ee0:	24001980 	.word	0x24001980

08011ee4 <v_IMU_Decode_REG>:
void v_IMU_Decode_REG(int16_t* pi16_dest, uint8_t* pu8_src){
 8011ee4:	2300      	movs	r3, #0
 8011ee6:	b29a      	uxth	r2, r3
		if(i & 1){
 8011ee8:	f013 0f01 	tst.w	r3, #1
 8011eec:	d10d      	bne.n	8011f0a <v_IMU_Decode_REG+0x26>
			pi16_dest[i>>1] = (pu8_src[i] << 8) & 0xFF00;
 8011eee:	0852      	lsrs	r2, r2, #1
 8011ef0:	f891 c000 	ldrb.w	ip, [r1]
 8011ef4:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
 8011ef8:	f820 c012 	strh.w	ip, [r0, r2, lsl #1]
	for(uint16_t i=0; i<12; i++){
 8011efc:	3301      	adds	r3, #1
 8011efe:	3101      	adds	r1, #1
 8011f00:	2b0c      	cmp	r3, #12
 8011f02:	d1f0      	bne.n	8011ee6 <v_IMU_Decode_REG+0x2>
 8011f04:	4770      	bx	lr
}
 8011f06:	f85d fb04 	ldr.w	pc, [sp], #4
void v_IMU_Decode_REG(int16_t* pi16_dest, uint8_t* pu8_src){
 8011f0a:	b500      	push	{lr}
			pi16_dest[i>>1] |= pu8_src[i] & 0x00FF;
 8011f0c:	0852      	lsrs	r2, r2, #1
 8011f0e:	f891 c000 	ldrb.w	ip, [r1]
 8011f12:	f830 e012 	ldrh.w	lr, [r0, r2, lsl #1]
 8011f16:	ea4c 0c0e 	orr.w	ip, ip, lr
 8011f1a:	f820 c012 	strh.w	ip, [r0, r2, lsl #1]
	for(uint16_t i=0; i<12; i++){
 8011f1e:	3301      	adds	r3, #1
 8011f20:	3101      	adds	r1, #1
 8011f22:	2b0c      	cmp	r3, #12
 8011f24:	d0ef      	beq.n	8011f06 <v_IMU_Decode_REG+0x22>
 8011f26:	b29a      	uxth	r2, r3
		if(i & 1){
 8011f28:	f013 0f01 	tst.w	r3, #1
 8011f2c:	d1ee      	bne.n	8011f0c <v_IMU_Decode_REG+0x28>
			pi16_dest[i>>1] = (pu8_src[i] << 8) & 0xFF00;
 8011f2e:	0852      	lsrs	r2, r2, #1
 8011f30:	f891 c000 	ldrb.w	ip, [r1]
 8011f34:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
 8011f38:	f820 c012 	strh.w	ip, [r0, r2, lsl #1]
 8011f3c:	e7ef      	b.n	8011f1e <v_IMU_Decode_REG+0x3a>
	...

08011f40 <v_IMU_Init>:
	b_imu_evt = true;
 8011f40:	4b04      	ldr	r3, [pc, #16]	@ (8011f54 <v_IMU_Init+0x14>)
 8011f42:	2201      	movs	r2, #1
 8011f44:	701a      	strb	r2, [r3, #0]
	__HAL_I2C_ENABLE_IT(p_i2c, I2C_IT_ERRI);
 8011f46:	4b04      	ldr	r3, [pc, #16]	@ (8011f58 <v_IMU_Init+0x18>)
 8011f48:	681a      	ldr	r2, [r3, #0]
 8011f4a:	6813      	ldr	r3, [r2, #0]
 8011f4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011f50:	6013      	str	r3, [r2, #0]
}
 8011f52:	4770      	bx	lr
 8011f54:	24001aa4 	.word	0x24001aa4
 8011f58:	240013d0 	.word	0x240013d0

08011f5c <b_IMU_Config>:
bool b_IMU_Config(bool* pb_init, uint8_t u8_addr, uint8_t* pu8_id){
 8011f5c:	b508      	push	{r3, lr}
 8011f5e:	460b      	mov	r3, r1
	if(*pb_init){
 8011f60:	7801      	ldrb	r1, [r0, #0]
 8011f62:	b141      	cbz	r1, 8011f76 <b_IMU_Config+0x1a>
		*pb_init = 0;
 8011f64:	2100      	movs	r1, #0
 8011f66:	7001      	strb	r1, [r0, #0]
		config = true;
 8011f68:	486c      	ldr	r0, [pc, #432]	@ (801211c <b_IMU_Config+0x1c0>)
 8011f6a:	f04f 0c01 	mov.w	ip, #1
 8011f6e:	f880 c000 	strb.w	ip, [r0]
		order = 0;
 8011f72:	486b      	ldr	r0, [pc, #428]	@ (8012120 <b_IMU_Config+0x1c4>)
 8011f74:	8001      	strh	r1, [r0, #0]
	if(u8_addr == ADDR_IMU_LEFT){
 8011f76:	2bd0      	cmp	r3, #208	@ 0xd0
 8011f78:	d011      	beq.n	8011f9e <b_IMU_Config+0x42>
		if(e_imu_evt_R == COMM_STAT_BUSY){return false;}
 8011f7a:	496a      	ldr	r1, [pc, #424]	@ (8012124 <b_IMU_Config+0x1c8>)
 8011f7c:	7809      	ldrb	r1, [r1, #0]
 8011f7e:	2902      	cmp	r1, #2
 8011f80:	f000 80c8 	beq.w	8012114 <b_IMU_Config+0x1b8>
		switch(order){
 8011f84:	4966      	ldr	r1, [pc, #408]	@ (8012120 <b_IMU_Config+0x1c4>)
 8011f86:	8809      	ldrh	r1, [r1, #0]
 8011f88:	290b      	cmp	r1, #11
 8011f8a:	f200 80c5 	bhi.w	8012118 <b_IMU_Config+0x1bc>
 8011f8e:	e8df f001 	tbb	[pc, r1]
 8011f92:	1d0c      	.short	0x1d0c
 8011f94:	61503f2e 	.word	0x61503f2e
 8011f98:	a3948372 	.word	0xa3948372
 8011f9c:	bbac      	.short	0xbbac
		if(e_imu_evt_L == COMM_STAT_BUSY){return false;}
 8011f9e:	4962      	ldr	r1, [pc, #392]	@ (8012128 <b_IMU_Config+0x1cc>)
 8011fa0:	7809      	ldrb	r1, [r1, #0]
 8011fa2:	2902      	cmp	r1, #2
 8011fa4:	d1ee      	bne.n	8011f84 <b_IMU_Config+0x28>
 8011fa6:	2000      	movs	r0, #0
 8011fa8:	e0b5      	b.n	8012116 <b_IMU_Config+0x1ba>
			if(e_IMU_Reset(&config, u8_addr) == IMU_RET_DONE){
 8011faa:	4619      	mov	r1, r3
 8011fac:	485b      	ldr	r0, [pc, #364]	@ (801211c <b_IMU_Config+0x1c0>)
 8011fae:	f7ff f8c7 	bl	8011140 <e_IMU_Reset>
 8011fb2:	2801      	cmp	r0, #1
 8011fb4:	d001      	beq.n	8011fba <b_IMU_Config+0x5e>
	return false;
 8011fb6:	2000      	movs	r0, #0
 8011fb8:	e0ad      	b.n	8012116 <b_IMU_Config+0x1ba>
				config = true;
 8011fba:	4b58      	ldr	r3, [pc, #352]	@ (801211c <b_IMU_Config+0x1c0>)
 8011fbc:	2201      	movs	r2, #1
 8011fbe:	701a      	strb	r2, [r3, #0]
				order++;
 8011fc0:	4a57      	ldr	r2, [pc, #348]	@ (8012120 <b_IMU_Config+0x1c4>)
 8011fc2:	8813      	ldrh	r3, [r2, #0]
 8011fc4:	3301      	adds	r3, #1
 8011fc6:	8013      	strh	r3, [r2, #0]
	return false;
 8011fc8:	2000      	movs	r0, #0
 8011fca:	e0a4      	b.n	8012116 <b_IMU_Config+0x1ba>
			if(e_IMU_Config_INTF(&config, u8_addr) == IMU_RET_DONE){
 8011fcc:	4619      	mov	r1, r3
 8011fce:	4853      	ldr	r0, [pc, #332]	@ (801211c <b_IMU_Config+0x1c0>)
 8011fd0:	f7ff f92c 	bl	801122c <e_IMU_Config_INTF>
 8011fd4:	2801      	cmp	r0, #1
 8011fd6:	d001      	beq.n	8011fdc <b_IMU_Config+0x80>
	return false;
 8011fd8:	2000      	movs	r0, #0
 8011fda:	e09c      	b.n	8012116 <b_IMU_Config+0x1ba>
				config = true;
 8011fdc:	4b4f      	ldr	r3, [pc, #316]	@ (801211c <b_IMU_Config+0x1c0>)
 8011fde:	2201      	movs	r2, #1
 8011fe0:	701a      	strb	r2, [r3, #0]
				order++;
 8011fe2:	4a4f      	ldr	r2, [pc, #316]	@ (8012120 <b_IMU_Config+0x1c4>)
 8011fe4:	8813      	ldrh	r3, [r2, #0]
 8011fe6:	3301      	adds	r3, #1
 8011fe8:	8013      	strh	r3, [r2, #0]
	return false;
 8011fea:	2000      	movs	r0, #0
 8011fec:	e093      	b.n	8012116 <b_IMU_Config+0x1ba>
			if(e_IMU_Get_ID(&config, u8_addr, pu8_id) == IMU_RET_DONE){
 8011fee:	4619      	mov	r1, r3
 8011ff0:	484a      	ldr	r0, [pc, #296]	@ (801211c <b_IMU_Config+0x1c0>)
 8011ff2:	f7ff f8f7 	bl	80111e4 <e_IMU_Get_ID>
 8011ff6:	2801      	cmp	r0, #1
 8011ff8:	d001      	beq.n	8011ffe <b_IMU_Config+0xa2>
	return false;
 8011ffa:	2000      	movs	r0, #0
 8011ffc:	e08b      	b.n	8012116 <b_IMU_Config+0x1ba>
				config = true;
 8011ffe:	4b47      	ldr	r3, [pc, #284]	@ (801211c <b_IMU_Config+0x1c0>)
 8012000:	2201      	movs	r2, #1
 8012002:	701a      	strb	r2, [r3, #0]
				order++;
 8012004:	4a46      	ldr	r2, [pc, #280]	@ (8012120 <b_IMU_Config+0x1c4>)
 8012006:	8813      	ldrh	r3, [r2, #0]
 8012008:	3301      	adds	r3, #1
 801200a:	8013      	strh	r3, [r2, #0]
	return false;
 801200c:	2000      	movs	r0, #0
 801200e:	e082      	b.n	8012116 <b_IMU_Config+0x1ba>
			if(e_IMU_Config_INT(&config, u8_addr) == IMU_RET_DONE){
 8012010:	4619      	mov	r1, r3
 8012012:	4842      	ldr	r0, [pc, #264]	@ (801211c <b_IMU_Config+0x1c0>)
 8012014:	f7ff fb06 	bl	8011624 <e_IMU_Config_INT>
 8012018:	2801      	cmp	r0, #1
 801201a:	d001      	beq.n	8012020 <b_IMU_Config+0xc4>
	return false;
 801201c:	2000      	movs	r0, #0
 801201e:	e07a      	b.n	8012116 <b_IMU_Config+0x1ba>
				config = true;
 8012020:	4b3e      	ldr	r3, [pc, #248]	@ (801211c <b_IMU_Config+0x1c0>)
 8012022:	2201      	movs	r2, #1
 8012024:	701a      	strb	r2, [r3, #0]
				order++;
 8012026:	4a3e      	ldr	r2, [pc, #248]	@ (8012120 <b_IMU_Config+0x1c4>)
 8012028:	8813      	ldrh	r3, [r2, #0]
 801202a:	3301      	adds	r3, #1
 801202c:	8013      	strh	r3, [r2, #0]
	return false;
 801202e:	2000      	movs	r0, #0
 8012030:	e071      	b.n	8012116 <b_IMU_Config+0x1ba>
			if(e_IMU_Config_ACC(&config, u8_addr) == IMU_RET_DONE){
 8012032:	4619      	mov	r1, r3
 8012034:	4839      	ldr	r0, [pc, #228]	@ (801211c <b_IMU_Config+0x1c0>)
 8012036:	f7ff f937 	bl	80112a8 <e_IMU_Config_ACC>
 801203a:	2801      	cmp	r0, #1
 801203c:	d001      	beq.n	8012042 <b_IMU_Config+0xe6>
	return false;
 801203e:	2000      	movs	r0, #0
 8012040:	e069      	b.n	8012116 <b_IMU_Config+0x1ba>
				config = true;
 8012042:	4b36      	ldr	r3, [pc, #216]	@ (801211c <b_IMU_Config+0x1c0>)
 8012044:	2201      	movs	r2, #1
 8012046:	701a      	strb	r2, [r3, #0]
				order++;
 8012048:	4a35      	ldr	r2, [pc, #212]	@ (8012120 <b_IMU_Config+0x1c4>)
 801204a:	8813      	ldrh	r3, [r2, #0]
 801204c:	3301      	adds	r3, #1
 801204e:	8013      	strh	r3, [r2, #0]
	return false;
 8012050:	2000      	movs	r0, #0
 8012052:	e060      	b.n	8012116 <b_IMU_Config+0x1ba>
			if(e_IMU_Config_GYRO(&config, u8_addr) == IMU_RET_DONE){
 8012054:	4619      	mov	r1, r3
 8012056:	4831      	ldr	r0, [pc, #196]	@ (801211c <b_IMU_Config+0x1c0>)
 8012058:	f7ff f970 	bl	801133c <e_IMU_Config_GYRO>
 801205c:	2801      	cmp	r0, #1
 801205e:	d001      	beq.n	8012064 <b_IMU_Config+0x108>
	return false;
 8012060:	2000      	movs	r0, #0
 8012062:	e058      	b.n	8012116 <b_IMU_Config+0x1ba>
				config = true;
 8012064:	4b2d      	ldr	r3, [pc, #180]	@ (801211c <b_IMU_Config+0x1c0>)
 8012066:	2201      	movs	r2, #1
 8012068:	701a      	strb	r2, [r3, #0]
				order++;
 801206a:	4a2d      	ldr	r2, [pc, #180]	@ (8012120 <b_IMU_Config+0x1c4>)
 801206c:	8813      	ldrh	r3, [r2, #0]
 801206e:	3301      	adds	r3, #1
 8012070:	8013      	strh	r3, [r2, #0]
	return false;
 8012072:	2000      	movs	r0, #0
 8012074:	e04f      	b.n	8012116 <b_IMU_Config+0x1ba>
			if(e_IMU_Config_PWR_Mode(&config, u8_addr) == IMU_RET_DONE){
 8012076:	4619      	mov	r1, r3
 8012078:	4828      	ldr	r0, [pc, #160]	@ (801211c <b_IMU_Config+0x1c0>)
 801207a:	f7ff fba3 	bl	80117c4 <e_IMU_Config_PWR_Mode>
 801207e:	2801      	cmp	r0, #1
 8012080:	d001      	beq.n	8012086 <b_IMU_Config+0x12a>
	return false;
 8012082:	2000      	movs	r0, #0
 8012084:	e047      	b.n	8012116 <b_IMU_Config+0x1ba>
				config = true;
 8012086:	4b25      	ldr	r3, [pc, #148]	@ (801211c <b_IMU_Config+0x1c0>)
 8012088:	2201      	movs	r2, #1
 801208a:	701a      	strb	r2, [r3, #0]
				order++;
 801208c:	4a24      	ldr	r2, [pc, #144]	@ (8012120 <b_IMU_Config+0x1c4>)
 801208e:	8813      	ldrh	r3, [r2, #0]
 8012090:	3301      	adds	r3, #1
 8012092:	8013      	strh	r3, [r2, #0]
	return false;
 8012094:	2000      	movs	r0, #0
 8012096:	e03e      	b.n	8012116 <b_IMU_Config+0x1ba>
			if(e_IMU_Config_EVT(&config, u8_addr) == IMU_RET_DONE){
 8012098:	4619      	mov	r1, r3
 801209a:	4820      	ldr	r0, [pc, #128]	@ (801211c <b_IMU_Config+0x1c0>)
 801209c:	f7ff fe44 	bl	8011d28 <e_IMU_Config_EVT>
 80120a0:	2801      	cmp	r0, #1
 80120a2:	d001      	beq.n	80120a8 <b_IMU_Config+0x14c>
	return false;
 80120a4:	2000      	movs	r0, #0
 80120a6:	e036      	b.n	8012116 <b_IMU_Config+0x1ba>
				config = true;
 80120a8:	4b1c      	ldr	r3, [pc, #112]	@ (801211c <b_IMU_Config+0x1c0>)
 80120aa:	2201      	movs	r2, #1
 80120ac:	701a      	strb	r2, [r3, #0]
				order++;
 80120ae:	4a1c      	ldr	r2, [pc, #112]	@ (8012120 <b_IMU_Config+0x1c4>)
 80120b0:	8813      	ldrh	r3, [r2, #0]
 80120b2:	3301      	adds	r3, #1
 80120b4:	8013      	strh	r3, [r2, #0]
	return false;
 80120b6:	2000      	movs	r0, #0
 80120b8:	e02d      	b.n	8012116 <b_IMU_Config+0x1ba>
			if(i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_INT_STATUS_DRDY, 4) == COMM_STAT_OK){
 80120ba:	2204      	movs	r2, #4
 80120bc:	2139      	movs	r1, #57	@ 0x39
 80120be:	4618      	mov	r0, r3
 80120c0:	f7fe ffd8 	bl	8011074 <i_IMU_Read>
 80120c4:	2801      	cmp	r0, #1
 80120c6:	d001      	beq.n	80120cc <b_IMU_Config+0x170>
	return false;
 80120c8:	2000      	movs	r0, #0
 80120ca:	e024      	b.n	8012116 <b_IMU_Config+0x1ba>
				order++;
 80120cc:	4a14      	ldr	r2, [pc, #80]	@ (8012120 <b_IMU_Config+0x1c4>)
 80120ce:	8813      	ldrh	r3, [r2, #0]
 80120d0:	3301      	adds	r3, #1
 80120d2:	8013      	strh	r3, [r2, #0]
	return false;
 80120d4:	2000      	movs	r0, #0
 80120d6:	e01e      	b.n	8012116 <b_IMU_Config+0x1ba>
			memcpy(imu_data_rdy, u8_rd, 4);
 80120d8:	4b14      	ldr	r3, [pc, #80]	@ (801212c <b_IMU_Config+0x1d0>)
 80120da:	681a      	ldr	r2, [r3, #0]
 80120dc:	4b14      	ldr	r3, [pc, #80]	@ (8012130 <b_IMU_Config+0x1d4>)
 80120de:	601a      	str	r2, [r3, #0]
			order++;
 80120e0:	4b0f      	ldr	r3, [pc, #60]	@ (8012120 <b_IMU_Config+0x1c4>)
 80120e2:	220a      	movs	r2, #10
 80120e4:	801a      	strh	r2, [r3, #0]
	return false;
 80120e6:	2000      	movs	r0, #0
			break;
 80120e8:	e015      	b.n	8012116 <b_IMU_Config+0x1ba>
			if(i_IMU_Read(u8_addr, ICM42670P_BANK0_REG_INT_SOURCE0, 1) == COMM_STAT_OK){
 80120ea:	2201      	movs	r2, #1
 80120ec:	212b      	movs	r1, #43	@ 0x2b
 80120ee:	4618      	mov	r0, r3
 80120f0:	f7fe ffc0 	bl	8011074 <i_IMU_Read>
 80120f4:	2801      	cmp	r0, #1
 80120f6:	d001      	beq.n	80120fc <b_IMU_Config+0x1a0>
	return false;
 80120f8:	2000      	movs	r0, #0
 80120fa:	e00c      	b.n	8012116 <b_IMU_Config+0x1ba>
				order++;
 80120fc:	4a08      	ldr	r2, [pc, #32]	@ (8012120 <b_IMU_Config+0x1c4>)
 80120fe:	8813      	ldrh	r3, [r2, #0]
 8012100:	3301      	adds	r3, #1
 8012102:	8013      	strh	r3, [r2, #0]
	return false;
 8012104:	2000      	movs	r0, #0
 8012106:	e006      	b.n	8012116 <b_IMU_Config+0x1ba>
			imu_int_source0 = u8_rd[0];
 8012108:	4b08      	ldr	r3, [pc, #32]	@ (801212c <b_IMU_Config+0x1d0>)
 801210a:	781a      	ldrb	r2, [r3, #0]
 801210c:	4b09      	ldr	r3, [pc, #36]	@ (8012134 <b_IMU_Config+0x1d8>)
 801210e:	701a      	strb	r2, [r3, #0]
			return true;
 8012110:	2001      	movs	r0, #1
 8012112:	e000      	b.n	8012116 <b_IMU_Config+0x1ba>
		if(e_imu_evt_R == COMM_STAT_BUSY){return false;}
 8012114:	2000      	movs	r0, #0
}
 8012116:	bd08      	pop	{r3, pc}
		switch(order){
 8012118:	2000      	movs	r0, #0
 801211a:	e7fc      	b.n	8012116 <b_IMU_Config+0x1ba>
 801211c:	2400197e 	.word	0x2400197e
 8012120:	2400197c 	.word	0x2400197c
 8012124:	24001a15 	.word	0x24001a15
 8012128:	24001a16 	.word	0x24001a16
 801212c:	24001ac8 	.word	0x24001ac8
 8012130:	24001a10 	.word	0x24001a10
 8012134:	24001a0c 	.word	0x24001a0c

08012138 <v_IMU_Tilt_Center_Enable>:
	i_tilt_center = 1;
 8012138:	4b01      	ldr	r3, [pc, #4]	@ (8012140 <v_IMU_Tilt_Center_Enable+0x8>)
 801213a:	2201      	movs	r2, #1
 801213c:	601a      	str	r2, [r3, #0]
}
 801213e:	4770      	bx	lr
 8012140:	24001a08 	.word	0x24001a08

08012144 <v_IMU_Tilt_Center_Disable>:
	i_tilt_center = 0;
 8012144:	4b01      	ldr	r3, [pc, #4]	@ (801214c <v_IMU_Tilt_Center_Disable+0x8>)
 8012146:	2200      	movs	r2, #0
 8012148:	601a      	str	r2, [r3, #0]
}
 801214a:	4770      	bx	lr
 801214c:	24001a08 	.word	0x24001a08

08012150 <i_IMU_Tilt_Is_Center>:
}
 8012150:	4b01      	ldr	r3, [pc, #4]	@ (8012158 <i_IMU_Tilt_Is_Center+0x8>)
 8012152:	6818      	ldr	r0, [r3, #0]
 8012154:	4770      	bx	lr
 8012156:	bf00      	nop
 8012158:	24001a08 	.word	0x24001a08

0801215c <v_IMU_Deinit>:
	e_imu_config = COMM_STAT_READY;
 801215c:	2300      	movs	r3, #0
 801215e:	4a02      	ldr	r2, [pc, #8]	@ (8012168 <v_IMU_Deinit+0xc>)
 8012160:	7013      	strb	r3, [r2, #0]
	i_tilt_center = 0;
 8012162:	4a02      	ldr	r2, [pc, #8]	@ (801216c <v_IMU_Deinit+0x10>)
 8012164:	6013      	str	r3, [r2, #0]
}
 8012166:	4770      	bx	lr
 8012168:	24001a58 	.word	0x24001a58
 801216c:	24001a08 	.word	0x24001a08

08012170 <e_IMU_Ready>:
e_COMM_STAT_t e_IMU_Ready(){
 8012170:	b510      	push	{r4, lr}
	if(e_imu_config == COMM_STAT_READY){
 8012172:	4b3a      	ldr	r3, [pc, #232]	@ (801225c <e_IMU_Ready+0xec>)
 8012174:	781c      	ldrb	r4, [r3, #0]
 8012176:	b11c      	cbz	r4, 8012180 <e_IMU_Ready+0x10>
	return e_imu_config;
 8012178:	4b38      	ldr	r3, [pc, #224]	@ (801225c <e_IMU_Ready+0xec>)
 801217a:	781c      	ldrb	r4, [r3, #0]
}
 801217c:	4620      	mov	r0, r4
 801217e:	bd10      	pop	{r4, pc}
		if(_b_Tim_Is_OVR(u32_Tim_1msGet(), timRef, timItv)){
 8012180:	f007 fee6 	bl	8019f50 <u32_Tim_1msGet>
 8012184:	4b36      	ldr	r3, [pc, #216]	@ (8012260 <e_IMU_Ready+0xf0>)
 8012186:	681a      	ldr	r2, [r3, #0]
 8012188:	4b36      	ldr	r3, [pc, #216]	@ (8012264 <e_IMU_Ready+0xf4>)
 801218a:	6819      	ldr	r1, [r3, #0]
 801218c:	f00b facc 	bl	801d728 <_b_Tim_Is_OVR>
 8012190:	2800      	cmp	r0, #0
 8012192:	d0f1      	beq.n	8012178 <e_IMU_Ready+0x8>
			timRef = u32_Tim_1msGet();
 8012194:	f007 fedc 	bl	8019f50 <u32_Tim_1msGet>
 8012198:	4b32      	ldr	r3, [pc, #200]	@ (8012264 <e_IMU_Ready+0xf4>)
 801219a:	6018      	str	r0, [r3, #0]
			if(mask == 0){
 801219c:	4b32      	ldr	r3, [pc, #200]	@ (8012268 <e_IMU_Ready+0xf8>)
 801219e:	881b      	ldrh	r3, [r3, #0]
 80121a0:	b973      	cbnz	r3, 80121c0 <e_IMU_Ready+0x50>
				if(!(interface & 0x01)){
 80121a2:	4b32      	ldr	r3, [pc, #200]	@ (801226c <e_IMU_Ready+0xfc>)
 80121a4:	681b      	ldr	r3, [r3, #0]
 80121a6:	f013 0f01 	tst.w	r3, #1
 80121aa:	d11b      	bne.n	80121e4 <e_IMU_Ready+0x74>
					if(e_imu_evt_L != COMM_STAT_BUSY){
 80121ac:	4b30      	ldr	r3, [pc, #192]	@ (8012270 <e_IMU_Ready+0x100>)
 80121ae:	781b      	ldrb	r3, [r3, #0]
 80121b0:	2b02      	cmp	r3, #2
 80121b2:	d0e1      	beq.n	8012178 <e_IMU_Ready+0x8>
						if(e_IMU_Config_INTF(&init, ADDR_IMU_LEFT) == IMU_RET_DONE){
 80121b4:	21d0      	movs	r1, #208	@ 0xd0
 80121b6:	482f      	ldr	r0, [pc, #188]	@ (8012274 <e_IMU_Ready+0x104>)
 80121b8:	f7ff f838 	bl	801122c <e_IMU_Config_INTF>
 80121bc:	2801      	cmp	r0, #1
 80121be:	d008      	beq.n	80121d2 <e_IMU_Ready+0x62>
			if(mask == 1){
 80121c0:	4b29      	ldr	r3, [pc, #164]	@ (8012268 <e_IMU_Ready+0xf8>)
 80121c2:	881b      	ldrh	r3, [r3, #0]
 80121c4:	2b01      	cmp	r3, #1
 80121c6:	d026      	beq.n	8012216 <e_IMU_Ready+0xa6>
			if(mask == 2){
 80121c8:	4b27      	ldr	r3, [pc, #156]	@ (8012268 <e_IMU_Ready+0xf8>)
 80121ca:	881b      	ldrh	r3, [r3, #0]
 80121cc:	2b02      	cmp	r3, #2
 80121ce:	d1d3      	bne.n	8012178 <e_IMU_Ready+0x8>
 80121d0:	e02f      	b.n	8012232 <e_IMU_Ready+0xc2>
							init = true;
 80121d2:	4b28      	ldr	r3, [pc, #160]	@ (8012274 <e_IMU_Ready+0x104>)
 80121d4:	2201      	movs	r2, #1
 80121d6:	701a      	strb	r2, [r3, #0]
							interface |= 0x01;
 80121d8:	4a24      	ldr	r2, [pc, #144]	@ (801226c <e_IMU_Ready+0xfc>)
 80121da:	6813      	ldr	r3, [r2, #0]
 80121dc:	f043 0301 	orr.w	r3, r3, #1
 80121e0:	6013      	str	r3, [r2, #0]
 80121e2:	e7ed      	b.n	80121c0 <e_IMU_Ready+0x50>
				else if(!(interface & 0x02)){
 80121e4:	f013 0f02 	tst.w	r3, #2
 80121e8:	d112      	bne.n	8012210 <e_IMU_Ready+0xa0>
					if(e_imu_evt_R != COMM_STAT_BUSY){
 80121ea:	4b23      	ldr	r3, [pc, #140]	@ (8012278 <e_IMU_Ready+0x108>)
 80121ec:	781b      	ldrb	r3, [r3, #0]
 80121ee:	2b02      	cmp	r3, #2
 80121f0:	d0c2      	beq.n	8012178 <e_IMU_Ready+0x8>
						if(e_IMU_Config_INTF(&init, ADDR_IMU_RIGHT) == IMU_RET_DONE){
 80121f2:	21d2      	movs	r1, #210	@ 0xd2
 80121f4:	481f      	ldr	r0, [pc, #124]	@ (8012274 <e_IMU_Ready+0x104>)
 80121f6:	f7ff f819 	bl	801122c <e_IMU_Config_INTF>
 80121fa:	2801      	cmp	r0, #1
 80121fc:	d1e0      	bne.n	80121c0 <e_IMU_Ready+0x50>
							init = true;
 80121fe:	4b1d      	ldr	r3, [pc, #116]	@ (8012274 <e_IMU_Ready+0x104>)
 8012200:	2201      	movs	r2, #1
 8012202:	701a      	strb	r2, [r3, #0]
							interface |= 0x02;
 8012204:	4a19      	ldr	r2, [pc, #100]	@ (801226c <e_IMU_Ready+0xfc>)
 8012206:	6813      	ldr	r3, [r2, #0]
 8012208:	f043 0302 	orr.w	r3, r3, #2
 801220c:	6013      	str	r3, [r2, #0]
 801220e:	e7d7      	b.n	80121c0 <e_IMU_Ready+0x50>
					mask = 1;
 8012210:	4b15      	ldr	r3, [pc, #84]	@ (8012268 <e_IMU_Ready+0xf8>)
 8012212:	2201      	movs	r2, #1
 8012214:	801a      	strh	r2, [r3, #0]
				if(b_IMU_Config(&init, ADDR_IMU_LEFT, &imu_id_left) == true){
 8012216:	4a19      	ldr	r2, [pc, #100]	@ (801227c <e_IMU_Ready+0x10c>)
 8012218:	21d0      	movs	r1, #208	@ 0xd0
 801221a:	4816      	ldr	r0, [pc, #88]	@ (8012274 <e_IMU_Ready+0x104>)
 801221c:	f7ff fe9e 	bl	8011f5c <b_IMU_Config>
 8012220:	b1a0      	cbz	r0, 801224c <e_IMU_Ready+0xdc>
					b_imu_evt = true;
 8012222:	2301      	movs	r3, #1
 8012224:	4a16      	ldr	r2, [pc, #88]	@ (8012280 <e_IMU_Ready+0x110>)
 8012226:	7013      	strb	r3, [r2, #0]
					init = true;
 8012228:	4a12      	ldr	r2, [pc, #72]	@ (8012274 <e_IMU_Ready+0x104>)
 801222a:	7013      	strb	r3, [r2, #0]
					mask = 2;
 801222c:	4b0e      	ldr	r3, [pc, #56]	@ (8012268 <e_IMU_Ready+0xf8>)
 801222e:	2202      	movs	r2, #2
 8012230:	801a      	strh	r2, [r3, #0]
				if(b_IMU_Config(&init, ADDR_IMU_RIGHT, &imu_id_right) == true){
 8012232:	4a14      	ldr	r2, [pc, #80]	@ (8012284 <e_IMU_Ready+0x114>)
 8012234:	21d2      	movs	r1, #210	@ 0xd2
 8012236:	480f      	ldr	r0, [pc, #60]	@ (8012274 <e_IMU_Ready+0x104>)
 8012238:	f7ff fe90 	bl	8011f5c <b_IMU_Config>
 801223c:	b150      	cbz	r0, 8012254 <e_IMU_Ready+0xe4>
					mask = 0;
 801223e:	4b0a      	ldr	r3, [pc, #40]	@ (8012268 <e_IMU_Ready+0xf8>)
 8012240:	2200      	movs	r2, #0
 8012242:	801a      	strh	r2, [r3, #0]
					e_imu_config = COMM_STAT_DONE;
 8012244:	4b05      	ldr	r3, [pc, #20]	@ (801225c <e_IMU_Ready+0xec>)
 8012246:	2204      	movs	r2, #4
 8012248:	701a      	strb	r2, [r3, #0]
 801224a:	e795      	b.n	8012178 <e_IMU_Ready+0x8>
					timItv = 10;
 801224c:	4b04      	ldr	r3, [pc, #16]	@ (8012260 <e_IMU_Ready+0xf0>)
 801224e:	220a      	movs	r2, #10
 8012250:	601a      	str	r2, [r3, #0]
					return false;
 8012252:	e793      	b.n	801217c <e_IMU_Ready+0xc>
					timItv = 10;
 8012254:	4b02      	ldr	r3, [pc, #8]	@ (8012260 <e_IMU_Ready+0xf0>)
 8012256:	220a      	movs	r2, #10
 8012258:	601a      	str	r2, [r3, #0]
 801225a:	e78d      	b.n	8012178 <e_IMU_Ready+0x8>
 801225c:	24001a58 	.word	0x24001a58
 8012260:	24001974 	.word	0x24001974
 8012264:	24001978 	.word	0x24001978
 8012268:	24001970 	.word	0x24001970
 801226c:	2400196c 	.word	0x2400196c
 8012270:	24001a16 	.word	0x24001a16
 8012274:	24000019 	.word	0x24000019
 8012278:	24001a15 	.word	0x24001a15
 801227c:	24001aec 	.word	0x24001aec
 8012280:	24001aa4 	.word	0x24001aa4
 8012284:	24001aeb 	.word	0x24001aeb

08012288 <v_IMU_Handler>:
	if(e_imu_config != COMM_STAT_DONE){return;}
 8012288:	4b78      	ldr	r3, [pc, #480]	@ (801246c <v_IMU_Handler+0x1e4>)
 801228a:	781b      	ldrb	r3, [r3, #0]
 801228c:	2b04      	cmp	r3, #4
 801228e:	d000      	beq.n	8012292 <v_IMU_Handler+0xa>
 8012290:	4770      	bx	lr
void v_IMU_Handler(){
 8012292:	b530      	push	{r4, r5, lr}
 8012294:	b087      	sub	sp, #28
	if(_b_Tim_Is_OVR(u32_Tim_1msGet(), timRef, timItv)){
 8012296:	f007 fe5b 	bl	8019f50 <u32_Tim_1msGet>
 801229a:	4b75      	ldr	r3, [pc, #468]	@ (8012470 <v_IMU_Handler+0x1e8>)
 801229c:	681a      	ldr	r2, [r3, #0]
 801229e:	4b75      	ldr	r3, [pc, #468]	@ (8012474 <v_IMU_Handler+0x1ec>)
 80122a0:	6819      	ldr	r1, [r3, #0]
 80122a2:	f00b fa41 	bl	801d728 <_b_Tim_Is_OVR>
 80122a6:	b1b0      	cbz	r0, 80122d6 <v_IMU_Handler+0x4e>
		if(mask == 0x00){
 80122a8:	4b73      	ldr	r3, [pc, #460]	@ (8012478 <v_IMU_Handler+0x1f0>)
 80122aa:	881b      	ldrh	r3, [r3, #0]
 80122ac:	b1ab      	cbz	r3, 80122da <v_IMU_Handler+0x52>
		if(!(mask & 0x01) && e_imu_evt_L != COMM_STAT_BUSY){
 80122ae:	4b72      	ldr	r3, [pc, #456]	@ (8012478 <v_IMU_Handler+0x1f0>)
 80122b0:	881b      	ldrh	r3, [r3, #0]
 80122b2:	f013 0f01 	tst.w	r3, #1
 80122b6:	d103      	bne.n	80122c0 <v_IMU_Handler+0x38>
 80122b8:	4b70      	ldr	r3, [pc, #448]	@ (801247c <v_IMU_Handler+0x1f4>)
 80122ba:	781b      	ldrb	r3, [r3, #0]
 80122bc:	2b02      	cmp	r3, #2
 80122be:	d11c      	bne.n	80122fa <v_IMU_Handler+0x72>
		if(mask & 0x01 && !(mask & 0x02) && e_imu_evt_R != COMM_STAT_BUSY){
 80122c0:	4b6d      	ldr	r3, [pc, #436]	@ (8012478 <v_IMU_Handler+0x1f0>)
 80122c2:	881b      	ldrh	r3, [r3, #0]
 80122c4:	f003 0303 	and.w	r3, r3, #3
 80122c8:	2b01      	cmp	r3, #1
 80122ca:	d06c      	beq.n	80123a6 <v_IMU_Handler+0x11e>
		if(mask == 0x83){
 80122cc:	4b6a      	ldr	r3, [pc, #424]	@ (8012478 <v_IMU_Handler+0x1f0>)
 80122ce:	881b      	ldrh	r3, [r3, #0]
 80122d0:	2b83      	cmp	r3, #131	@ 0x83
 80122d2:	f000 80c3 	beq.w	801245c <v_IMU_Handler+0x1d4>
}
 80122d6:	b007      	add	sp, #28
 80122d8:	bd30      	pop	{r4, r5, pc}
			mask = 0x80;
 80122da:	4b67      	ldr	r3, [pc, #412]	@ (8012478 <v_IMU_Handler+0x1f0>)
 80122dc:	2280      	movs	r2, #128	@ 0x80
 80122de:	801a      	strh	r2, [r3, #0]
			timRef = u32_Tim_1msGet();
 80122e0:	f007 fe36 	bl	8019f50 <u32_Tim_1msGet>
 80122e4:	4b63      	ldr	r3, [pc, #396]	@ (8012474 <v_IMU_Handler+0x1ec>)
 80122e6:	6018      	str	r0, [r3, #0]
			timItv = 0;
 80122e8:	4b61      	ldr	r3, [pc, #388]	@ (8012470 <v_IMU_Handler+0x1e8>)
 80122ea:	2200      	movs	r2, #0
 80122ec:	601a      	str	r2, [r3, #0]
			init_L = init_R = true;
 80122ee:	2301      	movs	r3, #1
 80122f0:	4a63      	ldr	r2, [pc, #396]	@ (8012480 <v_IMU_Handler+0x1f8>)
 80122f2:	7013      	strb	r3, [r2, #0]
 80122f4:	4a63      	ldr	r2, [pc, #396]	@ (8012484 <v_IMU_Handler+0x1fc>)
 80122f6:	7013      	strb	r3, [r2, #0]
 80122f8:	e7d9      	b.n	80122ae <v_IMU_Handler+0x26>
			if(e_IMU_Read_DATA_EVT(&init_L, ADDR_IMU_LEFT, u8_arr_left, u8_rd_L, &imu_evt_left) == IMU_RET_DONE){
 80122fa:	4b63      	ldr	r3, [pc, #396]	@ (8012488 <v_IMU_Handler+0x200>)
 80122fc:	9300      	str	r3, [sp, #0]
 80122fe:	4b63      	ldr	r3, [pc, #396]	@ (801248c <v_IMU_Handler+0x204>)
 8012300:	4a63      	ldr	r2, [pc, #396]	@ (8012490 <v_IMU_Handler+0x208>)
 8012302:	21d0      	movs	r1, #208	@ 0xd0
 8012304:	485f      	ldr	r0, [pc, #380]	@ (8012484 <v_IMU_Handler+0x1fc>)
 8012306:	f7ff fd8b 	bl	8011e20 <e_IMU_Read_DATA_EVT>
 801230a:	2801      	cmp	r0, #1
 801230c:	d004      	beq.n	8012318 <v_IMU_Handler+0x90>
				timItv += 5;
 801230e:	4a58      	ldr	r2, [pc, #352]	@ (8012470 <v_IMU_Handler+0x1e8>)
 8012310:	6813      	ldr	r3, [r2, #0]
 8012312:	3305      	adds	r3, #5
 8012314:	6013      	str	r3, [r2, #0]
 8012316:	e7d3      	b.n	80122c0 <v_IMU_Handler+0x38>
				mask |= 0x01;
 8012318:	4a57      	ldr	r2, [pc, #348]	@ (8012478 <v_IMU_Handler+0x1f0>)
 801231a:	8813      	ldrh	r3, [r2, #0]
 801231c:	f043 0301 	orr.w	r3, r3, #1
 8012320:	8013      	strh	r3, [r2, #0]
				v_IMU_Decode_REG(imu_left, u8_arr_left);
 8012322:	4d5c      	ldr	r5, [pc, #368]	@ (8012494 <v_IMU_Handler+0x20c>)
 8012324:	495a      	ldr	r1, [pc, #360]	@ (8012490 <v_IMU_Handler+0x208>)
 8012326:	4628      	mov	r0, r5
 8012328:	f7ff fddc 	bl	8011ee4 <v_IMU_Decode_REG>
				v_IMU_Tilt_Compute_Orientation(&orientation_left, &integral_error_left, imu_left);
 801232c:	4c5a      	ldr	r4, [pc, #360]	@ (8012498 <v_IMU_Handler+0x210>)
 801232e:	462a      	mov	r2, r5
 8012330:	495a      	ldr	r1, [pc, #360]	@ (801249c <v_IMU_Handler+0x214>)
 8012332:	4620      	mov	r0, r4
 8012334:	f7fe fda4 	bl	8010e80 <v_IMU_Tilt_Compute_Orientation>
				x_QUAT_t inv = Quaternion_Multiply(init_left, orientation_left);
 8012338:	4b59      	ldr	r3, [pc, #356]	@ (80124a0 <v_IMU_Handler+0x218>)
 801233a:	ed94 2a00 	vldr	s4, [r4]
 801233e:	edd4 2a01 	vldr	s5, [r4, #4]
 8012342:	ed94 3a02 	vldr	s6, [r4, #8]
 8012346:	edd4 3a03 	vldr	s7, [r4, #12]
 801234a:	ed93 0a00 	vldr	s0, [r3]
 801234e:	edd3 0a01 	vldr	s1, [r3, #4]
 8012352:	ed93 1a02 	vldr	s2, [r3, #8]
 8012356:	edd3 1a03 	vldr	s3, [r3, #12]
 801235a:	f00b f83c 	bl	801d3d6 <Quaternion_Multiply>
 801235e:	ed8d 0a02 	vstr	s0, [sp, #8]
 8012362:	edcd 0a03 	vstr	s1, [sp, #12]
 8012366:	ed8d 1a04 	vstr	s2, [sp, #16]
 801236a:	edcd 1a05 	vstr	s3, [sp, #20]
				v_IMU_Tilt_Compute_Angle(&angle_left, &inv);
 801236e:	a902      	add	r1, sp, #8
 8012370:	484c      	ldr	r0, [pc, #304]	@ (80124a4 <v_IMU_Handler+0x21c>)
 8012372:	f7fe fded 	bl	8010f50 <v_IMU_Tilt_Compute_Angle>
				if(i_tilt_center){
 8012376:	4b4c      	ldr	r3, [pc, #304]	@ (80124a8 <v_IMU_Handler+0x220>)
 8012378:	681b      	ldr	r3, [r3, #0]
 801237a:	2b00      	cmp	r3, #0
 801237c:	d0a0      	beq.n	80122c0 <v_IMU_Handler+0x38>
					init_left = Quaternion_Inverse(orientation_left);
 801237e:	ed94 0a00 	vldr	s0, [r4]
 8012382:	edd4 0a01 	vldr	s1, [r4, #4]
 8012386:	ed94 1a02 	vldr	s2, [r4, #8]
 801238a:	edd4 1a03 	vldr	s3, [r4, #12]
 801238e:	f00b f819 	bl	801d3c4 <Quaternion_Inverse>
 8012392:	4b43      	ldr	r3, [pc, #268]	@ (80124a0 <v_IMU_Handler+0x218>)
 8012394:	ed83 0a00 	vstr	s0, [r3]
 8012398:	edc3 0a01 	vstr	s1, [r3, #4]
 801239c:	ed83 1a02 	vstr	s2, [r3, #8]
 80123a0:	edc3 1a03 	vstr	s3, [r3, #12]
 80123a4:	e78c      	b.n	80122c0 <v_IMU_Handler+0x38>
		if(mask & 0x01 && !(mask & 0x02) && e_imu_evt_R != COMM_STAT_BUSY){
 80123a6:	4b41      	ldr	r3, [pc, #260]	@ (80124ac <v_IMU_Handler+0x224>)
 80123a8:	781b      	ldrb	r3, [r3, #0]
 80123aa:	2b02      	cmp	r3, #2
 80123ac:	d08e      	beq.n	80122cc <v_IMU_Handler+0x44>
			if(e_IMU_Read_DATA_EVT(&init_R, ADDR_IMU_RIGHT, u8_arr_right, u8_rd_R, &imu_evt_right) == IMU_RET_DONE){
 80123ae:	4b40      	ldr	r3, [pc, #256]	@ (80124b0 <v_IMU_Handler+0x228>)
 80123b0:	9300      	str	r3, [sp, #0]
 80123b2:	4b40      	ldr	r3, [pc, #256]	@ (80124b4 <v_IMU_Handler+0x22c>)
 80123b4:	4a40      	ldr	r2, [pc, #256]	@ (80124b8 <v_IMU_Handler+0x230>)
 80123b6:	21d2      	movs	r1, #210	@ 0xd2
 80123b8:	4831      	ldr	r0, [pc, #196]	@ (8012480 <v_IMU_Handler+0x1f8>)
 80123ba:	f7ff fd31 	bl	8011e20 <e_IMU_Read_DATA_EVT>
 80123be:	2801      	cmp	r0, #1
 80123c0:	d004      	beq.n	80123cc <v_IMU_Handler+0x144>
				timItv += 5;
 80123c2:	4a2b      	ldr	r2, [pc, #172]	@ (8012470 <v_IMU_Handler+0x1e8>)
 80123c4:	6813      	ldr	r3, [r2, #0]
 80123c6:	3305      	adds	r3, #5
 80123c8:	6013      	str	r3, [r2, #0]
 80123ca:	e77f      	b.n	80122cc <v_IMU_Handler+0x44>
				mask |= 0x02;
 80123cc:	4a2a      	ldr	r2, [pc, #168]	@ (8012478 <v_IMU_Handler+0x1f0>)
 80123ce:	8813      	ldrh	r3, [r2, #0]
 80123d0:	f043 0302 	orr.w	r3, r3, #2
 80123d4:	8013      	strh	r3, [r2, #0]
				v_IMU_Decode_REG(imu_right, u8_arr_right);
 80123d6:	4d39      	ldr	r5, [pc, #228]	@ (80124bc <v_IMU_Handler+0x234>)
 80123d8:	4937      	ldr	r1, [pc, #220]	@ (80124b8 <v_IMU_Handler+0x230>)
 80123da:	4628      	mov	r0, r5
 80123dc:	f7ff fd82 	bl	8011ee4 <v_IMU_Decode_REG>
				v_IMU_Tilt_Compute_Orientation(&orientation_right, &integral_error_right, imu_right);
 80123e0:	4c37      	ldr	r4, [pc, #220]	@ (80124c0 <v_IMU_Handler+0x238>)
 80123e2:	462a      	mov	r2, r5
 80123e4:	4937      	ldr	r1, [pc, #220]	@ (80124c4 <v_IMU_Handler+0x23c>)
 80123e6:	4620      	mov	r0, r4
 80123e8:	f7fe fd4a 	bl	8010e80 <v_IMU_Tilt_Compute_Orientation>
				x_QUAT_t inv = Quaternion_Multiply(init_right, orientation_right);
 80123ec:	4b36      	ldr	r3, [pc, #216]	@ (80124c8 <v_IMU_Handler+0x240>)
 80123ee:	ed94 2a00 	vldr	s4, [r4]
 80123f2:	edd4 2a01 	vldr	s5, [r4, #4]
 80123f6:	ed94 3a02 	vldr	s6, [r4, #8]
 80123fa:	edd4 3a03 	vldr	s7, [r4, #12]
 80123fe:	ed93 0a00 	vldr	s0, [r3]
 8012402:	edd3 0a01 	vldr	s1, [r3, #4]
 8012406:	ed93 1a02 	vldr	s2, [r3, #8]
 801240a:	edd3 1a03 	vldr	s3, [r3, #12]
 801240e:	f00a ffe2 	bl	801d3d6 <Quaternion_Multiply>
 8012412:	ed8d 0a02 	vstr	s0, [sp, #8]
 8012416:	edcd 0a03 	vstr	s1, [sp, #12]
 801241a:	ed8d 1a04 	vstr	s2, [sp, #16]
 801241e:	edcd 1a05 	vstr	s3, [sp, #20]
				v_IMU_Tilt_Compute_Angle(&angle_right, &inv);
 8012422:	a902      	add	r1, sp, #8
 8012424:	4829      	ldr	r0, [pc, #164]	@ (80124cc <v_IMU_Handler+0x244>)
 8012426:	f7fe fd93 	bl	8010f50 <v_IMU_Tilt_Compute_Angle>
				if(i_tilt_center){
 801242a:	4b1f      	ldr	r3, [pc, #124]	@ (80124a8 <v_IMU_Handler+0x220>)
 801242c:	681b      	ldr	r3, [r3, #0]
 801242e:	2b00      	cmp	r3, #0
 8012430:	f43f af4c 	beq.w	80122cc <v_IMU_Handler+0x44>
					init_right = Quaternion_Inverse(orientation_right);
 8012434:	ed94 0a00 	vldr	s0, [r4]
 8012438:	edd4 0a01 	vldr	s1, [r4, #4]
 801243c:	ed94 1a02 	vldr	s2, [r4, #8]
 8012440:	edd4 1a03 	vldr	s3, [r4, #12]
 8012444:	f00a ffbe 	bl	801d3c4 <Quaternion_Inverse>
 8012448:	4b1f      	ldr	r3, [pc, #124]	@ (80124c8 <v_IMU_Handler+0x240>)
 801244a:	ed83 0a00 	vstr	s0, [r3]
 801244e:	edc3 0a01 	vstr	s1, [r3, #4]
 8012452:	ed83 1a02 	vstr	s2, [r3, #8]
 8012456:	edc3 1a03 	vstr	s3, [r3, #12]
 801245a:	e737      	b.n	80122cc <v_IMU_Handler+0x44>
			timItv = 100;
 801245c:	4b04      	ldr	r3, [pc, #16]	@ (8012470 <v_IMU_Handler+0x1e8>)
 801245e:	2264      	movs	r2, #100	@ 0x64
 8012460:	601a      	str	r2, [r3, #0]
			mask = 0x00;
 8012462:	4b05      	ldr	r3, [pc, #20]	@ (8012478 <v_IMU_Handler+0x1f0>)
 8012464:	2200      	movs	r2, #0
 8012466:	801a      	strh	r2, [r3, #0]
 8012468:	e735      	b.n	80122d6 <v_IMU_Handler+0x4e>
 801246a:	bf00      	nop
 801246c:	24001a58 	.word	0x24001a58
 8012470:	24001964 	.word	0x24001964
 8012474:	24001968 	.word	0x24001968
 8012478:	24001962 	.word	0x24001962
 801247c:	24001a16 	.word	0x24001a16
 8012480:	24001961 	.word	0x24001961
 8012484:	24001960 	.word	0x24001960
 8012488:	24001ae9 	.word	0x24001ae9
 801248c:	24001a38 	.word	0x24001a38
 8012490:	24001a84 	.word	0x24001a84
 8012494:	24001b00 	.word	0x24001b00
 8012498:	2400002c 	.word	0x2400002c
 801249c:	240019fc 	.word	0x240019fc
 80124a0:	240019c8 	.word	0x240019c8
 80124a4:	240019e4 	.word	0x240019e4
 80124a8:	24001a08 	.word	0x24001a08
 80124ac:	24001a15 	.word	0x24001a15
 80124b0:	24001ae8 	.word	0x24001ae8
 80124b4:	24001a18 	.word	0x24001a18
 80124b8:	24001a64 	.word	0x24001a64
 80124bc:	24001af0 	.word	0x24001af0
 80124c0:	2400001c 	.word	0x2400001c
 80124c4:	240019f0 	.word	0x240019f0
 80124c8:	240019b8 	.word	0x240019b8
 80124cc:	240019d8 	.word	0x240019d8

080124d0 <pi16_IMU_Get_Left>:
}
 80124d0:	4800      	ldr	r0, [pc, #0]	@ (80124d4 <pi16_IMU_Get_Left+0x4>)
 80124d2:	4770      	bx	lr
 80124d4:	24001b00 	.word	0x24001b00

080124d8 <pi16_IMU_Get_Right>:
}
 80124d8:	4800      	ldr	r0, [pc, #0]	@ (80124dc <pi16_IMU_Get_Right+0x4>)
 80124da:	4770      	bx	lr
 80124dc:	24001af0 	.word	0x24001af0

080124e0 <u8_IMU_Get_EVT_Left>:
}
 80124e0:	4b01      	ldr	r3, [pc, #4]	@ (80124e8 <u8_IMU_Get_EVT_Left+0x8>)
 80124e2:	7818      	ldrb	r0, [r3, #0]
 80124e4:	4770      	bx	lr
 80124e6:	bf00      	nop
 80124e8:	24001ae9 	.word	0x24001ae9

080124ec <u8_IMU_Get_EVT_Right>:
}
 80124ec:	4b01      	ldr	r3, [pc, #4]	@ (80124f4 <u8_IMU_Get_EVT_Right+0x8>)
 80124ee:	7818      	ldrb	r0, [r3, #0]
 80124f0:	4770      	bx	lr
 80124f2:	bf00      	nop
 80124f4:	24001ae8 	.word	0x24001ae8

080124f8 <v_IMU_Clear_EVT_Left>:
	imu_evt_left = 0;
 80124f8:	4b01      	ldr	r3, [pc, #4]	@ (8012500 <v_IMU_Clear_EVT_Left+0x8>)
 80124fa:	2200      	movs	r2, #0
 80124fc:	701a      	strb	r2, [r3, #0]
}
 80124fe:	4770      	bx	lr
 8012500:	24001ae9 	.word	0x24001ae9

08012504 <v_IMU_Clear_EVT_Right>:
	imu_evt_right = 0;
 8012504:	4b01      	ldr	r3, [pc, #4]	@ (801250c <v_IMU_Clear_EVT_Right+0x8>)
 8012506:	2200      	movs	r2, #0
 8012508:	701a      	strb	r2, [r3, #0]
}
 801250a:	4770      	bx	lr
 801250c:	24001ae8 	.word	0x24001ae8

08012510 <x_IMU_Get_Angle_Left>:
_x_XYZ_t x_IMU_Get_Angle_Left(){
 8012510:	b088      	sub	sp, #32
	return angle_left;
 8012512:	4b07      	ldr	r3, [pc, #28]	@ (8012530 <x_IMU_Get_Angle_Left+0x20>)
 8012514:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012518:	ab08      	add	r3, sp, #32
 801251a:	e903 0007 	stmdb	r3, {r0, r1, r2}
}
 801251e:	ed9d 0a05 	vldr	s0, [sp, #20]
 8012522:	eddd 0a06 	vldr	s1, [sp, #24]
 8012526:	ed9d 1a07 	vldr	s2, [sp, #28]
 801252a:	b008      	add	sp, #32
 801252c:	4770      	bx	lr
 801252e:	bf00      	nop
 8012530:	240019e4 	.word	0x240019e4

08012534 <get_bits>:
    bs->pos   = 0;
    bs->limit = bytes*8;
}

static uint32_t get_bits(bs_t *bs, int n)
{
 8012534:	b510      	push	{r4, lr}
    uint32_t next, cache = 0, s = bs->pos & 7;
 8012536:	6843      	ldr	r3, [r0, #4]
    int shl = n + s;
    const uint8_t *p = bs->buf + (bs->pos >> 3);
 8012538:	6804      	ldr	r4, [r0, #0]
    if ((bs->pos += n) > bs->limit)
 801253a:	185a      	adds	r2, r3, r1
 801253c:	6042      	str	r2, [r0, #4]
 801253e:	6880      	ldr	r0, [r0, #8]
 8012540:	4282      	cmp	r2, r0
 8012542:	dc32      	bgt.n	80125aa <get_bits+0x76>
    uint32_t next, cache = 0, s = bs->pos & 7;
 8012544:	f003 0e07 	and.w	lr, r3, #7
    int shl = n + s;
 8012548:	4471      	add	r1, lr
 801254a:	460a      	mov	r2, r1
    const uint8_t *p = bs->buf + (bs->pos >> 3);
 801254c:	ea4f 0ce3 	mov.w	ip, r3, asr #3
 8012550:	eb04 00e3 	add.w	r0, r4, r3, asr #3
        return 0;
    next = *p++ & (255 >> s);
 8012554:	3001      	adds	r0, #1
 8012556:	f814 300c 	ldrb.w	r3, [r4, ip]
 801255a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 801255e:	fa4c fc0e 	asr.w	ip, ip, lr
 8012562:	ea03 030c 	and.w	r3, r3, ip
    while ((shl -= 8) > 0)
 8012566:	f1a1 0408 	sub.w	r4, r1, #8
 801256a:	2c00      	cmp	r4, #0
 801256c:	dd1a      	ble.n	80125a4 <get_bits+0x70>
 801256e:	f1a1 0e09 	sub.w	lr, r1, #9
 8012572:	3910      	subs	r1, #16
 8012574:	f02e 0207 	bic.w	r2, lr, #7
 8012578:	1a89      	subs	r1, r1, r2
 801257a:	4622      	mov	r2, r4
    uint32_t next, cache = 0, s = bs->pos & 7;
 801257c:	f04f 0c00 	mov.w	ip, #0
    {
        cache |= next << shl;
 8012580:	4093      	lsls	r3, r2
 8012582:	ea4c 0c03 	orr.w	ip, ip, r3
        next = *p++;
 8012586:	f810 3b01 	ldrb.w	r3, [r0], #1
    while ((shl -= 8) > 0)
 801258a:	3a08      	subs	r2, #8
 801258c:	428a      	cmp	r2, r1
 801258e:	d1f7      	bne.n	8012580 <get_bits+0x4c>
 8012590:	f02e 0207 	bic.w	r2, lr, #7
 8012594:	1aa2      	subs	r2, r4, r2
    }
    return cache | (next >> -shl);
 8012596:	f1c2 0208 	rsb	r2, r2, #8
 801259a:	fa23 f002 	lsr.w	r0, r3, r2
 801259e:	ea40 000c 	orr.w	r0, r0, ip
}
 80125a2:	bd10      	pop	{r4, pc}
    uint32_t next, cache = 0, s = bs->pos & 7;
 80125a4:	f04f 0c00 	mov.w	ip, #0
 80125a8:	e7f5      	b.n	8012596 <get_bits+0x62>
        return 0;
 80125aa:	2000      	movs	r0, #0
 80125ac:	e7f9      	b.n	80125a2 <get_bits+0x6e>

080125ae <hdr_valid>:
static int hdr_valid(const uint8_t *h)
{
    return h[0] == 0xff &&
        ((h[1] & 0xF0) == 0xf0 || (h[1] & 0xFE) == 0xe2) &&
        (HDR_GET_LAYER(h) != 0) &&
        (HDR_GET_BITRATE(h) != 15) &&
 80125ae:	7803      	ldrb	r3, [r0, #0]
 80125b0:	2bff      	cmp	r3, #255	@ 0xff
 80125b2:	d001      	beq.n	80125b8 <hdr_valid+0xa>
 80125b4:	2000      	movs	r0, #0
 80125b6:	4770      	bx	lr
        ((h[1] & 0xF0) == 0xf0 || (h[1] & 0xFE) == 0xe2) &&
 80125b8:	7843      	ldrb	r3, [r0, #1]
    return h[0] == 0xff &&
 80125ba:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80125be:	2af0      	cmp	r2, #240	@ 0xf0
 80125c0:	d005      	beq.n	80125ce <hdr_valid+0x20>
        ((h[1] & 0xF0) == 0xf0 || (h[1] & 0xFE) == 0xe2) &&
 80125c2:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80125c6:	2be2      	cmp	r3, #226	@ 0xe2
 80125c8:	d006      	beq.n	80125d8 <hdr_valid+0x2a>
        (HDR_GET_BITRATE(h) != 15) &&
 80125ca:	2000      	movs	r0, #0
 80125cc:	4770      	bx	lr
        ((h[1] & 0xF0) == 0xf0 || (h[1] & 0xFE) == 0xe2) &&
 80125ce:	f013 0f06 	tst.w	r3, #6
 80125d2:	d101      	bne.n	80125d8 <hdr_valid+0x2a>
        (HDR_GET_BITRATE(h) != 15) &&
 80125d4:	2000      	movs	r0, #0
 80125d6:	4770      	bx	lr
 80125d8:	7880      	ldrb	r0, [r0, #2]
        (HDR_GET_LAYER(h) != 0) &&
 80125da:	0903      	lsrs	r3, r0, #4
 80125dc:	2b0f      	cmp	r3, #15
 80125de:	d005      	beq.n	80125ec <hdr_valid+0x3e>
        (HDR_GET_BITRATE(h) != 15) &&
 80125e0:	f000 000c 	and.w	r0, r0, #12
 80125e4:	380c      	subs	r0, #12
 80125e6:	bf18      	it	ne
 80125e8:	2001      	movne	r0, #1
 80125ea:	4770      	bx	lr
 80125ec:	2000      	movs	r0, #0
        (HDR_GET_SAMPLE_RATE(h) != 3);
}
 80125ee:	4770      	bx	lr

080125f0 <hdr_compare>:

static int hdr_compare(const uint8_t *h1, const uint8_t *h2)
{
 80125f0:	b538      	push	{r3, r4, r5, lr}
 80125f2:	4605      	mov	r5, r0
 80125f4:	460c      	mov	r4, r1
    return hdr_valid(h2) &&
 80125f6:	4608      	mov	r0, r1
 80125f8:	f7ff ffd9 	bl	80125ae <hdr_valid>
        ((h1[1] ^ h2[1]) & 0xFE) == 0 &&
        ((h1[2] ^ h2[2]) & 0x0C) == 0 &&
 80125fc:	b128      	cbz	r0, 801260a <hdr_compare+0x1a>
        ((h1[1] ^ h2[1]) & 0xFE) == 0 &&
 80125fe:	786b      	ldrb	r3, [r5, #1]
 8012600:	7862      	ldrb	r2, [r4, #1]
    return hdr_valid(h2) &&
 8012602:	4053      	eors	r3, r2
 8012604:	2b01      	cmp	r3, #1
 8012606:	d901      	bls.n	801260c <hdr_compare+0x1c>
        ((h1[2] ^ h2[2]) & 0x0C) == 0 &&
 8012608:	2000      	movs	r0, #0
        !(HDR_IS_FREE_FORMAT(h1) ^ HDR_IS_FREE_FORMAT(h2));
}
 801260a:	bd38      	pop	{r3, r4, r5, pc}
        ((h1[2] ^ h2[2]) & 0x0C) == 0 &&
 801260c:	78a8      	ldrb	r0, [r5, #2]
 801260e:	78a3      	ldrb	r3, [r4, #2]
 8012610:	ea80 0203 	eor.w	r2, r0, r3
        ((h1[1] ^ h2[1]) & 0xFE) == 0 &&
 8012614:	f012 0f0c 	tst.w	r2, #12
 8012618:	d10b      	bne.n	8012632 <hdr_compare+0x42>
        ((h1[2] ^ h2[2]) & 0x0C) == 0 &&
 801261a:	280f      	cmp	r0, #15
 801261c:	bf94      	ite	ls
 801261e:	2000      	movls	r0, #0
 8012620:	2001      	movhi	r0, #1
 8012622:	2b0f      	cmp	r3, #15
 8012624:	bf8c      	ite	hi
 8012626:	2300      	movhi	r3, #0
 8012628:	2301      	movls	r3, #1
 801262a:	1ac0      	subs	r0, r0, r3
 801262c:	bf18      	it	ne
 801262e:	2001      	movne	r0, #1
 8012630:	e7eb      	b.n	801260a <hdr_compare+0x1a>
 8012632:	2000      	movs	r0, #0
 8012634:	e7e9      	b.n	801260a <hdr_compare+0x1a>
	...

08012638 <hdr_bitrate_kbps>:
{
    static const uint8_t halfrate[2][3][15] = {
        { { 0,4,8,12,16,20,24,28,32,40,48,56,64,72,80 }, { 0,4,8,12,16,20,24,28,32,40,48,56,64,72,80 }, { 0,16,24,28,32,40,48,56,64,72,80,88,96,112,128 } },
        { { 0,16,20,24,28,32,40,48,56,64,80,96,112,128,160 }, { 0,16,24,28,32,40,48,56,64,80,96,112,128,160,192 }, { 0,16,32,48,64,80,96,112,128,144,160,176,192,208,224 } },
    };
    return 2*halfrate[!!HDR_TEST_MPEG1(h)][HDR_GET_LAYER(h) - 1][HDR_GET_BITRATE(h)];
 8012638:	7843      	ldrb	r3, [r0, #1]
 801263a:	f3c3 0241 	ubfx	r2, r3, #1, #2
 801263e:	3a01      	subs	r2, #1
 8012640:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8012644:	7881      	ldrb	r1, [r0, #2]
 8012646:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 801264a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 801264e:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8012652:	441a      	add	r2, r3
 8012654:	4b02      	ldr	r3, [pc, #8]	@ (8012660 <hdr_bitrate_kbps+0x28>)
 8012656:	eb03 1311 	add.w	r3, r3, r1, lsr #4
 801265a:	5c98      	ldrb	r0, [r3, r2]
}
 801265c:	0040      	lsls	r0, r0, #1
 801265e:	4770      	bx	lr
 8012660:	080253bc 	.word	0x080253bc

08012664 <hdr_sample_rate_hz>:

static unsigned hdr_sample_rate_hz(const uint8_t *h)
{
    static const unsigned g_hz[3] = { 44100, 48000, 32000 };
    return g_hz[HDR_GET_SAMPLE_RATE(h)] >> (int)!HDR_TEST_MPEG1(h) >> (int)!HDR_TEST_NOT_MPEG25(h);
 8012664:	7843      	ldrb	r3, [r0, #1]
 8012666:	7881      	ldrb	r1, [r0, #2]
 8012668:	f3c1 0181 	ubfx	r1, r1, #2, #2
 801266c:	f083 0208 	eor.w	r2, r3, #8
 8012670:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 8012674:	4804      	ldr	r0, [pc, #16]	@ (8012688 <hdr_sample_rate_hz+0x24>)
 8012676:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 801267a:	40d0      	lsrs	r0, r2
 801267c:	f083 0310 	eor.w	r3, r3, #16
 8012680:	f3c3 1300 	ubfx	r3, r3, #4, #1
}
 8012684:	40d8      	lsrs	r0, r3
 8012686:	4770      	bx	lr
 8012688:	08025418 	.word	0x08025418

0801268c <hdr_frame_samples>:

static unsigned hdr_frame_samples(const uint8_t *h)
{
    return HDR_IS_LAYER_1(h) ? 384 : (1152 >> (int)HDR_IS_FRAME_576(h));
 801268c:	7843      	ldrb	r3, [r0, #1]
 801268e:	f003 0206 	and.w	r2, r3, #6
 8012692:	2a06      	cmp	r2, #6
 8012694:	d008      	beq.n	80126a8 <hdr_frame_samples+0x1c>
 8012696:	f003 030e 	and.w	r3, r3, #14
 801269a:	2b02      	cmp	r3, #2
 801269c:	bf14      	ite	ne
 801269e:	f44f 6090 	movne.w	r0, #1152	@ 0x480
 80126a2:	f44f 7010 	moveq.w	r0, #576	@ 0x240
 80126a6:	4770      	bx	lr
 80126a8:	f44f 70c0 	mov.w	r0, #384	@ 0x180
}
 80126ac:	4770      	bx	lr

080126ae <hdr_frame_bytes>:

static int hdr_frame_bytes(const uint8_t *h, int free_format_size)
{
 80126ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80126b0:	4605      	mov	r5, r0
 80126b2:	460e      	mov	r6, r1
    int frame_bytes = hdr_frame_samples(h)*hdr_bitrate_kbps(h)*125/hdr_sample_rate_hz(h);
 80126b4:	f7ff ffea 	bl	801268c <hdr_frame_samples>
 80126b8:	4604      	mov	r4, r0
 80126ba:	4628      	mov	r0, r5
 80126bc:	f7ff ffbc 	bl	8012638 <hdr_bitrate_kbps>
 80126c0:	4607      	mov	r7, r0
 80126c2:	4628      	mov	r0, r5
 80126c4:	f7ff ffce 	bl	8012664 <hdr_sample_rate_hz>
 80126c8:	fb07 f304 	mul.w	r3, r7, r4
 80126cc:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
 80126d0:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80126d4:	fbb3 f0f0 	udiv	r0, r3, r0
    if (HDR_IS_LAYER_1(h))
 80126d8:	786b      	ldrb	r3, [r5, #1]
 80126da:	f003 0306 	and.w	r3, r3, #6
 80126de:	2b06      	cmp	r3, #6
    {
        frame_bytes &= ~3; /* slot align */
 80126e0:	bf08      	it	eq
 80126e2:	f020 0003 	biceq.w	r0, r0, #3
    }
    return frame_bytes ? frame_bytes : free_format_size;
}
 80126e6:	2800      	cmp	r0, #0
 80126e8:	bf08      	it	eq
 80126ea:	4630      	moveq	r0, r6
 80126ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080126ee <hdr_padding>:

static int hdr_padding(const uint8_t *h)
{
    return HDR_TEST_PADDING(h) ? (HDR_IS_LAYER_1(h) ? 4 : 1) : 0;
 80126ee:	7883      	ldrb	r3, [r0, #2]
 80126f0:	f013 0f02 	tst.w	r3, #2
 80126f4:	d007      	beq.n	8012706 <hdr_padding+0x18>
 80126f6:	7843      	ldrb	r3, [r0, #1]
 80126f8:	f003 0306 	and.w	r3, r3, #6
 80126fc:	2b06      	cmp	r3, #6
 80126fe:	bf14      	ite	ne
 8012700:	2001      	movne	r0, #1
 8012702:	2004      	moveq	r0, #4
 8012704:	4770      	bx	lr
 8012706:	2000      	movs	r0, #0
}
 8012708:	4770      	bx	lr
	...

0801270c <L3_ldexp_q2>:
    static const float g_expfrac[4] = { 9.31322575e-10f,7.83145814e-10f,6.58544508e-10f,5.53767716e-10f };
    int e;
    do
    {
        e = MINIMP3_MIN(30*4, exp_q2);
        y *= g_expfrac[e & 3]*(1 << 30 >> (e >> 2));
 801270c:	f04f 4c80 	mov.w	ip, #1073741824	@ 0x40000000
 8012710:	490c      	ldr	r1, [pc, #48]	@ (8012744 <L3_ldexp_q2+0x38>)
        e = MINIMP3_MIN(30*4, exp_q2);
 8012712:	4602      	mov	r2, r0
 8012714:	2878      	cmp	r0, #120	@ 0x78
 8012716:	bfa8      	it	ge
 8012718:	2278      	movge	r2, #120	@ 0x78
        y *= g_expfrac[e & 3]*(1 << 30 >> (e >> 2));
 801271a:	1093      	asrs	r3, r2, #2
 801271c:	fa4c f303 	asr.w	r3, ip, r3
 8012720:	ee07 3a90 	vmov	s15, r3
 8012724:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012728:	f002 0303 	and.w	r3, r2, #3
 801272c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8012730:	ed93 7a00 	vldr	s14, [r3]
 8012734:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012738:	ee20 0a27 	vmul.f32	s0, s0, s15
    } while ((exp_q2 -= e) > 0);
 801273c:	1a80      	subs	r0, r0, r2
 801273e:	2800      	cmp	r0, #0
 8012740:	dce7      	bgt.n	8012712 <L3_ldexp_q2+0x6>
    return y;
}
 8012742:	4770      	bx	lr
 8012744:	08024fec 	.word	0x08024fec

08012748 <L3_midside_stereo>:
        if (__builtin_constant_p(n % 4 == 0) && n % 4 == 0)
            return;
#endif
    }
#endif /* HAVE_SIMD */
    for (; i < n; i++)
 8012748:	2900      	cmp	r1, #0
 801274a:	dd12      	ble.n	8012772 <L3_midside_stereo+0x2a>
 801274c:	4603      	mov	r3, r0
 801274e:	f500 6210 	add.w	r2, r0, #2304	@ 0x900
 8012752:	eb00 0081 	add.w	r0, r0, r1, lsl #2
    {
        float a = left[i];
 8012756:	edd3 7a00 	vldr	s15, [r3]
        float b = right[i];
 801275a:	ed92 7a00 	vldr	s14, [r2]
        left[i] = a + b;
 801275e:	ee77 6a87 	vadd.f32	s13, s15, s14
 8012762:	ece3 6a01 	vstmia	r3!, {s13}
        right[i] = a - b;
 8012766:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801276a:	ece2 7a01 	vstmia	r2!, {s15}
    for (; i < n; i++)
 801276e:	4283      	cmp	r3, r0
 8012770:	d1f1      	bne.n	8012756 <L3_midside_stereo+0xe>
    }
}
 8012772:	4770      	bx	lr

08012774 <L3_dct3_9>:

static void L3_dct3_9(float *y)
{
    float s0, s1, s2, s3, s4, s5, s6, s7, s8, t0, t2, t4;

    s0 = y[0]; s2 = y[2]; s4 = y[4]; s6 = y[6]; s8 = y[8];
 8012774:	edd0 6a00 	vldr	s13, [r0]
 8012778:	edd0 4a02 	vldr	s9, [r0, #8]
 801277c:	edd0 5a04 	vldr	s11, [r0, #16]
 8012780:	ed90 5a06 	vldr	s10, [r0, #24]
 8012784:	edd0 7a08 	vldr	s15, [r0, #32]
    t0 = s0 + s6*0.5f;
 8012788:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 801278c:	ee25 7a06 	vmul.f32	s14, s10, s12
 8012790:	ee37 7a26 	vadd.f32	s14, s14, s13
    s0 -= s6;
 8012794:	ee76 6ac5 	vsub.f32	s13, s13, s10
    t4 = (s4 + s2)*0.93969262f;
 8012798:	ee34 4aa5 	vadd.f32	s8, s9, s11
 801279c:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 8012890 <L3_dct3_9+0x11c>
 80127a0:	ee24 4a05 	vmul.f32	s8, s8, s10
    t2 = (s8 + s2)*0.76604444f;
 80127a4:	ee74 3aa7 	vadd.f32	s7, s9, s15
 80127a8:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8012894 <L3_dct3_9+0x120>
 80127ac:	ee63 3a85 	vmul.f32	s7, s7, s10
    s6 = (s4 - s8)*0.17364818f;
 80127b0:	ee35 5ae7 	vsub.f32	s10, s11, s15
 80127b4:	ed9f 3a38 	vldr	s6, [pc, #224]	@ 8012898 <L3_dct3_9+0x124>
 80127b8:	ee25 5a03 	vmul.f32	s10, s10, s6
    s4 += s8 - s2;
 80127bc:	ee77 7ae4 	vsub.f32	s15, s15, s9
 80127c0:	ee77 7aa5 	vadd.f32	s15, s15, s11

    s2 = s0 - s4*0.5f;
 80127c4:	ee27 6a86 	vmul.f32	s12, s15, s12
 80127c8:	ee36 6ac6 	vsub.f32	s12, s13, s12
    y[4] = s4 + s0;
 80127cc:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80127d0:	edc0 6a04 	vstr	s13, [r0, #16]
    s8 = t0 - t2 + s6;
 80127d4:	ee77 4a63 	vsub.f32	s9, s14, s7
 80127d8:	ee74 4a85 	vadd.f32	s9, s9, s10
    s0 = t0 - t4 + t2;
 80127dc:	ee77 5a44 	vsub.f32	s11, s14, s8
 80127e0:	ee75 5aa3 	vadd.f32	s11, s11, s7
    s4 = t0 + t4 - s6;
 80127e4:	ee37 7a04 	vadd.f32	s14, s14, s8
 80127e8:	ee77 6a45 	vsub.f32	s13, s14, s10

    s1 = y[1]; s3 = y[3]; s5 = y[5]; s7 = y[7];
 80127ec:	edd0 7a01 	vldr	s15, [r0, #4]
 80127f0:	ed90 7a03 	vldr	s14, [r0, #12]
 80127f4:	ed90 4a05 	vldr	s8, [r0, #20]
 80127f8:	ed90 5a07 	vldr	s10, [r0, #28]

    s3 *= 0.86602540f;
 80127fc:	ed9f 2a27 	vldr	s4, [pc, #156]	@ 801289c <L3_dct3_9+0x128>
 8012800:	ee27 7a02 	vmul.f32	s14, s14, s4
    t0 = (s5 + s1)*0.98480775f;
 8012804:	ee77 2a84 	vadd.f32	s5, s15, s8
 8012808:	eddf 3a25 	vldr	s7, [pc, #148]	@ 80128a0 <L3_dct3_9+0x12c>
 801280c:	ee62 2aa3 	vmul.f32	s5, s5, s7
    t4 = (s5 - s7)*0.34202014f;
 8012810:	ee34 3a45 	vsub.f32	s6, s8, s10
 8012814:	eddf 3a23 	vldr	s7, [pc, #140]	@ 80128a4 <L3_dct3_9+0x130>
 8012818:	ee23 3a23 	vmul.f32	s6, s6, s7
    t2 = (s1 + s7)*0.64278761f;
 801281c:	ee77 3a85 	vadd.f32	s7, s15, s10
 8012820:	eddf 1a21 	vldr	s3, [pc, #132]	@ 80128a8 <L3_dct3_9+0x134>
 8012824:	ee63 3aa1 	vmul.f32	s7, s7, s3
    s1 = (s1 - s5 - s7)*0.86602540f;
 8012828:	ee77 7ac4 	vsub.f32	s15, s15, s8
 801282c:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8012830:	ee67 7a82 	vmul.f32	s15, s15, s4

    s5 = t0 - s3 - t2;
 8012834:	ee32 4ac7 	vsub.f32	s8, s5, s14
 8012838:	ee34 4a63 	vsub.f32	s8, s8, s7
    s7 = t4 - s3 - t0;
 801283c:	ee33 5a47 	vsub.f32	s10, s6, s14
 8012840:	ee35 5a62 	vsub.f32	s10, s10, s5
    s3 = t4 + s3 - t2;
 8012844:	ee37 7a03 	vadd.f32	s14, s14, s6
 8012848:	ee37 7a63 	vsub.f32	s14, s14, s7

    y[0] = s4 - s7;
 801284c:	ee76 3ac5 	vsub.f32	s7, s13, s10
 8012850:	edc0 3a00 	vstr	s7, [r0]
    y[1] = s2 + s1;
 8012854:	ee76 3a27 	vadd.f32	s7, s12, s15
 8012858:	edc0 3a01 	vstr	s7, [r0, #4]
    y[2] = s0 - s3;
 801285c:	ee75 3ac7 	vsub.f32	s7, s11, s14
 8012860:	edc0 3a02 	vstr	s7, [r0, #8]
    y[3] = s8 + s5;
 8012864:	ee74 3a84 	vadd.f32	s7, s9, s8
 8012868:	edc0 3a03 	vstr	s7, [r0, #12]
    y[5] = s8 - s5;
 801286c:	ee74 4ac4 	vsub.f32	s9, s9, s8
 8012870:	edc0 4a05 	vstr	s9, [r0, #20]
    y[6] = s0 + s3;
 8012874:	ee75 5a87 	vadd.f32	s11, s11, s14
 8012878:	edc0 5a06 	vstr	s11, [r0, #24]
    y[7] = s2 - s1;
 801287c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8012880:	ed80 6a07 	vstr	s12, [r0, #28]
    y[8] = s4 + s7;
 8012884:	ee76 6a85 	vadd.f32	s13, s13, s10
 8012888:	edc0 6a08 	vstr	s13, [r0, #32]
}
 801288c:	4770      	bx	lr
 801288e:	bf00      	nop
 8012890:	3f708fb2 	.word	0x3f708fb2
 8012894:	3f441b7d 	.word	0x3f441b7d
 8012898:	3e31d0d4 	.word	0x3e31d0d4
 801289c:	3f5db3d7 	.word	0x3f5db3d7
 80128a0:	3f7c1c5c 	.word	0x3f7c1c5c
 80128a4:	3eaf1d44 	.word	0x3eaf1d44
 80128a8:	3f248dbb 	.word	0x3f248dbb

080128ac <L3_imdct36>:

static void L3_imdct36(float *grbuf, float *overlap, const float *window, int nbands)
{
 80128ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80128b0:	b095      	sub	sp, #84	@ 0x54
 80128b2:	9200      	str	r2, [sp, #0]
    int i, j;
    static const float g_twid9[18] = {
        0.73727734f,0.79335334f,0.84339145f,0.88701083f,0.92387953f,0.95371695f,0.97629601f,0.99144486f,0.99904822f,0.67559021f,0.60876143f,0.53729961f,0.46174861f,0.38268343f,0.30070580f,0.21643961f,0.13052619f,0.04361938f
    };

    for (j = 0; j < nbands; j++, grbuf += 18, overlap += 9)
 80128b4:	2b00      	cmp	r3, #0
 80128b6:	9301      	str	r3, [sp, #4]
 80128b8:	f340 809a 	ble.w	80129f0 <L3_imdct36+0x144>
 80128bc:	4682      	mov	sl, r0
 80128be:	f101 0824 	add.w	r8, r1, #36	@ 0x24
 80128c2:	f100 0940 	add.w	r9, r0, #64	@ 0x40
 80128c6:	f04f 0b00 	mov.w	fp, #0
 80128ca:	e060      	b.n	801298e <L3_imdct36+0xe2>
            si[8 - 2*i] =   grbuf[4*i + 1] - grbuf[4*i + 2];
            co[1 + 2*i] =   grbuf[4*i + 1] + grbuf[4*i + 2];
            si[7 - 2*i] =   grbuf[4*i + 4] - grbuf[4*i + 3];
            co[2 + 2*i] = -(grbuf[4*i + 3] + grbuf[4*i + 4]);
        }
        L3_dct3_9(co);
 80128cc:	a802      	add	r0, sp, #8
 80128ce:	f7ff ff51 	bl	8012774 <L3_dct3_9>
        L3_dct3_9(si);
 80128d2:	a80b      	add	r0, sp, #44	@ 0x2c
 80128d4:	f7ff ff4e 	bl	8012774 <L3_dct3_9>

        si[1] = -si[1];
 80128d8:	eddd 7a0c 	vldr	s15, [sp, #48]	@ 0x30
 80128dc:	eef1 7a67 	vneg.f32	s15, s15
 80128e0:	edcd 7a0c 	vstr	s15, [sp, #48]	@ 0x30
        si[3] = -si[3];
 80128e4:	eddd 7a0e 	vldr	s15, [sp, #56]	@ 0x38
 80128e8:	eef1 7a67 	vneg.f32	s15, s15
 80128ec:	edcd 7a0e 	vstr	s15, [sp, #56]	@ 0x38
        si[5] = -si[5];
 80128f0:	eddd 7a10 	vldr	s15, [sp, #64]	@ 0x40
 80128f4:	eef1 7a67 	vneg.f32	s15, s15
 80128f8:	edcd 7a10 	vstr	s15, [sp, #64]	@ 0x40
        si[7] = -si[7];
 80128fc:	eddd 7a12 	vldr	s15, [sp, #72]	@ 0x48
 8012900:	eef1 7a67 	vneg.f32	s15, s15
 8012904:	edcd 7a12 	vstr	s15, [sp, #72]	@ 0x48
            VSTORE(grbuf + i, VSUB(VMUL(vovl, vw0), VMUL(vsum, vw1)));
            vsum = VADD(VMUL(vovl, vw1), VMUL(vsum, vw0));
            VSTORE(grbuf + 14 - i, VREV(vsum));
        }
#endif /* HAVE_SIMD */
        for (; i < 9; i++)
 8012908:	493b      	ldr	r1, [pc, #236]	@ (80129f8 <L3_imdct36+0x14c>)
 801290a:	9b00      	ldr	r3, [sp, #0]
 801290c:	461a      	mov	r2, r3
 801290e:	f105 0048 	add.w	r0, r5, #72	@ 0x48
 8012912:	3324      	adds	r3, #36	@ 0x24
        {
            float ovl  = overlap[i];
 8012914:	edd4 7a00 	vldr	s15, [r4]
            float sum  = co[i]*g_twid9[9 + i] + si[i]*g_twid9[0 + i];
 8012918:	ecf6 6a01 	vldmia	r6!, {s13}
 801291c:	ed91 6a09 	vldr	s12, [r1, #36]	@ 0x24
 8012920:	ecf7 5a01 	vldmia	r7!, {s11}
 8012924:	ecb1 5a01 	vldmia	r1!, {s10}
 8012928:	ee26 7a86 	vmul.f32	s14, s13, s12
 801292c:	ee65 4a85 	vmul.f32	s9, s11, s10
 8012930:	ee37 7a24 	vadd.f32	s14, s14, s9
            overlap[i] = co[i]*g_twid9[0 + i] - si[i]*g_twid9[9 + i];
 8012934:	ee66 6a85 	vmul.f32	s13, s13, s10
 8012938:	ee26 6a25 	vmul.f32	s12, s12, s11
 801293c:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8012940:	ece4 6a01 	vstmia	r4!, {s13}
            grbuf[i]      = ovl*window[0 + i] - sum*window[9 + i];
 8012944:	edd2 6a00 	vldr	s13, [r2]
 8012948:	ed93 6a00 	vldr	s12, [r3]
 801294c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8012950:	ee26 6a07 	vmul.f32	s12, s12, s14
 8012954:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8012958:	ece5 6a01 	vstmia	r5!, {s13}
            grbuf[17 - i] = ovl*window[9 + i] + sum*window[0 + i];
 801295c:	ecf3 6a01 	vldmia	r3!, {s13}
 8012960:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012964:	ecf2 6a01 	vldmia	r2!, {s13}
 8012968:	ee27 7a26 	vmul.f32	s14, s14, s13
 801296c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012970:	ed60 7a01 	vstmdb	r0!, {s15}
        for (; i < 9; i++)
 8012974:	4544      	cmp	r4, r8
 8012976:	d1cd      	bne.n	8012914 <L3_imdct36+0x68>
    for (j = 0; j < nbands; j++, grbuf += 18, overlap += 9)
 8012978:	f10b 0b01 	add.w	fp, fp, #1
 801297c:	f10a 0a48 	add.w	sl, sl, #72	@ 0x48
 8012980:	f108 0824 	add.w	r8, r8, #36	@ 0x24
 8012984:	f109 0948 	add.w	r9, r9, #72	@ 0x48
 8012988:	9b01      	ldr	r3, [sp, #4]
 801298a:	455b      	cmp	r3, fp
 801298c:	d030      	beq.n	80129f0 <L3_imdct36+0x144>
 801298e:	f1a8 0424 	sub.w	r4, r8, #36	@ 0x24
        co[0] = -grbuf[0];
 8012992:	ed59 7a10 	vldr	s15, [r9, #-64]	@ 0xffffffc0
 8012996:	eef1 7a67 	vneg.f32	s15, s15
 801299a:	edcd 7a02 	vstr	s15, [sp, #8]
        si[0] = grbuf[17];
 801299e:	f8da 3044 	ldr.w	r3, [sl, #68]	@ 0x44
 80129a2:	930b      	str	r3, [sp, #44]	@ 0x2c
        for (i = 0; i < 4; i++)
 80129a4:	4655      	mov	r5, sl
 80129a6:	af0b      	add	r7, sp, #44	@ 0x2c
 80129a8:	ae02      	add	r6, sp, #8
        si[0] = grbuf[17];
 80129aa:	4631      	mov	r1, r6
 80129ac:	463a      	mov	r2, r7
 80129ae:	4653      	mov	r3, sl
            si[8 - 2*i] =   grbuf[4*i + 1] - grbuf[4*i + 2];
 80129b0:	edd3 7a01 	vldr	s15, [r3, #4]
 80129b4:	ed93 7a02 	vldr	s14, [r3, #8]
 80129b8:	ee77 6ac7 	vsub.f32	s13, s15, s14
 80129bc:	edc2 6a08 	vstr	s13, [r2, #32]
            co[1 + 2*i] =   grbuf[4*i + 1] + grbuf[4*i + 2];
 80129c0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80129c4:	edc1 7a01 	vstr	s15, [r1, #4]
            si[7 - 2*i] =   grbuf[4*i + 4] - grbuf[4*i + 3];
 80129c8:	edd3 7a04 	vldr	s15, [r3, #16]
 80129cc:	ed93 7a03 	vldr	s14, [r3, #12]
 80129d0:	ee77 6ac7 	vsub.f32	s13, s15, s14
 80129d4:	edc2 6a07 	vstr	s13, [r2, #28]
            co[2 + 2*i] = -(grbuf[4*i + 3] + grbuf[4*i + 4]);
 80129d8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80129dc:	eef1 7a67 	vneg.f32	s15, s15
 80129e0:	3108      	adds	r1, #8
 80129e2:	edc1 7a00 	vstr	s15, [r1]
        for (i = 0; i < 4; i++)
 80129e6:	3310      	adds	r3, #16
 80129e8:	3a08      	subs	r2, #8
 80129ea:	454b      	cmp	r3, r9
 80129ec:	d1e0      	bne.n	80129b0 <L3_imdct36+0x104>
 80129ee:	e76d      	b.n	80128cc <L3_imdct36+0x20>
        }
    }
}
 80129f0:	b015      	add	sp, #84	@ 0x54
 80129f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80129f6:	bf00      	nop
 80129f8:	08023d10 	.word	0x08023d10

080129fc <mp3d_scale_pcm>:

#ifndef MINIMP3_FLOAT_OUTPUT
static int16_t mp3d_scale_pcm(float sample)
{
#if HAVE_ARMV6
    int32_t s32 = (int32_t)(sample + .5f);
 80129fc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8012a00:	ee30 0a27 	vadd.f32	s0, s0, s15
 8012a04:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8012a08:	ee17 0a90 	vmov	r0, s15
    s32 -= (s32 < 0);
 8012a0c:	eba0 70d0 	sub.w	r0, r0, r0, lsr #31
    __asm__ ("ssat %0, #16, %1" : "=r"(x) : "r"(a));
 8012a10:	f300 000f 	ssat	r0, #16, r0
    if (sample <= -32767.5) return (int16_t)-32768;
    int16_t s = (int16_t)(sample + .5f);
    s -= (s < 0);   /* away from zero, to be compliant */
#endif
    return s;
}
 8012a14:	b200      	sxth	r0, r0
 8012a16:	4770      	bx	lr

08012a18 <mp3d_synth_pair>:
    return sample*(1.f/32768.f);
}
#endif /* MINIMP3_FLOAT_OUTPUT */

static void mp3d_synth_pair(mp3d_sample_t *pcm, int nch, const float *z)
{
 8012a18:	b570      	push	{r4, r5, r6, lr}
 8012a1a:	4606      	mov	r6, r0
 8012a1c:	460d      	mov	r5, r1
 8012a1e:	4614      	mov	r4, r2
    float a;
    a  = (z[14*64] - z[    0]) * 29;
 8012a20:	f502 6360 	add.w	r3, r2, #3584	@ 0xe00
 8012a24:	edd3 7a00 	vldr	s15, [r3]
 8012a28:	ed92 7a00 	vldr	s14, [r2]
 8012a2c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012a30:	eeb3 7a0d 	vmov.f32	s14, #61	@ 0x41e80000  29.0
 8012a34:	ee67 7a87 	vmul.f32	s15, s15, s14
    a += (z[ 1*64] + z[13*64]) * 213;
 8012a38:	f502 6350 	add.w	r3, r2, #3328	@ 0xd00
 8012a3c:	ed92 7a40 	vldr	s14, [r2, #256]	@ 0x100
 8012a40:	edd3 6a00 	vldr	s13, [r3]
 8012a44:	ee37 7a26 	vadd.f32	s14, s14, s13
 8012a48:	eddf 6a56 	vldr	s13, [pc, #344]	@ 8012ba4 <mp3d_synth_pair+0x18c>
 8012a4c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8012a50:	ee37 7a27 	vadd.f32	s14, s14, s15
    a += (z[12*64] - z[ 2*64]) * 459;
 8012a54:	f502 6340 	add.w	r3, r2, #3072	@ 0xc00
 8012a58:	edd3 7a00 	vldr	s15, [r3]
 8012a5c:	edd2 6a80 	vldr	s13, [r2, #512]	@ 0x200
 8012a60:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8012a64:	eddf 6a50 	vldr	s13, [pc, #320]	@ 8012ba8 <mp3d_synth_pair+0x190>
 8012a68:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012a6c:	ee77 7a87 	vadd.f32	s15, s15, s14
    a += (z[ 3*64] + z[11*64]) * 2037;
 8012a70:	f502 6330 	add.w	r3, r2, #2816	@ 0xb00
 8012a74:	ed92 7ac0 	vldr	s14, [r2, #768]	@ 0x300
 8012a78:	edd3 6a00 	vldr	s13, [r3]
 8012a7c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8012a80:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 8012bac <mp3d_synth_pair+0x194>
 8012a84:	ee27 7a26 	vmul.f32	s14, s14, s13
 8012a88:	ee37 7a27 	vadd.f32	s14, s14, s15
    a += (z[10*64] - z[ 4*64]) * 5153;
 8012a8c:	f502 6220 	add.w	r2, r2, #2560	@ 0xa00
 8012a90:	f504 6380 	add.w	r3, r4, #1024	@ 0x400
 8012a94:	edd2 7a00 	vldr	s15, [r2]
 8012a98:	edd3 6a00 	vldr	s13, [r3]
 8012a9c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8012aa0:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8012bb0 <mp3d_synth_pair+0x198>
 8012aa4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012aa8:	ee77 7a87 	vadd.f32	s15, s15, s14
    a += (z[ 5*64] + z[ 9*64]) * 6574;
 8012aac:	f504 62a0 	add.w	r2, r4, #1280	@ 0x500
 8012ab0:	f504 6310 	add.w	r3, r4, #2304	@ 0x900
 8012ab4:	ed92 7a00 	vldr	s14, [r2]
 8012ab8:	edd3 6a00 	vldr	s13, [r3]
 8012abc:	ee37 7a26 	vadd.f32	s14, s14, s13
 8012ac0:	eddf 6a3c 	vldr	s13, [pc, #240]	@ 8012bb4 <mp3d_synth_pair+0x19c>
 8012ac4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8012ac8:	ee37 7a27 	vadd.f32	s14, s14, s15
    a += (z[ 8*64] - z[ 6*64]) * 37489;
 8012acc:	f504 6200 	add.w	r2, r4, #2048	@ 0x800
 8012ad0:	f504 63c0 	add.w	r3, r4, #1536	@ 0x600
 8012ad4:	edd2 7a00 	vldr	s15, [r2]
 8012ad8:	edd3 6a00 	vldr	s13, [r3]
 8012adc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8012ae0:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8012bb8 <mp3d_synth_pair+0x1a0>
 8012ae4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012ae8:	ee77 7a87 	vadd.f32	s15, s15, s14
    a +=  z[ 7*64]             * 75038;
 8012aec:	f504 63e0 	add.w	r3, r4, #1792	@ 0x700
 8012af0:	ed93 0a00 	vldr	s0, [r3]
 8012af4:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8012bbc <mp3d_synth_pair+0x1a4>
 8012af8:	ee20 0a07 	vmul.f32	s0, s0, s14
    pcm[0] = mp3d_scale_pcm(a);
 8012afc:	ee30 0a27 	vadd.f32	s0, s0, s15
 8012b00:	f7ff ff7c 	bl	80129fc <mp3d_scale_pcm>
 8012b04:	8030      	strh	r0, [r6, #0]

    z += 2;
    a  = z[14*64] * 104;
 8012b06:	f604 6308 	addw	r3, r4, #3592	@ 0xe08
 8012b0a:	edd3 7a00 	vldr	s15, [r3]
 8012b0e:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8012bc0 <mp3d_synth_pair+0x1a8>
 8012b12:	ee67 7a87 	vmul.f32	s15, s15, s14
    a += z[12*64] * 1567;
 8012b16:	f604 4308 	addw	r3, r4, #3080	@ 0xc08
 8012b1a:	ed93 7a00 	vldr	s14, [r3]
 8012b1e:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8012bc4 <mp3d_synth_pair+0x1ac>
 8012b22:	ee27 7a26 	vmul.f32	s14, s14, s13
 8012b26:	ee37 7a27 	vadd.f32	s14, s14, s15
    a += z[10*64] * 9727;
 8012b2a:	f604 2308 	addw	r3, r4, #2568	@ 0xa08
 8012b2e:	edd3 7a00 	vldr	s15, [r3]
 8012b32:	eddf 6a25 	vldr	s13, [pc, #148]	@ 8012bc8 <mp3d_synth_pair+0x1b0>
 8012b36:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012b3a:	ee77 7a87 	vadd.f32	s15, s15, s14
    a += z[ 8*64] * 64019;
 8012b3e:	f604 0308 	addw	r3, r4, #2056	@ 0x808
 8012b42:	ed93 7a00 	vldr	s14, [r3]
 8012b46:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8012bcc <mp3d_synth_pair+0x1b4>
 8012b4a:	ee27 7a26 	vmul.f32	s14, s14, s13
 8012b4e:	ee37 7a27 	vadd.f32	s14, s14, s15
    a += z[ 6*64] * -9975;
 8012b52:	f504 63c1 	add.w	r3, r4, #1544	@ 0x608
 8012b56:	edd3 7a00 	vldr	s15, [r3]
 8012b5a:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8012bd0 <mp3d_synth_pair+0x1b8>
 8012b5e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012b62:	ee77 7a87 	vadd.f32	s15, s15, s14
    a += z[ 4*64] * -45;
 8012b66:	f504 6381 	add.w	r3, r4, #1032	@ 0x408
 8012b6a:	ed93 7a00 	vldr	s14, [r3]
 8012b6e:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8012bd4 <mp3d_synth_pair+0x1bc>
 8012b72:	ee27 7a26 	vmul.f32	s14, s14, s13
 8012b76:	ee37 7a27 	vadd.f32	s14, s14, s15
    a += z[ 2*64] * 146;
 8012b7a:	edd4 7a82 	vldr	s15, [r4, #520]	@ 0x208
 8012b7e:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8012bd8 <mp3d_synth_pair+0x1c0>
 8012b82:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012b86:	ee77 7a87 	vadd.f32	s15, s15, s14
    a += z[ 0*64] * -5;
    pcm[16*nch] = mp3d_scale_pcm(a);
 8012b8a:	016d      	lsls	r5, r5, #5
    a += z[ 0*64] * -5;
 8012b8c:	ed94 0a02 	vldr	s0, [r4, #8]
 8012b90:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 8012b94:	ee20 0a07 	vmul.f32	s0, s0, s14
    pcm[16*nch] = mp3d_scale_pcm(a);
 8012b98:	ee30 0a27 	vadd.f32	s0, s0, s15
 8012b9c:	f7ff ff2e 	bl	80129fc <mp3d_scale_pcm>
 8012ba0:	5370      	strh	r0, [r6, r5]
}
 8012ba2:	bd70      	pop	{r4, r5, r6, pc}
 8012ba4:	43550000 	.word	0x43550000
 8012ba8:	43e58000 	.word	0x43e58000
 8012bac:	44fea000 	.word	0x44fea000
 8012bb0:	45a10800 	.word	0x45a10800
 8012bb4:	45cd7000 	.word	0x45cd7000
 8012bb8:	47127100 	.word	0x47127100
 8012bbc:	47928f00 	.word	0x47928f00
 8012bc0:	42d00000 	.word	0x42d00000
 8012bc4:	44c3e000 	.word	0x44c3e000
 8012bc8:	4617fc00 	.word	0x4617fc00
 8012bcc:	477a1300 	.word	0x477a1300
 8012bd0:	c61bdc00 	.word	0xc61bdc00
 8012bd4:	c2340000 	.word	0xc2340000
 8012bd8:	43120000 	.word	0x43120000

08012bdc <mp3d_synth_granule>:
    }
#endif /* MINIMP3_ONLY_SIMD */
}

static void mp3d_synth_granule(float *qmf_state, float *grbuf, int nbands, int nch, mp3d_sample_t *pcm, float *lins)
{
 8012bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012be0:	ed2d 8b04 	vpush	{d8-d9}
 8012be4:	b0bf      	sub	sp, #252	@ 0xfc
 8012be6:	4607      	mov	r7, r0
 8012be8:	460c      	mov	r4, r1
 8012bea:	4615      	mov	r5, r2
 8012bec:	9e4d      	ldr	r6, [sp, #308]	@ 0x134
    int i;
    for (i = 0; i < nch; i++)
 8012bee:	2b00      	cmp	r3, #0
 8012bf0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012bf2:	f340 8129 	ble.w	8012e48 <mp3d_synth_granule+0x26c>
 8012bf6:	eb01 0982 	add.w	r9, r1, r2, lsl #2
 8012bfa:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8012bfe:	0219      	lsls	r1, r3, #8
 8012c00:	2300      	movs	r3, #0
            x[4] = (x0 - x1)*0.70710677f;
 8012c02:	ed9f 6ab1 	vldr	s12, [pc, #708]	@ 8012ec8 <mp3d_synth_granule+0x2ec>
            x5 -= x7*0.198912367f;  /* rotate by PI/8 */
 8012c06:	eddf 5ab1 	vldr	s11, [pc, #708]	@ 8012ecc <mp3d_synth_granule+0x2f0>
            x7 += x5*0.382683432f;
 8012c0a:	ed9f 2ab1 	vldr	s4, [pc, #708]	@ 8012ed0 <mp3d_synth_granule+0x2f4>
            x[1] = (xt + x7)*0.50979561f;
 8012c0e:	eddf 2ab1 	vldr	s5, [pc, #708]	@ 8012ed4 <mp3d_synth_granule+0x2f8>
            x[2] = (x4 + x3)*0.54119611f;
 8012c12:	ed9f 3ab1 	vldr	s6, [pc, #708]	@ 8012ed8 <mp3d_synth_granule+0x2fc>
            x[3] = (x0 - x5)*0.60134488f;
 8012c16:	eddf 3ab1 	vldr	s7, [pc, #708]	@ 8012edc <mp3d_synth_granule+0x300>
            x[5] = (x0 + x5)*0.89997619f;
 8012c1a:	ed9f 4ab1 	vldr	s8, [pc, #708]	@ 8012ee0 <mp3d_synth_granule+0x304>
            x[6] = (x4 - x3)*1.30656302f;
 8012c1e:	eddf 4ab1 	vldr	s9, [pc, #708]	@ 8012ee4 <mp3d_synth_granule+0x308>
            x[7] = (xt - x7)*2.56291556f;
 8012c22:	ed9f 5ab1 	vldr	s10, [pc, #708]	@ 8012ee8 <mp3d_synth_granule+0x30c>
 8012c26:	9003      	str	r0, [sp, #12]
 8012c28:	e103      	b.n	8012e32 <mp3d_synth_granule+0x256>
            y[0*18] = t[0][i];
 8012c2a:	f850 3b04 	ldr.w	r3, [r0], #4
 8012c2e:	6013      	str	r3, [r2, #0]
            y[1*18] = t[2][i] + t[3][i] + t[3][i + 1];
 8012c30:	edd0 7a17 	vldr	s15, [r0, #92]	@ 0x5c
 8012c34:	edd0 6a18 	vldr	s13, [r0, #96]	@ 0x60
 8012c38:	ed90 7a0f 	vldr	s14, [r0, #60]	@ 0x3c
 8012c3c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8012c40:	ee37 7a26 	vadd.f32	s14, s14, s13
 8012c44:	ed82 7a12 	vstr	s14, [r2, #72]	@ 0x48
            y[2*18] = t[1][i] + t[1][i + 1];
 8012c48:	ed90 7a07 	vldr	s14, [r0, #28]
 8012c4c:	edd0 1a08 	vldr	s3, [r0, #32]
 8012c50:	ee37 7a21 	vadd.f32	s14, s14, s3
 8012c54:	ed82 7a24 	vstr	s14, [r2, #144]	@ 0x90
            y[3*18] = t[2][i + 1] + t[3][i] + t[3][i + 1];
 8012c58:	ed90 7a10 	vldr	s14, [r0, #64]	@ 0x40
 8012c5c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012c60:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012c64:	edc2 7a36 	vstr	s15, [r2, #216]	@ 0xd8
        for (i = 0; i < 7; i++, y += 4*18)
 8012c68:	f502 7290 	add.w	r2, r2, #288	@ 0x120
 8012c6c:	4542      	cmp	r2, r8
 8012c6e:	d1dc      	bne.n	8012c2a <mp3d_synth_granule+0x4e>
        y[0*18] = t[0][7];
 8012c70:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8012c72:	6013      	str	r3, [r2, #0]
 8012c74:	f108 0804 	add.w	r8, r8, #4
        y[1*18] = t[2][7] + t[3][7];
 8012c78:	ed9d 7a3d 	vldr	s14, [sp, #244]	@ 0xf4
 8012c7c:	eddd 7a35 	vldr	s15, [sp, #212]	@ 0xd4
 8012c80:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012c84:	edc8 7a11 	vstr	s15, [r8, #68]	@ 0x44
        y[2*18] = t[1][7];
 8012c88:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 8012c8a:	f8c8 308c 	str.w	r3, [r8, #140]	@ 0x8c
        y[3*18] = t[3][7];
 8012c8e:	ed88 7a35 	vstr	s14, [r8, #212]	@ 0xd4
    for (; k < n; k++)
 8012c92:	f10b 0b04 	add.w	fp, fp, #4
 8012c96:	45cb      	cmp	fp, r9
 8012c98:	f000 80c3 	beq.w	8012e22 <mp3d_synth_granule+0x246>
        for (x = t[0], i = 0; i < 8; i++, x++)
 8012c9c:	f5a8 7e6a 	sub.w	lr, r8, #936	@ 0x3a8
 8012ca0:	4892      	ldr	r0, [pc, #584]	@ (8012eec <mp3d_synth_granule+0x310>)
 8012ca2:	f5a8 7c58 	sub.w	ip, r8, #864	@ 0x360
 8012ca6:	f108 07d8 	add.w	r7, r8, #216	@ 0xd8
        float t[4][8], *x, *y = grbuf + k;
 8012caa:	465c      	mov	r4, fp
        for (x = t[0], i = 0; i < 8; i++, x++)
 8012cac:	ab1e      	add	r3, sp, #120	@ 0x78
 8012cae:	f10d 0a98 	add.w	sl, sp, #152	@ 0x98
 8012cb2:	f8cd b000 	str.w	fp, [sp]
            float x0 = y[i*18];
 8012cb6:	4622      	mov	r2, r4
 8012cb8:	3448      	adds	r4, #72	@ 0x48
 8012cba:	edd2 7a00 	vldr	s15, [r2]
            float x1 = y[(15 - i)*18];
 8012cbe:	4672      	mov	r2, lr
 8012cc0:	f1ae 0e48 	sub.w	lr, lr, #72	@ 0x48
 8012cc4:	ed92 7a00 	vldr	s14, [r2]
            float x2 = y[(16 + i)*18];
 8012cc8:	4662      	mov	r2, ip
 8012cca:	f10c 0c48 	add.w	ip, ip, #72	@ 0x48
 8012cce:	edd2 0a00 	vldr	s1, [r2]
            float x3 = y[(31 - i)*18];
 8012cd2:	463a      	mov	r2, r7
 8012cd4:	3f48      	subs	r7, #72	@ 0x48
 8012cd6:	edd2 1a00 	vldr	s3, [r2]
            float t0 = x0 + x3;
 8012cda:	ee77 6aa1 	vadd.f32	s13, s15, s3
            float t1 = x1 + x2;
 8012cde:	ee37 1a20 	vadd.f32	s2, s14, s1
            float t2 = (x1 - x2)*g_sec[3*i + 0];
 8012ce2:	ee37 7a60 	vsub.f32	s14, s14, s1
 8012ce6:	edd0 0a00 	vldr	s1, [r0]
 8012cea:	ee27 7a20 	vmul.f32	s14, s14, s1
            float t3 = (x0 - x3)*g_sec[3*i + 1];
 8012cee:	ee77 7ae1 	vsub.f32	s15, s15, s3
 8012cf2:	edd0 1a01 	vldr	s3, [r0, #4]
 8012cf6:	ee67 7aa1 	vmul.f32	s15, s15, s3
            x[0] = t0 + t1;
 8012cfa:	ee76 1a81 	vadd.f32	s3, s13, s2
 8012cfe:	edc3 1a00 	vstr	s3, [r3]
            x[8] = (t0 - t1)*g_sec[3*i + 2];
 8012d02:	edd0 1a02 	vldr	s3, [r0, #8]
 8012d06:	ee76 6ac1 	vsub.f32	s13, s13, s2
 8012d0a:	ee66 6aa1 	vmul.f32	s13, s13, s3
 8012d0e:	edc3 6a08 	vstr	s13, [r3, #32]
            x[16] = t3 + t2;
 8012d12:	ee77 6a27 	vadd.f32	s13, s14, s15
 8012d16:	edc3 6a10 	vstr	s13, [r3, #64]	@ 0x40
            x[24] = (t3 - t2)*g_sec[3*i + 2];
 8012d1a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012d1e:	ee67 7aa1 	vmul.f32	s15, s15, s3
 8012d22:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
        for (x = t[0], i = 0; i < 8; i++, x++)
 8012d26:	3304      	adds	r3, #4
 8012d28:	300c      	adds	r0, #12
 8012d2a:	4553      	cmp	r3, sl
 8012d2c:	d1c3      	bne.n	8012cb6 <mp3d_synth_granule+0xda>
 8012d2e:	9a00      	ldr	r2, [sp, #0]
 8012d30:	ab26      	add	r3, sp, #152	@ 0x98
 8012d32:	a81e      	add	r0, sp, #120	@ 0x78
 8012d34:	ac46      	add	r4, sp, #280	@ 0x118
            float x0 = x[0], x1 = x[1], x2 = x[2], x3 = x[3], x4 = x[4], x5 = x[5], x6 = x[6], x7 = x[7], xt;
 8012d36:	ed53 6a08 	vldr	s13, [r3, #-32]	@ 0xffffffe0
 8012d3a:	ed13 7a07 	vldr	s14, [r3, #-28]	@ 0xffffffe4
 8012d3e:	ed13 8a06 	vldr	s16, [r3, #-24]	@ 0xffffffe8
 8012d42:	ed53 8a05 	vldr	s17, [r3, #-20]	@ 0xffffffec
 8012d46:	ed13 1a04 	vldr	s2, [r3, #-16]
 8012d4a:	ed53 7a03 	vldr	s15, [r3, #-12]
 8012d4e:	ed53 0a02 	vldr	s1, [r3, #-8]
 8012d52:	ed13 0a01 	vldr	s0, [r3, #-4]
            xt = x0 - x7; x0 += x7;
 8012d56:	ee76 1ac0 	vsub.f32	s3, s13, s0
 8012d5a:	ee76 6a80 	vadd.f32	s13, s13, s0
            x7 = x1 - x6; x1 += x6;
 8012d5e:	ee37 0a60 	vsub.f32	s0, s14, s1
 8012d62:	ee37 7a20 	vadd.f32	s14, s14, s1
            x6 = x2 - x5; x2 += x5;
 8012d66:	ee78 0a67 	vsub.f32	s1, s16, s15
 8012d6a:	ee38 8a27 	vadd.f32	s16, s16, s15
            x5 = x3 - x4; x3 += x4;
 8012d6e:	ee78 7ac1 	vsub.f32	s15, s17, s2
 8012d72:	ee78 8a81 	vadd.f32	s17, s17, s2
            x4 = x0 - x3; x0 += x3;
 8012d76:	ee36 1ae8 	vsub.f32	s2, s13, s17
 8012d7a:	ee76 6aa8 	vadd.f32	s13, s13, s17
            x3 = x1 - x2; x1 += x2;
 8012d7e:	ee77 8a08 	vadd.f32	s17, s14, s16
            x[0] = x0 + x1;
 8012d82:	ee36 9aa8 	vadd.f32	s18, s13, s17
 8012d86:	ed03 9a08 	vstr	s18, [r3, #-32]	@ 0xffffffe0
            x[4] = (x0 - x1)*0.70710677f;
 8012d8a:	ee76 6ae8 	vsub.f32	s13, s13, s17
 8012d8e:	ee66 6a86 	vmul.f32	s13, s13, s12
 8012d92:	ed43 6a04 	vstr	s13, [r3, #-16]
            x5 =  x5 + x6;
 8012d96:	ee70 7aa7 	vadd.f32	s15, s1, s15
            x6 = (x6 + x7)*0.70710677f;
 8012d9a:	ee70 6a20 	vadd.f32	s13, s0, s1
 8012d9e:	ee66 6a86 	vmul.f32	s13, s13, s12
            x7 =  x7 + xt;
 8012da2:	ee31 0a80 	vadd.f32	s0, s3, s0
            x3 = x1 - x2; x1 += x2;
 8012da6:	ee37 7a48 	vsub.f32	s14, s14, s16
            x3 = (x3 + x4)*0.70710677f;
 8012daa:	ee37 7a01 	vadd.f32	s14, s14, s2
 8012dae:	ee27 7a06 	vmul.f32	s14, s14, s12
            x5 -= x7*0.198912367f;  /* rotate by PI/8 */
 8012db2:	ee60 0a25 	vmul.f32	s1, s0, s11
 8012db6:	ee77 7ae0 	vsub.f32	s15, s15, s1
            x7 += x5*0.382683432f;
 8012dba:	ee67 0a82 	vmul.f32	s1, s15, s4
 8012dbe:	ee70 0a80 	vadd.f32	s1, s1, s0
            x5 -= x7*0.198912367f;
 8012dc2:	ee20 0aa5 	vmul.f32	s0, s1, s11
 8012dc6:	ee77 7ac0 	vsub.f32	s15, s15, s0
            x0 = xt - x6; xt += x6;
 8012dca:	ee31 0ae6 	vsub.f32	s0, s3, s13
 8012dce:	ee71 1aa6 	vadd.f32	s3, s3, s13
            x[1] = (xt + x7)*0.50979561f;
 8012dd2:	ee70 6aa1 	vadd.f32	s13, s1, s3
 8012dd6:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8012dda:	ed43 6a07 	vstr	s13, [r3, #-28]	@ 0xffffffe4
            x[2] = (x4 + x3)*0.54119611f;
 8012dde:	ee71 6a07 	vadd.f32	s13, s2, s14
 8012de2:	ee66 6a83 	vmul.f32	s13, s13, s6
 8012de6:	ed43 6a06 	vstr	s13, [r3, #-24]	@ 0xffffffe8
            x[3] = (x0 - x5)*0.60134488f;
 8012dea:	ee70 6a67 	vsub.f32	s13, s0, s15
 8012dee:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8012df2:	ed43 6a05 	vstr	s13, [r3, #-20]	@ 0xffffffec
            x[5] = (x0 + x5)*0.89997619f;
 8012df6:	ee77 7a80 	vadd.f32	s15, s15, s0
 8012dfa:	ee67 7a84 	vmul.f32	s15, s15, s8
 8012dfe:	ed43 7a03 	vstr	s15, [r3, #-12]
            x[6] = (x4 - x3)*1.30656302f;
 8012e02:	ee31 1a47 	vsub.f32	s2, s2, s14
 8012e06:	ee21 1a24 	vmul.f32	s2, s2, s9
 8012e0a:	ed03 1a02 	vstr	s2, [r3, #-8]
            x[7] = (xt - x7)*2.56291556f;
 8012e0e:	ee71 1ae0 	vsub.f32	s3, s3, s1
 8012e12:	ee61 1a85 	vmul.f32	s3, s3, s10
 8012e16:	ed43 1a01 	vstr	s3, [r3, #-4]
        for (x = t[0], i = 0; i < 4; i++, x += 8)
 8012e1a:	3320      	adds	r3, #32
 8012e1c:	42a3      	cmp	r3, r4
 8012e1e:	d18a      	bne.n	8012d36 <mp3d_synth_granule+0x15a>
 8012e20:	e703      	b.n	8012c2a <mp3d_synth_granule+0x4e>
 8012e22:	9b01      	ldr	r3, [sp, #4]
 8012e24:	9c02      	ldr	r4, [sp, #8]
    for (i = 0; i < nch; i++)
 8012e26:	f509 6910 	add.w	r9, r9, #2304	@ 0x900
 8012e2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012e2e:	428b      	cmp	r3, r1
 8012e30:	d009      	beq.n	8012e46 <mp3d_synth_granule+0x26a>
    for (; k < n; k++)
 8012e32:	2d00      	cmp	r5, #0
 8012e34:	ddf7      	ble.n	8012e26 <mp3d_synth_granule+0x24a>
 8012e36:	eb04 0b03 	add.w	fp, r4, r3
 8012e3a:	f504 68fc 	add.w	r8, r4, #2016	@ 0x7e0
 8012e3e:	4498      	add	r8, r3
 8012e40:	9301      	str	r3, [sp, #4]
 8012e42:	9402      	str	r4, [sp, #8]
 8012e44:	e72a      	b.n	8012c9c <mp3d_synth_granule+0xc0>
 8012e46:	9f03      	ldr	r7, [sp, #12]
    {
        mp3d_DCT_II(grbuf + 576*i, nbands);
    }

    memcpy(lins, qmf_state, sizeof(float)*15*64);
 8012e48:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8012e4c:	4639      	mov	r1, r7
 8012e4e:	4630      	mov	r0, r6
 8012e50:	f00e fa99 	bl	8021386 <memcpy>

    for (i = 0; i < nbands; i += 2)
 8012e54:	2d00      	cmp	r5, #0
 8012e56:	f340 8284 	ble.w	8013362 <mp3d_synth_granule+0x786>
    mp3d_sample_t *dstr = dstl + (nch - 1);
 8012e5a:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8012e5e:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8012e60:	4403      	add	r3, r0
 8012e62:	0059      	lsls	r1, r3, #1
    mp3d_synth_pair(dstr + 32*nch, nch, lins + 4*15 + 64 + 1);
 8012e64:	0182      	lsls	r2, r0, #6
 8012e66:	920e      	str	r2, [sp, #56]	@ 0x38
 8012e68:	940b      	str	r4, [sp, #44]	@ 0x2c
 8012e6a:	960c      	str	r6, [sp, #48]	@ 0x30
    float *xr = xl + 576*(nch - 1);
 8012e6c:	1e42      	subs	r2, r0, #1
 8012e6e:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 8012e72:	eb04 2202 	add.w	r2, r4, r2, lsl #8
 8012e76:	9c4c      	ldr	r4, [sp, #304]	@ 0x130
 8012e78:	eb04 0443 	add.w	r4, r4, r3, lsl #1
 8012e7c:	f8dd 8130 	ldr.w	r8, [sp, #304]	@ 0x130
 8012e80:	f506 6370 	add.w	r3, r6, #3840	@ 0xf00
 8012e84:	9300      	str	r3, [sp, #0]
 8012e86:	1e6b      	subs	r3, r5, #1
 8012e88:	f023 0301 	bic.w	r3, r3, #1
 8012e8c:	3302      	adds	r3, #2
 8012e8e:	9314      	str	r3, [sp, #80]	@ 0x50
 8012e90:	3102      	adds	r1, #2
 8012e92:	9108      	str	r1, [sp, #32]
 8012e94:	ebc0 73c0 	rsb	r3, r0, r0, lsl #31
 8012e98:	0059      	lsls	r1, r3, #1
 8012e9a:	910a      	str	r1, [sp, #40]	@ 0x28
 8012e9c:	ebc0 1340 	rsb	r3, r0, r0, lsl #5
 8012ea0:	0059      	lsls	r1, r3, #1
 8012ea2:	9115      	str	r1, [sp, #84]	@ 0x54
 8012ea4:	eb00 1340 	add.w	r3, r0, r0, lsl #5
 8012ea8:	0059      	lsls	r1, r3, #1
 8012eaa:	9116      	str	r1, [sp, #88]	@ 0x58
 8012eac:	ebc0 1380 	rsb	r3, r0, r0, lsl #6
 8012eb0:	0059      	lsls	r1, r3, #1
 8012eb2:	9117      	str	r1, [sp, #92]	@ 0x5c
    for (i = 0; i < nbands; i += 2)
 8012eb4:	2100      	movs	r1, #0
 8012eb6:	910d      	str	r1, [sp, #52]	@ 0x34
 8012eb8:	4693      	mov	fp, r2
 8012eba:	f8dd a000 	ldr.w	sl, [sp]
 8012ebe:	9718      	str	r7, [sp, #96]	@ 0x60
 8012ec0:	9519      	str	r5, [sp, #100]	@ 0x64
 8012ec2:	964d      	str	r6, [sp, #308]	@ 0x134
 8012ec4:	e1e9      	b.n	801329a <mp3d_synth_granule+0x6be>
 8012ec6:	bf00      	nop
 8012ec8:	3f3504f3 	.word	0x3f3504f3
 8012ecc:	3e4bafaf 	.word	0x3e4bafaf
 8012ed0:	3ec3ef15 	.word	0x3ec3ef15
 8012ed4:	3f0281f7 	.word	0x3f0281f7
 8012ed8:	3f0a8bd4 	.word	0x3f0a8bd4
 8012edc:	3f19f1bd 	.word	0x3f19f1bd
 8012ee0:	3f6664d7 	.word	0x3f6664d7
 8012ee4:	3fa73d75 	.word	0x3fa73d75
 8012ee8:	402406cf 	.word	0x402406cf
 8012eec:	08023b58 	.word	0x08023b58
        dstr[(15 - i)*nch] = mp3d_scale_pcm(a[1]);
 8012ef0:	ed9d 0a1b 	vldr	s0, [sp, #108]	@ 0x6c
 8012ef4:	f7ff fd82 	bl	80129fc <mp3d_scale_pcm>
 8012ef8:	9b01      	ldr	r3, [sp, #4]
 8012efa:	9a02      	ldr	r2, [sp, #8]
 8012efc:	5298      	strh	r0, [r3, r2]
        dstr[(17 + i)*nch] = mp3d_scale_pcm(b[1]);
 8012efe:	ed9d 0a1f 	vldr	s0, [sp, #124]	@ 0x7c
 8012f02:	f7ff fd7b 	bl	80129fc <mp3d_scale_pcm>
 8012f06:	9b01      	ldr	r3, [sp, #4]
 8012f08:	9a03      	ldr	r2, [sp, #12]
 8012f0a:	5298      	strh	r0, [r3, r2]
        dstl[(15 - i)*nch] = mp3d_scale_pcm(a[0]);
 8012f0c:	ed9d 0a1a 	vldr	s0, [sp, #104]	@ 0x68
 8012f10:	f7ff fd74 	bl	80129fc <mp3d_scale_pcm>
 8012f14:	9a00      	ldr	r2, [sp, #0]
 8012f16:	9902      	ldr	r1, [sp, #8]
 8012f18:	5250      	strh	r0, [r2, r1]
        dstl[(17 + i)*nch] = mp3d_scale_pcm(b[0]);
 8012f1a:	ed9d 0a1e 	vldr	s0, [sp, #120]	@ 0x78
 8012f1e:	f7ff fd6d 	bl	80129fc <mp3d_scale_pcm>
 8012f22:	9a00      	ldr	r2, [sp, #0]
 8012f24:	9903      	ldr	r1, [sp, #12]
 8012f26:	5250      	strh	r0, [r2, r1]
        dstr[(47 - i)*nch] = mp3d_scale_pcm(a[3]);
 8012f28:	ed9d 0a1d 	vldr	s0, [sp, #116]	@ 0x74
 8012f2c:	f7ff fd66 	bl	80129fc <mp3d_scale_pcm>
 8012f30:	9b01      	ldr	r3, [sp, #4]
 8012f32:	9a04      	ldr	r2, [sp, #16]
 8012f34:	5298      	strh	r0, [r3, r2]
        dstr[(49 + i)*nch] = mp3d_scale_pcm(b[3]);
 8012f36:	ed9d 0a21 	vldr	s0, [sp, #132]	@ 0x84
 8012f3a:	f7ff fd5f 	bl	80129fc <mp3d_scale_pcm>
 8012f3e:	9b01      	ldr	r3, [sp, #4]
 8012f40:	f823 0009 	strh.w	r0, [r3, r9]
        dstl[(47 - i)*nch] = mp3d_scale_pcm(a[2]);
 8012f44:	ed9d 0a1c 	vldr	s0, [sp, #112]	@ 0x70
 8012f48:	f7ff fd58 	bl	80129fc <mp3d_scale_pcm>
 8012f4c:	9a00      	ldr	r2, [sp, #0]
 8012f4e:	9b04      	ldr	r3, [sp, #16]
 8012f50:	52d0      	strh	r0, [r2, r3]
        dstl[(49 + i)*nch] = mp3d_scale_pcm(b[2]);
 8012f52:	ed9d 0a20 	vldr	s0, [sp, #128]	@ 0x80
 8012f56:	f7ff fd51 	bl	80129fc <mp3d_scale_pcm>
 8012f5a:	9a00      	ldr	r2, [sp, #0]
 8012f5c:	f822 0009 	strh.w	r0, [r2, r9]
    for (i = 14; i >= 0; i--)
 8012f60:	3640      	adds	r6, #64	@ 0x40
 8012f62:	3d10      	subs	r5, #16
 8012f64:	3c10      	subs	r4, #16
 8012f66:	9805      	ldr	r0, [sp, #20]
 8012f68:	3810      	subs	r0, #16
 8012f6a:	9005      	str	r0, [sp, #20]
 8012f6c:	3748      	adds	r7, #72	@ 0x48
 8012f6e:	f1a8 0848 	sub.w	r8, r8, #72	@ 0x48
 8012f72:	9902      	ldr	r1, [sp, #8]
 8012f74:	9808      	ldr	r0, [sp, #32]
 8012f76:	180a      	adds	r2, r1, r0
 8012f78:	9202      	str	r2, [sp, #8]
 8012f7a:	9903      	ldr	r1, [sp, #12]
 8012f7c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012f7e:	4411      	add	r1, r2
 8012f80:	9103      	str	r1, [sp, #12]
 8012f82:	9b04      	ldr	r3, [sp, #16]
 8012f84:	4403      	add	r3, r0
 8012f86:	9304      	str	r3, [sp, #16]
 8012f88:	4491      	add	r9, r2
 8012f8a:	4bb5      	ldr	r3, [pc, #724]	@ (8013260 <mp3d_synth_granule+0x684>)
 8012f8c:	429e      	cmp	r6, r3
 8012f8e:	f000 8169 	beq.w	8013264 <mp3d_synth_granule+0x688>
        zlin[4*i]     = xl[18*(31 - i)];
 8012f92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012f94:	9a05      	ldr	r2, [sp, #20]
 8012f96:	1898      	adds	r0, r3, r2
 8012f98:	9b06      	ldr	r3, [sp, #24]
 8012f9a:	19da      	adds	r2, r3, r7
 8012f9c:	6813      	ldr	r3, [r2, #0]
 8012f9e:	f8c5 30f8 	str.w	r3, [r5, #248]	@ 0xf8
        zlin[4*i + 1] = xr[18*(31 - i)];
 8012fa2:	9907      	ldr	r1, [sp, #28]
 8012fa4:	19cb      	adds	r3, r1, r7
 8012fa6:	6819      	ldr	r1, [r3, #0]
 8012fa8:	f8c5 10fc 	str.w	r1, [r5, #252]	@ 0xfc
        zlin[4*i + 2] = xl[1 + 18*(31 - i)];
 8012fac:	6852      	ldr	r2, [r2, #4]
 8012fae:	f8c5 2100 	str.w	r2, [r5, #256]	@ 0x100
        zlin[4*i + 3] = xr[1 + 18*(31 - i)];
 8012fb2:	685b      	ldr	r3, [r3, #4]
 8012fb4:	f8c5 3104 	str.w	r3, [r5, #260]	@ 0x104
        zlin[4*(i + 16)]   = xl[1 + 18*(1 + i)];
 8012fb8:	9b06      	ldr	r3, [sp, #24]
 8012fba:	eb03 0208 	add.w	r2, r3, r8
 8012fbe:	6853      	ldr	r3, [r2, #4]
 8012fc0:	f8c5 31f8 	str.w	r3, [r5, #504]	@ 0x1f8
        zlin[4*(i + 16) + 1] = xr[1 + 18*(1 + i)];
 8012fc4:	9907      	ldr	r1, [sp, #28]
 8012fc6:	eb01 0308 	add.w	r3, r1, r8
 8012fca:	6859      	ldr	r1, [r3, #4]
 8012fcc:	f8c5 11fc 	str.w	r1, [r5, #508]	@ 0x1fc
        zlin[4*(i - 16) + 2] = xl[18*(1 + i)];
 8012fd0:	6812      	ldr	r2, [r2, #0]
 8012fd2:	602a      	str	r2, [r5, #0]
        zlin[4*(i - 16) + 3] = xr[18*(1 + i)];
 8012fd4:	681b      	ldr	r3, [r3, #0]
 8012fd6:	606b      	str	r3, [r5, #4]
        S0(0) S2(1) S1(2) S2(3) S1(4) S2(5) S1(6) S2(7)
 8012fd8:	4631      	mov	r1, r6
 8012fda:	ed56 5a10 	vldr	s11, [r6, #-64]	@ 0xffffffc0
 8012fde:	ed16 6a0f 	vldr	s12, [r6, #-60]	@ 0xffffffc4
 8012fe2:	f104 0ae0 	add.w	sl, r4, #224	@ 0xe0
 8012fe6:	ab1e      	add	r3, sp, #120	@ 0x78
 8012fe8:	aa1a      	add	r2, sp, #104	@ 0x68
 8012fea:	4696      	mov	lr, r2
 8012fec:	469c      	mov	ip, r3
 8012fee:	f504 6b7f 	add.w	fp, r4, #4080	@ 0xff0
 8012ff2:	ecf0 7a01 	vldmia	r0!, {s15}
 8012ff6:	ecba 7a01 	vldmia	sl!, {s14}
 8012ffa:	ee66 6a27 	vmul.f32	s13, s12, s15
 8012ffe:	ee25 5a87 	vmul.f32	s10, s11, s14
 8013002:	ee76 6a85 	vadd.f32	s13, s13, s10
 8013006:	ecec 6a01 	vstmia	ip!, {s13}
 801300a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 801300e:	ee26 7a07 	vmul.f32	s14, s12, s14
 8013012:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013016:	ecee 7a01 	vstmia	lr!, {s15}
 801301a:	4558      	cmp	r0, fp
 801301c:	d1e9      	bne.n	8012ff2 <mp3d_synth_granule+0x416>
 801301e:	ed51 5a0e 	vldr	s11, [r1, #-56]	@ 0xffffffc8
 8013022:	ed11 6a0d 	vldr	s12, [r1, #-52]	@ 0xffffffcc
 8013026:	f504 7ef0 	add.w	lr, r4, #480	@ 0x1e0
 801302a:	f504 6a6e 	add.w	sl, r4, #3808	@ 0xee0
 801302e:	4694      	mov	ip, r2
 8013030:	4618      	mov	r0, r3
 8013032:	f504 7bf8 	add.w	fp, r4, #496	@ 0x1f0
 8013036:	ed90 5a00 	vldr	s10, [r0]
 801303a:	ecfa 6a01 	vldmia	sl!, {s13}
 801303e:	ecfe 7a01 	vldmia	lr!, {s15}
 8013042:	ee26 7a26 	vmul.f32	s14, s12, s13
 8013046:	ee65 4aa7 	vmul.f32	s9, s11, s15
 801304a:	ee37 7a24 	vadd.f32	s14, s14, s9
 801304e:	ee37 7a05 	vadd.f32	s14, s14, s10
 8013052:	eca0 7a01 	vstmia	r0!, {s14}
 8013056:	ed9c 7a00 	vldr	s14, [ip]
 801305a:	ee66 7a27 	vmul.f32	s15, s12, s15
 801305e:	ee65 6aa6 	vmul.f32	s13, s11, s13
 8013062:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013066:	ee77 7a87 	vadd.f32	s15, s15, s14
 801306a:	ecec 7a01 	vstmia	ip!, {s15}
 801306e:	45de      	cmp	lr, fp
 8013070:	d1e1      	bne.n	8013036 <mp3d_synth_granule+0x45a>
 8013072:	ed51 5a0c 	vldr	s11, [r1, #-48]	@ 0xffffffd0
 8013076:	ed11 6a0b 	vldr	s12, [r1, #-44]	@ 0xffffffd4
 801307a:	f504 7e38 	add.w	lr, r4, #736	@ 0x2e0
 801307e:	f504 6a5e 	add.w	sl, r4, #3552	@ 0xde0
 8013082:	4694      	mov	ip, r2
 8013084:	4618      	mov	r0, r3
 8013086:	f504 7b3c 	add.w	fp, r4, #752	@ 0x2f0
 801308a:	ed90 5a00 	vldr	s10, [r0]
 801308e:	ecfa 7a01 	vldmia	sl!, {s15}
 8013092:	ecfe 6a01 	vldmia	lr!, {s13}
 8013096:	ee26 7a27 	vmul.f32	s14, s12, s15
 801309a:	ee65 4aa6 	vmul.f32	s9, s11, s13
 801309e:	ee37 7a24 	vadd.f32	s14, s14, s9
 80130a2:	ee37 7a05 	vadd.f32	s14, s14, s10
 80130a6:	eca0 7a01 	vstmia	r0!, {s14}
 80130aa:	ed9c 7a00 	vldr	s14, [ip]
 80130ae:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80130b2:	ee66 6a26 	vmul.f32	s13, s12, s13
 80130b6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80130ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 80130be:	ecec 7a01 	vstmia	ip!, {s15}
 80130c2:	45de      	cmp	lr, fp
 80130c4:	d1e1      	bne.n	801308a <mp3d_synth_granule+0x4ae>
 80130c6:	ed51 5a0a 	vldr	s11, [r1, #-40]	@ 0xffffffd8
 80130ca:	ed11 6a09 	vldr	s12, [r1, #-36]	@ 0xffffffdc
 80130ce:	f504 7e78 	add.w	lr, r4, #992	@ 0x3e0
 80130d2:	f504 6a4e 	add.w	sl, r4, #3296	@ 0xce0
 80130d6:	4694      	mov	ip, r2
 80130d8:	4618      	mov	r0, r3
 80130da:	f504 7b7c 	add.w	fp, r4, #1008	@ 0x3f0
 80130de:	ed90 5a00 	vldr	s10, [r0]
 80130e2:	ecfa 6a01 	vldmia	sl!, {s13}
 80130e6:	ecfe 7a01 	vldmia	lr!, {s15}
 80130ea:	ee26 7a26 	vmul.f32	s14, s12, s13
 80130ee:	ee65 4aa7 	vmul.f32	s9, s11, s15
 80130f2:	ee37 7a24 	vadd.f32	s14, s14, s9
 80130f6:	ee37 7a05 	vadd.f32	s14, s14, s10
 80130fa:	eca0 7a01 	vstmia	r0!, {s14}
 80130fe:	ed9c 7a00 	vldr	s14, [ip]
 8013102:	ee66 7a27 	vmul.f32	s15, s12, s15
 8013106:	ee65 6aa6 	vmul.f32	s13, s11, s13
 801310a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801310e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013112:	ecec 7a01 	vstmia	ip!, {s15}
 8013116:	45de      	cmp	lr, fp
 8013118:	d1e1      	bne.n	80130de <mp3d_synth_granule+0x502>
 801311a:	ed51 5a08 	vldr	s11, [r1, #-32]	@ 0xffffffe0
 801311e:	ed11 6a07 	vldr	s12, [r1, #-28]	@ 0xffffffe4
 8013122:	f504 6e9c 	add.w	lr, r4, #1248	@ 0x4e0
 8013126:	f504 6a3e 	add.w	sl, r4, #3040	@ 0xbe0
 801312a:	4694      	mov	ip, r2
 801312c:	4618      	mov	r0, r3
 801312e:	f504 6b9e 	add.w	fp, r4, #1264	@ 0x4f0
 8013132:	ed90 5a00 	vldr	s10, [r0]
 8013136:	ecfa 7a01 	vldmia	sl!, {s15}
 801313a:	ecfe 6a01 	vldmia	lr!, {s13}
 801313e:	ee26 7a27 	vmul.f32	s14, s12, s15
 8013142:	ee65 4aa6 	vmul.f32	s9, s11, s13
 8013146:	ee37 7a24 	vadd.f32	s14, s14, s9
 801314a:	ee37 7a05 	vadd.f32	s14, s14, s10
 801314e:	eca0 7a01 	vstmia	r0!, {s14}
 8013152:	ed9c 7a00 	vldr	s14, [ip]
 8013156:	ee65 7aa7 	vmul.f32	s15, s11, s15
 801315a:	ee66 6a26 	vmul.f32	s13, s12, s13
 801315e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013162:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013166:	ecec 7a01 	vstmia	ip!, {s15}
 801316a:	45de      	cmp	lr, fp
 801316c:	d1e1      	bne.n	8013132 <mp3d_synth_granule+0x556>
 801316e:	ed51 5a06 	vldr	s11, [r1, #-24]	@ 0xffffffe8
 8013172:	ed11 6a05 	vldr	s12, [r1, #-20]	@ 0xffffffec
 8013176:	f504 6ebc 	add.w	lr, r4, #1504	@ 0x5e0
 801317a:	f504 6a2e 	add.w	sl, r4, #2784	@ 0xae0
 801317e:	4694      	mov	ip, r2
 8013180:	4618      	mov	r0, r3
 8013182:	f504 6bbe 	add.w	fp, r4, #1520	@ 0x5f0
 8013186:	ed90 5a00 	vldr	s10, [r0]
 801318a:	ecfa 6a01 	vldmia	sl!, {s13}
 801318e:	ecfe 7a01 	vldmia	lr!, {s15}
 8013192:	ee26 7a26 	vmul.f32	s14, s12, s13
 8013196:	ee65 4aa7 	vmul.f32	s9, s11, s15
 801319a:	ee37 7a24 	vadd.f32	s14, s14, s9
 801319e:	ee37 7a05 	vadd.f32	s14, s14, s10
 80131a2:	eca0 7a01 	vstmia	r0!, {s14}
 80131a6:	ed9c 7a00 	vldr	s14, [ip]
 80131aa:	ee66 7a27 	vmul.f32	s15, s12, s15
 80131ae:	ee65 6aa6 	vmul.f32	s13, s11, s13
 80131b2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80131b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80131ba:	ecec 7a01 	vstmia	ip!, {s15}
 80131be:	45de      	cmp	lr, fp
 80131c0:	d1e1      	bne.n	8013186 <mp3d_synth_granule+0x5aa>
 80131c2:	ed51 5a04 	vldr	s11, [r1, #-16]
 80131c6:	ed11 6a03 	vldr	s12, [r1, #-12]
 80131ca:	f504 60dc 	add.w	r0, r4, #1760	@ 0x6e0
 80131ce:	4696      	mov	lr, r2
 80131d0:	469c      	mov	ip, r3
 80131d2:	f504 6ade 	add.w	sl, r4, #1776	@ 0x6f0
 80131d6:	ed9c 5a00 	vldr	s10, [ip]
 80131da:	edd0 7ac0 	vldr	s15, [r0, #768]	@ 0x300
 80131de:	ecf0 6a01 	vldmia	r0!, {s13}
 80131e2:	ee26 7a27 	vmul.f32	s14, s12, s15
 80131e6:	ee65 4aa6 	vmul.f32	s9, s11, s13
 80131ea:	ee37 7a24 	vadd.f32	s14, s14, s9
 80131ee:	ee37 7a05 	vadd.f32	s14, s14, s10
 80131f2:	ecac 7a01 	vstmia	ip!, {s14}
 80131f6:	ed9e 7a00 	vldr	s14, [lr]
 80131fa:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80131fe:	ee66 6a26 	vmul.f32	s13, s12, s13
 8013202:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013206:	ee77 7a87 	vadd.f32	s15, s15, s14
 801320a:	ecee 7a01 	vstmia	lr!, {s15}
 801320e:	4550      	cmp	r0, sl
 8013210:	d1e1      	bne.n	80131d6 <mp3d_synth_granule+0x5fa>
 8013212:	ed51 5a02 	vldr	s11, [r1, #-8]
 8013216:	ed11 6a01 	vldr	s12, [r1, #-4]
 801321a:	f504 61fc 	add.w	r1, r4, #2016	@ 0x7e0
 801321e:	f504 60fe 	add.w	r0, r4, #2032	@ 0x7f0
 8013222:	ed93 5a00 	vldr	s10, [r3]
 8013226:	edd1 6a40 	vldr	s13, [r1, #256]	@ 0x100
 801322a:	ecf1 7a01 	vldmia	r1!, {s15}
 801322e:	ee26 7a26 	vmul.f32	s14, s12, s13
 8013232:	ee65 4aa7 	vmul.f32	s9, s11, s15
 8013236:	ee37 7a24 	vadd.f32	s14, s14, s9
 801323a:	ee37 7a05 	vadd.f32	s14, s14, s10
 801323e:	eca3 7a01 	vstmia	r3!, {s14}
 8013242:	ed92 7a00 	vldr	s14, [r2]
 8013246:	ee66 7a27 	vmul.f32	s15, s12, s15
 801324a:	ee65 6aa6 	vmul.f32	s13, s11, s13
 801324e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013252:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013256:	ece2 7a01 	vstmia	r2!, {s15}
 801325a:	4281      	cmp	r1, r0
 801325c:	d1e1      	bne.n	8013222 <mp3d_synth_granule+0x646>
 801325e:	e647      	b.n	8012ef0 <mp3d_synth_granule+0x314>
 8013260:	08023b98 	.word	0x08023b98
    for (i = 0; i < nbands; i += 2)
 8013264:	f8dd b044 	ldr.w	fp, [sp, #68]	@ 0x44
 8013268:	f8dd a048 	ldr.w	sl, [sp, #72]	@ 0x48
 801326c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801326e:	3302      	adds	r3, #2
 8013270:	930d      	str	r3, [sp, #52]	@ 0x34
 8013272:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8013274:	3208      	adds	r2, #8
 8013276:	920b      	str	r2, [sp, #44]	@ 0x2c
 8013278:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801327a:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 801327e:	920c      	str	r2, [sp, #48]	@ 0x30
 8013280:	f10b 0b08 	add.w	fp, fp, #8
 8013284:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 8013286:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013288:	4414      	add	r4, r2
 801328a:	9910      	ldr	r1, [sp, #64]	@ 0x40
 801328c:	4411      	add	r1, r2
 801328e:	4688      	mov	r8, r1
 8013290:	f50a 7a00 	add.w	sl, sl, #512	@ 0x200
 8013294:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8013296:	4293      	cmp	r3, r2
 8013298:	d060      	beq.n	801335c <mp3d_synth_granule+0x780>
    {
        mp3d_synth(grbuf + i, pcm + 32*nch*i, nch, lins + i*64);
 801329a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801329c:	9206      	str	r2, [sp, #24]
 801329e:	f8cd 8000 	str.w	r8, [sp]
    float *xr = xl + 576*(nch - 1);
 80132a2:	f8cd b01c 	str.w	fp, [sp, #28]
    mp3d_sample_t *dstr = dstl + (nch - 1);
 80132a6:	9401      	str	r4, [sp, #4]
    zlin[4*15]     = xl[18*16];
 80132a8:	f502 6390 	add.w	r3, r2, #1152	@ 0x480
 80132ac:	681b      	ldr	r3, [r3, #0]
 80132ae:	f8ca 30f0 	str.w	r3, [sl, #240]	@ 0xf0
    zlin[4*15 + 1] = xr[18*16];
 80132b2:	f50b 6390 	add.w	r3, fp, #1152	@ 0x480
 80132b6:	681b      	ldr	r3, [r3, #0]
 80132b8:	f8ca 30f4 	str.w	r3, [sl, #244]	@ 0xf4
    zlin[4*15 + 2] = xl[0];
 80132bc:	6813      	ldr	r3, [r2, #0]
 80132be:	f8ca 30f8 	str.w	r3, [sl, #248]	@ 0xf8
    zlin[4*15 + 3] = xr[0];
 80132c2:	f8db 3000 	ldr.w	r3, [fp]
 80132c6:	f8ca 30fc 	str.w	r3, [sl, #252]	@ 0xfc
    zlin[4*31]     = xl[1 + 18*16];
 80132ca:	f202 4384 	addw	r3, r2, #1156	@ 0x484
 80132ce:	681b      	ldr	r3, [r3, #0]
 80132d0:	f8ca 31f0 	str.w	r3, [sl, #496]	@ 0x1f0
    zlin[4*31 + 1] = xr[1 + 18*16];
 80132d4:	f20b 4384 	addw	r3, fp, #1156	@ 0x484
 80132d8:	681b      	ldr	r3, [r3, #0]
 80132da:	f8ca 31f4 	str.w	r3, [sl, #500]	@ 0x1f4
    zlin[4*31 + 2] = xl[1];
 80132de:	6853      	ldr	r3, [r2, #4]
 80132e0:	f8ca 31f8 	str.w	r3, [sl, #504]	@ 0x1f8
    zlin[4*31 + 3] = xr[1];
 80132e4:	f8db 3004 	ldr.w	r3, [fp, #4]
 80132e8:	f8ca 31fc 	str.w	r3, [sl, #508]	@ 0x1fc
    mp3d_synth_pair(dstr, nch, lins + 4*15 + 1);
 80132ec:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 80132ee:	f105 02f4 	add.w	r2, r5, #244	@ 0xf4
 80132f2:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 80132f4:	4639      	mov	r1, r7
 80132f6:	4620      	mov	r0, r4
 80132f8:	f7ff fb8e 	bl	8012a18 <mp3d_synth_pair>
    mp3d_synth_pair(dstr + 32*nch, nch, lins + 4*15 + 64 + 1);
 80132fc:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 80132fe:	1930      	adds	r0, r6, r4
 8013300:	900f      	str	r0, [sp, #60]	@ 0x3c
 8013302:	462c      	mov	r4, r5
 8013304:	f505 72fa 	add.w	r2, r5, #500	@ 0x1f4
 8013308:	4639      	mov	r1, r7
 801330a:	f7ff fb85 	bl	8012a18 <mp3d_synth_pair>
    mp3d_synth_pair(dstl, nch, lins + 4*15);
 801330e:	f105 02f0 	add.w	r2, r5, #240	@ 0xf0
 8013312:	4639      	mov	r1, r7
 8013314:	4640      	mov	r0, r8
 8013316:	f7ff fb7f 	bl	8012a18 <mp3d_synth_pair>
    mp3d_synth_pair(dstl + 32*nch, nch, lins + 4*15 + 64);
 801331a:	eb06 0008 	add.w	r0, r6, r8
 801331e:	9010      	str	r0, [sp, #64]	@ 0x40
 8013320:	f505 72f8 	add.w	r2, r5, #496	@ 0x1f0
 8013324:	4639      	mov	r1, r7
 8013326:	f7ff fb77 	bl	8012a18 <mp3d_synth_pair>
    for (i = 14; i >= 0; i--)
 801332a:	4e1b      	ldr	r6, [pc, #108]	@ (8013398 <mp3d_synth_granule+0x7bc>)
 801332c:	f605 65e8 	addw	r5, r5, #3816	@ 0xee8
    mp3d_synth_pair(dstl + 32*nch, nch, lins + 4*15 + 64);
 8013330:	f8dd 905c 	ldr.w	r9, [sp, #92]	@ 0x5c
 8013334:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8013336:	9304      	str	r3, [sp, #16]
 8013338:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801333a:	9303      	str	r3, [sp, #12]
 801333c:	9b08      	ldr	r3, [sp, #32]
 801333e:	9302      	str	r3, [sp, #8]
 8013340:	f44f 6887 	mov.w	r8, #1080	@ 0x438
 8013344:	f44f 6799 	mov.w	r7, #1224	@ 0x4c8
 8013348:	2300      	movs	r3, #0
 801334a:	9305      	str	r3, [sp, #20]
 801334c:	f504 637e 	add.w	r3, r4, #4064	@ 0xfe0
 8013350:	9309      	str	r3, [sp, #36]	@ 0x24
 8013352:	f8cd b044 	str.w	fp, [sp, #68]	@ 0x44
 8013356:	f8cd a048 	str.w	sl, [sp, #72]	@ 0x48
 801335a:	e61a      	b.n	8012f92 <mp3d_synth_granule+0x3b6>
 801335c:	9f18      	ldr	r7, [sp, #96]	@ 0x60
 801335e:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8013360:	9e4d      	ldr	r6, [sp, #308]	@ 0x134
    }
#ifndef MINIMP3_NONSTANDARD_BUT_LOGICAL
    if (nch == 1)
 8013362:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013364:	2b01      	cmp	r3, #1
 8013366:	d10f      	bne.n	8013388 <mp3d_synth_granule+0x7ac>
 8013368:	eb06 2305 	add.w	r3, r6, r5, lsl #8
 801336c:	463a      	mov	r2, r7
 801336e:	f503 6070 	add.w	r0, r3, #3840	@ 0xf00
    {
        for (i = 0; i < 15*64; i += 2)
        {
            qmf_state[i] = lins[nbands*64 + i];
 8013372:	f853 1b08 	ldr.w	r1, [r3], #8
 8013376:	f842 1b08 	str.w	r1, [r2], #8
        for (i = 0; i < 15*64; i += 2)
 801337a:	4298      	cmp	r0, r3
 801337c:	d1f9      	bne.n	8013372 <mp3d_synth_granule+0x796>
    } else
#endif /* MINIMP3_NONSTANDARD_BUT_LOGICAL */
    {
        memcpy(qmf_state, lins + nbands*64, sizeof(float)*15*64);
    }
}
 801337e:	b03f      	add	sp, #252	@ 0xfc
 8013380:	ecbd 8b04 	vpop	{d8-d9}
 8013384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        memcpy(qmf_state, lins + nbands*64, sizeof(float)*15*64);
 8013388:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 801338c:	eb06 2105 	add.w	r1, r6, r5, lsl #8
 8013390:	4638      	mov	r0, r7
 8013392:	f00d fff8 	bl	8021386 <memcpy>
}
 8013396:	e7f2      	b.n	801337e <mp3d_synth_granule+0x7a2>
 8013398:	080237d8 	.word	0x080237d8

0801339c <L3_imdct12>:
{
 801339c:	b530      	push	{r4, r5, lr}
 801339e:	b087      	sub	sp, #28
    L3_idct3(-x[0], x[6] + x[3], x[12] + x[9], co);
 80133a0:	ed90 3a00 	vldr	s6, [r0]
 80133a4:	ed90 6a06 	vldr	s12, [r0, #24]
 80133a8:	edd0 3a03 	vldr	s7, [r0, #12]
 80133ac:	ed90 7a0c 	vldr	s14, [r0, #48]	@ 0x30
 80133b0:	ed90 4a09 	vldr	s8, [r0, #36]	@ 0x24
 80133b4:	ee37 5a04 	vadd.f32	s10, s14, s8
 80133b8:	ee76 5a23 	vadd.f32	s11, s12, s7
    float m1 = x1*0.86602540f;
 80133bc:	eddf 4a34 	vldr	s9, [pc, #208]	@ 8013490 <L3_imdct12+0xf4>
 80133c0:	ee65 5aa4 	vmul.f32	s11, s11, s9
    float a1 = x0 - x2*0.5f;
 80133c4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80133c8:	eef0 6a43 	vmov.f32	s13, s6
 80133cc:	ee55 6a67 	vnmla.f32	s13, s10, s15
    dst[1] = x0 + x2;
 80133d0:	ee35 5a43 	vsub.f32	s10, s10, s6
 80133d4:	ed8d 5a04 	vstr	s10, [sp, #16]
    dst[0] = a1 + m1;
 80133d8:	ee35 5aa6 	vadd.f32	s10, s11, s13
 80133dc:	ed8d 5a03 	vstr	s10, [sp, #12]
    dst[2] = a1 - m1;
 80133e0:	ee76 6ae5 	vsub.f32	s13, s13, s11
 80133e4:	edcd 6a05 	vstr	s13, [sp, #20]
    L3_idct3(x[15], x[12] - x[9], x[6] - x[3], si);
 80133e8:	edd0 6a0f 	vldr	s13, [r0, #60]	@ 0x3c
 80133ec:	ee36 6a63 	vsub.f32	s12, s12, s7
 80133f0:	ee37 7a44 	vsub.f32	s14, s14, s8
    float m1 = x1*0.86602540f;
 80133f4:	ee27 7a24 	vmul.f32	s14, s14, s9
    float a1 = x0 - x2*0.5f;
 80133f8:	ee66 7a27 	vmul.f32	s15, s12, s15
 80133fc:	ee76 7ae7 	vsub.f32	s15, s13, s15
    dst[0] = a1 + m1;
 8013400:	ee77 5a27 	vadd.f32	s11, s14, s15
 8013404:	edcd 5a00 	vstr	s11, [sp]
    dst[2] = a1 - m1;
 8013408:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801340c:	edcd 7a02 	vstr	s15, [sp, #8]
    dst[1] = x0 + x2;
 8013410:	ee76 6a86 	vadd.f32	s13, s13, s12
    si[1] = -si[1];
 8013414:	eef1 6a66 	vneg.f32	s13, s13
 8013418:	edcd 6a01 	vstr	s13, [sp, #4]
    for (i = 0; i < 3; i++)
 801341c:	4613      	mov	r3, r2
 801341e:	ad03      	add	r5, sp, #12
 8013420:	481c      	ldr	r0, [pc, #112]	@ (8013494 <L3_imdct12+0xf8>)
 8013422:	466c      	mov	r4, sp
 8013424:	f100 0c0c 	add.w	ip, r0, #12
 8013428:	468e      	mov	lr, r1
 801342a:	3118      	adds	r1, #24
 801342c:	320c      	adds	r2, #12
        float ovl  = overlap[i];
 801342e:	edd3 5a00 	vldr	s11, [r3]
        float sum  = co[i]*g_twid3[3 + i] + si[i]*g_twid3[0 + i];
 8013432:	ecf5 7a01 	vldmia	r5!, {s15}
 8013436:	ed90 7a03 	vldr	s14, [r0, #12]
 801343a:	ecb4 6a01 	vldmia	r4!, {s12}
 801343e:	ecb0 5a01 	vldmia	r0!, {s10}
 8013442:	ee67 6a87 	vmul.f32	s13, s15, s14
 8013446:	ee66 4a05 	vmul.f32	s9, s12, s10
 801344a:	ee76 6aa4 	vadd.f32	s13, s13, s9
        overlap[i] = co[i]*g_twid3[0 + i] - si[i]*g_twid3[3 + i];
 801344e:	ee67 7a85 	vmul.f32	s15, s15, s10
 8013452:	ee27 7a06 	vmul.f32	s14, s14, s12
 8013456:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801345a:	ece3 7a01 	vstmia	r3!, {s15}
        dst[i]     = ovl*g_twid3[2 - i] - sum*g_twid3[5 - i];
 801345e:	ed3c 7a01 	vldmdb	ip!, {s14}
 8013462:	eddc 7a03 	vldr	s15, [ip, #12]
 8013466:	ee27 6a25 	vmul.f32	s12, s14, s11
 801346a:	ee27 5aa6 	vmul.f32	s10, s15, s13
 801346e:	ee36 6a45 	vsub.f32	s12, s12, s10
 8013472:	ecae 6a01 	vstmia	lr!, {s12}
        dst[5 - i] = ovl*g_twid3[5 - i] + sum*g_twid3[2 - i];
 8013476:	ee67 7aa5 	vmul.f32	s15, s15, s11
 801347a:	ee27 7a26 	vmul.f32	s14, s14, s13
 801347e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013482:	ed61 7a01 	vstmdb	r1!, {s15}
    for (i = 0; i < 3; i++)
 8013486:	4293      	cmp	r3, r2
 8013488:	d1d1      	bne.n	801342e <L3_imdct12+0x92>
}
 801348a:	b007      	add	sp, #28
 801348c:	bd30      	pop	{r4, r5, pc}
 801348e:	bf00      	nop
 8013490:	3f5db3d7 	.word	0x3f5db3d7
 8013494:	08023d58 	.word	0x08023d58

08013498 <mp3dec_decode_frame>:
{
    dec->header[0] = 0;
}

int mp3dec_decode_frame(mp3dec_t *dec, const uint8_t *mp3, int mp3_bytes, mp3d_sample_t *pcm, mp3dec_frame_info_t *info)
{
 8013498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801349c:	ed2d 8b04 	vpush	{d8-d9}
 80134a0:	f5ad 4d86 	sub.w	sp, sp, #17152	@ 0x4300
 80134a4:	b09f      	sub	sp, #124	@ 0x7c
 80134a6:	9008      	str	r0, [sp, #32]
 80134a8:	4691      	mov	r9, r2
 80134aa:	930e      	str	r3, [sp, #56]	@ 0x38
    int i = 0, igr, frame_size = 0, success = 1;
    const uint8_t *hdr;
    bs_t bs_frame[1];
    mp3dec_scratch_t scratch;

    if (mp3_bytes > 4 && dec->header[0] == 0xff && hdr_compare(dec->header, mp3))
 80134ac:	2a04      	cmp	r2, #4
 80134ae:	f341 841f 	ble.w	8014cf0 <mp3dec_decode_frame+0x1858>
 80134b2:	460f      	mov	r7, r1
 80134b4:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
 80134b8:	f893 3808 	ldrb.w	r3, [r3, #2056]	@ 0x808
 80134bc:	2bff      	cmp	r3, #255	@ 0xff
 80134be:	d016      	beq.n	80134ee <mp3dec_decode_frame+0x56>
            frame_size = 0;
        }
    }
    if (!frame_size)
    {
        memset(dec, 0, sizeof(mp3dec_t));
 80134c0:	f641 220c 	movw	r2, #6668	@ 0x1a0c
 80134c4:	2100      	movs	r1, #0
 80134c6:	9c08      	ldr	r4, [sp, #32]
 80134c8:	4620      	mov	r0, r4
 80134ca:	f00d fec5 	bl	8021258 <memset>
    for (i = 0; i < mp3_bytes - HDR_SIZE; i++, mp3++)
 80134ce:	f1a9 0304 	sub.w	r3, r9, #4
 80134d2:	9304      	str	r3, [sp, #16]
 80134d4:	f8cd 9028 	str.w	r9, [sp, #40]	@ 0x28
 80134d8:	463d      	mov	r5, r7
 80134da:	f04f 0a00 	mov.w	sl, #0
            int frame_bytes = hdr_frame_bytes(mp3, *free_format_bytes);
 80134de:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 80134e2:	9305      	str	r3, [sp, #20]
 80134e4:	f1a9 030d 	sub.w	r3, r9, #13
 80134e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80134ea:	9706      	str	r7, [sp, #24]
 80134ec:	e124      	b.n	8013738 <mp3dec_decode_frame+0x2a0>
    if (mp3_bytes > 4 && dec->header[0] == 0xff && hdr_compare(dec->header, mp3))
 80134ee:	f641 0008 	movw	r0, #6152	@ 0x1808
 80134f2:	9c08      	ldr	r4, [sp, #32]
 80134f4:	4420      	add	r0, r4
 80134f6:	f7ff f87b 	bl	80125f0 <hdr_compare>
 80134fa:	2800      	cmp	r0, #0
 80134fc:	d0e0      	beq.n	80134c0 <mp3dec_decode_frame+0x28>
        frame_size = hdr_frame_bytes(mp3, dec->free_format_bytes) + hdr_padding(mp3);
 80134fe:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 8013502:	f8d3 1804 	ldr.w	r1, [r3, #2052]	@ 0x804
 8013506:	4638      	mov	r0, r7
 8013508:	f7ff f8d1 	bl	80126ae <hdr_frame_bytes>
 801350c:	4683      	mov	fp, r0
 801350e:	4638      	mov	r0, r7
 8013510:	f7ff f8ed 	bl	80126ee <hdr_padding>
 8013514:	4483      	add	fp, r0
        if (frame_size != mp3_bytes && (frame_size + HDR_SIZE > mp3_bytes || !hdr_compare(mp3, mp3 + frame_size)))
 8013516:	45cb      	cmp	fp, r9
 8013518:	f000 8137 	beq.w	801378a <mp3dec_decode_frame+0x2f2>
 801351c:	f10b 0303 	add.w	r3, fp, #3
 8013520:	454b      	cmp	r3, r9
 8013522:	dacd      	bge.n	80134c0 <mp3dec_decode_frame+0x28>
 8013524:	eb07 010b 	add.w	r1, r7, fp
 8013528:	4638      	mov	r0, r7
 801352a:	f7ff f861 	bl	80125f0 <hdr_compare>
 801352e:	2800      	cmp	r0, #0
 8013530:	d0c6      	beq.n	80134c0 <mp3dec_decode_frame+0x28>
    if (!frame_size)
 8013532:	f1bb 0f00 	cmp.w	fp, #0
 8013536:	d0c3      	beq.n	80134c0 <mp3dec_decode_frame+0x28>
    int i = 0, igr, frame_size = 0, success = 1;
 8013538:	f04f 0a00 	mov.w	sl, #0
        {
            info->frame_bytes = i;
            return 0;
        }
    }
    hdr = mp3 + i;
 801353c:	eb07 010a 	add.w	r1, r7, sl
 8013540:	460c      	mov	r4, r1
 8013542:	910c      	str	r1, [sp, #48]	@ 0x30
    memcpy(dec->header, hdr, HDR_SIZE);
 8013544:	f857 200a 	ldr.w	r2, [r7, sl]
 8013548:	9b08      	ldr	r3, [sp, #32]
 801354a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801354e:	f8c3 2808 	str.w	r2, [r3, #2056]	@ 0x808

    info->frame_bytes = i + frame_size;
 8013552:	eb0a 030b 	add.w	r3, sl, fp
 8013556:	f244 32b0 	movw	r2, #17328	@ 0x43b0
 801355a:	446a      	add	r2, sp
 801355c:	6812      	ldr	r2, [r2, #0]
 801355e:	6013      	str	r3, [r2, #0]
    info->frame_offset = i;
 8013560:	f8c2 a004 	str.w	sl, [r2, #4]
    info->channels = HDR_IS_MONO(hdr) ? 1 : 2;
 8013564:	78cb      	ldrb	r3, [r1, #3]
 8013566:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 801356a:	2bc0      	cmp	r3, #192	@ 0xc0
 801356c:	bf14      	ite	ne
 801356e:	2302      	movne	r3, #2
 8013570:	2301      	moveq	r3, #1
 8013572:	f244 32b0 	movw	r2, #17328	@ 0x43b0
 8013576:	446a      	add	r2, sp
 8013578:	6812      	ldr	r2, [r2, #0]
 801357a:	6093      	str	r3, [r2, #8]
    info->hz = hdr_sample_rate_hz(hdr);
 801357c:	4608      	mov	r0, r1
 801357e:	f7ff f871 	bl	8012664 <hdr_sample_rate_hz>
 8013582:	f244 33b0 	movw	r3, #17328	@ 0x43b0
 8013586:	446b      	add	r3, sp
 8013588:	681b      	ldr	r3, [r3, #0]
 801358a:	60d8      	str	r0, [r3, #12]
    info->layer = 4 - HDR_GET_LAYER(hdr);
 801358c:	7863      	ldrb	r3, [r4, #1]
 801358e:	f3c3 0341 	ubfx	r3, r3, #1, #2
 8013592:	f1c3 0304 	rsb	r3, r3, #4
 8013596:	9315      	str	r3, [sp, #84]	@ 0x54
 8013598:	f244 32b0 	movw	r2, #17328	@ 0x43b0
 801359c:	446a      	add	r2, sp
 801359e:	6812      	ldr	r2, [r2, #0]
 80135a0:	6113      	str	r3, [r2, #16]
    info->bitrate_kbps = hdr_bitrate_kbps(hdr);
 80135a2:	4620      	mov	r0, r4
 80135a4:	f7ff f848 	bl	8012638 <hdr_bitrate_kbps>
 80135a8:	f244 33b0 	movw	r3, #17328	@ 0x43b0
 80135ac:	446b      	add	r3, sp
 80135ae:	681b      	ldr	r3, [r3, #0]
 80135b0:	6158      	str	r0, [r3, #20]

    if (!pcm)
 80135b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80135b4:	2b00      	cmp	r3, #0
 80135b6:	f000 80ec 	beq.w	8013792 <mp3dec_decode_frame+0x2fa>
    {
        return hdr_frame_samples(hdr);
    }

    bs_init(bs_frame, hdr + HDR_SIZE, frame_size - HDR_SIZE);
 80135ba:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80135bc:	f102 0804 	add.w	r8, r2, #4
    bs->buf   = data;
 80135c0:	f244 336c 	movw	r3, #17260	@ 0x436c
 80135c4:	446b      	add	r3, sp
 80135c6:	f8c3 8000 	str.w	r8, [r3]
    bs->pos   = 0;
 80135ca:	2300      	movs	r3, #0
 80135cc:	f244 3170 	movw	r1, #17264	@ 0x4370
 80135d0:	4469      	add	r1, sp
 80135d2:	600b      	str	r3, [r1, #0]
    bs_init(bs_frame, hdr + HDR_SIZE, frame_size - HDR_SIZE);
 80135d4:	f1ab 0304 	sub.w	r3, fp, #4
    bs->limit = bytes*8;
 80135d8:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
 80135dc:	f244 3374 	movw	r3, #17268	@ 0x4374
 80135e0:	446b      	add	r3, sp
 80135e2:	f8c3 a000 	str.w	sl, [r3]
    if (HDR_IS_CRC(hdr))
 80135e6:	f892 b001 	ldrb.w	fp, [r2, #1]
 80135ea:	f01b 0f01 	tst.w	fp, #1
 80135ee:	f000 80d5 	beq.w	801379c <mp3dec_decode_frame+0x304>
    {
        get_bits(bs_frame, 16);
    }

    if (info->layer == 3)
 80135f2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80135f4:	2b03      	cmp	r3, #3
 80135f6:	f000 80d8 	beq.w	80137aa <mp3dec_decode_frame+0x312>
    int mode = HDR_GET_STEREO_MODE(hdr);
 80135fa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80135fc:	78db      	ldrb	r3, [r3, #3]
 80135fe:	099d      	lsrs	r5, r3, #6
    int nbands, stereo_bands = (mode == MODE_MONO) ? 0 : (mode == MODE_JOINT_STEREO) ? (HDR_GET_STEREO_MODE_EXT(hdr) << 2) + 4 : 32;
 8013600:	2d03      	cmp	r5, #3
 8013602:	f001 8150 	beq.w	80148a6 <mp3dec_decode_frame+0x140e>
 8013606:	2d01      	cmp	r5, #1
 8013608:	f001 8147 	beq.w	801489a <mp3dec_decode_frame+0x1402>
 801360c:	2420      	movs	r4, #32
    if (HDR_IS_LAYER_1(hdr))
 801360e:	f00b 0306 	and.w	r3, fp, #6
 8013612:	9305      	str	r3, [sp, #20]
 8013614:	2b06      	cmp	r3, #6
 8013616:	f001 8353 	beq.w	8014cc0 <mp3dec_decode_frame+0x1828>
    } else if (!HDR_TEST_MPEG1(hdr))
 801361a:	f01b 0f08 	tst.w	fp, #8
 801361e:	f001 8150 	beq.w	80148c2 <mp3dec_decode_frame+0x142a>
        int sample_rate_idx = HDR_GET_SAMPLE_RATE(hdr);
 8013622:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8013624:	7886      	ldrb	r6, [r0, #2]
 8013626:	f3c6 0681 	ubfx	r6, r6, #2, #2
        unsigned kbps = hdr_bitrate_kbps(hdr) >> (int)(mode != MODE_MONO);
 801362a:	f7ff f805 	bl	8012638 <hdr_bitrate_kbps>
 801362e:	3d03      	subs	r5, #3
 8013630:	bf18      	it	ne
 8013632:	2501      	movne	r5, #1
        if (!kbps) /* free-format */
 8013634:	fa30 f305 	lsrs.w	r3, r0, r5
 8013638:	f001 8138 	beq.w	80148ac <mp3dec_decode_frame+0x1414>
        if (kbps < 56)
 801363c:	2b37      	cmp	r3, #55	@ 0x37
 801363e:	f201 8136 	bhi.w	80148ae <mp3dec_decode_frame+0x1416>
            nbands = sample_rate_idx == 2 ? 12 : 8;
 8013642:	2e02      	cmp	r6, #2
 8013644:	bf14      	ite	ne
 8013646:	2708      	movne	r7, #8
 8013648:	270c      	moveq	r7, #12
 801364a:	4d93      	ldr	r5, [pc, #588]	@ (8013898 <mp3dec_decode_frame+0x400>)
 801364c:	f001 b93b 	b.w	80148c6 <mp3dec_decode_frame+0x142e>
 8013650:	9e07      	ldr	r6, [sp, #28]
            for (k = HDR_SIZE; !frame_bytes && k < MAX_FREE_FORMAT_FRAME_SIZE && i + 2*k < mp3_bytes - HDR_SIZE; k++)
 8013652:	3401      	adds	r4, #1
 8013654:	bb4e      	cbnz	r6, 80136aa <mp3dec_decode_frame+0x212>
 8013656:	f640 03ff 	movw	r3, #2303	@ 0x8ff
 801365a:	429c      	cmp	r4, r3
 801365c:	dc25      	bgt.n	80136aa <mp3dec_decode_frame+0x212>
 801365e:	4544      	cmp	r4, r8
 8013660:	d059      	beq.n	8013716 <mp3dec_decode_frame+0x27e>
                if (hdr_compare(mp3, mp3 + k))
 8013662:	9403      	str	r4, [sp, #12]
 8013664:	192f      	adds	r7, r5, r4
 8013666:	4639      	mov	r1, r7
 8013668:	4628      	mov	r0, r5
 801366a:	f7fe ffc1 	bl	80125f0 <hdr_compare>
 801366e:	4606      	mov	r6, r0
 8013670:	2800      	cmp	r0, #0
 8013672:	d0ee      	beq.n	8013652 <mp3dec_decode_frame+0x1ba>
                    int fb = k - hdr_padding(mp3);
 8013674:	4628      	mov	r0, r5
 8013676:	f7ff f83a 	bl	80126ee <hdr_padding>
 801367a:	1a26      	subs	r6, r4, r0
                    int nextfb = fb + hdr_padding(mp3 + k);
 801367c:	4638      	mov	r0, r7
 801367e:	f7ff f836 	bl	80126ee <hdr_padding>
 8013682:	1832      	adds	r2, r6, r0
                    if (i + k + nextfb + HDR_SIZE > mp3_bytes || !hdr_compare(mp3, mp3 + k + nextfb))
 8013684:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013686:	18e3      	adds	r3, r4, r3
 8013688:	4413      	add	r3, r2
 801368a:	3303      	adds	r3, #3
 801368c:	4599      	cmp	r9, r3
 801368e:	dddf      	ble.n	8013650 <mp3dec_decode_frame+0x1b8>
 8013690:	4422      	add	r2, r4
 8013692:	18a9      	adds	r1, r5, r2
 8013694:	4628      	mov	r0, r5
 8013696:	f7fe ffab 	bl	80125f0 <hdr_compare>
 801369a:	b120      	cbz	r0, 80136a6 <mp3dec_decode_frame+0x20e>
                    *free_format_bytes = fb;
 801369c:	9b05      	ldr	r3, [sp, #20]
 801369e:	f8c3 6804 	str.w	r6, [r3, #2052]	@ 0x804
                    frame_and_padding = k;
 80136a2:	46a3      	mov	fp, r4
 80136a4:	e7d5      	b.n	8013652 <mp3dec_decode_frame+0x1ba>
 80136a6:	4606      	mov	r6, r0
 80136a8:	e7d3      	b.n	8013652 <mp3dec_decode_frame+0x1ba>
            if ((frame_bytes && i + frame_and_padding <= mp3_bytes &&
 80136aa:	b3a6      	cbz	r6, 8013716 <mp3dec_decode_frame+0x27e>
 80136ac:	eb0b 030a 	add.w	r3, fp, sl
 80136b0:	4599      	cmp	r9, r3
 80136b2:	db30      	blt.n	8013716 <mp3dec_decode_frame+0x27e>
    for (i = 0, nmatch = 0; nmatch < MAX_FRAME_SYNC_MATCHES; nmatch++)
 80136b4:	2400      	movs	r4, #0
 80136b6:	4627      	mov	r7, r4
        if (i + HDR_SIZE > mp3_bytes)
 80136b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80136ba:	eba3 030a 	sub.w	r3, r3, sl
 80136be:	9307      	str	r3, [sp, #28]
 80136c0:	f8cd a00c 	str.w	sl, [sp, #12]
        i += hdr_frame_bytes(hdr + i, frame_bytes) + hdr_padding(hdr + i);
 80136c4:	eb05 0a07 	add.w	sl, r5, r7
 80136c8:	4631      	mov	r1, r6
 80136ca:	4650      	mov	r0, sl
 80136cc:	f7fe ffef 	bl	80126ae <hdr_frame_bytes>
 80136d0:	4680      	mov	r8, r0
 80136d2:	4650      	mov	r0, sl
 80136d4:	f7ff f80b 	bl	80126ee <hdr_padding>
 80136d8:	4480      	add	r8, r0
 80136da:	4447      	add	r7, r8
        if (i + HDR_SIZE > mp3_bytes)
 80136dc:	1cfb      	adds	r3, r7, #3
 80136de:	9a07      	ldr	r2, [sp, #28]
 80136e0:	4293      	cmp	r3, r2
 80136e2:	da14      	bge.n	801370e <mp3dec_decode_frame+0x276>
        if (!hdr_compare(hdr, hdr + i))
 80136e4:	19e9      	adds	r1, r5, r7
 80136e6:	4628      	mov	r0, r5
 80136e8:	f7fe ff82 	bl	80125f0 <hdr_compare>
 80136ec:	2800      	cmp	r0, #0
 80136ee:	d049      	beq.n	8013784 <mp3dec_decode_frame+0x2ec>
    for (i = 0, nmatch = 0; nmatch < MAX_FRAME_SYNC_MATCHES; nmatch++)
 80136f0:	3401      	adds	r4, #1
 80136f2:	2c0a      	cmp	r4, #10
 80136f4:	d1e6      	bne.n	80136c4 <mp3dec_decode_frame+0x22c>
 80136f6:	f8dd a00c 	ldr.w	sl, [sp, #12]
 80136fa:	9f06      	ldr	r7, [sp, #24]
        if (!frame_size || i + frame_size > mp3_bytes)
 80136fc:	f1bb 0f00 	cmp.w	fp, #0
 8013700:	f47f af1c 	bne.w	801353c <mp3dec_decode_frame+0xa4>
 8013704:	46d1      	mov	r9, sl
 8013706:	f001 bae7 	b.w	8014cd8 <mp3dec_decode_frame+0x1840>
            int frame_bytes = hdr_frame_bytes(mp3, *free_format_bytes);
 801370a:	9e07      	ldr	r6, [sp, #28]
 801370c:	e7ce      	b.n	80136ac <mp3dec_decode_frame+0x214>
            if ((frame_bytes && i + frame_and_padding <= mp3_bytes &&
 801370e:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8013712:	2c00      	cmp	r4, #0
 8013714:	dc34      	bgt.n	8013780 <mp3dec_decode_frame+0x2e8>
                mp3d_match_frame(mp3, mp3_bytes - i, frame_bytes)) ||
 8013716:	f1ba 0f00 	cmp.w	sl, #0
 801371a:	d102      	bne.n	8013722 <mp3dec_decode_frame+0x28a>
 801371c:	45d9      	cmp	r9, fp
 801371e:	f001 82d6 	beq.w	8014cce <mp3dec_decode_frame+0x1836>
            *free_format_bytes = 0;
 8013722:	9b05      	ldr	r3, [sp, #20]
 8013724:	2200      	movs	r2, #0
 8013726:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
    for (i = 0; i < mp3_bytes - HDR_SIZE; i++, mp3++)
 801372a:	f10a 0a01 	add.w	sl, sl, #1
 801372e:	3501      	adds	r5, #1
 8013730:	9b04      	ldr	r3, [sp, #16]
 8013732:	459a      	cmp	sl, r3
 8013734:	f001 82d0 	beq.w	8014cd8 <mp3dec_decode_frame+0x1840>
        if (hdr_valid(mp3))
 8013738:	4628      	mov	r0, r5
 801373a:	f7fe ff38 	bl	80125ae <hdr_valid>
 801373e:	2800      	cmp	r0, #0
 8013740:	d0f3      	beq.n	801372a <mp3dec_decode_frame+0x292>
            int frame_bytes = hdr_frame_bytes(mp3, *free_format_bytes);
 8013742:	9b05      	ldr	r3, [sp, #20]
 8013744:	f8d3 1804 	ldr.w	r1, [r3, #2052]	@ 0x804
 8013748:	4628      	mov	r0, r5
 801374a:	f7fe ffb0 	bl	80126ae <hdr_frame_bytes>
 801374e:	4604      	mov	r4, r0
 8013750:	9007      	str	r0, [sp, #28]
            int frame_and_padding = frame_bytes + hdr_padding(mp3);
 8013752:	4628      	mov	r0, r5
 8013754:	f7fe ffcb 	bl	80126ee <hdr_padding>
 8013758:	eb04 0b00 	add.w	fp, r4, r0
            for (k = HDR_SIZE; !frame_bytes && k < MAX_FREE_FORMAT_FRAME_SIZE && i + 2*k < mp3_bytes - HDR_SIZE; k++)
 801375c:	2c00      	cmp	r4, #0
 801375e:	d1d4      	bne.n	801370a <mp3dec_decode_frame+0x272>
 8013760:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 8013764:	f10a 0308 	add.w	r3, sl, #8
 8013768:	9a04      	ldr	r2, [sp, #16]
 801376a:	429a      	cmp	r2, r3
 801376c:	ddd3      	ble.n	8013716 <mp3dec_decode_frame+0x27e>
 801376e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013770:	eba3 080a 	sub.w	r8, r3, sl
 8013774:	ea4f 0858 	mov.w	r8, r8, lsr #1
 8013778:	f108 0805 	add.w	r8, r8, #5
 801377c:	2404      	movs	r4, #4
 801377e:	e770      	b.n	8013662 <mp3dec_decode_frame+0x1ca>
 8013780:	9f06      	ldr	r7, [sp, #24]
 8013782:	e7bb      	b.n	80136fc <mp3dec_decode_frame+0x264>
 8013784:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8013788:	e7c5      	b.n	8013716 <mp3dec_decode_frame+0x27e>
        frame_size = hdr_frame_bytes(mp3, dec->free_format_bytes) + hdr_padding(mp3);
 801378a:	46cb      	mov	fp, r9
    int i = 0, igr, frame_size = 0, success = 1;
 801378c:	f04f 0a00 	mov.w	sl, #0
 8013790:	e6d4      	b.n	801353c <mp3dec_decode_frame+0xa4>
        return hdr_frame_samples(hdr);
 8013792:	4620      	mov	r0, r4
 8013794:	f7fe ff7a 	bl	801268c <hdr_frame_samples>
 8013798:	f001 ba8b 	b.w	8014cb2 <mp3dec_decode_frame+0x181a>
        get_bits(bs_frame, 16);
 801379c:	2110      	movs	r1, #16
 801379e:	f244 306c 	movw	r0, #17260	@ 0x436c
 80137a2:	4468      	add	r0, sp
 80137a4:	f7fe fec6 	bl	8012534 <get_bits>
 80137a8:	e723      	b.n	80135f2 <mp3dec_decode_frame+0x15a>
    int sr_idx = HDR_GET_MY_SAMPLE_RATE(hdr); sr_idx -= (sr_idx != 0);
 80137aa:	f3cb 03c0 	ubfx	r3, fp, #3, #1
 80137ae:	f3cb 1200 	ubfx	r2, fp, #4, #1
 80137b2:	4413      	add	r3, r2
 80137b4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80137b8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80137ba:	788a      	ldrb	r2, [r1, #2]
 80137bc:	f3c2 0281 	ubfx	r2, r2, #2, #2
 80137c0:	189b      	adds	r3, r3, r2
 80137c2:	bf14      	ite	ne
 80137c4:	2201      	movne	r2, #1
 80137c6:	2200      	moveq	r2, #0
 80137c8:	1a9d      	subs	r5, r3, r2
    int gr_count = HDR_IS_MONO(hdr) ? 1 : 2;
 80137ca:	78cb      	ldrb	r3, [r1, #3]
 80137cc:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80137d0:	9305      	str	r3, [sp, #20]
 80137d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80137d4:	bf14      	ite	ne
 80137d6:	2402      	movne	r4, #2
 80137d8:	2401      	moveq	r4, #1
    if (HDR_TEST_MPEG1(hdr))
 80137da:	f01b 0308 	ands.w	r3, fp, #8
 80137de:	9303      	str	r3, [sp, #12]
 80137e0:	d027      	beq.n	8013832 <mp3dec_decode_frame+0x39a>
        gr_count *= 2;
 80137e2:	0064      	lsls	r4, r4, #1
        main_data_begin = get_bits(bs, 9);
 80137e4:	2109      	movs	r1, #9
 80137e6:	f244 306c 	movw	r0, #17260	@ 0x436c
 80137ea:	4468      	add	r0, sp
 80137ec:	f7fe fea2 	bl	8012534 <get_bits>
 80137f0:	4681      	mov	r9, r0
        scfsi = get_bits(bs, 7 + gr_count);
 80137f2:	1de1      	adds	r1, r4, #7
 80137f4:	f244 306c 	movw	r0, #17260	@ 0x436c
 80137f8:	4468      	add	r0, sp
 80137fa:	f7fe fe9b 	bl	8012534 <get_bits>
 80137fe:	4606      	mov	r6, r0
 8013800:	9b03      	ldr	r3, [sp, #12]
 8013802:	2b00      	cmp	r3, #0
 8013804:	bf14      	ite	ne
 8013806:	2304      	movne	r3, #4
 8013808:	2309      	moveq	r3, #9
 801380a:	9306      	str	r3, [sp, #24]
        gr->sfbtab = g_scf_long[sr_idx];
 801380c:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8013810:	ebc5 03c3 	rsb	r3, r5, r3, lsl #3
 8013814:	4a21      	ldr	r2, [pc, #132]	@ (801389c <mp3dec_decode_frame+0x404>)
 8013816:	4413      	add	r3, r2
 8013818:	9307      	str	r3, [sp, #28]
 801381a:	f50d 6b80 	add.w	fp, sp, #1024	@ 0x400
 801381e:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 8013822:	eb0b 0384 	add.w	r3, fp, r4, lsl #2
 8013826:	9309      	str	r3, [sp, #36]	@ 0x24
 8013828:	2300      	movs	r3, #0
 801382a:	9304      	str	r3, [sp, #16]
        gr->big_values = (uint16_t)get_bits(bs,  9);
 801382c:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8013830:	e08e      	b.n	8013950 <mp3dec_decode_frame+0x4b8>
        main_data_begin = get_bits(bs, 8 + gr_count) >> gr_count;
 8013832:	f104 0108 	add.w	r1, r4, #8
 8013836:	f244 306c 	movw	r0, #17260	@ 0x436c
 801383a:	4468      	add	r0, sp
 801383c:	f7fe fe7a 	bl	8012534 <get_bits>
 8013840:	fa20 f904 	lsr.w	r9, r0, r4
    unsigned tables, scfsi = 0;
 8013844:	2600      	movs	r6, #0
 8013846:	e7db      	b.n	8013800 <mp3dec_decode_frame+0x368>
                scfsi &= 0x0F0F;
 8013848:	f026 06f0 	bic.w	r6, r6, #240	@ 0xf0
 801384c:	0536      	lsls	r6, r6, #20
 801384e:	0d36      	lsrs	r6, r6, #20
                if (!gr->mixed_block_flag)
 8013850:	b980      	cbnz	r0, 8013874 <mp3dec_decode_frame+0x3dc>
                    gr->region_count[0] = 8;
 8013852:	2308      	movs	r3, #8
 8013854:	f88b 3b1e 	strb.w	r3, [fp, #2846]	@ 0xb1e
                    gr->sfbtab = g_scf_short[sr_idx];
 8013858:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 801385c:	4b10      	ldr	r3, [pc, #64]	@ (80138a0 <mp3dec_decode_frame+0x408>)
 801385e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013862:	f8cb 3b0c 	str.w	r3, [fp, #2828]	@ 0xb0c
                    gr->n_long_sfb = 0;
 8013866:	2300      	movs	r3, #0
 8013868:	f88b 3b19 	strb.w	r3, [fp, #2841]	@ 0xb19
                    gr->n_short_sfb = 39;
 801386c:	2327      	movs	r3, #39	@ 0x27
 801386e:	f88b 3b1a 	strb.w	r3, [fp, #2842]	@ 0xb1a
 8013872:	e0cb      	b.n	8013a0c <mp3dec_decode_frame+0x574>
                    gr->sfbtab = g_scf_mixed[sr_idx];
 8013874:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 8013878:	4b0a      	ldr	r3, [pc, #40]	@ (80138a4 <mp3dec_decode_frame+0x40c>)
 801387a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801387e:	f8cb 3b0c 	str.w	r3, [fp, #2828]	@ 0xb0c
                    gr->n_long_sfb = HDR_TEST_MPEG1(hdr) ? 8 : 6;
 8013882:	9b03      	ldr	r3, [sp, #12]
 8013884:	2b00      	cmp	r3, #0
 8013886:	bf0c      	ite	eq
 8013888:	2306      	moveq	r3, #6
 801388a:	2308      	movne	r3, #8
 801388c:	f88b 3b19 	strb.w	r3, [fp, #2841]	@ 0xb19
                    gr->n_short_sfb = 30;
 8013890:	231e      	movs	r3, #30
 8013892:	f88b 3b1a 	strb.w	r3, [fp, #2842]	@ 0xb1a
 8013896:	e0b9      	b.n	8013a0c <mp3dec_decode_frame+0x574>
 8013898:	08023c90 	.word	0x08023c90
 801389c:	08025304 	.word	0x08025304
 80138a0:	080251c4 	.word	0x080251c4
 80138a4:	08025084 	.word	0x08025084
 80138a8:	3e638e39 	.word	0x3e638e39
 80138ac:	3faaaaab 	.word	0x3faaaaab
            gr->block_type = 0;
 80138b0:	2300      	movs	r3, #0
 80138b2:	f88b 3b17 	strb.w	r3, [fp, #2839]	@ 0xb17
            gr->mixed_block_flag = 0;
 80138b6:	f88b 3b18 	strb.w	r3, [fp, #2840]	@ 0xb18
            tables = get_bits(bs, 15);
 80138ba:	210f      	movs	r1, #15
 80138bc:	f244 306c 	movw	r0, #17260	@ 0x436c
 80138c0:	4468      	add	r0, sp
 80138c2:	f7fe fe37 	bl	8012534 <get_bits>
 80138c6:	4607      	mov	r7, r0
            gr->region_count[0] = (uint8_t)get_bits(bs, 4);
 80138c8:	2104      	movs	r1, #4
 80138ca:	f244 306c 	movw	r0, #17260	@ 0x436c
 80138ce:	4468      	add	r0, sp
 80138d0:	f7fe fe30 	bl	8012534 <get_bits>
 80138d4:	f88b 0b1e 	strb.w	r0, [fp, #2846]	@ 0xb1e
            gr->region_count[1] = (uint8_t)get_bits(bs, 3);
 80138d8:	2103      	movs	r1, #3
 80138da:	f244 306c 	movw	r0, #17260	@ 0x436c
 80138de:	4468      	add	r0, sp
 80138e0:	f7fe fe28 	bl	8012534 <get_bits>
 80138e4:	f88b 0b1f 	strb.w	r0, [fp, #2847]	@ 0xb1f
            gr->region_count[2] = 255;
 80138e8:	23ff      	movs	r3, #255	@ 0xff
 80138ea:	f88b 3b20 	strb.w	r3, [fp, #2848]	@ 0xb20
        gr->table_select[0] = (uint8_t)(tables >> 10);
 80138ee:	0abb      	lsrs	r3, r7, #10
 80138f0:	f884 3b1b 	strb.w	r3, [r4, #2843]	@ 0xb1b
        gr->table_select[1] = (uint8_t)((tables >> 5) & 31);
 80138f4:	f3c7 1344 	ubfx	r3, r7, #5, #5
 80138f8:	f884 3b1c 	strb.w	r3, [r4, #2844]	@ 0xb1c
        gr->table_select[2] = (uint8_t)((tables) & 31);
 80138fc:	f007 071f 	and.w	r7, r7, #31
 8013900:	f884 7b1d 	strb.w	r7, [r4, #2845]	@ 0xb1d
        gr->preflag = HDR_TEST_MPEG1(hdr) ? get_bits(bs, 1) : (gr->scalefac_compress >= 500);
 8013904:	9b03      	ldr	r3, [sp, #12]
 8013906:	2b00      	cmp	r3, #0
 8013908:	f040 80a0 	bne.w	8013a4c <mp3dec_decode_frame+0x5b4>
 801390c:	f5b8 7ffa 	cmp.w	r8, #500	@ 0x1f4
 8013910:	bf34      	ite	cc
 8013912:	2300      	movcc	r3, #0
 8013914:	2301      	movcs	r3, #1
 8013916:	f884 3b24 	strb.w	r3, [r4, #2852]	@ 0xb24
        gr->scalefac_scale = (uint8_t)get_bits(bs, 1);
 801391a:	2101      	movs	r1, #1
 801391c:	f244 306c 	movw	r0, #17260	@ 0x436c
 8013920:	4468      	add	r0, sp
 8013922:	f7fe fe07 	bl	8012534 <get_bits>
 8013926:	f884 0b25 	strb.w	r0, [r4, #2853]	@ 0xb25
        gr->count1_table = (uint8_t)get_bits(bs, 1);
 801392a:	2101      	movs	r1, #1
 801392c:	f244 306c 	movw	r0, #17260	@ 0x436c
 8013930:	4468      	add	r0, sp
 8013932:	f7fe fdff 	bl	8012534 <get_bits>
 8013936:	f884 0b26 	strb.w	r0, [r4, #2854]	@ 0xb26
        gr->scfsi = (uint8_t)((scfsi >> 12) & 15);
 801393a:	f3c6 3303 	ubfx	r3, r6, #12, #4
 801393e:	f884 3b27 	strb.w	r3, [r4, #2855]	@ 0xb27
        scfsi <<= 4;
 8013942:	0136      	lsls	r6, r6, #4
    } while(--gr_count);
 8013944:	f10b 0b1c 	add.w	fp, fp, #28
 8013948:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801394a:	459b      	cmp	fp, r3
 801394c:	f000 8086 	beq.w	8013a5c <mp3dec_decode_frame+0x5c4>
        if (HDR_IS_MONO(hdr))
 8013950:	9b05      	ldr	r3, [sp, #20]
 8013952:	2bc0      	cmp	r3, #192	@ 0xc0
            scfsi <<= 4;
 8013954:	bf08      	it	eq
 8013956:	0136      	lsleq	r6, r6, #4
        gr->part_23_length = (uint16_t)get_bits(bs, 12);
 8013958:	210c      	movs	r1, #12
 801395a:	f244 306c 	movw	r0, #17260	@ 0x436c
 801395e:	4468      	add	r0, sp
 8013960:	f7fe fde8 	bl	8012534 <get_bits>
 8013964:	465c      	mov	r4, fp
 8013966:	f8ab 0b10 	strh.w	r0, [fp, #2832]	@ 0xb10
        part_23_sum += gr->part_23_length;
 801396a:	9a04      	ldr	r2, [sp, #16]
 801396c:	fa12 f380 	uxtah	r3, r2, r0
 8013970:	9304      	str	r3, [sp, #16]
        gr->big_values = (uint16_t)get_bits(bs,  9);
 8013972:	2109      	movs	r1, #9
 8013974:	f244 306c 	movw	r0, #17260	@ 0x436c
 8013978:	4468      	add	r0, sp
 801397a:	f7fe fddb 	bl	8012534 <get_bits>
 801397e:	b283      	uxth	r3, r0
 8013980:	f8ab 3b12 	strh.w	r3, [fp, #2834]	@ 0xb12
        if (gr->big_values > 288)
 8013984:	f5b3 7f90 	cmp.w	r3, #288	@ 0x120
 8013988:	d87e      	bhi.n	8013a88 <mp3dec_decode_frame+0x5f0>
        gr->global_gain = (uint8_t)get_bits(bs, 8);
 801398a:	2108      	movs	r1, #8
 801398c:	f244 306c 	movw	r0, #17260	@ 0x436c
 8013990:	4468      	add	r0, sp
 8013992:	f7fe fdcf 	bl	8012534 <get_bits>
 8013996:	f88b 0b16 	strb.w	r0, [fp, #2838]	@ 0xb16
        gr->scalefac_compress = (uint16_t)get_bits(bs, HDR_TEST_MPEG1(hdr) ? 4 : 9);
 801399a:	9906      	ldr	r1, [sp, #24]
 801399c:	f244 306c 	movw	r0, #17260	@ 0x436c
 80139a0:	4468      	add	r0, sp
 80139a2:	f7fe fdc7 	bl	8012534 <get_bits>
 80139a6:	fa1f f880 	uxth.w	r8, r0
 80139aa:	f8ab 8b14 	strh.w	r8, [fp, #2836]	@ 0xb14
        gr->sfbtab = g_scf_long[sr_idx];
 80139ae:	9b07      	ldr	r3, [sp, #28]
 80139b0:	f8cb 3b0c 	str.w	r3, [fp, #2828]	@ 0xb0c
        gr->n_long_sfb  = 22;
 80139b4:	2316      	movs	r3, #22
 80139b6:	f88b 3b19 	strb.w	r3, [fp, #2841]	@ 0xb19
        gr->n_short_sfb = 0;
 80139ba:	2300      	movs	r3, #0
 80139bc:	f88b 3b1a 	strb.w	r3, [fp, #2842]	@ 0xb1a
        if (get_bits(bs, 1))
 80139c0:	2101      	movs	r1, #1
 80139c2:	f244 306c 	movw	r0, #17260	@ 0x436c
 80139c6:	4468      	add	r0, sp
 80139c8:	f7fe fdb4 	bl	8012534 <get_bits>
 80139cc:	2800      	cmp	r0, #0
 80139ce:	f43f af6f 	beq.w	80138b0 <mp3dec_decode_frame+0x418>
            gr->block_type = (uint8_t)get_bits(bs, 2);
 80139d2:	2102      	movs	r1, #2
 80139d4:	f244 306c 	movw	r0, #17260	@ 0x436c
 80139d8:	4468      	add	r0, sp
 80139da:	f7fe fdab 	bl	8012534 <get_bits>
 80139de:	b2c7      	uxtb	r7, r0
 80139e0:	f88b 7b17 	strb.w	r7, [fp, #2839]	@ 0xb17
            if (!gr->block_type)
 80139e4:	2f00      	cmp	r7, #0
 80139e6:	d04f      	beq.n	8013a88 <mp3dec_decode_frame+0x5f0>
            gr->mixed_block_flag = (uint8_t)get_bits(bs, 1);
 80139e8:	2101      	movs	r1, #1
 80139ea:	f244 306c 	movw	r0, #17260	@ 0x436c
 80139ee:	4468      	add	r0, sp
 80139f0:	f7fe fda0 	bl	8012534 <get_bits>
 80139f4:	b2c0      	uxtb	r0, r0
 80139f6:	f88b 0b18 	strb.w	r0, [fp, #2840]	@ 0xb18
            gr->region_count[0] = 7;
 80139fa:	2207      	movs	r2, #7
 80139fc:	f88b 2b1e 	strb.w	r2, [fp, #2846]	@ 0xb1e
            gr->region_count[1] = 255;
 8013a00:	22ff      	movs	r2, #255	@ 0xff
 8013a02:	f88b 2b1f 	strb.w	r2, [fp, #2847]	@ 0xb1f
            if (gr->block_type == SHORT_BLOCK_TYPE)
 8013a06:	2f02      	cmp	r7, #2
 8013a08:	f43f af1e 	beq.w	8013848 <mp3dec_decode_frame+0x3b0>
            tables = get_bits(bs, 10);
 8013a0c:	210a      	movs	r1, #10
 8013a0e:	f244 306c 	movw	r0, #17260	@ 0x436c
 8013a12:	4468      	add	r0, sp
 8013a14:	f7fe fd8e 	bl	8012534 <get_bits>
            tables <<= 5;
 8013a18:	0147      	lsls	r7, r0, #5
            gr->subblock_gain[0] = (uint8_t)get_bits(bs, 3);
 8013a1a:	2103      	movs	r1, #3
 8013a1c:	f244 306c 	movw	r0, #17260	@ 0x436c
 8013a20:	4468      	add	r0, sp
 8013a22:	f7fe fd87 	bl	8012534 <get_bits>
 8013a26:	f884 0b21 	strb.w	r0, [r4, #2849]	@ 0xb21
            gr->subblock_gain[1] = (uint8_t)get_bits(bs, 3);
 8013a2a:	2103      	movs	r1, #3
 8013a2c:	f244 306c 	movw	r0, #17260	@ 0x436c
 8013a30:	4468      	add	r0, sp
 8013a32:	f7fe fd7f 	bl	8012534 <get_bits>
 8013a36:	f884 0b22 	strb.w	r0, [r4, #2850]	@ 0xb22
            gr->subblock_gain[2] = (uint8_t)get_bits(bs, 3);
 8013a3a:	2103      	movs	r1, #3
 8013a3c:	f244 306c 	movw	r0, #17260	@ 0x436c
 8013a40:	4468      	add	r0, sp
 8013a42:	f7fe fd77 	bl	8012534 <get_bits>
 8013a46:	f884 0b23 	strb.w	r0, [r4, #2851]	@ 0xb23
 8013a4a:	e750      	b.n	80138ee <mp3dec_decode_frame+0x456>
        gr->preflag = HDR_TEST_MPEG1(hdr) ? get_bits(bs, 1) : (gr->scalefac_compress >= 500);
 8013a4c:	2101      	movs	r1, #1
 8013a4e:	f244 306c 	movw	r0, #17260	@ 0x436c
 8013a52:	4468      	add	r0, sp
 8013a54:	f7fe fd6e 	bl	8012534 <get_bits>
 8013a58:	b2c3      	uxtb	r3, r0
 8013a5a:	e75c      	b.n	8013916 <mp3dec_decode_frame+0x47e>
    if (part_23_sum + bs->pos > bs->limit + main_data_begin*8)
 8013a5c:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
 8013a60:	f244 3370 	movw	r3, #17264	@ 0x4370
 8013a64:	446b      	add	r3, sp
 8013a66:	681b      	ldr	r3, [r3, #0]
 8013a68:	9a04      	ldr	r2, [sp, #16]
 8013a6a:	441a      	add	r2, r3
 8013a6c:	4613      	mov	r3, r2
 8013a6e:	eb0a 02c9 	add.w	r2, sl, r9, lsl #3
 8013a72:	4293      	cmp	r3, r2
 8013a74:	dc08      	bgt.n	8013a88 <mp3dec_decode_frame+0x5f0>
    {
        int main_data_begin = L3_read_side_info(bs_frame, scratch.gr_info, hdr);
        if (main_data_begin < 0 || bs_frame->pos > bs_frame->limit)
 8013a76:	f1b9 0f00 	cmp.w	r9, #0
 8013a7a:	db05      	blt.n	8013a88 <mp3dec_decode_frame+0x5f0>
 8013a7c:	f244 3370 	movw	r3, #17264	@ 0x4370
 8013a80:	446b      	add	r3, sp
 8013a82:	681d      	ldr	r5, [r3, #0]
 8013a84:	4555      	cmp	r5, sl
 8013a86:	dd07      	ble.n	8013a98 <mp3dec_decode_frame+0x600>
    dec->header[0] = 0;
 8013a88:	9b08      	ldr	r3, [sp, #32]
 8013a8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8013a8e:	2000      	movs	r0, #0
 8013a90:	f883 0808 	strb.w	r0, [r3, #2056]	@ 0x808
}
 8013a94:	f001 b90d 	b.w	8014cb2 <mp3dec_decode_frame+0x181a>
    int frame_bytes = (bs->limit - bs->pos)/8;
 8013a98:	ebba 0405 	subs.w	r4, sl, r5
 8013a9c:	bf48      	it	mi
 8013a9e:	3407      	addmi	r4, #7
 8013aa0:	10e4      	asrs	r4, r4, #3
    int bytes_have = MINIMP3_MIN(h->reserv, main_data_begin);
 8013aa2:	9a08      	ldr	r2, [sp, #32]
 8013aa4:	f502 5380 	add.w	r3, r2, #4096	@ 0x1000
 8013aa8:	f8d3 6800 	ldr.w	r6, [r3, #2048]	@ 0x800
 8013aac:	464f      	mov	r7, r9
 8013aae:	45b1      	cmp	r9, r6
 8013ab0:	bfa8      	it	ge
 8013ab2:	4637      	movge	r7, r6
    memcpy(s->maindata, h->reserv_buf + MINIMP3_MAX(0, h->reserv - main_data_begin), MINIMP3_MIN(h->reserv, main_data_begin));
 8013ab4:	f641 0a0c 	movw	sl, #6156	@ 0x180c
 8013ab8:	4492      	add	sl, r2
 8013aba:	eba6 0309 	sub.w	r3, r6, r9
 8013abe:	463a      	mov	r2, r7
 8013ac0:	2b00      	cmp	r3, #0
 8013ac2:	bfac      	ite	ge
 8013ac4:	eb0a 0103 	addge.w	r1, sl, r3
 8013ac8:	f10a 0100 	addlt.w	r1, sl, #0
 8013acc:	f20d 400c 	addw	r0, sp, #1036	@ 0x40c
 8013ad0:	f00d fc59 	bl	8021386 <memcpy>
    memcpy(s->maindata + bytes_have, bs->buf + bs->pos/8, frame_bytes);
 8013ad4:	f20d 430c 	addw	r3, sp, #1036	@ 0x40c
 8013ad8:	19d8      	adds	r0, r3, r7
 8013ada:	4629      	mov	r1, r5
 8013adc:	2d00      	cmp	r5, #0
 8013ade:	bfb8      	it	lt
 8013ae0:	1de9      	addlt	r1, r5, #7
 8013ae2:	4622      	mov	r2, r4
 8013ae4:	eb08 01e1 	add.w	r1, r8, r1, asr #3
 8013ae8:	f00d fc4d 	bl	8021386 <memcpy>
    bs->buf   = data;
 8013aec:	f20d 430c 	addw	r3, sp, #1036	@ 0x40c
 8013af0:	f8cd 3400 	str.w	r3, [sp, #1024]	@ 0x400
    bs->pos   = 0;
 8013af4:	2300      	movs	r3, #0
 8013af6:	f8cd 3404 	str.w	r3, [sp, #1028]	@ 0x404
    bs_init(&s->bs, s->maindata, bytes_have + frame_bytes);
 8013afa:	19e3      	adds	r3, r4, r7
    bs->limit = bytes*8;
 8013afc:	00db      	lsls	r3, r3, #3
 8013afe:	f8cd 3408 	str.w	r3, [sp, #1032]	@ 0x408
    return h->reserv >= main_data_begin;
 8013b02:	45b1      	cmp	r9, r6
 8013b04:	bfd4      	ite	le
 8013b06:	2601      	movle	r6, #1
 8013b08:	2600      	movgt	r6, #0
        {
            mp3dec_init(dec);
            return 0;
        }
        success = L3_restore_reservoir(dec, bs_frame, &scratch, main_data_begin);
        if (success)
 8013b0a:	f300 86a5 	bgt.w	8014858 <mp3dec_decode_frame+0x13c0>
        {
            for (igr = 0; igr < (HDR_TEST_MPEG1(hdr) ? 2 : 1); igr++, pcm += 576*info->channels)
 8013b0e:	2300      	movs	r3, #0
 8013b10:	930f      	str	r3, [sp, #60]	@ 0x3c
    return g_pow43[16 + ((x + sign) >> 6)]*(1.f + frac*((4.f/3) + frac*(2.f/9)))*mult;
 8013b12:	ed5f 8a9b 	vldr	s17, [pc, #-620]	@ 80138a8 <mp3dec_decode_frame+0x410>
 8013b16:	ed1f 8a9b 	vldr	s16, [pc, #-620]	@ 80138ac <mp3dec_decode_frame+0x414>
 8013b1a:	9617      	str	r6, [sp, #92]	@ 0x5c
 8013b1c:	f8cd a060 	str.w	sl, [sp, #96]	@ 0x60
 8013b20:	f000 be66 	b.w	80147f0 <mp3dec_decode_frame+0x1358>
        int k, modprod, sfc, ist = HDR_TEST_I_STEREO(hdr) && ch;
 8013b24:	9b08      	ldr	r3, [sp, #32]
 8013b26:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8013b2a:	f893 180b 	ldrb.w	r1, [r3, #2059]	@ 0x80b
 8013b2e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013b30:	3b00      	subs	r3, #0
 8013b32:	bf18      	it	ne
 8013b34:	2301      	movne	r3, #1
 8013b36:	ea03 1311 	and.w	r3, r3, r1, lsr #4
        sfc = gr->scalefac_compress >> ist;
 8013b3a:	f8b5 e008 	ldrh.w	lr, [r5, #8]
 8013b3e:	fa4e fe03 	asr.w	lr, lr, r3
        for (k = ist*3*4; sfc >= 0; sfc -= modprod, k += 4)
 8013b42:	425b      	negs	r3, r3
 8013b44:	f003 0c0c 	and.w	ip, r3, #12
 8013b48:	f8df 9474 	ldr.w	r9, [pc, #1140]	@ 8013fc0 <mp3dec_decode_frame+0xb28>
 8013b4c:	f10d 0878 	add.w	r8, sp, #120	@ 0x78
 8013b50:	e004      	b.n	8013b5c <mp3dec_decode_frame+0x6c4>
 8013b52:	f10c 0c04 	add.w	ip, ip, #4
 8013b56:	ebbe 0e00 	subs.w	lr, lr, r0
 8013b5a:	d413      	bmi.n	8013b84 <mp3dec_decode_frame+0x6ec>
            for (modprod = 1, i = 3; i >= 0; i--)
 8013b5c:	eb09 070c 	add.w	r7, r9, ip
 8013b60:	f108 0404 	add.w	r4, r8, #4
 8013b64:	2001      	movs	r0, #1
                scf_size[i] = (uint8_t)(sfc / modprod % g_mod[k + i]);
 8013b66:	f817 1d01 	ldrb.w	r1, [r7, #-1]!
 8013b6a:	fb9e f3f0 	sdiv	r3, lr, r0
 8013b6e:	fb93 faf1 	sdiv	sl, r3, r1
 8013b72:	fb01 331a 	mls	r3, r1, sl, r3
 8013b76:	f804 3d01 	strb.w	r3, [r4, #-1]!
                modprod *= g_mod[k + i];
 8013b7a:	fb01 f000 	mul.w	r0, r1, r0
            for (modprod = 1, i = 3; i >= 0; i--)
 8013b7e:	4544      	cmp	r4, r8
 8013b80:	d1f1      	bne.n	8013b66 <mp3dec_decode_frame+0x6ce>
 8013b82:	e7e6      	b.n	8013b52 <mp3dec_decode_frame+0x6ba>
        scf_partition += k;
 8013b84:	4462      	add	r2, ip
        scfsi = -16;
 8013b86:	f06f 030f 	mvn.w	r3, #15
 8013b8a:	9303      	str	r3, [sp, #12]
 8013b8c:	e39c      	b.n	80142c8 <mp3dec_decode_frame+0xe30>
            memcpy(scf, ist_pos, cnt);
 8013b8e:	463a      	mov	r2, r7
 8013b90:	9904      	ldr	r1, [sp, #16]
 8013b92:	4658      	mov	r0, fp
 8013b94:	f00d fbf7 	bl	8021386 <memcpy>
 8013b98:	e009      	b.n	8013bae <mp3dec_decode_frame+0x716>
                memset(scf, 0, cnt);
 8013b9a:	463a      	mov	r2, r7
 8013b9c:	2100      	movs	r1, #0
 8013b9e:	4658      	mov	r0, fp
 8013ba0:	f00d fb5a 	bl	8021258 <memset>
                memset(ist_pos, 0, cnt);
 8013ba4:	463a      	mov	r2, r7
 8013ba6:	2100      	movs	r1, #0
 8013ba8:	9804      	ldr	r0, [sp, #16]
 8013baa:	f00d fb55 	bl	8021258 <memset>
        ist_pos += cnt;
 8013bae:	9b04      	ldr	r3, [sp, #16]
 8013bb0:	443b      	add	r3, r7
 8013bb2:	9304      	str	r3, [sp, #16]
        scf += cnt;
 8013bb4:	44bb      	add	fp, r7
    for (i = 0; i < 4 && scf_count[i]; i++, scfsi *= 2)
 8013bb6:	9b03      	ldr	r3, [sp, #12]
 8013bb8:	005b      	lsls	r3, r3, #1
 8013bba:	9303      	str	r3, [sp, #12]
 8013bbc:	f10a 0a01 	add.w	sl, sl, #1
 8013bc0:	9b06      	ldr	r3, [sp, #24]
 8013bc2:	459a      	cmp	sl, r3
 8013bc4:	d02e      	beq.n	8013c24 <mp3dec_decode_frame+0x78c>
 8013bc6:	9b05      	ldr	r3, [sp, #20]
 8013bc8:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8013bcc:	9305      	str	r3, [sp, #20]
 8013bce:	b34f      	cbz	r7, 8013c24 <mp3dec_decode_frame+0x78c>
        if (scfsi & 8)
 8013bd0:	9b03      	ldr	r3, [sp, #12]
 8013bd2:	f013 0f08 	tst.w	r3, #8
 8013bd6:	d1da      	bne.n	8013b8e <mp3dec_decode_frame+0x6f6>
            int bits = scf_size[i];
 8013bd8:	f89a 5000 	ldrb.w	r5, [sl]
            if (!bits)
 8013bdc:	2d00      	cmp	r5, #0
 8013bde:	d0dc      	beq.n	8013b9a <mp3dec_decode_frame+0x702>
                int max_scf = (scfsi < 0) ? (1 << bits) - 1 : -1;
 8013be0:	9b03      	ldr	r3, [sp, #12]
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	db17      	blt.n	8013c16 <mp3dec_decode_frame+0x77e>
 8013be6:	f04f 38ff 	mov.w	r8, #4294967295
                for (k = 0; k < cnt; k++)
 8013bea:	9b04      	ldr	r3, [sp, #16]
 8013bec:	461c      	mov	r4, r3
 8013bee:	f10b 36ff 	add.w	r6, fp, #4294967295
 8013bf2:	eb07 0903 	add.w	r9, r7, r3
                    int s = get_bits(bitbuf, bits);
 8013bf6:	4629      	mov	r1, r5
 8013bf8:	f50d 6080 	add.w	r0, sp, #1024	@ 0x400
 8013bfc:	f7fe fc9a 	bl	8012534 <get_bits>
                    ist_pos[k] = (s == max_scf ? -1 : s);
 8013c00:	4540      	cmp	r0, r8
 8013c02:	bf14      	ite	ne
 8013c04:	4603      	movne	r3, r0
 8013c06:	23ff      	moveq	r3, #255	@ 0xff
 8013c08:	f804 3b01 	strb.w	r3, [r4], #1
                    scf[k] = s;
 8013c0c:	f806 0f01 	strb.w	r0, [r6, #1]!
                for (k = 0; k < cnt; k++)
 8013c10:	454c      	cmp	r4, r9
 8013c12:	d1f0      	bne.n	8013bf6 <mp3dec_decode_frame+0x75e>
 8013c14:	e7cb      	b.n	8013bae <mp3dec_decode_frame+0x716>
                int max_scf = (scfsi < 0) ? (1 << bits) - 1 : -1;
 8013c16:	f04f 0801 	mov.w	r8, #1
 8013c1a:	fa08 f805 	lsl.w	r8, r8, r5
 8013c1e:	f108 38ff 	add.w	r8, r8, #4294967295
 8013c22:	e7e2      	b.n	8013bea <mp3dec_decode_frame+0x752>
    scf[0] = scf[1] = scf[2] = 0;
 8013c24:	9e07      	ldr	r6, [sp, #28]
 8013c26:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8013c28:	2300      	movs	r3, #0
 8013c2a:	f88b 3002 	strb.w	r3, [fp, #2]
 8013c2e:	f88b 3001 	strb.w	r3, [fp, #1]
 8013c32:	f88b 3000 	strb.w	r3, [fp]
    if (gr->n_short_sfb)
 8013c36:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8013c38:	7b97      	ldrb	r7, [r2, #14]
 8013c3a:	2f00      	cmp	r7, #0
 8013c3c:	d039      	beq.n	8013cb2 <mp3dec_decode_frame+0x81a>
        int sh = 3 - scf_shift;
 8013c3e:	f1c6 0303 	rsb	r3, r6, #3
            iscf[gr->n_long_sfb + i + 0] += gr->subblock_gain[0] << sh;
 8013c42:	f892 e015 	ldrb.w	lr, [r2, #21]
 8013c46:	fa0e fe03 	lsl.w	lr, lr, r3
 8013c4a:	fa5f fe8e 	uxtb.w	lr, lr
            iscf[gr->n_long_sfb + i + 1] += gr->subblock_gain[1] << sh;
 8013c4e:	f892 c016 	ldrb.w	ip, [r2, #22]
 8013c52:	fa0c fc03 	lsl.w	ip, ip, r3
 8013c56:	fa5f fc8c 	uxtb.w	ip, ip
            iscf[gr->n_long_sfb + i + 2] += gr->subblock_gain[2] << sh;
 8013c5a:	7dd0      	ldrb	r0, [r2, #23]
 8013c5c:	4098      	lsls	r0, r3
 8013c5e:	b2c0      	uxtb	r0, r0
 8013c60:	7b53      	ldrb	r3, [r2, #13]
 8013c62:	aa1f      	add	r2, sp, #124	@ 0x7c
 8013c64:	4413      	add	r3, r2
        for (i = 0; i < gr->n_short_sfb; i += 3)
 8013c66:	2100      	movs	r1, #0
            iscf[gr->n_long_sfb + i + 0] += gr->subblock_gain[0] << sh;
 8013c68:	781a      	ldrb	r2, [r3, #0]
 8013c6a:	4472      	add	r2, lr
 8013c6c:	701a      	strb	r2, [r3, #0]
            iscf[gr->n_long_sfb + i + 1] += gr->subblock_gain[1] << sh;
 8013c6e:	785a      	ldrb	r2, [r3, #1]
 8013c70:	4462      	add	r2, ip
 8013c72:	705a      	strb	r2, [r3, #1]
            iscf[gr->n_long_sfb + i + 2] += gr->subblock_gain[2] << sh;
 8013c74:	789a      	ldrb	r2, [r3, #2]
 8013c76:	4402      	add	r2, r0
 8013c78:	709a      	strb	r2, [r3, #2]
        for (i = 0; i < gr->n_short_sfb; i += 3)
 8013c7a:	3103      	adds	r1, #3
 8013c7c:	3303      	adds	r3, #3
 8013c7e:	42b9      	cmp	r1, r7
 8013c80:	dbf2      	blt.n	8013c68 <mp3dec_decode_frame+0x7d0>
    gain_exp = gr->global_gain + BITS_DEQUANTIZER_OUT*4 - 210 - (HDR_IS_MS_STEREO(hdr) ? 2 : 0);
 8013c82:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013c84:	7a98      	ldrb	r0, [r3, #10]
 8013c86:	9b08      	ldr	r3, [sp, #32]
 8013c88:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8013c8c:	f893 380b 	ldrb.w	r3, [r3, #2059]	@ 0x80b
 8013c90:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8013c94:	2b60      	cmp	r3, #96	@ 0x60
 8013c96:	bf14      	ite	ne
 8013c98:	2300      	movne	r3, #0
 8013c9a:	2301      	moveq	r3, #1
 8013c9c:	ebc0 0043 	rsb	r0, r0, r3, lsl #1
    gain = L3_ldexp_q2(1 << (MAX_SCFI/4),  MAX_SCFI - gain_exp);
 8013ca0:	f500 7081 	add.w	r0, r0, #258	@ 0x102
 8013ca4:	ed9f 0abe 	vldr	s0, [pc, #760]	@ 8013fa0 <mp3dec_decode_frame+0xb08>
 8013ca8:	f7fe fd30 	bl	801270c <L3_ldexp_q2>
 8013cac:	eeb0 9a40 	vmov.f32	s18, s0
    for (i = 0; i < (int)(gr->n_long_sfb + gr->n_short_sfb); i++)
 8013cb0:	e029      	b.n	8013d06 <mp3dec_decode_frame+0x86e>
    } else if (gr->preflag)
 8013cb2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013cb4:	7e1b      	ldrb	r3, [r3, #24]
 8013cb6:	b163      	cbz	r3, 8013cd2 <mp3dec_decode_frame+0x83a>
 8013cb8:	f10d 0186 	add.w	r1, sp, #134	@ 0x86
 8013cbc:	4bb9      	ldr	r3, [pc, #740]	@ (8013fa4 <mp3dec_decode_frame+0xb0c>)
 8013cbe:	f103 0c0a 	add.w	ip, r3, #10
            iscf[11 + i] += g_preamp[i];
 8013cc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013cc6:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8013cca:	4402      	add	r2, r0
 8013ccc:	700a      	strb	r2, [r1, #0]
        for (i = 0; i < 10; i++)
 8013cce:	4563      	cmp	r3, ip
 8013cd0:	d1f7      	bne.n	8013cc2 <mp3dec_decode_frame+0x82a>
    gain_exp = gr->global_gain + BITS_DEQUANTIZER_OUT*4 - 210 - (HDR_IS_MS_STEREO(hdr) ? 2 : 0);
 8013cd2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8013cd4:	7aa0      	ldrb	r0, [r4, #10]
 8013cd6:	9b08      	ldr	r3, [sp, #32]
 8013cd8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8013cdc:	f893 380b 	ldrb.w	r3, [r3, #2059]	@ 0x80b
 8013ce0:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8013ce4:	2b60      	cmp	r3, #96	@ 0x60
 8013ce6:	bf14      	ite	ne
 8013ce8:	2300      	movne	r3, #0
 8013cea:	2301      	moveq	r3, #1
 8013cec:	ebc0 0043 	rsb	r0, r0, r3, lsl #1
    gain = L3_ldexp_q2(1 << (MAX_SCFI/4),  MAX_SCFI - gain_exp);
 8013cf0:	f500 7081 	add.w	r0, r0, #258	@ 0x102
 8013cf4:	ed9f 0aaa 	vldr	s0, [pc, #680]	@ 8013fa0 <mp3dec_decode_frame+0xb08>
 8013cf8:	f7fe fd08 	bl	801270c <L3_ldexp_q2>
 8013cfc:	eeb0 9a40 	vmov.f32	s18, s0
    for (i = 0; i < (int)(gr->n_long_sfb + gr->n_short_sfb); i++)
 8013d00:	7b63      	ldrb	r3, [r4, #13]
 8013d02:	42fb      	cmn	r3, r7
 8013d04:	d015      	beq.n	8013d32 <mp3dec_decode_frame+0x89a>
 8013d06:	f242 187c 	movw	r8, #8572	@ 0x217c
 8013d0a:	44e8      	add	r8, sp
 8013d0c:	2700      	movs	r7, #0
        scf[i] = L3_ldexp_q2(gain, iscf[i] << scf_shift);
 8013d0e:	f10d 097c 	add.w	r9, sp, #124	@ 0x7c
 8013d12:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8013d14:	f817 0009 	ldrb.w	r0, [r7, r9]
 8013d18:	40b0      	lsls	r0, r6
 8013d1a:	eeb0 0a49 	vmov.f32	s0, s18
 8013d1e:	f7fe fcf5 	bl	801270c <L3_ldexp_q2>
 8013d22:	eca8 0a01 	vstmia	r8!, {s0}
    for (i = 0; i < (int)(gr->n_long_sfb + gr->n_short_sfb); i++)
 8013d26:	3701      	adds	r7, #1
 8013d28:	7b63      	ldrb	r3, [r4, #13]
 8013d2a:	7ba2      	ldrb	r2, [r4, #14]
 8013d2c:	4413      	add	r3, r2
 8013d2e:	429f      	cmp	r7, r3
 8013d30:	dbf0      	blt.n	8013d14 <mp3dec_decode_frame+0x87c>
        L3_huffman(s->grbuf[ch], &s->bs, gr_info + ch, s->scf, layer3gr_limit);
 8013d32:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8013d34:	469b      	mov	fp, r3
    int ireg = 0, big_val_cnt = gr_info->big_values;
 8013d36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013d38:	88da      	ldrh	r2, [r3, #6]
 8013d3a:	4617      	mov	r7, r2
    const uint8_t *sfb = gr_info->sfbtab;
 8013d3c:	6819      	ldr	r1, [r3, #0]
    const uint8_t *bs_next_ptr = bs->buf + bs->pos/8;
 8013d3e:	f8dd 2404 	ldr.w	r2, [sp, #1028]	@ 0x404
 8013d42:	4613      	mov	r3, r2
 8013d44:	2a00      	cmp	r2, #0
 8013d46:	bfb8      	it	lt
 8013d48:	1dd3      	addlt	r3, r2, #7
 8013d4a:	10de      	asrs	r6, r3, #3
 8013d4c:	f8dd 0400 	ldr.w	r0, [sp, #1024]	@ 0x400
 8013d50:	eb00 03e3 	add.w	r3, r0, r3, asr #3
    uint32_t bs_cache = (((bs_next_ptr[0]*256u + bs_next_ptr[1])*256u + bs_next_ptr[2])*256u + bs_next_ptr[3]) << (bs->pos & 7);
 8013d54:	f002 0207 	and.w	r2, r2, #7
 8013d58:	5d86      	ldrb	r6, [r0, r6]
 8013d5a:	7858      	ldrb	r0, [r3, #1]
 8013d5c:	eb00 2006 	add.w	r0, r0, r6, lsl #8
 8013d60:	789e      	ldrb	r6, [r3, #2]
 8013d62:	eb06 2600 	add.w	r6, r6, r0, lsl #8
 8013d66:	78d8      	ldrb	r0, [r3, #3]
 8013d68:	eb00 2006 	add.w	r0, r0, r6, lsl #8
 8013d6c:	fa00 f902 	lsl.w	r9, r0, r2
    int pairs_to_decode, np, bs_sh = (bs->pos & 7) - 8;
 8013d70:	f1a2 0c08 	sub.w	ip, r2, #8
    bs_next_ptr += 4;
 8013d74:	f103 0a04 	add.w	sl, r3, #4
    while (big_val_cnt > 0)
 8013d78:	463e      	mov	r6, r7
 8013d7a:	2f00      	cmp	r7, #0
 8013d7c:	f340 81b5 	ble.w	80140ea <mp3dec_decode_frame+0xc52>
 8013d80:	f105 070e 	add.w	r7, r5, #14
 8013d84:	f242 187c 	movw	r8, #8572	@ 0x217c
 8013d88:	44e8      	add	r8, sp
                        *dst = g_pow43[16 + lsb - 16*(bs_cache >> 31)]*one;
 8013d8a:	4658      	mov	r0, fp
 8013d8c:	463b      	mov	r3, r7
 8013d8e:	46ae      	mov	lr, r5
        int tab_num = gr_info->table_select[ireg];
 8013d90:	f813 4f01 	ldrb.w	r4, [r3, #1]!
        int sfb_cnt = gr_info->region_count[ireg++];
 8013d94:	78da      	ldrb	r2, [r3, #3]
        const int16_t *codebook = tabs + tabindex[tab_num];
 8013d96:	4d84      	ldr	r5, [pc, #528]	@ (8013fa8 <mp3dec_decode_frame+0xb10>)
 8013d98:	f935 7014 	ldrsh.w	r7, [r5, r4, lsl #1]
 8013d9c:	4d83      	ldr	r5, [pc, #524]	@ (8013fac <mp3dec_decode_frame+0xb14>)
 8013d9e:	eb05 0547 	add.w	r5, r5, r7, lsl #1
 8013da2:	9503      	str	r5, [sp, #12]
        int linbits = g_linbits[tab_num];
 8013da4:	4d82      	ldr	r5, [pc, #520]	@ (8013fb0 <mp3dec_decode_frame+0xb18>)
 8013da6:	f815 b004 	ldrb.w	fp, [r5, r4]
        if (linbits)
 8013daa:	f1bb 0f00 	cmp.w	fp, #0
 8013dae:	f000 8109 	beq.w	8013fc4 <mp3dec_decode_frame+0xb2c>
 8013db2:	3201      	adds	r2, #1
 8013db4:	440a      	add	r2, r1
                            lsb += PEEK_BITS(linbits);
 8013db6:	f1cb 0420 	rsb	r4, fp, #32
 8013dba:	4645      	mov	r5, r8
 8013dbc:	4617      	mov	r7, r2
 8013dbe:	461a      	mov	r2, r3
 8013dc0:	46a0      	mov	r8, r4
 8013dc2:	e0d3      	b.n	8013f6c <mp3dec_decode_frame+0xad4>
 8013dc4:	fa29 f008 	lsr.w	r0, r9, r8
 8013dc8:	f100 010f 	add.w	r1, r0, #15
                            FLUSH_BITS(linbits);
 8013dcc:	fa09 f90b 	lsl.w	r9, r9, fp
                            CHECK_BITS;
 8013dd0:	eb1c 0c0b 	adds.w	ip, ip, fp
 8013dd4:	d415      	bmi.n	8013e02 <mp3dec_decode_frame+0x96a>
 8013dd6:	4663      	mov	r3, ip
 8013dd8:	f06c 0707 	orn	r7, ip, #7
                            FLUSH_BITS(linbits);
 8013ddc:	4664      	mov	r4, ip
                            CHECK_BITS;
 8013dde:	4655      	mov	r5, sl
 8013de0:	f815 6b01 	ldrb.w	r6, [r5], #1
 8013de4:	40a6      	lsls	r6, r4
 8013de6:	ea49 0906 	orr.w	r9, r9, r6
 8013dea:	3c08      	subs	r4, #8
 8013dec:	42bc      	cmp	r4, r7
 8013dee:	d1f7      	bne.n	8013de0 <mp3dec_decode_frame+0x948>
 8013df0:	08db      	lsrs	r3, r3, #3
 8013df2:	1c5c      	adds	r4, r3, #1
 8013df4:	44a2      	add	sl, r4
 8013df6:	f1ac 0c08 	sub.w	ip, ip, #8
 8013dfa:	ebc3 7343 	rsb	r3, r3, r3, lsl #29
 8013dfe:	eb0c 0cc3 	add.w	ip, ip, r3, lsl #3
    if (x < 129)
 8013e02:	2980      	cmp	r1, #128	@ 0x80
 8013e04:	dd36      	ble.n	8013e74 <mp3dec_decode_frame+0x9dc>
    if (x < 1024)
 8013e06:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8013e0a:	da39      	bge.n	8013e80 <mp3dec_decode_frame+0x9e8>
        x <<= 3;
 8013e0c:	00cb      	lsls	r3, r1, #3
        mult = 16;
 8013e0e:	ed9f 6a69 	vldr	s12, [pc, #420]	@ 8013fb4 <mp3dec_decode_frame+0xb1c>
    sign = 2*x & 64;
 8013e12:	0058      	lsls	r0, r3, #1
 8013e14:	f000 0040 	and.w	r0, r0, #64	@ 0x40
    frac = (float)((x & 63) - sign) / ((x & ~63) + sign);
 8013e18:	f003 043f 	and.w	r4, r3, #63	@ 0x3f
 8013e1c:	1a24      	subs	r4, r4, r0
 8013e1e:	ee07 4a90 	vmov	s15, r4
 8013e22:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8013e26:	f023 043f 	bic.w	r4, r3, #63	@ 0x3f
 8013e2a:	4404      	add	r4, r0
 8013e2c:	ee07 4a90 	vmov	s15, r4
 8013e30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013e34:	ee87 5a27 	vdiv.f32	s10, s14, s15
    return g_pow43[16 + ((x + sign) >> 6)]*(1.f + frac*((4.f/3) + frac*(2.f/9)))*mult;
 8013e38:	4403      	add	r3, r0
 8013e3a:	119b      	asrs	r3, r3, #6
 8013e3c:	485e      	ldr	r0, [pc, #376]	@ (8013fb8 <mp3dec_decode_frame+0xb20>)
 8013e3e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8013e42:	ee65 7a28 	vmul.f32	s15, s10, s17
 8013e46:	ee77 7a88 	vadd.f32	s15, s15, s16
 8013e4a:	ee67 7a85 	vmul.f32	s15, s15, s10
 8013e4e:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8013e52:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8013e56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013e5a:	eeb8 7ac6 	vcvt.f32.s32	s14, s12
 8013e5e:	ee67 7a87 	vmul.f32	s15, s15, s14
                            *dst = one*L3_pow_43(lsb)*((int32_t)bs_cache < 0 ? -1: 1);
 8013e62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8013e66:	f1b9 0f00 	cmp.w	r9, #0
 8013e6a:	fe25 7aa4 	vselge.f32	s14, s11, s9
 8013e6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013e72:	e060      	b.n	8013f36 <mp3dec_decode_frame+0xa9e>
        return g_pow43[16 + x];
 8013e74:	4b50      	ldr	r3, [pc, #320]	@ (8013fb8 <mp3dec_decode_frame+0xb20>)
 8013e76:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8013e7a:	edd0 7a1f 	vldr	s15, [r0, #124]	@ 0x7c
 8013e7e:	e7f0      	b.n	8013e62 <mp3dec_decode_frame+0x9ca>
 8013e80:	460b      	mov	r3, r1
    int sign, mult = 256;
 8013e82:	ed9f 6a4e 	vldr	s12, [pc, #312]	@ 8013fbc <mp3dec_decode_frame+0xb24>
 8013e86:	e7c4      	b.n	8013e12 <mp3dec_decode_frame+0x97a>
 8013e88:	981c      	ldr	r0, [sp, #112]	@ 0x70
 8013e8a:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 8013e8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013e8e:	3308      	adds	r3, #8
 8013e90:	9309      	str	r3, [sp, #36]	@ 0x24
                    CHECK_BITS;
 8013e92:	f1bc 0f00 	cmp.w	ip, #0
 8013e96:	db15      	blt.n	8013ec4 <mp3dec_decode_frame+0xa2c>
 8013e98:	4663      	mov	r3, ip
 8013e9a:	f06c 0607 	orn	r6, ip, #7
 8013e9e:	4661      	mov	r1, ip
 8013ea0:	4655      	mov	r5, sl
 8013ea2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013ea6:	408c      	lsls	r4, r1
 8013ea8:	ea49 0904 	orr.w	r9, r9, r4
 8013eac:	3908      	subs	r1, #8
 8013eae:	42b1      	cmp	r1, r6
 8013eb0:	d1f7      	bne.n	8013ea2 <mp3dec_decode_frame+0xa0a>
 8013eb2:	08db      	lsrs	r3, r3, #3
 8013eb4:	1c59      	adds	r1, r3, #1
 8013eb6:	448a      	add	sl, r1
 8013eb8:	f1ac 0c08 	sub.w	ip, ip, #8
 8013ebc:	ebc3 7343 	rsb	r3, r3, r3, lsl #29
 8013ec0:	eb0c 0cc3 	add.w	ip, ip, r3, lsl #3
                } while (--pairs_to_decode);
 8013ec4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013ec6:	4283      	cmp	r3, r0
 8013ec8:	d046      	beq.n	8013f58 <mp3dec_decode_frame+0xac0>
                    int leaf = codebook[PEEK_BITS(w)];
 8013eca:	ea4f 63d9 	mov.w	r3, r9, lsr #27
 8013ece:	9903      	ldr	r1, [sp, #12]
 8013ed0:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
                    while (leaf < 0)
 8013ed4:	2b00      	cmp	r3, #0
 8013ed6:	da10      	bge.n	8013efa <mp3dec_decode_frame+0xa62>
                    int j, w = 5;
 8013ed8:	2405      	movs	r4, #5
                        FLUSH_BITS(w);
 8013eda:	fa09 f904 	lsl.w	r9, r9, r4
 8013ede:	44a4      	add	ip, r4
                        w = leaf & 7;
 8013ee0:	f003 0407 	and.w	r4, r3, #7
                        leaf = codebook[PEEK_BITS(w) - (leaf >> 3)];
 8013ee4:	f1c4 0120 	rsb	r1, r4, #32
 8013ee8:	fa29 f101 	lsr.w	r1, r9, r1
 8013eec:	eba1 03e3 	sub.w	r3, r1, r3, asr #3
 8013ef0:	9903      	ldr	r1, [sp, #12]
 8013ef2:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
                    while (leaf < 0)
 8013ef6:	2b00      	cmp	r3, #0
 8013ef8:	dbef      	blt.n	8013eda <mp3dec_decode_frame+0xa42>
                    FLUSH_BITS(leaf >> 8);
 8013efa:	1219      	asrs	r1, r3, #8
 8013efc:	fa09 f901 	lsl.w	r9, r9, r1
 8013f00:	448c      	add	ip, r1
 8013f02:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013f04:	910d      	str	r1, [sp, #52]	@ 0x34
                    for (j = 0; j < 2; j++, dst++, leaf >>= 4)
 8013f06:	3108      	adds	r1, #8
 8013f08:	9114      	str	r1, [sp, #80]	@ 0x50
 8013f0a:	930a      	str	r3, [sp, #40]	@ 0x28
 8013f0c:	901c      	str	r0, [sp, #112]	@ 0x70
 8013f0e:	971d      	str	r7, [sp, #116]	@ 0x74
                        int lsb = leaf & 0x0F;
 8013f10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013f12:	f003 010f 	and.w	r1, r3, #15
                        if (lsb == 15)
 8013f16:	290f      	cmp	r1, #15
 8013f18:	f43f af54 	beq.w	8013dc4 <mp3dec_decode_frame+0x92c>
                            *dst = g_pow43[16 + lsb - 16*(bs_cache >> 31)]*one;
 8013f1c:	ea4f 70d9 	mov.w	r0, r9, lsr #31
 8013f20:	f101 0310 	add.w	r3, r1, #16
 8013f24:	eba3 1300 	sub.w	r3, r3, r0, lsl #4
 8013f28:	4823      	ldr	r0, [pc, #140]	@ (8013fb8 <mp3dec_decode_frame+0xb20>)
 8013f2a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8013f2e:	edd3 7a00 	vldr	s15, [r3]
 8013f32:	ee66 7aa7 	vmul.f32	s15, s13, s15
                            *dst = one*L3_pow_43(lsb)*((int32_t)bs_cache < 0 ? -1: 1);
 8013f36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013f38:	ece3 7a01 	vstmia	r3!, {s15}
 8013f3c:	930d      	str	r3, [sp, #52]	@ 0x34
                        FLUSH_BITS(lsb ? 1 : 0);
 8013f3e:	3900      	subs	r1, #0
 8013f40:	bf18      	it	ne
 8013f42:	2101      	movne	r1, #1
 8013f44:	fa09 f901 	lsl.w	r9, r9, r1
 8013f48:	448c      	add	ip, r1
                    for (j = 0; j < 2; j++, dst++, leaf >>= 4)
 8013f4a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013f4c:	1109      	asrs	r1, r1, #4
 8013f4e:	910a      	str	r1, [sp, #40]	@ 0x28
 8013f50:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8013f52:	428b      	cmp	r3, r1
 8013f54:	d1dc      	bne.n	8013f10 <mp3dec_decode_frame+0xa78>
 8013f56:	e797      	b.n	8013e88 <mp3dec_decode_frame+0x9f0>
            } while ((big_val_cnt -= np) > 0 && --sfb_cnt >= 0);
 8013f58:	9c04      	ldr	r4, [sp, #16]
 8013f5a:	9905      	ldr	r1, [sp, #20]
 8013f5c:	9e06      	ldr	r6, [sp, #24]
 8013f5e:	9d07      	ldr	r5, [sp, #28]
 8013f60:	1b36      	subs	r6, r6, r4
 8013f62:	2e00      	cmp	r6, #0
 8013f64:	f340 80c7 	ble.w	80140f6 <mp3dec_decode_frame+0xc5e>
 8013f68:	42b9      	cmp	r1, r7
 8013f6a:	d014      	beq.n	8013f96 <mp3dec_decode_frame+0xafe>
                np = *sfb++ / 2;
 8013f6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013f70:	085c      	lsrs	r4, r3, #1
                one = *scf++;
 8013f72:	ecf5 6a01 	vldmia	r5!, {s13}
 8013f76:	9009      	str	r0, [sp, #36]	@ 0x24
                pairs_to_decode = MINIMP3_MIN(big_val_cnt, np);
 8013f78:	4623      	mov	r3, r4
 8013f7a:	42b4      	cmp	r4, r6
 8013f7c:	bfa8      	it	ge
 8013f7e:	4633      	movge	r3, r6
 8013f80:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
                            *dst = one*L3_pow_43(lsb)*((int32_t)bs_cache < 0 ? -1: 1);
 8013f84:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8013f88:	eeff 4a00 	vmov.f32	s9, #240	@ 0xbf800000 -1.0
 8013f8c:	9404      	str	r4, [sp, #16]
 8013f8e:	9105      	str	r1, [sp, #20]
 8013f90:	9606      	str	r6, [sp, #24]
 8013f92:	9507      	str	r5, [sp, #28]
 8013f94:	e799      	b.n	8013eca <mp3dec_decode_frame+0xa32>
                np = *sfb++ / 2;
 8013f96:	46a8      	mov	r8, r5
 8013f98:	4613      	mov	r3, r2
 8013f9a:	4639      	mov	r1, r7
 8013f9c:	e6f8      	b.n	8013d90 <mp3dec_decode_frame+0x8f8>
 8013f9e:	bf00      	nop
 8013fa0:	45000000 	.word	0x45000000
 8013fa4:	08024ffc 	.word	0x08024ffc
 8013fa8:	08024fac 	.word	0x08024fac
 8013fac:	08023ec4 	.word	0x08023ec4
 8013fb0:	08023ea4 	.word	0x08023ea4
 8013fb4:	00000010 	.word	0x00000010
 8013fb8:	080255a4 	.word	0x080255a4
 8013fbc:	00000100 	.word	0x00000100
 8013fc0:	0802500c 	.word	0x0802500c
 8013fc4:	3201      	adds	r2, #1
 8013fc6:	188d      	adds	r5, r1, r2
                    int j, w = 5;
 8013fc8:	f04f 0b05 	mov.w	fp, #5
 8013fcc:	930a      	str	r3, [sp, #40]	@ 0x28
 8013fce:	4674      	mov	r4, lr
                np = *sfb++ / 2;
 8013fd0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013fd4:	0852      	lsrs	r2, r2, #1
                one = *scf++;
 8013fd6:	ecf8 6a01 	vldmia	r8!, {s13}
 8013fda:	f100 0e08 	add.w	lr, r0, #8
                pairs_to_decode = MINIMP3_MIN(big_val_cnt, np);
 8013fde:	4613      	mov	r3, r2
 8013fe0:	42b2      	cmp	r2, r6
 8013fe2:	bfa8      	it	ge
 8013fe4:	4633      	movge	r3, r6
 8013fe6:	00df      	lsls	r7, r3, #3
 8013fe8:	eb0e 03c3 	add.w	r3, lr, r3, lsl #3
 8013fec:	9309      	str	r3, [sp, #36]	@ 0x24
 8013fee:	9104      	str	r1, [sp, #16]
 8013ff0:	9205      	str	r2, [sp, #20]
 8013ff2:	9606      	str	r6, [sp, #24]
 8013ff4:	f8cd e01c 	str.w	lr, [sp, #28]
                    int leaf = codebook[PEEK_BITS(w)];
 8013ff8:	ea4f 63d9 	mov.w	r3, r9, lsr #27
 8013ffc:	9a03      	ldr	r2, [sp, #12]
 8013ffe:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
                    while (leaf < 0)
 8014002:	2b00      	cmp	r3, #0
 8014004:	da10      	bge.n	8014028 <mp3dec_decode_frame+0xb90>
                    int j, w = 5;
 8014006:	4659      	mov	r1, fp
                        FLUSH_BITS(w);
 8014008:	fa09 f901 	lsl.w	r9, r9, r1
 801400c:	448c      	add	ip, r1
                        w = leaf & 7;
 801400e:	f003 0107 	and.w	r1, r3, #7
                        leaf = codebook[PEEK_BITS(w) - (leaf >> 3)];
 8014012:	f1c1 0220 	rsb	r2, r1, #32
 8014016:	fa29 f202 	lsr.w	r2, r9, r2
 801401a:	eba2 03e3 	sub.w	r3, r2, r3, asr #3
 801401e:	9a03      	ldr	r2, [sp, #12]
 8014020:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
                    while (leaf < 0)
 8014024:	2b00      	cmp	r3, #0
 8014026:	dbef      	blt.n	8014008 <mp3dec_decode_frame+0xb70>
                    FLUSH_BITS(leaf >> 8);
 8014028:	121a      	asrs	r2, r3, #8
 801402a:	fa09 fe02 	lsl.w	lr, r9, r2
 801402e:	eb02 090c 	add.w	r9, r2, ip
                        int lsb = leaf & 0x0F;
 8014032:	f003 060f 	and.w	r6, r3, #15
                        *dst = g_pow43[16 + lsb - 16*(bs_cache >> 31)]*one;
 8014036:	ea4f 71de 	mov.w	r1, lr, lsr #31
 801403a:	f106 0210 	add.w	r2, r6, #16
 801403e:	eba2 1201 	sub.w	r2, r2, r1, lsl #4
 8014042:	49b9      	ldr	r1, [pc, #740]	@ (8014328 <mp3dec_decode_frame+0xe90>)
 8014044:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8014048:	edd2 7a00 	vldr	s15, [r2]
 801404c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8014050:	9a07      	ldr	r2, [sp, #28]
 8014052:	ed42 7a02 	vstr	s15, [r2, #-8]
                        FLUSH_BITS(lsb ? 1 : 0);
 8014056:	3e00      	subs	r6, #0
 8014058:	bf18      	it	ne
 801405a:	2601      	movne	r6, #1
 801405c:	fa0e fc06 	lsl.w	ip, lr, r6
 8014060:	444e      	add	r6, r9
                        int lsb = leaf & 0x0F;
 8014062:	f3c3 1303 	ubfx	r3, r3, #4, #4
                        *dst = g_pow43[16 + lsb - 16*(bs_cache >> 31)]*one;
 8014066:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 801406a:	f103 0210 	add.w	r2, r3, #16
 801406e:	eba2 1201 	sub.w	r2, r2, r1, lsl #4
 8014072:	49ad      	ldr	r1, [pc, #692]	@ (8014328 <mp3dec_decode_frame+0xe90>)
 8014074:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8014078:	edd2 7a00 	vldr	s15, [r2]
 801407c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8014080:	9a07      	ldr	r2, [sp, #28]
 8014082:	ed42 7a01 	vstr	s15, [r2, #-4]
                        FLUSH_BITS(lsb ? 1 : 0);
 8014086:	3b00      	subs	r3, #0
 8014088:	bf18      	it	ne
 801408a:	2301      	movne	r3, #1
 801408c:	fa0c f903 	lsl.w	r9, ip, r3
                    CHECK_BITS;
 8014090:	eb13 0c06 	adds.w	ip, r3, r6
 8014094:	d415      	bmi.n	80140c2 <mp3dec_decode_frame+0xc2a>
 8014096:	4663      	mov	r3, ip
 8014098:	f06c 0e07 	orn	lr, ip, #7
 801409c:	4662      	mov	r2, ip
 801409e:	4656      	mov	r6, sl
 80140a0:	f816 1b01 	ldrb.w	r1, [r6], #1
 80140a4:	4091      	lsls	r1, r2
 80140a6:	ea49 0901 	orr.w	r9, r9, r1
 80140aa:	3a08      	subs	r2, #8
 80140ac:	4572      	cmp	r2, lr
 80140ae:	d1f7      	bne.n	80140a0 <mp3dec_decode_frame+0xc08>
 80140b0:	08db      	lsrs	r3, r3, #3
 80140b2:	1c5a      	adds	r2, r3, #1
 80140b4:	4492      	add	sl, r2
 80140b6:	f1ac 0c08 	sub.w	ip, ip, #8
 80140ba:	ebc3 7343 	rsb	r3, r3, r3, lsl #29
 80140be:	eb0c 0cc3 	add.w	ip, ip, r3, lsl #3
                } while (--pairs_to_decode);
 80140c2:	9b07      	ldr	r3, [sp, #28]
 80140c4:	3308      	adds	r3, #8
 80140c6:	9307      	str	r3, [sp, #28]
 80140c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80140ca:	4293      	cmp	r3, r2
 80140cc:	d194      	bne.n	8013ff8 <mp3dec_decode_frame+0xb60>
 80140ce:	9904      	ldr	r1, [sp, #16]
 80140d0:	9a05      	ldr	r2, [sp, #20]
 80140d2:	9e06      	ldr	r6, [sp, #24]
 80140d4:	4438      	add	r0, r7
            } while ((big_val_cnt -= np) > 0 && --sfb_cnt >= 0);
 80140d6:	1ab6      	subs	r6, r6, r2
 80140d8:	2e00      	cmp	r6, #0
 80140da:	dd1b      	ble.n	8014114 <mp3dec_decode_frame+0xc7c>
 80140dc:	42a9      	cmp	r1, r5
 80140de:	f47f af77 	bne.w	8013fd0 <mp3dec_decode_frame+0xb38>
                np = *sfb++ / 2;
 80140e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80140e4:	46a6      	mov	lr, r4
 80140e6:	4629      	mov	r1, r5
    while (big_val_cnt > 0)
 80140e8:	e652      	b.n	8013d90 <mp3dec_decode_frame+0x8f8>
    float one = 0.0f;
 80140ea:	eddf 6a90 	vldr	s13, [pc, #576]	@ 801432c <mp3dec_decode_frame+0xe94>
    while (big_val_cnt > 0)
 80140ee:	f242 187c 	movw	r8, #8572	@ 0x217c
 80140f2:	44e8      	add	r8, sp
 80140f4:	e003      	b.n	80140fe <mp3dec_decode_frame+0xc66>
 80140f6:	4637      	mov	r7, r6
 80140f8:	46a8      	mov	r8, r5
 80140fa:	4683      	mov	fp, r0
 80140fc:	4675      	mov	r5, lr
    for (np = 1 - big_val_cnt;; dst += 4)
 80140fe:	f1c7 0001 	rsb	r0, r7, #1
 8014102:	465f      	mov	r7, fp
 8014104:	3710      	adds	r7, #16
        const uint8_t *codebook_count1 = (gr_info->count1_table) ? tab33 : tab32;
 8014106:	f8df b234 	ldr.w	fp, [pc, #564]	@ 801433c <mp3dec_decode_frame+0xea4>
        if (BSPOS > layer3gr_limit)
 801410a:	9103      	str	r1, [sp, #12]
 801410c:	9504      	str	r5, [sp, #16]
 801410e:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 8014110:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8014112:	e03d      	b.n	8014190 <mp3dec_decode_frame+0xcf8>
 8014114:	4637      	mov	r7, r6
 8014116:	4683      	mov	fp, r0
 8014118:	4625      	mov	r5, r4
 801411a:	e7f0      	b.n	80140fe <mp3dec_decode_frame+0xc66>
        DEQ_COUNT1(2);
 801411c:	f012 0f20 	tst.w	r2, #32
 8014120:	d00c      	beq.n	801413c <mp3dec_decode_frame+0xca4>
 8014122:	f1b9 0f00 	cmp.w	r9, #0
 8014126:	bfb4      	ite	lt
 8014128:	eef1 7a66 	vneglt.f32	s15, s13
 801412c:	eef0 7a66 	vmovge.f32	s15, s13
 8014130:	ed47 7a02 	vstr	s15, [r7, #-8]
 8014134:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8014138:	f10c 0c01 	add.w	ip, ip, #1
        DEQ_COUNT1(3);
 801413c:	f012 0f10 	tst.w	r2, #16
 8014140:	d00c      	beq.n	801415c <mp3dec_decode_frame+0xcc4>
 8014142:	f1b9 0f00 	cmp.w	r9, #0
 8014146:	bfb4      	ite	lt
 8014148:	eef1 7a66 	vneglt.f32	s15, s13
 801414c:	eef0 7a66 	vmovge.f32	s15, s13
 8014150:	ed47 7a01 	vstr	s15, [r7, #-4]
 8014154:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8014158:	f10c 0c01 	add.w	ip, ip, #1
        CHECK_BITS;
 801415c:	f1bc 0f00 	cmp.w	ip, #0
 8014160:	db15      	blt.n	801418e <mp3dec_decode_frame+0xcf6>
 8014162:	4664      	mov	r4, ip
 8014164:	f06c 0e07 	orn	lr, ip, #7
 8014168:	4663      	mov	r3, ip
 801416a:	4651      	mov	r1, sl
 801416c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014170:	409a      	lsls	r2, r3
 8014172:	ea49 0902 	orr.w	r9, r9, r2
 8014176:	3b08      	subs	r3, #8
 8014178:	4573      	cmp	r3, lr
 801417a:	d1f7      	bne.n	801416c <mp3dec_decode_frame+0xcd4>
 801417c:	08e4      	lsrs	r4, r4, #3
 801417e:	1c63      	adds	r3, r4, #1
 8014180:	449a      	add	sl, r3
 8014182:	f1ac 0c08 	sub.w	ip, ip, #8
 8014186:	ebc4 7444 	rsb	r4, r4, r4, lsl #29
 801418a:	eb0c 0cc4 	add.w	ip, ip, r4, lsl #3
    for (np = 1 - big_val_cnt;; dst += 4)
 801418e:	3710      	adds	r7, #16
        const uint8_t *codebook_count1 = (gr_info->count1_table) ? tab33 : tab32;
 8014190:	7eb3      	ldrb	r3, [r6, #26]
 8014192:	4967      	ldr	r1, [pc, #412]	@ (8014330 <mp3dec_decode_frame+0xe98>)
 8014194:	2b00      	cmp	r3, #0
 8014196:	bf18      	it	ne
 8014198:	4659      	movne	r1, fp
        int leaf = codebook_count1[PEEK_BITS(4)];
 801419a:	ea4f 7319 	mov.w	r3, r9, lsr #28
 801419e:	5ccb      	ldrb	r3, [r1, r3]
 80141a0:	461a      	mov	r2, r3
        if (!(leaf & 8))
 80141a2:	f013 0f08 	tst.w	r3, #8
 80141a6:	d109      	bne.n	80141bc <mp3dec_decode_frame+0xd24>
            leaf = codebook_count1[(leaf >> 3) + (bs_cache << 4 >> (32 - (leaf & 3)))];
 80141a8:	ea4f 1209 	mov.w	r2, r9, lsl #4
 80141ac:	f003 0403 	and.w	r4, r3, #3
 80141b0:	f1c4 0420 	rsb	r4, r4, #32
 80141b4:	40e2      	lsrs	r2, r4
 80141b6:	eb01 01e3 	add.w	r1, r1, r3, asr #3
 80141ba:	5c8a      	ldrb	r2, [r1, r2]
        FLUSH_BITS(leaf & 7);
 80141bc:	f002 0307 	and.w	r3, r2, #7
 80141c0:	fa09 f903 	lsl.w	r9, r9, r3
 80141c4:	449c      	add	ip, r3
        if (BSPOS > layer3gr_limit)
 80141c6:	f8dd 3400 	ldr.w	r3, [sp, #1024]	@ 0x400
 80141ca:	ebaa 0303 	sub.w	r3, sl, r3
 80141ce:	3b03      	subs	r3, #3
 80141d0:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
 80141d4:	429d      	cmp	r5, r3
 80141d6:	db35      	blt.n	8014244 <mp3dec_decode_frame+0xdac>
        RELOAD_SCALEFACTOR;
 80141d8:	3801      	subs	r0, #1
 80141da:	d107      	bne.n	80141ec <mp3dec_decode_frame+0xd54>
 80141dc:	9b03      	ldr	r3, [sp, #12]
 80141de:	f813 0b01 	ldrb.w	r0, [r3], #1
 80141e2:	0840      	lsrs	r0, r0, #1
 80141e4:	d02e      	beq.n	8014244 <mp3dec_decode_frame+0xdac>
 80141e6:	ecf8 6a01 	vldmia	r8!, {s13}
 80141ea:	9303      	str	r3, [sp, #12]
        DEQ_COUNT1(0);
 80141ec:	f012 0f80 	tst.w	r2, #128	@ 0x80
 80141f0:	d00c      	beq.n	801420c <mp3dec_decode_frame+0xd74>
 80141f2:	f1b9 0f00 	cmp.w	r9, #0
 80141f6:	bfb4      	ite	lt
 80141f8:	eef1 7a66 	vneglt.f32	s15, s13
 80141fc:	eef0 7a66 	vmovge.f32	s15, s13
 8014200:	ed47 7a04 	vstr	s15, [r7, #-16]
 8014204:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8014208:	f10c 0c01 	add.w	ip, ip, #1
        DEQ_COUNT1(1);
 801420c:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8014210:	d00c      	beq.n	801422c <mp3dec_decode_frame+0xd94>
 8014212:	f1b9 0f00 	cmp.w	r9, #0
 8014216:	bfb4      	ite	lt
 8014218:	eef1 7a66 	vneglt.f32	s15, s13
 801421c:	eef0 7a66 	vmovge.f32	s15, s13
 8014220:	ed47 7a03 	vstr	s15, [r7, #-12]
 8014224:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8014228:	f10c 0c01 	add.w	ip, ip, #1
        RELOAD_SCALEFACTOR;
 801422c:	3801      	subs	r0, #1
 801422e:	f47f af75 	bne.w	801411c <mp3dec_decode_frame+0xc84>
 8014232:	9b03      	ldr	r3, [sp, #12]
 8014234:	f813 0b01 	ldrb.w	r0, [r3], #1
 8014238:	0840      	lsrs	r0, r0, #1
 801423a:	d003      	beq.n	8014244 <mp3dec_decode_frame+0xdac>
 801423c:	ecf8 6a01 	vldmia	r8!, {s13}
 8014240:	9303      	str	r3, [sp, #12]
 8014242:	e76b      	b.n	801411c <mp3dec_decode_frame+0xc84>
    bs->pos = layer3gr_limit;
 8014244:	9d04      	ldr	r5, [sp, #16]
 8014246:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8014248:	f8cd 3404 	str.w	r3, [sp, #1028]	@ 0x404
    for (ch = 0; ch < nch; ch++)
 801424c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801424e:	3301      	adds	r3, #1
 8014250:	9311      	str	r3, [sp, #68]	@ 0x44
 8014252:	351c      	adds	r5, #28
 8014254:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8014256:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801425a:	9212      	str	r2, [sp, #72]	@ 0x48
 801425c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801425e:	3227      	adds	r2, #39	@ 0x27
 8014260:	9213      	str	r2, [sp, #76]	@ 0x4c
 8014262:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8014264:	429a      	cmp	r2, r3
 8014266:	d03a      	beq.n	80142de <mp3dec_decode_frame+0xe46>
        int layer3gr_limit = s->bs.pos + gr_info[ch].part_23_length;
 8014268:	950b      	str	r5, [sp, #44]	@ 0x2c
 801426a:	88aa      	ldrh	r2, [r5, #4]
 801426c:	f8dd 3404 	ldr.w	r3, [sp, #1028]	@ 0x404
 8014270:	18d3      	adds	r3, r2, r3
 8014272:	9316      	str	r3, [sp, #88]	@ 0x58
        L3_decode_scalefactors(h->header, s->ist_pos[ch], &s->bs, gr_info + ch, s->scf, ch);
 8014274:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014276:	9304      	str	r3, [sp, #16]
    const uint8_t *scf_partition = g_scf_partitions[!!gr->n_short_sfb + !gr->n_long_sfb];
 8014278:	7baa      	ldrb	r2, [r5, #14]
 801427a:	7b6b      	ldrb	r3, [r5, #13]
 801427c:	fab3 f383 	clz	r3, r3
 8014280:	095b      	lsrs	r3, r3, #5
 8014282:	2a00      	cmp	r2, #0
 8014284:	bf18      	it	ne
 8014286:	3301      	addne	r3, #1
 8014288:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 801428c:	4a29      	ldr	r2, [pc, #164]	@ (8014334 <mp3dec_decode_frame+0xe9c>)
 801428e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    int i, scf_shift = gr->scalefac_scale + 1, gain_exp, scfsi = gr->scfsi;
 8014292:	7e6b      	ldrb	r3, [r5, #25]
 8014294:	1c5e      	adds	r6, r3, #1
 8014296:	7eeb      	ldrb	r3, [r5, #27]
    if (HDR_TEST_MPEG1(hdr))
 8014298:	9908      	ldr	r1, [sp, #32]
 801429a:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 801429e:	f891 1809 	ldrb.w	r1, [r1, #2057]	@ 0x809
 80142a2:	f011 0f08 	tst.w	r1, #8
 80142a6:	f43f ac3d 	beq.w	8013b24 <mp3dec_decode_frame+0x68c>
    int i, scf_shift = gr->scalefac_scale + 1, gain_exp, scfsi = gr->scfsi;
 80142aa:	9303      	str	r3, [sp, #12]
        int part = g_scfc_decode[gr->scalefac_compress];
 80142ac:	892b      	ldrh	r3, [r5, #8]
 80142ae:	4922      	ldr	r1, [pc, #136]	@ (8014338 <mp3dec_decode_frame+0xea0>)
 80142b0:	5ccb      	ldrb	r3, [r1, r3]
        scf_size[1] = scf_size[0] = (uint8_t)(part >> 2);
 80142b2:	0899      	lsrs	r1, r3, #2
 80142b4:	f88d 1078 	strb.w	r1, [sp, #120]	@ 0x78
 80142b8:	f88d 1079 	strb.w	r1, [sp, #121]	@ 0x79
        scf_size[3] = scf_size[2] = (uint8_t)(part & 3);
 80142bc:	f003 0303 	and.w	r3, r3, #3
 80142c0:	f88d 307a 	strb.w	r3, [sp, #122]	@ 0x7a
 80142c4:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
    for (i = 0; i < 4 && scf_count[i]; i++, scfsi *= 2)
 80142c8:	1e53      	subs	r3, r2, #1
 80142ca:	9305      	str	r3, [sp, #20]
 80142cc:	f10d 0a78 	add.w	sl, sp, #120	@ 0x78
 80142d0:	f10a 0304 	add.w	r3, sl, #4
 80142d4:	9306      	str	r3, [sp, #24]
 80142d6:	469b      	mov	fp, r3
 80142d8:	9607      	str	r6, [sp, #28]
 80142da:	9509      	str	r5, [sp, #36]	@ 0x24
 80142dc:	e473      	b.n	8013bc6 <mp3dec_decode_frame+0x72e>
 80142de:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80142e0:	f8dd 9068 	ldr.w	r9, [sp, #104]	@ 0x68
 80142e4:	9f1b      	ldr	r7, [sp, #108]	@ 0x6c
    if (HDR_TEST_I_STEREO(h->header))
 80142e6:	9b08      	ldr	r3, [sp, #32]
 80142e8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80142ec:	f893 380b 	ldrb.w	r3, [r3, #2059]	@ 0x80b
 80142f0:	f013 0f10 	tst.w	r3, #16
 80142f4:	d124      	bne.n	8014340 <mp3dec_decode_frame+0xea8>
    } else if (HDR_IS_MS_STEREO(h->header))
 80142f6:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80142fa:	2b60      	cmp	r3, #96	@ 0x60
 80142fc:	f000 812f 	beq.w	801455e <mp3dec_decode_frame+0x10c6>
    for (ch = 0; ch < nch; ch++, gr_info++)
 8014300:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014302:	2b00      	cmp	r3, #0
 8014304:	f340 8254 	ble.w	80147b0 <mp3dec_decode_frame+0x1318>
 8014308:	f105 0a1c 	add.w	sl, r5, #28
 801430c:	f641 0bc4 	movw	fp, #6340	@ 0x18c4
 8014310:	44eb      	add	fp, sp
 8014312:	f60d 737c 	addw	r3, sp, #3964	@ 0xf7c
 8014316:	9a08      	ldr	r2, [sp, #32]
 8014318:	9203      	str	r2, [sp, #12]
 801431a:	2200      	movs	r2, #0
 801431c:	9204      	str	r2, [sp, #16]
        L3_imdct12(tmp + 1, grbuf + 12, overlap + 6);
 801431e:	aa20      	add	r2, sp, #128	@ 0x80
 8014320:	9205      	str	r2, [sp, #20]
 8014322:	4698      	mov	r8, r3
 8014324:	e216      	b.n	8014754 <mp3dec_decode_frame+0x12bc>
 8014326:	bf00      	nop
 8014328:	080255a4 	.word	0x080255a4
 801432c:	00000000 	.word	0x00000000
 8014330:	08023e78 	.word	0x08023e78
 8014334:	08025030 	.word	0x08025030
 8014338:	08025020 	.word	0x08025020
 801433c:	08023e94 	.word	0x08023e94
    int max_band[3], n_sfb = gr->n_long_sfb + gr->n_short_sfb;
 8014340:	7b6b      	ldrb	r3, [r5, #13]
 8014342:	7ba9      	ldrb	r1, [r5, #14]
    int i, max_blocks = gr->n_short_sfb ? 3 : 1;
 8014344:	2900      	cmp	r1, #0
 8014346:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8014348:	bf14      	ite	ne
 801434a:	4610      	movne	r0, r2
 801434c:	2001      	moveq	r0, #1
    L3_stereo_top_band(left + 576, gr->sfbtab, n_sfb, max_band);
 801434e:	f859 2027 	ldr.w	r2, [r9, r7, lsl #2]
    max_band[0] = max_band[1] = max_band[2] = -1;
 8014352:	f04f 34ff 	mov.w	r4, #4294967295
 8014356:	9421      	str	r4, [sp, #132]	@ 0x84
 8014358:	9420      	str	r4, [sp, #128]	@ 0x80
 801435a:	941f      	str	r4, [sp, #124]	@ 0x7c
    for (i = 0; i < nbands; i++)
 801435c:	1859      	adds	r1, r3, r1
 801435e:	d04c      	beq.n	80143fa <mp3dec_decode_frame+0xf62>
 8014360:	1914      	adds	r4, r2, r4
 8014362:	eb04 0801 	add.w	r8, r4, r1
 8014366:	f641 0e7c 	movw	lr, #6268	@ 0x187c
 801436a:	44ee      	add	lr, sp
 801436c:	f1c2 0a01 	rsb	sl, r2, #1
                max_band[i % 3] = i;
 8014370:	f8df b348 	ldr.w	fp, [pc, #840]	@ 80146bc <mp3dec_decode_frame+0x1224>
 8014374:	46ac      	mov	ip, r5
 8014376:	9303      	str	r3, [sp, #12]
 8014378:	e014      	b.n	80143a4 <mp3dec_decode_frame+0xf0c>
 801437a:	9303      	str	r3, [sp, #12]
 801437c:	9e04      	ldr	r6, [sp, #16]
 801437e:	4456      	add	r6, sl
 8014380:	fb8b 3206 	smull	r3, r2, fp, r6
 8014384:	eba2 72e6 	sub.w	r2, r2, r6, asr #31
 8014388:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 801438c:	1ab2      	subs	r2, r6, r2
 801438e:	f244 3378 	movw	r3, #17272	@ 0x4378
 8014392:	446b      	add	r3, sp
 8014394:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8014398:	4bc2      	ldr	r3, [pc, #776]	@ (80146a4 <mp3dec_decode_frame+0x120c>)
 801439a:	50d6      	str	r6, [r2, r3]
        right += sfb[i];
 801439c:	eb0e 0e85 	add.w	lr, lr, r5, lsl #2
    for (i = 0; i < nbands; i++)
 80143a0:	4544      	cmp	r4, r8
 80143a2:	d01b      	beq.n	80143dc <mp3dec_decode_frame+0xf44>
        for (k = 0; k < sfb[i]; k += 2)
 80143a4:	9404      	str	r4, [sp, #16]
 80143a6:	f814 5f01 	ldrb.w	r5, [r4, #1]!
 80143aa:	2d00      	cmp	r5, #0
 80143ac:	d0f6      	beq.n	801439c <mp3dec_decode_frame+0xf04>
 80143ae:	4672      	mov	r2, lr
 80143b0:	2600      	movs	r6, #0
 80143b2:	9b03      	ldr	r3, [sp, #12]
            if (right[k] != 0 || right[k + 1] != 0)
 80143b4:	edd2 7a00 	vldr	s15, [r2]
 80143b8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80143bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80143c0:	d1db      	bne.n	801437a <mp3dec_decode_frame+0xee2>
 80143c2:	edd2 7a01 	vldr	s15, [r2, #4]
 80143c6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80143ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80143ce:	d1d4      	bne.n	801437a <mp3dec_decode_frame+0xee2>
        for (k = 0; k < sfb[i]; k += 2)
 80143d0:	3602      	adds	r6, #2
 80143d2:	3208      	adds	r2, #8
 80143d4:	42ae      	cmp	r6, r5
 80143d6:	dbed      	blt.n	80143b4 <mp3dec_decode_frame+0xf1c>
 80143d8:	9303      	str	r3, [sp, #12]
 80143da:	e7df      	b.n	801439c <mp3dec_decode_frame+0xf04>
    if (gr->n_long_sfb)
 80143dc:	4665      	mov	r5, ip
 80143de:	9b03      	ldr	r3, [sp, #12]
 80143e0:	b15b      	cbz	r3, 80143fa <mp3dec_decode_frame+0xf62>
        max_band[0] = max_band[1] = max_band[2] = MINIMP3_MAX(MINIMP3_MAX(max_band[0], max_band[1]), max_band[2]);
 80143e2:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80143e4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80143e6:	4293      	cmp	r3, r2
 80143e8:	bfb8      	it	lt
 80143ea:	4613      	movlt	r3, r2
 80143ec:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80143ee:	4293      	cmp	r3, r2
 80143f0:	bfb8      	it	lt
 80143f2:	4613      	movlt	r3, r2
 80143f4:	9321      	str	r3, [sp, #132]	@ 0x84
 80143f6:	9320      	str	r3, [sp, #128]	@ 0x80
 80143f8:	931f      	str	r3, [sp, #124]	@ 0x7c
        int default_pos = HDR_TEST_MPEG1(hdr) ? 3 : 0;
 80143fa:	9b08      	ldr	r3, [sp, #32]
 80143fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014400:	f893 2809 	ldrb.w	r2, [r3, #2057]	@ 0x809
        ist_pos[itop] = max_band[i] >= prev ? default_pos : ist_pos[prev];
 8014404:	f012 0208 	ands.w	r2, r2, #8
 8014408:	bf14      	ite	ne
 801440a:	f04f 0e03 	movne.w	lr, #3
 801440e:	f04f 0e00 	moveq.w	lr, #0
 8014412:	ae1f      	add	r6, sp, #124	@ 0x7c
 8014414:	eba1 0c00 	sub.w	ip, r1, r0
 8014418:	eba1 0440 	sub.w	r4, r1, r0, lsl #1
 801441c:	f643 7342 	movw	r3, #16194	@ 0x3f42
 8014420:	440b      	add	r3, r1
 8014422:	1a1b      	subs	r3, r3, r0
 8014424:	f50d 6180 	add.w	r1, sp, #1024	@ 0x400
 8014428:	440b      	add	r3, r1
 801442a:	f1c0 0001 	rsb	r0, r0, #1
 801442e:	f856 1b04 	ldr.w	r1, [r6], #4
 8014432:	42a1      	cmp	r1, r4
 8014434:	bfb4      	ite	lt
 8014436:	5c19      	ldrblt	r1, [r3, r0]
 8014438:	4671      	movge	r1, lr
 801443a:	f803 1f01 	strb.w	r1, [r3, #1]!
    for (i = 0; i < max_blocks; i++)
 801443e:	3401      	adds	r4, #1
 8014440:	45a4      	cmp	ip, r4
 8014442:	d1f4      	bne.n	801442e <mp3dec_decode_frame+0xf96>
    L3_stereo_process(left, ist_pos, gr->sfbtab, hdr, max_band, gr[1].scalefac_compress & 1);
 8014444:	f859 9027 	ldr.w	r9, [r9, r7, lsl #2]
 8014448:	8cab      	ldrh	r3, [r5, #36]	@ 0x24
 801444a:	f003 0301 	and.w	r3, r3, #1
 801444e:	9303      	str	r3, [sp, #12]
    unsigned i, max_pos = HDR_TEST_MPEG1(hdr) ? 7 : 64;
 8014450:	2a00      	cmp	r2, #0
 8014452:	bf0c      	ite	eq
 8014454:	f04f 0b40 	moveq.w	fp, #64	@ 0x40
 8014458:	f04f 0b07 	movne.w	fp, #7
    for (i = 0; sfb[i]; i++)
 801445c:	f899 4000 	ldrb.w	r4, [r9]
 8014460:	2c00      	cmp	r4, #0
 8014462:	f43f af4d 	beq.w	8014300 <mp3dec_decode_frame+0xe68>
 8014466:	f244 3a42 	movw	sl, #17218	@ 0x4342
 801446a:	44ea      	add	sl, sp
 801446c:	f60d 767c 	addw	r6, sp, #3964	@ 0xf7c
 8014470:	2700      	movs	r7, #0
            float kl, kr, s = HDR_TEST_MS_STEREO(hdr) ? 1.41421356f : 1;
 8014472:	eddf 9a8d 	vldr	s19, [pc, #564]	@ 80146a8 <mp3dec_decode_frame+0x1210>
 8014476:	e027      	b.n	80144c8 <mp3dec_decode_frame+0x1030>
                kr = L3_ldexp_q2(1, (ipos + 1) >> 1 << mpeg2_sh);
 8014478:	f108 0001 	add.w	r0, r8, #1
 801447c:	0840      	lsrs	r0, r0, #1
 801447e:	9b03      	ldr	r3, [sp, #12]
 8014480:	4098      	lsls	r0, r3
 8014482:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8014486:	f7fe f941 	bl	801270c <L3_ldexp_q2>
 801448a:	eef0 7a40 	vmov.f32	s15, s0
                if (ipos & 1)
 801448e:	f018 0f01 	tst.w	r8, #1
 8014492:	d104      	bne.n	801449e <mp3dec_decode_frame+0x1006>
                kr = L3_ldexp_q2(1, (ipos + 1) >> 1 << mpeg2_sh);
 8014494:	eeb0 7a40 	vmov.f32	s14, s0
                kl = 1;
 8014498:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801449c:	e042      	b.n	8014524 <mp3dec_decode_frame+0x108c>
                    kr = 1;
 801449e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80144a2:	e03f      	b.n	8014524 <mp3dec_decode_frame+0x108c>
        } else if (HDR_TEST_MS_STEREO(hdr))
 80144a4:	9b08      	ldr	r3, [sp, #32]
 80144a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80144aa:	f893 380b 	ldrb.w	r3, [r3, #2059]	@ 0x80b
 80144ae:	f013 0f20 	tst.w	r3, #32
 80144b2:	d14f      	bne.n	8014554 <mp3dec_decode_frame+0x10bc>
        left += sfb[i];
 80144b4:	f899 3000 	ldrb.w	r3, [r9]
 80144b8:	eb06 0683 	add.w	r6, r6, r3, lsl #2
    for (i = 0; sfb[i]; i++)
 80144bc:	3701      	adds	r7, #1
 80144be:	f819 4f01 	ldrb.w	r4, [r9, #1]!
 80144c2:	2c00      	cmp	r4, #0
 80144c4:	f43f af1c 	beq.w	8014300 <mp3dec_decode_frame+0xe68>
        unsigned ipos = ist_pos[i];
 80144c8:	f81a 8f01 	ldrb.w	r8, [sl, #1]!
        if ((int)i > max_band[i % 3] && ipos < max_pos)
 80144cc:	4b77      	ldr	r3, [pc, #476]	@ (80146ac <mp3dec_decode_frame+0x1214>)
 80144ce:	fba3 3207 	umull	r3, r2, r3, r7
 80144d2:	f022 0301 	bic.w	r3, r2, #1
 80144d6:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 80144da:	1afb      	subs	r3, r7, r3
 80144dc:	f244 3278 	movw	r2, #17272	@ 0x4378
 80144e0:	446a      	add	r2, sp
 80144e2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80144e6:	4a6f      	ldr	r2, [pc, #444]	@ (80146a4 <mp3dec_decode_frame+0x120c>)
 80144e8:	589b      	ldr	r3, [r3, r2]
 80144ea:	42bb      	cmp	r3, r7
 80144ec:	dada      	bge.n	80144a4 <mp3dec_decode_frame+0x100c>
 80144ee:	45d8      	cmp	r8, fp
 80144f0:	d2d8      	bcs.n	80144a4 <mp3dec_decode_frame+0x100c>
            float kl, kr, s = HDR_TEST_MS_STEREO(hdr) ? 1.41421356f : 1;
 80144f2:	9a08      	ldr	r2, [sp, #32]
 80144f4:	f502 5380 	add.w	r3, r2, #4096	@ 0x1000
 80144f8:	f893 380b 	ldrb.w	r3, [r3, #2059]	@ 0x80b
 80144fc:	f013 0f20 	tst.w	r3, #32
 8014500:	eeb7 9a00 	vmov.f32	s18, #112	@ 0x3f800000  1.0
 8014504:	fe09 9a29 	vseleq.f32	s18, s18, s19
            if (HDR_TEST_MPEG1(hdr))
 8014508:	f502 5380 	add.w	r3, r2, #4096	@ 0x1000
 801450c:	f893 3809 	ldrb.w	r3, [r3, #2057]	@ 0x809
 8014510:	f013 0f08 	tst.w	r3, #8
 8014514:	d0b0      	beq.n	8014478 <mp3dec_decode_frame+0xfe0>
                kl = g_pan[2*ipos];
 8014516:	4b66      	ldr	r3, [pc, #408]	@ (80146b0 <mp3dec_decode_frame+0x1218>)
 8014518:	eb03 02c8 	add.w	r2, r3, r8, lsl #3
 801451c:	edd2 7a00 	vldr	s15, [r2]
                kr = g_pan[2*ipos + 1];
 8014520:	ed92 7a01 	vldr	s14, [r2, #4]
            L3_intensity_stereo_band(left, sfb[i], kl*s, kr*s);
 8014524:	ee67 7a89 	vmul.f32	s15, s15, s18
 8014528:	ee29 9a07 	vmul.f32	s18, s18, s14
    for (i = 0; i < n; i++)
 801452c:	4633      	mov	r3, r6
 801452e:	f506 6210 	add.w	r2, r6, #2304	@ 0x900
 8014532:	eb06 0484 	add.w	r4, r6, r4, lsl #2
        left[i + 576] = left[i]*kr;
 8014536:	ed93 7a00 	vldr	s14, [r3]
 801453a:	ee29 7a07 	vmul.f32	s14, s18, s14
 801453e:	eca2 7a01 	vstmia	r2!, {s14}
        left[i] = left[i]*kl;
 8014542:	ecb3 7a01 	vldmia	r3!, {s14}
 8014546:	ee27 7a27 	vmul.f32	s14, s14, s15
 801454a:	ed03 7a01 	vstr	s14, [r3, #-4]
    for (i = 0; i < n; i++)
 801454e:	42a3      	cmp	r3, r4
 8014550:	d1f1      	bne.n	8014536 <mp3dec_decode_frame+0x109e>
 8014552:	e7af      	b.n	80144b4 <mp3dec_decode_frame+0x101c>
            L3_midside_stereo(left, sfb[i]);
 8014554:	4621      	mov	r1, r4
 8014556:	4630      	mov	r0, r6
 8014558:	f7fe f8f6 	bl	8012748 <L3_midside_stereo>
 801455c:	e7aa      	b.n	80144b4 <mp3dec_decode_frame+0x101c>
        L3_midside_stereo(s->grbuf[0], 576);
 801455e:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8014562:	f60d 707c 	addw	r0, sp, #3964	@ 0xf7c
 8014566:	f7fe f8ef 	bl	8012748 <L3_midside_stereo>
 801456a:	e6c9      	b.n	8014300 <mp3dec_decode_frame+0xe68>
            aa_bands = n_long_bands - 1;
 801456c:	1e65      	subs	r5, r4, #1
            L3_reorder(s->grbuf[ch] + n_long_bands*18, s->syn[0], gr_info->sfbtab + gr_info->n_long_sfb);
 801456e:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 8014572:	eb08 00c3 	add.w	r0, r8, r3, lsl #3
 8014576:	f81a 3c0f 	ldrb.w	r3, [sl, #-15]
 801457a:	f85a 2c1c 	ldr.w	r2, [sl, #-28]
 801457e:	18d1      	adds	r1, r2, r3
    for (;0 != (len = *sfb); sfb += 3, src += 2*len)
 8014580:	f812 c003 	ldrb.w	ip, [r2, r3]
 8014584:	f1bc 0f00 	cmp.w	ip, #0
 8014588:	d057      	beq.n	801463a <mp3dec_decode_frame+0x11a2>
 801458a:	4689      	mov	r9, r1
    float *src = grbuf, *dst = scratch;
 801458c:	4607      	mov	r7, r0
 801458e:	f641 621c 	movw	r2, #7708	@ 0x1e1c
 8014592:	f50d 6380 	add.w	r3, sp, #1024	@ 0x400
 8014596:	441a      	add	r2, r3
 8014598:	9407      	str	r4, [sp, #28]
 801459a:	9509      	str	r5, [sp, #36]	@ 0x24
 801459c:	900a      	str	r0, [sp, #40]	@ 0x28
 801459e:	4660      	mov	r0, ip
 80145a0:	4665      	mov	r5, ip
            *dst++ = src[2*len];
 80145a2:	00c6      	lsls	r6, r0, #3
 80145a4:	f102 030c 	add.w	r3, r2, #12
 80145a8:	4639      	mov	r1, r7
 80145aa:	eb07 0480 	add.w	r4, r7, r0, lsl #2
 80145ae:	eb07 00c0 	add.w	r0, r7, r0, lsl #3
 80145b2:	46ac      	mov	ip, r5
 80145b4:	ea4f 0e85 	mov.w	lr, r5, lsl #2
 80145b8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
            *dst++ = src[0*len];
 80145bc:	ecf1 7a01 	vldmia	r1!, {s15}
 80145c0:	ed43 7a03 	vstr	s15, [r3, #-12]
            *dst++ = src[1*len];
 80145c4:	ecf4 7a01 	vldmia	r4!, {s15}
 80145c8:	ed43 7a02 	vstr	s15, [r3, #-8]
            *dst++ = src[2*len];
 80145cc:	ecf0 7a01 	vldmia	r0!, {s15}
 80145d0:	ed43 7a01 	vstr	s15, [r3, #-4]
        for (i = 0; i < len; i++, src++)
 80145d4:	330c      	adds	r3, #12
 80145d6:	42a9      	cmp	r1, r5
 80145d8:	d1f0      	bne.n	80145bc <mp3dec_decode_frame+0x1124>
 80145da:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 80145de:	eb02 028c 	add.w	r2, r2, ip, lsl #2
    for (;0 != (len = *sfb); sfb += 3, src += 2*len)
 80145e2:	44b6      	add	lr, r6
 80145e4:	4477      	add	r7, lr
 80145e6:	f819 0f03 	ldrb.w	r0, [r9, #3]!
 80145ea:	4605      	mov	r5, r0
 80145ec:	2800      	cmp	r0, #0
 80145ee:	d1d8      	bne.n	80145a2 <mp3dec_decode_frame+0x110a>
 80145f0:	9c07      	ldr	r4, [sp, #28]
 80145f2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80145f4:	980a      	ldr	r0, [sp, #40]	@ 0x28
    memcpy(grbuf, scratch, (dst - scratch)*sizeof(float));
 80145f6:	f641 611c 	movw	r1, #7708	@ 0x1e1c
 80145fa:	f50d 6380 	add.w	r3, sp, #1024	@ 0x400
 80145fe:	4419      	add	r1, r3
 8014600:	1a52      	subs	r2, r2, r1
 8014602:	f00c fec0 	bl	8021386 <memcpy>
        L3_antialias(s->grbuf[ch], aa_bands);
 8014606:	4646      	mov	r6, r8
    for (; nbands > 0; nbands--, grbuf += 18)
 8014608:	2d00      	cmp	r5, #0
 801460a:	f300 80c8 	bgt.w	801479e <mp3dec_decode_frame+0x1306>
        L3_imdct_gr(s->grbuf[ch], h->mdct_overlap[ch], gr_info->block_type, n_long_bands);
 801460e:	9d03      	ldr	r5, [sp, #12]
 8014610:	9b06      	ldr	r3, [sp, #24]
 8014612:	f813 7c11 	ldrb.w	r7, [r3, #-17]
    if (n_long_bands)
 8014616:	bbbc      	cbnz	r4, 8014688 <mp3dec_decode_frame+0x11f0>
    if (block_type == SHORT_BLOCK_TYPE)
 8014618:	2f02      	cmp	r7, #2
 801461a:	d051      	beq.n	80146c0 <mp3dec_decode_frame+0x1228>
        L3_imdct36(grbuf, overlap, g_mdct_window[block_type == STOP_BLOCK_TYPE], 32 - n_long_bands);
 801461c:	2f03      	cmp	r7, #3
 801461e:	bf0c      	ite	eq
 8014620:	2248      	moveq	r2, #72	@ 0x48
 8014622:	2200      	movne	r2, #0
 8014624:	f1c4 0320 	rsb	r3, r4, #32
 8014628:	4922      	ldr	r1, [pc, #136]	@ (80146b4 <mp3dec_decode_frame+0x121c>)
 801462a:	440a      	add	r2, r1
 801462c:	4629      	mov	r1, r5
 801462e:	4630      	mov	r0, r6
 8014630:	f7fe f93c 	bl	80128ac <L3_imdct36>
    for (b = 0, grbuf += 18; b < 32; b += 2, grbuf += 36)
 8014634:	f5ab 6210 	sub.w	r2, fp, #2304	@ 0x900
 8014638:	e06f      	b.n	801471a <mp3dec_decode_frame+0x1282>
    float *src = grbuf, *dst = scratch;
 801463a:	f242 221c 	movw	r2, #8732	@ 0x221c
 801463e:	446a      	add	r2, sp
 8014640:	e7d9      	b.n	80145f6 <mp3dec_decode_frame+0x115e>
    for (; nbands > 0; nbands--, grbuf += 18)
 8014642:	3348      	adds	r3, #72	@ 0x48
 8014644:	4293      	cmp	r3, r2
 8014646:	d0e2      	beq.n	801460e <mp3dec_decode_frame+0x1176>
        for(; i < 8; i++)
 8014648:	4d1b      	ldr	r5, [pc, #108]	@ (80146b8 <mp3dec_decode_frame+0x1220>)
        int aa_bands = 31;
 801464a:	4618      	mov	r0, r3
 801464c:	4619      	mov	r1, r3
        for(; i < 8; i++)
 801464e:	f103 0720 	add.w	r7, r3, #32
            float u = grbuf[18 + i];
 8014652:	edd1 7a00 	vldr	s15, [r1]
            float d = grbuf[17 - i];
 8014656:	ed30 7a01 	vldmdb	r0!, {s14}
            grbuf[18 + i] = u*g_aa[0][i] - d*g_aa[1][i];
 801465a:	ecb5 6a01 	vldmia	r5!, {s12}
 801465e:	edd5 5a07 	vldr	s11, [r5, #28]
 8014662:	ee67 6a86 	vmul.f32	s13, s15, s12
 8014666:	ee27 5a25 	vmul.f32	s10, s14, s11
 801466a:	ee76 6ac5 	vsub.f32	s13, s13, s10
 801466e:	ece1 6a01 	vstmia	r1!, {s13}
            grbuf[17 - i] = u*g_aa[1][i] + d*g_aa[0][i];
 8014672:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8014676:	ee27 7a06 	vmul.f32	s14, s14, s12
 801467a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801467e:	edc0 7a00 	vstr	s15, [r0]
        for(; i < 8; i++)
 8014682:	42b9      	cmp	r1, r7
 8014684:	d1e5      	bne.n	8014652 <mp3dec_decode_frame+0x11ba>
 8014686:	e7dc      	b.n	8014642 <mp3dec_decode_frame+0x11aa>
        L3_imdct36(grbuf, overlap, g_mdct_window[0], n_long_bands);
 8014688:	4623      	mov	r3, r4
 801468a:	4a0a      	ldr	r2, [pc, #40]	@ (80146b4 <mp3dec_decode_frame+0x121c>)
 801468c:	46a9      	mov	r9, r5
 801468e:	4629      	mov	r1, r5
 8014690:	4630      	mov	r0, r6
 8014692:	f7fe f90b 	bl	80128ac <L3_imdct36>
        grbuf += 18*n_long_bands;
 8014696:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 801469a:	eb06 06c3 	add.w	r6, r6, r3, lsl #3
        overlap += 9*n_long_bands;
 801469e:	eb09 0583 	add.w	r5, r9, r3, lsl #2
 80146a2:	e7b9      	b.n	8014618 <mp3dec_decode_frame+0x1180>
 80146a4:	ffffbd04 	.word	0xffffbd04
 80146a8:	3fb504f3 	.word	0x3fb504f3
 80146ac:	aaaaaaab 	.word	0xaaaaaaab
 80146b0:	08023e40 	.word	0x08023e40
 80146b4:	08023d70 	.word	0x08023d70
 80146b8:	08023e00 	.word	0x08023e00
 80146bc:	55555556 	.word	0x55555556
        L3_imdct_short(grbuf, overlap, 32 - n_long_bands);
 80146c0:	f1c4 0420 	rsb	r4, r4, #32
    for (;nbands > 0; nbands--, overlap += 9, grbuf += 18)
 80146c4:	3618      	adds	r6, #24
        memcpy(tmp, grbuf, sizeof(tmp));
 80146c6:	f1a6 0718 	sub.w	r7, r6, #24
 80146ca:	2248      	movs	r2, #72	@ 0x48
 80146cc:	4639      	mov	r1, r7
 80146ce:	a81f      	add	r0, sp, #124	@ 0x7c
 80146d0:	f00c fe59 	bl	8021386 <memcpy>
        memcpy(grbuf, overlap, 6*sizeof(float));
 80146d4:	6828      	ldr	r0, [r5, #0]
 80146d6:	6869      	ldr	r1, [r5, #4]
 80146d8:	68aa      	ldr	r2, [r5, #8]
 80146da:	68eb      	ldr	r3, [r5, #12]
 80146dc:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80146de:	6928      	ldr	r0, [r5, #16]
 80146e0:	6969      	ldr	r1, [r5, #20]
 80146e2:	c703      	stmia	r7!, {r0, r1}
        L3_imdct12(tmp, grbuf + 6, overlap + 6);
 80146e4:	f105 0718 	add.w	r7, r5, #24
 80146e8:	463a      	mov	r2, r7
 80146ea:	4631      	mov	r1, r6
 80146ec:	a81f      	add	r0, sp, #124	@ 0x7c
 80146ee:	f7fe fe55 	bl	801339c <L3_imdct12>
        L3_imdct12(tmp + 1, grbuf + 12, overlap + 6);
 80146f2:	463a      	mov	r2, r7
 80146f4:	f106 0118 	add.w	r1, r6, #24
 80146f8:	9805      	ldr	r0, [sp, #20]
 80146fa:	f7fe fe4f 	bl	801339c <L3_imdct12>
        L3_imdct12(tmp + 2, overlap, overlap + 6);
 80146fe:	463a      	mov	r2, r7
 8014700:	4629      	mov	r1, r5
 8014702:	a821      	add	r0, sp, #132	@ 0x84
 8014704:	f7fe fe4a 	bl	801339c <L3_imdct12>
    for (;nbands > 0; nbands--, overlap += 9, grbuf += 18)
 8014708:	3c01      	subs	r4, #1
 801470a:	3524      	adds	r5, #36	@ 0x24
 801470c:	3648      	adds	r6, #72	@ 0x48
 801470e:	2c00      	cmp	r4, #0
 8014710:	dcd9      	bgt.n	80146c6 <mp3dec_decode_frame+0x122e>
 8014712:	e78f      	b.n	8014634 <mp3dec_decode_frame+0x119c>
    for (b = 0, grbuf += 18; b < 32; b += 2, grbuf += 36)
 8014714:	3290      	adds	r2, #144	@ 0x90
 8014716:	455a      	cmp	r2, fp
 8014718:	d00c      	beq.n	8014734 <mp3dec_decode_frame+0x129c>
        int aa_bands = 31;
 801471a:	4613      	mov	r3, r2
        for (i = 1; i < 18; i += 2)
 801471c:	f102 0148 	add.w	r1, r2, #72	@ 0x48
            grbuf[i] = -grbuf[i];
 8014720:	edd3 7a01 	vldr	s15, [r3, #4]
 8014724:	eef1 7a67 	vneg.f32	s15, s15
 8014728:	edc3 7a01 	vstr	s15, [r3, #4]
        for (i = 1; i < 18; i += 2)
 801472c:	3308      	adds	r3, #8
 801472e:	4299      	cmp	r1, r3
 8014730:	d1f6      	bne.n	8014720 <mp3dec_decode_frame+0x1288>
 8014732:	e7ef      	b.n	8014714 <mp3dec_decode_frame+0x127c>
    for (ch = 0; ch < nch; ch++, gr_info++)
 8014734:	9b04      	ldr	r3, [sp, #16]
 8014736:	3301      	adds	r3, #1
 8014738:	9304      	str	r3, [sp, #16]
 801473a:	f10a 0a1c 	add.w	sl, sl, #28
 801473e:	f50b 6b10 	add.w	fp, fp, #2304	@ 0x900
 8014742:	f508 6810 	add.w	r8, r8, #2304	@ 0x900
 8014746:	9a03      	ldr	r2, [sp, #12]
 8014748:	f502 6290 	add.w	r2, r2, #1152	@ 0x480
 801474c:	9203      	str	r2, [sp, #12]
 801474e:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8014750:	429a      	cmp	r2, r3
 8014752:	d02d      	beq.n	80147b0 <mp3dec_decode_frame+0x1318>
        int n_long_bands = (gr_info->mixed_block_flag ? 2 : 0) << (int)(HDR_GET_MY_SAMPLE_RATE(h->header) == 2);
 8014754:	f8cd a018 	str.w	sl, [sp, #24]
 8014758:	9b08      	ldr	r3, [sp, #32]
 801475a:	f503 5180 	add.w	r1, r3, #4096	@ 0x1000
 801475e:	f891 2809 	ldrb.w	r2, [r1, #2057]	@ 0x809
 8014762:	f81a 4c10 	ldrb.w	r4, [sl, #-16]
 8014766:	3c00      	subs	r4, #0
 8014768:	bf18      	it	ne
 801476a:	2401      	movne	r4, #1
 801476c:	0064      	lsls	r4, r4, #1
 801476e:	f3c2 03c0 	ubfx	r3, r2, #3, #1
 8014772:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8014776:	4413      	add	r3, r2
 8014778:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 801477c:	f891 280a 	ldrb.w	r2, [r1, #2058]	@ 0x80a
 8014780:	f3c2 0281 	ubfx	r2, r2, #2, #2
 8014784:	4413      	add	r3, r2
 8014786:	2b02      	cmp	r3, #2
 8014788:	bf14      	ite	ne
 801478a:	2300      	movne	r3, #0
 801478c:	2301      	moveq	r3, #1
 801478e:	409c      	lsls	r4, r3
        if (gr_info->n_short_sfb)
 8014790:	f81a 3c0e 	ldrb.w	r3, [sl, #-14]
 8014794:	2b00      	cmp	r3, #0
 8014796:	f47f aee9 	bne.w	801456c <mp3dec_decode_frame+0x10d4>
        L3_antialias(s->grbuf[ch], aa_bands);
 801479a:	4646      	mov	r6, r8
        int aa_bands = 31;
 801479c:	251f      	movs	r5, #31
 801479e:	f5ab 6310 	sub.w	r3, fp, #2304	@ 0x900
 80147a2:	f108 0248 	add.w	r2, r8, #72	@ 0x48
 80147a6:	eb05 05c5 	add.w	r5, r5, r5, lsl #3
 80147aa:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 80147ae:	e74b      	b.n	8014648 <mp3dec_decode_frame+0x11b0>
            {
                memset(scratch.grbuf[0], 0, 576*2*sizeof(float));
                L3_decode(dec, &scratch, scratch.gr_info + igr*info->channels, info->channels);
                mp3d_synth_granule(dec->qmf_state, scratch.grbuf[0], 18, info->channels, pcm, scratch.syn[0]);
 80147b0:	f242 231c 	movw	r3, #8732	@ 0x221c
 80147b4:	446b      	add	r3, sp
 80147b6:	9301      	str	r3, [sp, #4]
 80147b8:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 80147ba:	9400      	str	r4, [sp, #0]
 80147bc:	f244 33b0 	movw	r3, #17328	@ 0x43b0
 80147c0:	446b      	add	r3, sp
 80147c2:	681b      	ldr	r3, [r3, #0]
 80147c4:	689b      	ldr	r3, [r3, #8]
 80147c6:	2212      	movs	r2, #18
 80147c8:	f60d 717c 	addw	r1, sp, #3964	@ 0xf7c
 80147cc:	9808      	ldr	r0, [sp, #32]
 80147ce:	f500 6010 	add.w	r0, r0, #2304	@ 0x900
 80147d2:	f7fe fa03 	bl	8012bdc <mp3d_synth_granule>
            for (igr = 0; igr < (HDR_TEST_MPEG1(hdr) ? 2 : 1); igr++, pcm += 576*info->channels)
 80147d6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80147d8:	3301      	adds	r3, #1
 80147da:	930f      	str	r3, [sp, #60]	@ 0x3c
 80147dc:	f244 33b0 	movw	r3, #17328	@ 0x43b0
 80147e0:	446b      	add	r3, sp
 80147e2:	681b      	ldr	r3, [r3, #0]
 80147e4:	689b      	ldr	r3, [r3, #8]
 80147e6:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 80147ea:	eb04 13c3 	add.w	r3, r4, r3, lsl #7
 80147ee:	930e      	str	r3, [sp, #56]	@ 0x38
 80147f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80147f2:	785b      	ldrb	r3, [r3, #1]
 80147f4:	f013 0f08 	tst.w	r3, #8
 80147f8:	bf0c      	ite	eq
 80147fa:	2301      	moveq	r3, #1
 80147fc:	2302      	movne	r3, #2
 80147fe:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8014800:	429a      	cmp	r2, r3
 8014802:	da26      	bge.n	8014852 <mp3dec_decode_frame+0x13ba>
                memset(scratch.grbuf[0], 0, 576*2*sizeof(float));
 8014804:	f44f 5290 	mov.w	r2, #4608	@ 0x1200
 8014808:	2100      	movs	r1, #0
 801480a:	f60d 707c 	addw	r0, sp, #3964	@ 0xf7c
 801480e:	f00c fd23 	bl	8021258 <memset>
                L3_decode(dec, &scratch, scratch.gr_info + igr*info->channels, info->channels);
 8014812:	f244 33b0 	movw	r3, #17328	@ 0x43b0
 8014816:	446b      	add	r3, sp
 8014818:	681b      	ldr	r3, [r3, #0]
 801481a:	689a      	ldr	r2, [r3, #8]
 801481c:	9210      	str	r2, [sp, #64]	@ 0x40
 801481e:	f60d 790c 	addw	r9, sp, #3852	@ 0xf0c
 8014822:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014824:	fb03 f302 	mul.w	r3, r3, r2
 8014828:	ebc3 07c3 	rsb	r7, r3, r3, lsl #3
 801482c:	eb09 0587 	add.w	r5, r9, r7, lsl #2
    for (ch = 0; ch < nch; ch++)
 8014830:	2a00      	cmp	r2, #0
 8014832:	f77f ad58 	ble.w	80142e6 <mp3dec_decode_frame+0xe4e>
 8014836:	f60d 737c 	addw	r3, sp, #3964	@ 0xf7c
 801483a:	9312      	str	r3, [sp, #72]	@ 0x48
 801483c:	f244 331c 	movw	r3, #17180	@ 0x431c
 8014840:	446b      	add	r3, sp
 8014842:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014844:	2300      	movs	r3, #0
 8014846:	9311      	str	r3, [sp, #68]	@ 0x44
 8014848:	9519      	str	r5, [sp, #100]	@ 0x64
 801484a:	f8cd 9068 	str.w	r9, [sp, #104]	@ 0x68
 801484e:	971b      	str	r7, [sp, #108]	@ 0x6c
 8014850:	e50a      	b.n	8014268 <mp3dec_decode_frame+0xdd0>
 8014852:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 8014854:	f8dd a060 	ldr.w	sl, [sp, #96]	@ 0x60
    int pos = (s->bs.pos + 7)/8u;
 8014858:	f8dd 3404 	ldr.w	r3, [sp, #1028]	@ 0x404
 801485c:	3307      	adds	r3, #7
 801485e:	08d9      	lsrs	r1, r3, #3
    int remains = s->bs.limit/8u - pos;
 8014860:	f8dd 4408 	ldr.w	r4, [sp, #1032]	@ 0x408
 8014864:	08e4      	lsrs	r4, r4, #3
 8014866:	eba4 04d3 	sub.w	r4, r4, r3, lsr #3
    if (remains > MAX_BITRESERVOIR_BYTES)
 801486a:	f5b4 7f00 	cmp.w	r4, #512	@ 0x200
 801486e:	db11      	blt.n	8014894 <mp3dec_decode_frame+0x13fc>
        pos += remains - MAX_BITRESERVOIR_BYTES;
 8014870:	f2a4 14ff 	subw	r4, r4, #511	@ 0x1ff
 8014874:	4421      	add	r1, r4
        remains = MAX_BITRESERVOIR_BYTES;
 8014876:	f240 14ff 	movw	r4, #511	@ 0x1ff
        memmove(h->reserv_buf, s->maindata + pos, remains);
 801487a:	4622      	mov	r2, r4
 801487c:	f20d 430c 	addw	r3, sp, #1036	@ 0x40c
 8014880:	4419      	add	r1, r3
 8014882:	4650      	mov	r0, sl
 8014884:	f00c fd7f 	bl	8021386 <memcpy>
    h->reserv = remains;
 8014888:	9b08      	ldr	r3, [sp, #32]
 801488a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801488e:	f8c3 4800 	str.w	r4, [r3, #2048]	@ 0x800
}
 8014892:	e205      	b.n	8014ca0 <mp3dec_decode_frame+0x1808>
    if (remains > 0)
 8014894:	2c00      	cmp	r4, #0
 8014896:	dcf0      	bgt.n	801487a <mp3dec_decode_frame+0x13e2>
 8014898:	e7f6      	b.n	8014888 <mp3dec_decode_frame+0x13f0>
    int nbands, stereo_bands = (mode == MODE_MONO) ? 0 : (mode == MODE_JOINT_STEREO) ? (HDR_GET_STEREO_MODE_EXT(hdr) << 2) + 4 : 32;
 801489a:	089c      	lsrs	r4, r3, #2
 801489c:	f004 040c 	and.w	r4, r4, #12
 80148a0:	3404      	adds	r4, #4
 80148a2:	f7fe beb4 	b.w	801360e <mp3dec_decode_frame+0x176>
 80148a6:	2400      	movs	r4, #0
 80148a8:	f7fe beb1 	b.w	801360e <mp3dec_decode_frame+0x176>
            kbps = 192;
 80148ac:	23c0      	movs	r3, #192	@ 0xc0
        } else if (kbps >= 96 && sample_rate_idx != 1)
 80148ae:	2b5f      	cmp	r3, #95	@ 0x5f
 80148b0:	d904      	bls.n	80148bc <mp3dec_decode_frame+0x1424>
 80148b2:	2e01      	cmp	r6, #1
 80148b4:	d002      	beq.n	80148bc <mp3dec_decode_frame+0x1424>
            nbands = 30;
 80148b6:	271e      	movs	r7, #30
        alloc = g_alloc_L2M1;
 80148b8:	4dc2      	ldr	r5, [pc, #776]	@ (8014bc4 <mp3dec_decode_frame+0x172c>)
 80148ba:	e004      	b.n	80148c6 <mp3dec_decode_frame+0x142e>
        nbands = 27;
 80148bc:	271b      	movs	r7, #27
        alloc = g_alloc_L2M1;
 80148be:	4dc1      	ldr	r5, [pc, #772]	@ (8014bc4 <mp3dec_decode_frame+0x172c>)
 80148c0:	e001      	b.n	80148c6 <mp3dec_decode_frame+0x142e>
        nbands = 30;
 80148c2:	271e      	movs	r7, #30
        alloc = g_alloc_L2M2;
 80148c4:	4dc0      	ldr	r5, [pc, #768]	@ (8014bc8 <mp3dec_decode_frame+0x1730>)
    sci->total_bands = (uint8_t)nbands;
 80148c6:	b2fe      	uxtb	r6, r7
 80148c8:	f88d 637c 	strb.w	r6, [sp, #892]	@ 0x37c
    sci->stereo_bands = (uint8_t)MINIMP3_MIN(stereo_bands, nbands);
 80148cc:	42a7      	cmp	r7, r4
 80148ce:	f280 81fc 	bge.w	8014cca <mp3dec_decode_frame+0x1832>
 80148d2:	f88d 637d 	strb.w	r6, [sp, #893]	@ 0x37d
    for (i = 0; i < sci->total_bands; i++)
 80148d6:	f10d 0b7c 	add.w	fp, sp, #124	@ 0x7c
    sci->stereo_bands = (uint8_t)MINIMP3_MIN(stereo_bands, nbands);
 80148da:	f8cd b010 	str.w	fp, [sp, #16]
    const uint8_t *ba_code_tab = g_bitalloc_code_tab;
 80148de:	f8df 82ec 	ldr.w	r8, [pc, #748]	@ 8014bcc <mp3dec_decode_frame+0x1734>
    int i, k = 0, ba_bits = 0;
 80148e2:	f04f 0900 	mov.w	r9, #0
 80148e6:	f8cd 900c 	str.w	r9, [sp, #12]
    for (i = 0; i < sci->total_bands; i++)
 80148ea:	464c      	mov	r4, r9
 80148ec:	e019      	b.n	8014922 <mp3dec_decode_frame+0x148a>
        ba = ba_code_tab[get_bits(bs, ba_bits)];
 80148ee:	4649      	mov	r1, r9
 80148f0:	f244 306c 	movw	r0, #17260	@ 0x436c
 80148f4:	4468      	add	r0, sp
 80148f6:	f7fd fe1d 	bl	8012534 <get_bits>
 80148fa:	f818 3000 	ldrb.w	r3, [r8, r0]
        sci->bitalloc[2*i] = ba;
 80148fe:	9a04      	ldr	r2, [sp, #16]
 8014900:	9206      	str	r2, [sp, #24]
 8014902:	f882 3302 	strb.w	r3, [r2, #770]	@ 0x302
        if (i < sci->stereo_bands)
 8014906:	42a6      	cmp	r6, r4
 8014908:	dc19      	bgt.n	801493e <mp3dec_decode_frame+0x14a6>
        sci->bitalloc[2*i + 1] = sci->stereo_bands ? ba : 0;
 801490a:	2e00      	cmp	r6, #0
 801490c:	bf08      	it	eq
 801490e:	4633      	moveq	r3, r6
 8014910:	9a06      	ldr	r2, [sp, #24]
 8014912:	f882 3303 	strb.w	r3, [r2, #771]	@ 0x303
    for (i = 0; i < sci->total_bands; i++)
 8014916:	3401      	adds	r4, #1
 8014918:	9b04      	ldr	r3, [sp, #16]
 801491a:	3302      	adds	r3, #2
 801491c:	9304      	str	r3, [sp, #16]
 801491e:	42bc      	cmp	r4, r7
 8014920:	d016      	beq.n	8014950 <mp3dec_decode_frame+0x14b8>
        if (i == k)
 8014922:	9b03      	ldr	r3, [sp, #12]
 8014924:	429c      	cmp	r4, r3
 8014926:	d1e2      	bne.n	80148ee <mp3dec_decode_frame+0x1456>
            k += subband_alloc->band_count;
 8014928:	78ab      	ldrb	r3, [r5, #2]
 801492a:	9a03      	ldr	r2, [sp, #12]
 801492c:	441a      	add	r2, r3
 801492e:	9203      	str	r2, [sp, #12]
            ba_bits = subband_alloc->code_tab_width;
 8014930:	f895 9001 	ldrb.w	r9, [r5, #1]
            ba_code_tab = g_bitalloc_code_tab + subband_alloc->tab_offset;
 8014934:	f815 8b03 	ldrb.w	r8, [r5], #3
 8014938:	4ba4      	ldr	r3, [pc, #656]	@ (8014bcc <mp3dec_decode_frame+0x1734>)
 801493a:	4498      	add	r8, r3
            subband_alloc++;
 801493c:	e7d7      	b.n	80148ee <mp3dec_decode_frame+0x1456>
            ba = ba_code_tab[get_bits(bs, ba_bits)];
 801493e:	4649      	mov	r1, r9
 8014940:	f244 306c 	movw	r0, #17260	@ 0x436c
 8014944:	4468      	add	r0, sp
 8014946:	f7fd fdf5 	bl	8012534 <get_bits>
 801494a:	f818 3000 	ldrb.w	r3, [r8, r0]
 801494e:	e7dc      	b.n	801490a <mp3dec_decode_frame+0x1472>
    for (i = 0; i < 2*sci->total_bands; i++)
 8014950:	ea4f 0947 	mov.w	r9, r7, lsl #1
 8014954:	f20d 347d 	addw	r4, sp, #893	@ 0x37d
        sci->scfcod[i] = sci->bitalloc[i] ? HDR_IS_LAYER_1(hdr) ? 2 : get_bits(bs, 2) : 6;
 8014958:	2706      	movs	r7, #6
 801495a:	2602      	movs	r6, #2
 801495c:	e010      	b.n	8014980 <mp3dec_decode_frame+0x14e8>
 801495e:	4631      	mov	r1, r6
 8014960:	f244 306c 	movw	r0, #17260	@ 0x436c
 8014964:	4468      	add	r0, sp
 8014966:	f7fd fde5 	bl	8012534 <get_bits>
 801496a:	b2c3      	uxtb	r3, r0
 801496c:	e000      	b.n	8014970 <mp3dec_decode_frame+0x14d8>
 801496e:	463b      	mov	r3, r7
 8014970:	f888 3040 	strb.w	r3, [r8, #64]	@ 0x40
    for (i = 0; i < 2*sci->total_bands; i++)
 8014974:	f5a5 7340 	sub.w	r3, r5, #768	@ 0x300
 8014978:	eba3 030b 	sub.w	r3, r3, fp
 801497c:	4599      	cmp	r9, r3
 801497e:	dd0a      	ble.n	8014996 <mp3dec_decode_frame+0x14fe>
        sci->scfcod[i] = sci->bitalloc[i] ? HDR_IS_LAYER_1(hdr) ? 2 : get_bits(bs, 2) : 6;
 8014980:	4625      	mov	r5, r4
 8014982:	3401      	adds	r4, #1
 8014984:	46a0      	mov	r8, r4
 8014986:	7823      	ldrb	r3, [r4, #0]
 8014988:	2b00      	cmp	r3, #0
 801498a:	d0f0      	beq.n	801496e <mp3dec_decode_frame+0x14d6>
 801498c:	9b05      	ldr	r3, [sp, #20]
 801498e:	2b06      	cmp	r3, #6
 8014990:	d1e5      	bne.n	801495e <mp3dec_decode_frame+0x14c6>
 8014992:	4633      	mov	r3, r6
 8014994:	e7ec      	b.n	8014970 <mp3dec_decode_frame+0x14d8>
 8014996:	ab1f      	add	r3, sp, #124	@ 0x7c
 8014998:	af22      	add	r7, sp, #136	@ 0x88
    for (i = 0; i < 2*sci->total_bands; i++)
 801499a:	f203 3202 	addw	r2, r3, #770	@ 0x302
        float s = 0;
 801499e:	ed9f 8a8c 	vldr	s16, [pc, #560]	@ 8014bd0 <mp3dec_decode_frame+0x1738>
    for (i = 0; i < bands; i++)
 80149a2:	498c      	ldr	r1, [pc, #560]	@ (8014bd4 <mp3dec_decode_frame+0x173c>)
 80149a4:	eba1 010b 	sub.w	r1, r1, fp
 80149a8:	f8cd a00c 	str.w	sl, [sp, #12]
 80149ac:	46ca      	mov	sl, r9
 80149ae:	4691      	mov	r9, r2
 80149b0:	e030      	b.n	8014a14 <mp3dec_decode_frame+0x157c>
        int mask = ba ? 4 + ((19 >> scfcod[i]) & 3) : 0;
 80149b2:	4644      	mov	r4, r8
 80149b4:	e03c      	b.n	8014a30 <mp3dec_decode_frame+0x1598>
                int b = get_bits(bs, 6);
 80149b6:	2106      	movs	r1, #6
 80149b8:	f244 306c 	movw	r0, #17260	@ 0x436c
 80149bc:	4468      	add	r0, sp
 80149be:	f7fd fdb9 	bl	8012534 <get_bits>
                s = g_deq_L12[ba*3 - 6 + b % 3]*(1 << 21 >> b/3);
 80149c2:	4a85      	ldr	r2, [pc, #532]	@ (8014bd8 <mp3dec_decode_frame+0x1740>)
 80149c4:	fb82 1200 	smull	r1, r2, r2, r0
 80149c8:	eba2 72e0 	sub.w	r2, r2, r0, asr #31
 80149cc:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 80149d0:	1a43      	subs	r3, r0, r1
 80149d2:	eb08 0148 	add.w	r1, r8, r8, lsl #1
 80149d6:	4419      	add	r1, r3
 80149d8:	4b80      	ldr	r3, [pc, #512]	@ (8014bdc <mp3dec_decode_frame+0x1744>)
 80149da:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80149de:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80149e2:	4111      	asrs	r1, r2
 80149e4:	ee07 1a90 	vmov	s15, r1
 80149e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80149ec:	ed13 7a06 	vldr	s14, [r3, #-24]	@ 0xffffffe8
 80149f0:	ee67 7a87 	vmul.f32	s15, s15, s14
            *scf++ = s;
 80149f4:	ece6 7a01 	vstmia	r6!, {s15}
        for (m = 4; m; m >>= 1)
 80149f8:	106d      	asrs	r5, r5, #1
 80149fa:	42be      	cmp	r6, r7
 80149fc:	d002      	beq.n	8014a04 <mp3dec_decode_frame+0x156c>
            if (mask & m)
 80149fe:	422c      	tst	r4, r5
 8014a00:	d0f8      	beq.n	80149f4 <mp3dec_decode_frame+0x155c>
 8014a02:	e7d8      	b.n	80149b6 <mp3dec_decode_frame+0x151e>
    for (i = 0; i < bands; i++)
 8014a04:	4649      	mov	r1, r9
 8014a06:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8014a0a:	370c      	adds	r7, #12
 8014a0c:	eb09 0301 	add.w	r3, r9, r1
 8014a10:	459a      	cmp	sl, r3
 8014a12:	dd14      	ble.n	8014a3e <mp3dec_decode_frame+0x15a6>
 8014a14:	f1a7 060c 	sub.w	r6, r7, #12
        int ba = *pba++;
 8014a18:	f819 8b01 	ldrb.w	r8, [r9], #1
        int mask = ba ? 4 + ((19 >> scfcod[i]) & 3) : 0;
 8014a1c:	f1b8 0f00 	cmp.w	r8, #0
 8014a20:	d0c7      	beq.n	80149b2 <mp3dec_decode_frame+0x151a>
 8014a22:	f899 303f 	ldrb.w	r3, [r9, #63]	@ 0x3f
 8014a26:	2413      	movs	r4, #19
 8014a28:	411c      	asrs	r4, r3
 8014a2a:	f004 0403 	and.w	r4, r4, #3
 8014a2e:	3404      	adds	r4, #4
        float s = 0;
 8014a30:	eef0 7a48 	vmov.f32	s15, s16
        for (m = 4; m; m >>= 1)
 8014a34:	2504      	movs	r5, #4
 8014a36:	f8cd 9010 	str.w	r9, [sp, #16]
 8014a3a:	4689      	mov	r9, r1
 8014a3c:	e7df      	b.n	80149fe <mp3dec_decode_frame+0x1566>
    for (i = sci->stereo_bands; i < sci->total_bands; i++)
 8014a3e:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8014a42:	f89d 937d 	ldrb.w	r9, [sp, #893]	@ 0x37d
 8014a46:	f89d 637c 	ldrb.w	r6, [sp, #892]	@ 0x37c
 8014a4a:	45b1      	cmp	r9, r6
 8014a4c:	da09      	bge.n	8014a62 <mp3dec_decode_frame+0x15ca>
 8014a4e:	464b      	mov	r3, r9
        sci->bitalloc[2*i + 1] = 0;
 8014a50:	2200      	movs	r2, #0
 8014a52:	a91f      	add	r1, sp, #124	@ 0x7c
 8014a54:	eb01 0143 	add.w	r1, r1, r3, lsl #1
 8014a58:	f881 2303 	strb.w	r2, [r1, #771]	@ 0x303
    for (i = sci->stereo_bands; i < sci->total_bands; i++)
 8014a5c:	3301      	adds	r3, #1
 8014a5e:	42b3      	cmp	r3, r6
 8014a60:	dbf7      	blt.n	8014a52 <mp3dec_decode_frame+0x15ba>
        return 0;
#else /* MINIMP3_ONLY_MP3 */
        L12_scale_info sci[1];
        L12_read_scale_info(hdr, bs_frame, sci);

        memset(scratch.grbuf[0], 0, 576*2*sizeof(float));
 8014a62:	f44f 5290 	mov.w	r2, #4608	@ 0x1200
 8014a66:	2100      	movs	r1, #0
 8014a68:	f60d 707c 	addw	r0, sp, #3964	@ 0xf7c
 8014a6c:	f00c fbf4 	bl	8021258 <memset>
        for (i = 0, igr = 0; igr < 3; igr++)
 8014a70:	ab25      	add	r3, sp, #148	@ 0x94
 8014a72:	9304      	str	r3, [sp, #16]
 8014a74:	f10b 0324 	add.w	r3, fp, #36	@ 0x24
 8014a78:	9306      	str	r3, [sp, #24]
 8014a7a:	f20b 3301 	addw	r3, fp, #769	@ 0x301
 8014a7e:	eb03 0346 	add.w	r3, r3, r6, lsl #1
 8014a82:	9303      	str	r3, [sp, #12]
 8014a84:	2200      	movs	r2, #0
                    unsigned mod = (2 << (ba - 17)) + 1;    /* 3, 5, 9 */
 8014a86:	4614      	mov	r4, r2
 8014a88:	f244 33b0 	movw	r3, #17328	@ 0x43b0
 8014a8c:	446b      	add	r3, sp
 8014a8e:	f8d3 b000 	ldr.w	fp, [r3]
 8014a92:	e07b      	b.n	8014b8c <mp3dec_decode_frame+0x16f4>
 8014a94:	f1a9 0311 	sub.w	r3, r9, #17
 8014a98:	2202      	movs	r2, #2
 8014a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8014a9e:	1c5c      	adds	r4, r3, #1
                    unsigned code = get_bits(bs, mod + 2 - (mod >> 3));  /* 5, 7, 10 */
 8014aa0:	3303      	adds	r3, #3
 8014aa2:	eba3 01d4 	sub.w	r1, r3, r4, lsr #3
 8014aa6:	f244 306c 	movw	r0, #17260	@ 0x436c
 8014aaa:	4468      	add	r0, sp
 8014aac:	f7fd fd42 	bl	8012534 <get_bits>
 8014ab0:	4603      	mov	r3, r0
                    for (k = 0; k < group_size; k++, code /= mod)
 8014ab2:	2f00      	cmp	r7, #0
 8014ab4:	dd12      	ble.n	8014adc <mp3dec_decode_frame+0x1644>
                        dst[k] = (float)((int)(code % mod - mod/2));
 8014ab6:	0865      	lsrs	r5, r4, #1
 8014ab8:	465a      	mov	r2, fp
 8014aba:	9905      	ldr	r1, [sp, #20]
 8014abc:	eb0b 0001 	add.w	r0, fp, r1
 8014ac0:	fbb3 f1f4 	udiv	r1, r3, r4
 8014ac4:	fb04 3311 	mls	r3, r4, r1, r3
 8014ac8:	1b5b      	subs	r3, r3, r5
 8014aca:	ee07 3a90 	vmov	s15, r3
 8014ace:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014ad2:	ece2 7a01 	vstmia	r2!, {s15}
                    for (k = 0; k < group_size; k++, code /= mod)
 8014ad6:	460b      	mov	r3, r1
 8014ad8:	4282      	cmp	r2, r0
 8014ada:	d1f1      	bne.n	8014ac0 <mp3dec_decode_frame+0x1628>
            dst += choff;
 8014adc:	eb0b 0b88 	add.w	fp, fp, r8, lsl #2
            choff = 18 - choff;
 8014ae0:	f1c8 0812 	rsb	r8, r8, #18
        for (i = 0; i < 2*sci->total_bands; i++)
 8014ae4:	9b03      	ldr	r3, [sp, #12]
 8014ae6:	459a      	cmp	sl, r3
 8014ae8:	d022      	beq.n	8014b30 <mp3dec_decode_frame+0x1698>
            int ba = sci->bitalloc[i];
 8014aea:	f81a 9f01 	ldrb.w	r9, [sl, #1]!
            if (ba != 0)
 8014aee:	f1b9 0f00 	cmp.w	r9, #0
 8014af2:	d0f3      	beq.n	8014adc <mp3dec_decode_frame+0x1644>
                if (ba < 17)
 8014af4:	f1b9 0f10 	cmp.w	r9, #16
 8014af8:	dccc      	bgt.n	8014a94 <mp3dec_decode_frame+0x15fc>
                    int half = (1 << (ba - 1)) - 1;
 8014afa:	f109 36ff 	add.w	r6, r9, #4294967295
 8014afe:	2301      	movs	r3, #1
 8014b00:	fa03 f606 	lsl.w	r6, r3, r6
 8014b04:	3e01      	subs	r6, #1
                    for (k = 0; k < group_size; k++)
 8014b06:	2f00      	cmp	r7, #0
 8014b08:	dde8      	ble.n	8014adc <mp3dec_decode_frame+0x1644>
 8014b0a:	465d      	mov	r5, fp
 8014b0c:	2400      	movs	r4, #0
                        dst[k] = (float)((int)get_bits(bs, ba) - half);
 8014b0e:	4649      	mov	r1, r9
 8014b10:	f244 306c 	movw	r0, #17260	@ 0x436c
 8014b14:	4468      	add	r0, sp
 8014b16:	f7fd fd0d 	bl	8012534 <get_bits>
 8014b1a:	1b80      	subs	r0, r0, r6
 8014b1c:	ee07 0a90 	vmov	s15, r0
 8014b20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014b24:	ece5 7a01 	vstmia	r5!, {s15}
                    for (k = 0; k < group_size; k++)
 8014b28:	3401      	adds	r4, #1
 8014b2a:	42a7      	cmp	r7, r4
 8014b2c:	d1ef      	bne.n	8014b0e <mp3dec_decode_frame+0x1676>
 8014b2e:	e7d5      	b.n	8014adc <mp3dec_decode_frame+0x1644>
 8014b30:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8014b32:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8014b34:	f8dd 9034 	ldr.w	r9, [sp, #52]	@ 0x34
    for (j = 0; j < 4; j++)
 8014b38:	9b05      	ldr	r3, [sp, #20]
 8014b3a:	4499      	add	r9, r3
 8014b3c:	3c01      	subs	r4, #1
 8014b3e:	d009      	beq.n	8014b54 <mp3dec_decode_frame+0x16bc>
        float *dst = grbuf + group_size*j;
 8014b40:	46cb      	mov	fp, r9
        for (i = 0; i < 2*sci->total_bands; i++)
 8014b42:	2e00      	cmp	r6, #0
 8014b44:	d0f8      	beq.n	8014b38 <mp3dec_decode_frame+0x16a0>
 8014b46:	f20d 3a7d 	addw	sl, sp, #893	@ 0x37d
                    int half = (1 << (ba - 1)) - 1;
 8014b4a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8014b4c:	960c      	str	r6, [sp, #48]	@ 0x30
 8014b4e:	f8cd 9034 	str.w	r9, [sp, #52]	@ 0x34
 8014b52:	e7ca      	b.n	8014aea <mp3dec_decode_frame+0x1652>
        {
            if (12 == (i += L12_dequantize_granule(scratch.grbuf[0] + i, bs_frame, sci, info->layer | 1)))
 8014b54:	9c07      	ldr	r4, [sp, #28]
 8014b56:	f8dd a024 	ldr.w	sl, [sp, #36]	@ 0x24
 8014b5a:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8014b5e:	f244 33b0 	movw	r3, #17328	@ 0x43b0
 8014b62:	446b      	add	r3, sp
 8014b64:	f8d3 b000 	ldr.w	fp, [r3]
 8014b68:	eb04 0487 	add.w	r4, r4, r7, lsl #2
 8014b6c:	2c0c      	cmp	r4, #12
 8014b6e:	d037      	beq.n	8014be0 <mp3dec_decode_frame+0x1748>
                L12_apply_scf_384(sci, sci->scf + igr, scratch.grbuf[0]);
                mp3d_synth_granule(dec->qmf_state, scratch.grbuf[0], 12, info->channels, pcm, scratch.syn[0]);
                memset(scratch.grbuf[0], 0, 576*2*sizeof(float));
                pcm += 384*info->channels;
            }
            if (bs_frame->pos > bs_frame->limit)
 8014b70:	f244 3370 	movw	r3, #17264	@ 0x4370
 8014b74:	446b      	add	r3, sp
 8014b76:	681b      	ldr	r3, [r3, #0]
 8014b78:	4553      	cmp	r3, sl
 8014b7a:	f300 8089 	bgt.w	8014c90 <mp3dec_decode_frame+0x17f8>
        for (i = 0, igr = 0; igr < 3; igr++)
 8014b7e:	9b04      	ldr	r3, [sp, #16]
 8014b80:	3304      	adds	r3, #4
 8014b82:	9304      	str	r3, [sp, #16]
 8014b84:	9a06      	ldr	r2, [sp, #24]
 8014b86:	4293      	cmp	r3, r2
 8014b88:	f000 8089 	beq.w	8014c9e <mp3dec_decode_frame+0x1806>
            if (12 == (i += L12_dequantize_granule(scratch.grbuf[0] + i, bs_frame, sci, info->layer | 1)))
 8014b8c:	f8db 7010 	ldr.w	r7, [fp, #16]
 8014b90:	f047 0701 	orr.w	r7, r7, #1
    for (j = 0; j < 4; j++)
 8014b94:	00bb      	lsls	r3, r7, #2
 8014b96:	9305      	str	r3, [sp, #20]
 8014b98:	f204 23df 	addw	r3, r4, #735	@ 0x2df
 8014b9c:	f50d 6280 	add.w	r2, sp, #1024	@ 0x400
 8014ba0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
            if (12 == (i += L12_dequantize_granule(scratch.grbuf[0] + i, bs_frame, sci, info->layer | 1)))
 8014ba4:	2504      	movs	r5, #4
    int i, j, k, choff = 576;
 8014ba6:	f44f 7810 	mov.w	r8, #576	@ 0x240
                    unsigned code = get_bits(bs, mod + 2 - (mod >> 3));  /* 5, 7, 10 */
 8014baa:	9407      	str	r4, [sp, #28]
 8014bac:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 8014bb0:	462c      	mov	r4, r5
 8014bb2:	f8cd 9028 	str.w	r9, [sp, #40]	@ 0x28
 8014bb6:	4699      	mov	r9, r3
 8014bb8:	f244 33b0 	movw	r3, #17328	@ 0x43b0
 8014bbc:	446b      	add	r3, sp
 8014bbe:	f8c3 b000 	str.w	fp, [r3]
 8014bc2:	e7bd      	b.n	8014b40 <mp3dec_decode_frame+0x16a8>
 8014bc4:	08023c98 	.word	0x08023c98
 8014bc8:	08023ca4 	.word	0x08023ca4
 8014bcc:	08023cb4 	.word	0x08023cb4
 8014bd0:	00000000 	.word	0x00000000
 8014bd4:	fffffcfe 	.word	0xfffffcfe
 8014bd8:	55555556 	.word	0x55555556
 8014bdc:	08023bb8 	.word	0x08023bb8
    memcpy(dst + 576 + sci->stereo_bands*18, dst + sci->stereo_bands*18, (sci->total_bands - sci->stereo_bands)*18*sizeof(float));
 8014be0:	eb09 01c9 	add.w	r1, r9, r9, lsl #3
 8014be4:	00c9      	lsls	r1, r1, #3
 8014be6:	f501 6010 	add.w	r0, r1, #2304	@ 0x900
 8014bea:	eba6 0209 	sub.w	r2, r6, r9
 8014bee:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 8014bf2:	00d2      	lsls	r2, r2, #3
 8014bf4:	f60d 737c 	addw	r3, sp, #3964	@ 0xf7c
 8014bf8:	4419      	add	r1, r3
 8014bfa:	4418      	add	r0, r3
 8014bfc:	f00c fbc3 	bl	8021386 <memcpy>
    for (i = 0; i < sci->total_bands; i++, dst += 18, scf += 6)
 8014c00:	b326      	cbz	r6, 8014c4c <mp3dec_decode_frame+0x17b4>
 8014c02:	f50d 6380 	add.w	r3, sp, #1024	@ 0x400
 8014c06:	f60d 71ac 	addw	r1, sp, #4012	@ 0xfac
 8014c0a:	eb06 0546 	add.w	r5, r6, r6, lsl #1
 8014c0e:	9c04      	ldr	r4, [sp, #16]
 8014c10:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8014c14:	f603 307c 	addw	r0, r3, #2940	@ 0xb7c
            dst[k + 0]   *= scf[0];
 8014c18:	ed54 6a06 	vldr	s13, [r4, #-24]	@ 0xffffffe8
            dst[k + 576] *= scf[3];
 8014c1c:	ed14 7a03 	vldr	s14, [r4, #-12]
 8014c20:	4603      	mov	r3, r0
 8014c22:	f500 6210 	add.w	r2, r0, #2304	@ 0x900
            dst[k + 0]   *= scf[0];
 8014c26:	edd3 7a00 	vldr	s15, [r3]
 8014c2a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8014c2e:	ece3 7a01 	vstmia	r3!, {s15}
            dst[k + 576] *= scf[3];
 8014c32:	edd2 7a00 	vldr	s15, [r2]
 8014c36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014c3a:	ece2 7a01 	vstmia	r2!, {s15}
        for (k = 0; k < 12; k++)
 8014c3e:	428b      	cmp	r3, r1
 8014c40:	d1f1      	bne.n	8014c26 <mp3dec_decode_frame+0x178e>
    for (i = 0; i < sci->total_bands; i++, dst += 18, scf += 6)
 8014c42:	3048      	adds	r0, #72	@ 0x48
 8014c44:	3418      	adds	r4, #24
 8014c46:	3148      	adds	r1, #72	@ 0x48
 8014c48:	42ac      	cmp	r4, r5
 8014c4a:	d1e5      	bne.n	8014c18 <mp3dec_decode_frame+0x1780>
                mp3d_synth_granule(dec->qmf_state, scratch.grbuf[0], 12, info->channels, pcm, scratch.syn[0]);
 8014c4c:	f60d 747c 	addw	r4, sp, #3964	@ 0xf7c
 8014c50:	f641 631c 	movw	r3, #7708	@ 0x1e1c
 8014c54:	f50d 6280 	add.w	r2, sp, #1024	@ 0x400
 8014c58:	4413      	add	r3, r2
 8014c5a:	9301      	str	r3, [sp, #4]
 8014c5c:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 8014c5e:	9500      	str	r5, [sp, #0]
 8014c60:	f8db 3008 	ldr.w	r3, [fp, #8]
 8014c64:	220c      	movs	r2, #12
 8014c66:	4621      	mov	r1, r4
 8014c68:	9808      	ldr	r0, [sp, #32]
 8014c6a:	f500 6010 	add.w	r0, r0, #2304	@ 0x900
 8014c6e:	f7fd ffb5 	bl	8012bdc <mp3d_synth_granule>
                memset(scratch.grbuf[0], 0, 576*2*sizeof(float));
 8014c72:	f44f 5290 	mov.w	r2, #4608	@ 0x1200
 8014c76:	2100      	movs	r1, #0
 8014c78:	4620      	mov	r0, r4
 8014c7a:	f00c faed 	bl	8021258 <memset>
                pcm += 384*info->channels;
 8014c7e:	f8db 3008 	ldr.w	r3, [fp, #8]
 8014c82:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8014c86:	eb05 2303 	add.w	r3, r5, r3, lsl #8
 8014c8a:	930e      	str	r3, [sp, #56]	@ 0x38
                i = 0;
 8014c8c:	2400      	movs	r4, #0
 8014c8e:	e76f      	b.n	8014b70 <mp3dec_decode_frame+0x16d8>
    dec->header[0] = 0;
 8014c90:	9b08      	ldr	r3, [sp, #32]
 8014c92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014c96:	2000      	movs	r0, #0
 8014c98:	f883 0808 	strb.w	r0, [r3, #2056]	@ 0x808
            {
                mp3dec_init(dec);
                return 0;
 8014c9c:	e009      	b.n	8014cb2 <mp3dec_decode_frame+0x181a>
    int i = 0, igr, frame_size = 0, success = 1;
 8014c9e:	2601      	movs	r6, #1
            }
        }
#endif /* MINIMP3_ONLY_MP3 */
    }
    return success*hdr_frame_samples(dec->header);
 8014ca0:	f641 0008 	movw	r0, #6152	@ 0x1808
 8014ca4:	9b08      	ldr	r3, [sp, #32]
 8014ca6:	4403      	add	r3, r0
 8014ca8:	4618      	mov	r0, r3
 8014caa:	f7fd fcef 	bl	801268c <hdr_frame_samples>
 8014cae:	fb06 f000 	mul.w	r0, r6, r0
}
 8014cb2:	f50d 4d86 	add.w	sp, sp, #17152	@ 0x4300
 8014cb6:	b01f      	add	sp, #124	@ 0x7c
 8014cb8:	ecbd 8b04 	vpop	{d8-d9}
 8014cbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    sci->total_bands = (uint8_t)nbands;
 8014cc0:	2320      	movs	r3, #32
 8014cc2:	f88d 337c 	strb.w	r3, [sp, #892]	@ 0x37c
        alloc = g_alloc_L1;
 8014cc6:	4d0e      	ldr	r5, [pc, #56]	@ (8014d00 <mp3dec_decode_frame+0x1868>)
        nbands = 32;
 8014cc8:	461f      	mov	r7, r3
    sci->stereo_bands = (uint8_t)MINIMP3_MIN(stereo_bands, nbands);
 8014cca:	b2e6      	uxtb	r6, r4
 8014ccc:	e601      	b.n	80148d2 <mp3dec_decode_frame+0x143a>
        if (!frame_size || i + frame_size > mp3_bytes)
 8014cce:	9f06      	ldr	r7, [sp, #24]
 8014cd0:	45d9      	cmp	r9, fp
 8014cd2:	da09      	bge.n	8014ce8 <mp3dec_decode_frame+0x1850>
                return i;
 8014cd4:	f04f 0900 	mov.w	r9, #0
            info->frame_bytes = i;
 8014cd8:	f244 33b0 	movw	r3, #17328	@ 0x43b0
 8014cdc:	446b      	add	r3, sp
 8014cde:	681b      	ldr	r3, [r3, #0]
 8014ce0:	f8c3 9000 	str.w	r9, [r3]
            return 0;
 8014ce4:	2000      	movs	r0, #0
 8014ce6:	e7e4      	b.n	8014cb2 <mp3dec_decode_frame+0x181a>
        i = mp3d_find_frame(mp3, mp3_bytes, &dec->free_format_bytes, &frame_size);
 8014ce8:	f04f 0a00 	mov.w	sl, #0
 8014cec:	f7fe bc26 	b.w	801353c <mp3dec_decode_frame+0xa4>
        memset(dec, 0, sizeof(mp3dec_t));
 8014cf0:	f641 220c 	movw	r2, #6668	@ 0x1a0c
 8014cf4:	2100      	movs	r1, #0
 8014cf6:	9808      	ldr	r0, [sp, #32]
 8014cf8:	f00c faae 	bl	8021258 <memset>
    for (i = 0; i < mp3_bytes - HDR_SIZE; i++, mp3++)
 8014cfc:	e7ec      	b.n	8014cd8 <mp3dec_decode_frame+0x1840>
 8014cfe:	bf00      	nop
 8014d00:	08023cb0 	.word	0x08023cb0

08014d04 <HAL_SAI_TxHalfCpltCallback>:
ALIGN_32BYTES(uint32_t dummy[4] __attribute__((section(".my_nocache_section"))));
ALIGN_32BYTES(int16_t  sai_buf[PLAY_BUF_SAMPLES] __attribute__((section(".my_nocache_section"))));
volatile uint16_t buf_state;

void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai){
	if(hsai == p_B1){
 8014d04:	4b04      	ldr	r3, [pc, #16]	@ (8014d18 <HAL_SAI_TxHalfCpltCallback+0x14>)
 8014d06:	681b      	ldr	r3, [r3, #0]
 8014d08:	4283      	cmp	r3, r0
 8014d0a:	d000      	beq.n	8014d0e <HAL_SAI_TxHalfCpltCallback+0xa>
		buf_state = 1;
	}
}
 8014d0c:	4770      	bx	lr
		buf_state = 1;
 8014d0e:	4b03      	ldr	r3, [pc, #12]	@ (8014d1c <HAL_SAI_TxHalfCpltCallback+0x18>)
 8014d10:	2201      	movs	r2, #1
 8014d12:	801a      	strh	r2, [r3, #0]
}
 8014d14:	e7fa      	b.n	8014d0c <HAL_SAI_TxHalfCpltCallback+0x8>
 8014d16:	bf00      	nop
 8014d18:	240000c0 	.word	0x240000c0
 8014d1c:	24001b26 	.word	0x24001b26

08014d20 <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai){
	if(hsai == p_B1){
 8014d20:	4b04      	ldr	r3, [pc, #16]	@ (8014d34 <HAL_SAI_TxCpltCallback+0x14>)
 8014d22:	681b      	ldr	r3, [r3, #0]
 8014d24:	4283      	cmp	r3, r0
 8014d26:	d000      	beq.n	8014d2a <HAL_SAI_TxCpltCallback+0xa>
		buf_state = 2;
	}
}
 8014d28:	4770      	bx	lr
		buf_state = 2;
 8014d2a:	4b03      	ldr	r3, [pc, #12]	@ (8014d38 <HAL_SAI_TxCpltCallback+0x18>)
 8014d2c:	2202      	movs	r2, #2
 8014d2e:	801a      	strh	r2, [r3, #0]
}
 8014d30:	e7fa      	b.n	8014d28 <HAL_SAI_TxCpltCallback+0x8>
 8014d32:	bf00      	nop
 8014d34:	240000c0 	.word	0x240000c0
 8014d38:	24001b26 	.word	0x24001b26

08014d3c <v_MP3_Init>:
    dec->header[0] = 0;
 8014d3c:	4b02      	ldr	r3, [pc, #8]	@ (8014d48 <v_MP3_Init+0xc>)
 8014d3e:	2200      	movs	r2, #0
 8014d40:	f883 2808 	strb.w	r2, [r3, #2056]	@ 0x808
		"33.mp3",
};

void v_MP3_Init(){
	mp3dec_init(&mp3dec);
}
 8014d44:	4770      	bx	lr
 8014d46:	bf00      	nop
 8014d48:	2400817c 	.word	0x2400817c

08014d4c <i_MP3_Start>:

#if MP3_ADD_DELAY

static int i_spk_open;
static uint32_t u32_spk_timRef;
int i_MP3_Start(uint16_t u16_mp3_num){
 8014d4c:	b570      	push	{r4, r5, r6, lr}
 8014d4e:	4604      	mov	r4, r0
	memset(dummy, 0, sizeof(dummy));
 8014d50:	4e1f      	ldr	r6, [pc, #124]	@ (8014dd0 <i_MP3_Start+0x84>)
 8014d52:	2500      	movs	r5, #0
 8014d54:	6035      	str	r5, [r6, #0]
 8014d56:	6075      	str	r5, [r6, #4]
 8014d58:	60b5      	str	r5, [r6, #8]
 8014d5a:	60f5      	str	r5, [r6, #12]
	memset(sai_buf, 0, sizeof(sai_buf));
 8014d5c:	f44f 5290 	mov.w	r2, #4608	@ 0x1200
 8014d60:	4629      	mov	r1, r5
 8014d62:	481c      	ldr	r0, [pc, #112]	@ (8014dd4 <i_MP3_Start+0x88>)
 8014d64:	f00c fa78 	bl	8021258 <memset>
	HAL_SAI_Transmit_DMA(p_A1, (uint8_t*)dummy, sizeof(dummy) / 2);
 8014d68:	2208      	movs	r2, #8
 8014d6a:	4631      	mov	r1, r6
 8014d6c:	4b1a      	ldr	r3, [pc, #104]	@ (8014dd8 <i_MP3_Start+0x8c>)
 8014d6e:	6818      	ldr	r0, [r3, #0]
 8014d70:	f7f6 ff6c 	bl	800bc4c <HAL_SAI_Transmit_DMA>

	//	SD	//
	mp3_offset = 0;
 8014d74:	4b19      	ldr	r3, [pc, #100]	@ (8014ddc <i_MP3_Start+0x90>)
 8014d76:	601d      	str	r5, [r3, #0]
	mp3_end = false;
 8014d78:	4b19      	ldr	r3, [pc, #100]	@ (8014de0 <i_MP3_Start+0x94>)
 8014d7a:	701d      	strb	r5, [r3, #0]

	if(b_IsMountSD() == false){
 8014d7c:	f005 f862 	bl	8019e44 <b_IsMountSD>
 8014d80:	b318      	cbz	r0, 8014dca <i_MP3_Start+0x7e>
		return - 1;
	}
	u16_mp3_num -= 1;
 8014d82:	1e60      	subs	r0, r4, #1
 8014d84:	b280      	uxth	r0, r0
	if(u16_mp3_num >= 33){return false;}
 8014d86:	2820      	cmp	r0, #32
 8014d88:	d901      	bls.n	8014d8e <i_MP3_Start+0x42>
 8014d8a:	2000      	movs	r0, #0
	//speaker open
	HAL_GPIO_WritePin(DO_AUDIO_SHDN_GPIO_Port, DO_AUDIO_SHDN_Pin, GPIO_PIN_SET);
	i_spk_open = 1;
	u32_spk_timRef = u32_Tim_1msGet();
	return 0;
}
 8014d8c:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT retFile = f_open(&mp3File, mp3_list[u16_mp3_num], FA_READ);
 8014d8e:	2201      	movs	r2, #1
 8014d90:	4b14      	ldr	r3, [pc, #80]	@ (8014de4 <i_MP3_Start+0x98>)
 8014d92:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 8014d96:	4814      	ldr	r0, [pc, #80]	@ (8014de8 <i_MP3_Start+0x9c>)
 8014d98:	f003 fae6 	bl	8018368 <f_open>
	if(retFile != FR_OK){
 8014d9c:	b980      	cbnz	r0, 8014dc0 <i_MP3_Start+0x74>
		b_file_open = true;
 8014d9e:	2401      	movs	r4, #1
 8014da0:	4b12      	ldr	r3, [pc, #72]	@ (8014dec <i_MP3_Start+0xa0>)
 8014da2:	701c      	strb	r4, [r3, #0]
	HAL_GPIO_WritePin(DO_AUDIO_SHDN_GPIO_Port, DO_AUDIO_SHDN_Pin, GPIO_PIN_SET);
 8014da4:	4622      	mov	r2, r4
 8014da6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8014daa:	4811      	ldr	r0, [pc, #68]	@ (8014df0 <i_MP3_Start+0xa4>)
 8014dac:	f7f2 fa70 	bl	8007290 <HAL_GPIO_WritePin>
	i_spk_open = 1;
 8014db0:	4b10      	ldr	r3, [pc, #64]	@ (8014df4 <i_MP3_Start+0xa8>)
 8014db2:	601c      	str	r4, [r3, #0]
	u32_spk_timRef = u32_Tim_1msGet();
 8014db4:	f005 f8cc 	bl	8019f50 <u32_Tim_1msGet>
 8014db8:	4b0f      	ldr	r3, [pc, #60]	@ (8014df8 <i_MP3_Start+0xac>)
 8014dba:	6018      	str	r0, [r3, #0]
	return 0;
 8014dbc:	2000      	movs	r0, #0
 8014dbe:	e7e5      	b.n	8014d8c <i_MP3_Start+0x40>
		b_file_open = false;
 8014dc0:	4b0a      	ldr	r3, [pc, #40]	@ (8014dec <i_MP3_Start+0xa0>)
 8014dc2:	701d      	strb	r5, [r3, #0]
		return -1;
 8014dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8014dc8:	e7e0      	b.n	8014d8c <i_MP3_Start+0x40>
		return - 1;
 8014dca:	f04f 30ff 	mov.w	r0, #4294967295
 8014dce:	e7dd      	b.n	8014d8c <i_MP3_Start+0x40>
 8014dd0:	30006400 	.word	0x30006400
 8014dd4:	30005200 	.word	0x30005200
 8014dd8:	240000c4 	.word	0x240000c4
 8014ddc:	24001b20 	.word	0x24001b20
 8014de0:	24001b1c 	.word	0x24001b1c
 8014de4:	2400003c 	.word	0x2400003c
 8014de8:	24001b30 	.word	0x24001b30
 8014dec:	24001b24 	.word	0x24001b24
 8014df0:	58021000 	.word	0x58021000
 8014df4:	24001b14 	.word	0x24001b14
 8014df8:	24001b10 	.word	0x24001b10

08014dfc <i_MP3_Stop>:

int i_MP3_Stop(){
 8014dfc:	b508      	push	{r3, lr}
	memset(sai_buf, 0, sizeof(sai_buf));
 8014dfe:	f44f 5290 	mov.w	r2, #4608	@ 0x1200
 8014e02:	2100      	movs	r1, #0
 8014e04:	4822      	ldr	r0, [pc, #136]	@ (8014e90 <i_MP3_Stop+0x94>)
 8014e06:	f00c fa27 	bl	8021258 <memset>
	//speaker close
	HAL_GPIO_WritePin(DO_AUDIO_SHDN_GPIO_Port, DO_AUDIO_SHDN_Pin, GPIO_PIN_RESET);
 8014e0a:	2200      	movs	r2, #0
 8014e0c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8014e10:	4820      	ldr	r0, [pc, #128]	@ (8014e94 <i_MP3_Stop+0x98>)
 8014e12:	f7f2 fa3d 	bl	8007290 <HAL_GPIO_WritePin>

	//HAL_DMA_Abort(p_A1->hdmatx);
	HAL_SAI_DMAStop(p_A1);
 8014e16:	4b20      	ldr	r3, [pc, #128]	@ (8014e98 <i_MP3_Stop+0x9c>)
 8014e18:	6818      	ldr	r0, [r3, #0]
 8014e1a:	f7f6 fe61 	bl	800bae0 <HAL_SAI_DMAStop>
	HAL_SAI_DMAStop(p_B1);
 8014e1e:	4b1f      	ldr	r3, [pc, #124]	@ (8014e9c <i_MP3_Stop+0xa0>)
 8014e20:	6818      	ldr	r0, [r3, #0]
 8014e22:	f7f6 fe5d 	bl	800bae0 <HAL_SAI_DMAStop>

	__HAL_DMA_CLEAR_FLAG(&hdma_sai1_b, DMA_FLAG_TCIF1_5 | DMA_FLAG_HTIF1_5 | DMA_FLAG_TEIF1_5 | DMA_FLAG_DMEIF1_5);
 8014e26:	4b1e      	ldr	r3, [pc, #120]	@ (8014ea0 <i_MP3_Stop+0xa4>)
 8014e28:	681b      	ldr	r3, [r3, #0]
 8014e2a:	4a1e      	ldr	r2, [pc, #120]	@ (8014ea4 <i_MP3_Stop+0xa8>)
 8014e2c:	4293      	cmp	r3, r2
 8014e2e:	d90a      	bls.n	8014e46 <i_MP3_Stop+0x4a>
 8014e30:	4b1d      	ldr	r3, [pc, #116]	@ (8014ea8 <i_MP3_Stop+0xac>)
 8014e32:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8014e36:	605a      	str	r2, [r3, #4]

	if(b_file_open){
 8014e38:	4b1c      	ldr	r3, [pc, #112]	@ (8014eac <i_MP3_Stop+0xb0>)
 8014e3a:	781b      	ldrb	r3, [r3, #0]
 8014e3c:	bb03      	cbnz	r3, 8014e80 <i_MP3_Stop+0x84>
		f_close(&mp3File);
		b_file_open = false;
	}
	mp3_end = false;
 8014e3e:	2000      	movs	r0, #0
 8014e40:	4b1b      	ldr	r3, [pc, #108]	@ (8014eb0 <i_MP3_Stop+0xb4>)
 8014e42:	7018      	strb	r0, [r3, #0]
	return 0;
}
 8014e44:	bd08      	pop	{r3, pc}
	__HAL_DMA_CLEAR_FLAG(&hdma_sai1_b, DMA_FLAG_TCIF1_5 | DMA_FLAG_HTIF1_5 | DMA_FLAG_TEIF1_5 | DMA_FLAG_DMEIF1_5);
 8014e46:	4a1b      	ldr	r2, [pc, #108]	@ (8014eb4 <i_MP3_Stop+0xb8>)
 8014e48:	4293      	cmp	r3, r2
 8014e4a:	d904      	bls.n	8014e56 <i_MP3_Stop+0x5a>
 8014e4c:	4b1a      	ldr	r3, [pc, #104]	@ (8014eb8 <i_MP3_Stop+0xbc>)
 8014e4e:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8014e52:	60da      	str	r2, [r3, #12]
 8014e54:	e7f0      	b.n	8014e38 <i_MP3_Stop+0x3c>
 8014e56:	4a19      	ldr	r2, [pc, #100]	@ (8014ebc <i_MP3_Stop+0xc0>)
 8014e58:	4293      	cmp	r3, r2
 8014e5a:	d904      	bls.n	8014e66 <i_MP3_Stop+0x6a>
 8014e5c:	4b16      	ldr	r3, [pc, #88]	@ (8014eb8 <i_MP3_Stop+0xbc>)
 8014e5e:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8014e62:	609a      	str	r2, [r3, #8]
 8014e64:	e7e8      	b.n	8014e38 <i_MP3_Stop+0x3c>
 8014e66:	4a16      	ldr	r2, [pc, #88]	@ (8014ec0 <i_MP3_Stop+0xc4>)
 8014e68:	4293      	cmp	r3, r2
 8014e6a:	d904      	bls.n	8014e76 <i_MP3_Stop+0x7a>
 8014e6c:	4b15      	ldr	r3, [pc, #84]	@ (8014ec4 <i_MP3_Stop+0xc8>)
 8014e6e:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8014e72:	60da      	str	r2, [r3, #12]
 8014e74:	e7e0      	b.n	8014e38 <i_MP3_Stop+0x3c>
 8014e76:	4b13      	ldr	r3, [pc, #76]	@ (8014ec4 <i_MP3_Stop+0xc8>)
 8014e78:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8014e7c:	609a      	str	r2, [r3, #8]
 8014e7e:	e7db      	b.n	8014e38 <i_MP3_Stop+0x3c>
		f_close(&mp3File);
 8014e80:	4811      	ldr	r0, [pc, #68]	@ (8014ec8 <i_MP3_Stop+0xcc>)
 8014e82:	f003 fcd0 	bl	8018826 <f_close>
		b_file_open = false;
 8014e86:	4b09      	ldr	r3, [pc, #36]	@ (8014eac <i_MP3_Stop+0xb0>)
 8014e88:	2200      	movs	r2, #0
 8014e8a:	701a      	strb	r2, [r3, #0]
 8014e8c:	e7d7      	b.n	8014e3e <i_MP3_Stop+0x42>
 8014e8e:	bf00      	nop
 8014e90:	30005200 	.word	0x30005200
 8014e94:	58021000 	.word	0x58021000
 8014e98:	240000c4 	.word	0x240000c4
 8014e9c:	240000c0 	.word	0x240000c0
 8014ea0:	24000d14 	.word	0x24000d14
 8014ea4:	400204b8 	.word	0x400204b8
 8014ea8:	58025400 	.word	0x58025400
 8014eac:	24001b24 	.word	0x24001b24
 8014eb0:	24001b1c 	.word	0x24001b1c
 8014eb4:	40020458 	.word	0x40020458
 8014eb8:	40020400 	.word	0x40020400
 8014ebc:	400200b8 	.word	0x400200b8
 8014ec0:	40020058 	.word	0x40020058
 8014ec4:	40020000 	.word	0x40020000
 8014ec8:	24001b30 	.word	0x24001b30

08014ecc <i_MP3_Decode>:



int i_MP3_Decode(){
 8014ecc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014ed0:	b084      	sub	sp, #16
	if(i_spk_open){
 8014ed2:	4b4b      	ldr	r3, [pc, #300]	@ (8015000 <i_MP3_Decode+0x134>)
 8014ed4:	681b      	ldr	r3, [r3, #0]
 8014ed6:	2b00      	cmp	r3, #0
 8014ed8:	d149      	bne.n	8014f6e <i_MP3_Decode+0xa2>
			HAL_SAI_Transmit_DMA(p_B1, (uint8_t*)sai_buf, PLAY_BUF_SAMPLES);
			i_spk_open = 0;
		}
	}
	else{
		if(buf_state != 0){
 8014eda:	4b4a      	ldr	r3, [pc, #296]	@ (8015004 <i_MP3_Decode+0x138>)
 8014edc:	881b      	ldrh	r3, [r3, #0]
 8014ede:	b29b      	uxth	r3, r3
 8014ee0:	2b00      	cmp	r3, #0
 8014ee2:	d075      	beq.n	8014fd0 <i_MP3_Decode+0x104>
			uint32_t dst = (buf_state==1) ? 0 : PLAY_BUF_SAMPLES / 2;
 8014ee4:	4b47      	ldr	r3, [pc, #284]	@ (8015004 <i_MP3_Decode+0x138>)
 8014ee6:	881b      	ldrh	r3, [r3, #0]
 8014ee8:	b29b      	uxth	r3, r3
 8014eea:	2b01      	cmp	r3, #1
 8014eec:	bf14      	ite	ne
 8014eee:	f44f 6590 	movne.w	r5, #1152	@ 0x480
 8014ef2:	2500      	moveq	r5, #0
			buf_state = 0;
 8014ef4:	4b43      	ldr	r3, [pc, #268]	@ (8015004 <i_MP3_Decode+0x138>)
 8014ef6:	2200      	movs	r2, #0
 8014ef8:	801a      	strh	r2, [r3, #0]
			UINT byteRead;
			//if(mp3_end && mp3_remain == 0){break;}
			if(mp3_remain < 512){	//512 -> 384 (
 8014efa:	4b43      	ldr	r3, [pc, #268]	@ (8015008 <i_MP3_Decode+0x13c>)
 8014efc:	681c      	ldr	r4, [r3, #0]
 8014efe:	f5b4 7f00 	cmp.w	r4, #512	@ 0x200
 8014f02:	d347      	bcc.n	8014f94 <i_MP3_Decode+0xc8>
				else{
					//mp3_end = true;
				}
			}

			if(mp3_remain){
 8014f04:	4b40      	ldr	r3, [pc, #256]	@ (8015008 <i_MP3_Decode+0x13c>)
 8014f06:	681c      	ldr	r4, [r3, #0]
				int samples = mp3dec_decode_frame(&mp3dec, &mp3_file[mp3_offset], mp3_remain, mp3_pcm, &mp3_info);
 8014f08:	4f40      	ldr	r7, [pc, #256]	@ (801500c <i_MP3_Decode+0x140>)
 8014f0a:	683e      	ldr	r6, [r7, #0]
 8014f0c:	f8df 8114 	ldr.w	r8, [pc, #276]	@ 8015024 <i_MP3_Decode+0x158>
 8014f10:	f8cd 8000 	str.w	r8, [sp]
 8014f14:	4b3e      	ldr	r3, [pc, #248]	@ (8015010 <i_MP3_Decode+0x144>)
 8014f16:	4622      	mov	r2, r4
 8014f18:	493e      	ldr	r1, [pc, #248]	@ (8015014 <i_MP3_Decode+0x148>)
 8014f1a:	4431      	add	r1, r6
 8014f1c:	483e      	ldr	r0, [pc, #248]	@ (8015018 <i_MP3_Decode+0x14c>)
 8014f1e:	f7fe fabb 	bl	8013498 <mp3dec_decode_frame>
				mp3ReadCnt++;
 8014f22:	4a3e      	ldr	r2, [pc, #248]	@ (801501c <i_MP3_Decode+0x150>)
 8014f24:	6813      	ldr	r3, [r2, #0]
 8014f26:	3301      	adds	r3, #1
 8014f28:	6013      	str	r3, [r2, #0]
				mp3_offset += mp3_info.frame_bytes;
 8014f2a:	f8d8 3000 	ldr.w	r3, [r8]
 8014f2e:	441e      	add	r6, r3
 8014f30:	603e      	str	r6, [r7, #0]
				mp3_remain -= mp3_info.frame_bytes;
 8014f32:	1ae4      	subs	r4, r4, r3
 8014f34:	4a34      	ldr	r2, [pc, #208]	@ (8015008 <i_MP3_Decode+0x13c>)
 8014f36:	6014      	str	r4, [r2, #0]

				//mono : left (0) / right (used)
				for(size_t i = 0; i < samples; i++){
 8014f38:	4602      	mov	r2, r0
 8014f3a:	2800      	cmp	r0, #0
 8014f3c:	d051      	beq.n	8014fe2 <i_MP3_Decode+0x116>
 8014f3e:	4b38      	ldr	r3, [pc, #224]	@ (8015020 <i_MP3_Decode+0x154>)
 8014f40:	4933      	ldr	r1, [pc, #204]	@ (8015010 <i_MP3_Decode+0x144>)
 8014f42:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
					mp3_pcm_mono[2*i] = 0;
 8014f46:	2400      	movs	r4, #0
 8014f48:	801c      	strh	r4, [r3, #0]
					mp3_pcm_mono[2*i + 1] = mp3_pcm[i];
 8014f4a:	f931 0b02 	ldrsh.w	r0, [r1], #2
 8014f4e:	8058      	strh	r0, [r3, #2]
				for(size_t i = 0; i < samples; i++){
 8014f50:	3304      	adds	r3, #4
 8014f52:	4563      	cmp	r3, ip
 8014f54:	d1f8      	bne.n	8014f48 <i_MP3_Decode+0x7c>
				}

				if(samples){
					feed_buffer(dst, mp3_pcm_mono, samples, mp3_info.channels * 2);          // Half 0
 8014f56:	4b33      	ldr	r3, [pc, #204]	@ (8015024 <i_MP3_Decode+0x158>)
    memcpy(&sai_buf[offset_words], pcm, samples * ch * sizeof(int16_t));
 8014f58:	689b      	ldr	r3, [r3, #8]
 8014f5a:	fb03 f202 	mul.w	r2, r3, r2
 8014f5e:	0092      	lsls	r2, r2, #2
 8014f60:	492f      	ldr	r1, [pc, #188]	@ (8015020 <i_MP3_Decode+0x154>)
 8014f62:	4831      	ldr	r0, [pc, #196]	@ (8015028 <i_MP3_Decode+0x15c>)
 8014f64:	eb00 0045 	add.w	r0, r0, r5, lsl #1
 8014f68:	f00c fa0d 	bl	8021386 <memcpy>
}
 8014f6c:	e030      	b.n	8014fd0 <i_MP3_Decode+0x104>
		if(_b_Tim_Is_OVR(u32_Tim_1msGet(), u32_spk_timRef, 100)){
 8014f6e:	f004 ffef 	bl	8019f50 <u32_Tim_1msGet>
 8014f72:	2264      	movs	r2, #100	@ 0x64
 8014f74:	4b2d      	ldr	r3, [pc, #180]	@ (801502c <i_MP3_Decode+0x160>)
 8014f76:	6819      	ldr	r1, [r3, #0]
 8014f78:	f008 fbd6 	bl	801d728 <_b_Tim_Is_OVR>
 8014f7c:	b340      	cbz	r0, 8014fd0 <i_MP3_Decode+0x104>
			HAL_SAI_Transmit_DMA(p_B1, (uint8_t*)sai_buf, PLAY_BUF_SAMPLES);
 8014f7e:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 8014f82:	4929      	ldr	r1, [pc, #164]	@ (8015028 <i_MP3_Decode+0x15c>)
 8014f84:	4b2a      	ldr	r3, [pc, #168]	@ (8015030 <i_MP3_Decode+0x164>)
 8014f86:	6818      	ldr	r0, [r3, #0]
 8014f88:	f7f6 fe60 	bl	800bc4c <HAL_SAI_Transmit_DMA>
			i_spk_open = 0;
 8014f8c:	4b1c      	ldr	r3, [pc, #112]	@ (8015000 <i_MP3_Decode+0x134>)
 8014f8e:	2200      	movs	r2, #0
 8014f90:	601a      	str	r2, [r3, #0]
 8014f92:	e01d      	b.n	8014fd0 <i_MP3_Decode+0x104>
				memmove(mp3_file, mp3_file + mp3_offset, mp3_remain);
 8014f94:	4f1d      	ldr	r7, [pc, #116]	@ (801500c <i_MP3_Decode+0x140>)
 8014f96:	6839      	ldr	r1, [r7, #0]
 8014f98:	4e1e      	ldr	r6, [pc, #120]	@ (8015014 <i_MP3_Decode+0x148>)
 8014f9a:	4622      	mov	r2, r4
 8014f9c:	4431      	add	r1, r6
 8014f9e:	4630      	mov	r0, r6
 8014fa0:	f00c f940 	bl	8021224 <memmove>
				f_read(&mp3File, &mp3_file[mp3_remain], (MP3_FILE_SIZE - mp3_remain), &byteRead);	//SDMMC
 8014fa4:	ab03      	add	r3, sp, #12
 8014fa6:	f5c4 5280 	rsb	r2, r4, #4096	@ 0x1000
 8014faa:	1931      	adds	r1, r6, r4
 8014fac:	4821      	ldr	r0, [pc, #132]	@ (8015034 <i_MP3_Decode+0x168>)
 8014fae:	f003 fb09 	bl	80185c4 <f_read>
				mp3_remain += byteRead;
 8014fb2:	4b15      	ldr	r3, [pc, #84]	@ (8015008 <i_MP3_Decode+0x13c>)
 8014fb4:	681c      	ldr	r4, [r3, #0]
 8014fb6:	9a03      	ldr	r2, [sp, #12]
 8014fb8:	4414      	add	r4, r2
 8014fba:	601c      	str	r4, [r3, #0]
				mp3_offset = 0;
 8014fbc:	2300      	movs	r3, #0
 8014fbe:	603b      	str	r3, [r7, #0]
				if(mp3_remain == MP3_FILE_SIZE)	{mp3_end = false;}
 8014fc0:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
 8014fc4:	d009      	beq.n	8014fda <i_MP3_Decode+0x10e>
			if(mp3_remain){
 8014fc6:	2c00      	cmp	r4, #0
 8014fc8:	d19e      	bne.n	8014f08 <i_MP3_Decode+0x3c>
						//mp3_end = true;
					}
				}
			}
			else{
				mp3_end = true;
 8014fca:	4b1b      	ldr	r3, [pc, #108]	@ (8015038 <i_MP3_Decode+0x16c>)
 8014fcc:	2201      	movs	r2, #1
 8014fce:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	return mp3_end;
 8014fd0:	4b19      	ldr	r3, [pc, #100]	@ (8015038 <i_MP3_Decode+0x16c>)
 8014fd2:	7818      	ldrb	r0, [r3, #0]
}
 8014fd4:	b004      	add	sp, #16
 8014fd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if(mp3_remain == MP3_FILE_SIZE)	{mp3_end = false;}
 8014fda:	4b17      	ldr	r3, [pc, #92]	@ (8015038 <i_MP3_Decode+0x16c>)
 8014fdc:	2200      	movs	r2, #0
 8014fde:	701a      	strb	r2, [r3, #0]
 8014fe0:	e790      	b.n	8014f04 <i_MP3_Decode+0x38>
					if(mp3_info.frame_bytes == 0){
 8014fe2:	b123      	cbz	r3, 8014fee <i_MP3_Decode+0x122>
						etc_cnt++;
 8014fe4:	4a15      	ldr	r2, [pc, #84]	@ (801503c <i_MP3_Decode+0x170>)
 8014fe6:	8813      	ldrh	r3, [r2, #0]
 8014fe8:	3301      	adds	r3, #1
 8014fea:	8013      	strh	r3, [r2, #0]
 8014fec:	e7f0      	b.n	8014fd0 <i_MP3_Decode+0x104>
						memset(&sai_buf[dst], 0, (PLAY_BUF_SAMPLES/2)*2);
 8014fee:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 8014ff2:	2100      	movs	r1, #0
 8014ff4:	480c      	ldr	r0, [pc, #48]	@ (8015028 <i_MP3_Decode+0x15c>)
 8014ff6:	eb00 0045 	add.w	r0, r0, r5, lsl #1
 8014ffa:	f00c f92d 	bl	8021258 <memset>
 8014ffe:	e7e7      	b.n	8014fd0 <i_MP3_Decode+0x104>
 8015000:	24001b14 	.word	0x24001b14
 8015004:	24001b26 	.word	0x24001b26
 8015008:	24001b18 	.word	0x24001b18
 801500c:	24001b20 	.word	0x24001b20
 8015010:	24005f60 	.word	0x24005f60
 8015014:	24002b60 	.word	0x24002b60
 8015018:	2400717c 	.word	0x2400717c
 801501c:	24001b2c 	.word	0x24001b2c
 8015020:	24003b60 	.word	0x24003b60
 8015024:	24007164 	.word	0x24007164
 8015028:	30005200 	.word	0x30005200
 801502c:	24001b10 	.word	0x24001b10
 8015030:	240000c0 	.word	0x240000c0
 8015034:	24001b30 	.word	0x24001b30
 8015038:	24001b1c 	.word	0x24001b1c
 801503c:	24001b28 	.word	0x24001b28

08015040 <i_MP3_ForceStop>:
	}
#endif
	return e_mp3_stat;
}

int i_MP3_ForceStop(){
 8015040:	b508      	push	{r3, lr}
	i_MP3_Stop();
 8015042:	f7ff fedb 	bl	8014dfc <i_MP3_Stop>
	e_mp3_stat = MP3_IDLE;
 8015046:	2000      	movs	r0, #0
 8015048:	4b01      	ldr	r3, [pc, #4]	@ (8015050 <i_MP3_ForceStop+0x10>)
 801504a:	7018      	strb	r0, [r3, #0]
	return e_mp3_stat;
}
 801504c:	bd08      	pop	{r3, pc}
 801504e:	bf00      	nop
 8015050:	24001b0e 	.word	0x24001b0e

08015054 <i_MP3_Is_Ready>:

int i_MP3_Is_Ready(){
	if(e_mp3_stat == MP3_IDLE || e_mp3_stat == MP3_DONE){
 8015054:	4b04      	ldr	r3, [pc, #16]	@ (8015068 <i_MP3_Is_Ready+0x14>)
 8015056:	7818      	ldrb	r0, [r3, #0]
		return 1;
	}
	else{
		return 0;
	}
}
 8015058:	2803      	cmp	r0, #3
 801505a:	bf18      	it	ne
 801505c:	2800      	cmpne	r0, #0
 801505e:	bf0c      	ite	eq
 8015060:	2001      	moveq	r0, #1
 8015062:	2000      	movne	r0, #0
 8015064:	4770      	bx	lr
 8015066:	bf00      	nop
 8015068:	24001b0e 	.word	0x24001b0e

0801506c <i_MP3_Get_Stat>:

int i_MP3_Get_Stat(){
	return e_mp3_stat;
}
 801506c:	4b01      	ldr	r3, [pc, #4]	@ (8015074 <i_MP3_Get_Stat+0x8>)
 801506e:	7818      	ldrb	r0, [r3, #0]
 8015070:	4770      	bx	lr
 8015072:	bf00      	nop
 8015074:	24001b0e 	.word	0x24001b0e

08015078 <i_MP3_Playing>:

int i_MP3_Playing(){
 8015078:	b508      	push	{r3, lr}
#ifdef MP3_BYPASS
	e_mp3_stat = MP3_DONE;
#else
	if(e_mp3_stat == MP3_BUSY || e_mp3_stat == MP3_START){
 801507a:	4b0b      	ldr	r3, [pc, #44]	@ (80150a8 <i_MP3_Playing+0x30>)
 801507c:	781b      	ldrb	r3, [r3, #0]
 801507e:	3b01      	subs	r3, #1
 8015080:	b2db      	uxtb	r3, r3
 8015082:	2b01      	cmp	r3, #1
 8015084:	d902      	bls.n	801508c <i_MP3_Playing+0x14>
			e_mp3_stat = MP3_BUSY;
		}
	}
#endif
	return e_mp3_stat;
}
 8015086:	4b08      	ldr	r3, [pc, #32]	@ (80150a8 <i_MP3_Playing+0x30>)
 8015088:	7818      	ldrb	r0, [r3, #0]
 801508a:	bd08      	pop	{r3, pc}
		if(i_MP3_Decode()){
 801508c:	f7ff ff1e 	bl	8014ecc <i_MP3_Decode>
 8015090:	b918      	cbnz	r0, 801509a <i_MP3_Playing+0x22>
			e_mp3_stat = MP3_BUSY;
 8015092:	4b05      	ldr	r3, [pc, #20]	@ (80150a8 <i_MP3_Playing+0x30>)
 8015094:	2202      	movs	r2, #2
 8015096:	701a      	strb	r2, [r3, #0]
 8015098:	e7f5      	b.n	8015086 <i_MP3_Playing+0xe>
			i_MP3_Stop();
 801509a:	f7ff feaf 	bl	8014dfc <i_MP3_Stop>
			e_mp3_stat = MP3_DONE;
 801509e:	4b02      	ldr	r3, [pc, #8]	@ (80150a8 <i_MP3_Playing+0x30>)
 80150a0:	2203      	movs	r2, #3
 80150a2:	701a      	strb	r2, [r3, #0]
 80150a4:	e7ef      	b.n	8015086 <i_MP3_Playing+0xe>
 80150a6:	bf00      	nop
 80150a8:	24001b0e 	.word	0x24001b0e

080150ac <i_MP3_Begin>:

int i_MP3_Begin(uint16_t u16_num){
 80150ac:	b508      	push	{r3, lr}
#ifdef MP3_BYPASS
	e_mp3_stat = MP3_DONE;
#else
	if(e_mp3_stat == MP3_IDLE || e_mp3_stat == MP3_DONE){
 80150ae:	4b09      	ldr	r3, [pc, #36]	@ (80150d4 <i_MP3_Begin+0x28>)
 80150b0:	781b      	ldrb	r3, [r3, #0]
 80150b2:	b123      	cbz	r3, 80150be <i_MP3_Begin+0x12>
 80150b4:	2b03      	cmp	r3, #3
 80150b6:	d002      	beq.n	80150be <i_MP3_Begin+0x12>
			e_mp3_stat = MP3_ERR;
		}
	}
#endif
	return e_mp3_stat;
}
 80150b8:	4b06      	ldr	r3, [pc, #24]	@ (80150d4 <i_MP3_Begin+0x28>)
 80150ba:	7818      	ldrb	r0, [r3, #0]
 80150bc:	bd08      	pop	{r3, pc}
		if(i_MP3_Start(u16_num) == 0){
 80150be:	f7ff fe45 	bl	8014d4c <i_MP3_Start>
 80150c2:	b918      	cbnz	r0, 80150cc <i_MP3_Begin+0x20>
			e_mp3_stat = MP3_START;
 80150c4:	4b03      	ldr	r3, [pc, #12]	@ (80150d4 <i_MP3_Begin+0x28>)
 80150c6:	2201      	movs	r2, #1
 80150c8:	701a      	strb	r2, [r3, #0]
 80150ca:	e7f5      	b.n	80150b8 <i_MP3_Begin+0xc>
			e_mp3_stat = MP3_ERR;
 80150cc:	4b01      	ldr	r3, [pc, #4]	@ (80150d4 <i_MP3_Begin+0x28>)
 80150ce:	2204      	movs	r2, #4
 80150d0:	701a      	strb	r2, [r3, #0]
 80150d2:	e7f1      	b.n	80150b8 <i_MP3_Begin+0xc>
 80150d4:	24001b0e 	.word	0x24001b0e

080150d8 <CheckAdjacentPixels>:

 static int CheckAdjacentPixels(uint16_t pix1, uint16_t pix2)
 {
     
     int pixPosDif;
     uint16_t lp1 = pix1 >> 5;
 80150d8:	ea4f 1c50 	mov.w	ip, r0, lsr #5
     uint16_t lp2 = pix2 >> 5;
 80150dc:	094a      	lsrs	r2, r1, #5
     uint16_t cp1 = pix1 - (lp1 << 5);
     uint16_t cp2 = pix2 - (lp2 << 5);
     
     pixPosDif = lp1 - lp2;
 80150de:	ebc2 1350 	rsb	r3, r2, r0, lsr #5
     if(pixPosDif > -2 && pixPosDif < 2)
 80150e2:	3301      	adds	r3, #1
 80150e4:	2b02      	cmp	r3, #2
 80150e6:	d80d      	bhi.n	8015104 <CheckAdjacentPixels+0x2c>
     uint16_t cp1 = pix1 - (lp1 << 5);
 80150e8:	eba0 104c 	sub.w	r0, r0, ip, lsl #5
     {
        pixPosDif = cp1 - cp2;
 80150ec:	b280      	uxth	r0, r0
     uint16_t cp2 = pix2 - (lp2 << 5);
 80150ee:	eba1 1142 	sub.w	r1, r1, r2, lsl #5
        pixPosDif = cp1 - cp2;
 80150f2:	b289      	uxth	r1, r1
 80150f4:	1a40      	subs	r0, r0, r1
        if(pixPosDif > -2 && pixPosDif < 2)
 80150f6:	3001      	adds	r0, #1
            return -6;
        }

     } 
      
     return 0;    
 80150f8:	2803      	cmp	r0, #3
 80150fa:	bf34      	ite	cc
 80150fc:	f06f 0005 	mvncc.w	r0, #5
 8015100:	2000      	movcs	r0, #0
 8015102:	4770      	bx	lr
 8015104:	2000      	movs	r0, #0
 }
 8015106:	4770      	bx	lr

08015108 <ExtractAlphaParameters>:
{
 8015108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801510c:	ed2d 8b08 	vpush	{d8-d11}
 8015110:	f6ad 4df4 	subw	sp, sp, #3316	@ 0xcf4
 8015114:	460f      	mov	r7, r1
    accRemScale = MLX90640_NIBBLE1(eeData[32]);
 8015116:	f8b0 3040 	ldrh.w	r3, [r0, #64]	@ 0x40
 801511a:	f003 010f 	and.w	r1, r3, #15
    accColumnScale = MLX90640_NIBBLE2(eeData[32]);
 801511e:	f3c3 1203 	ubfx	r2, r3, #4, #4
 8015122:	9200      	str	r2, [sp, #0]
    accRowScale = MLX90640_NIBBLE3(eeData[32]);
 8015124:	f3c3 2a03 	ubfx	sl, r3, #8, #4
    alphaScale = MLX90640_NIBBLE4(eeData[32]) + 30;
 8015128:	0b1b      	lsrs	r3, r3, #12
 801512a:	331e      	adds	r3, #30
 801512c:	ee0a 3a90 	vmov	s21, r3
    alphaRef = eeData[33];
 8015130:	4604      	mov	r4, r0
 8015132:	f834 bf42 	ldrh.w	fp, [r4, #66]!
    for(int i = 0; i < 6; i++)
 8015136:	f50d 6849 	add.w	r8, sp, #3216	@ 0xc90
 801513a:	f100 064e 	add.w	r6, r0, #78	@ 0x4e
    alphaRef = eeData[33];
 801513e:	4642      	mov	r2, r8
        accRow[p + 0] = MLX90640_NIBBLE1(eeData[34 + i]);
 8015140:	f834 3f02 	ldrh.w	r3, [r4, #2]!
 8015144:	f003 050f 	and.w	r5, r3, #15
 8015148:	6015      	str	r5, [r2, #0]
        accRow[p + 1] = MLX90640_NIBBLE2(eeData[34 + i]);
 801514a:	f3c3 1503 	ubfx	r5, r3, #4, #4
 801514e:	6055      	str	r5, [r2, #4]
        accRow[p + 2] = MLX90640_NIBBLE3(eeData[34 + i]);
 8015150:	f3c3 2503 	ubfx	r5, r3, #8, #4
 8015154:	6095      	str	r5, [r2, #8]
        accRow[p + 3] = MLX90640_NIBBLE4(eeData[34 + i]);
 8015156:	0b1b      	lsrs	r3, r3, #12
 8015158:	60d3      	str	r3, [r2, #12]
    for(int i = 0; i < 6; i++)
 801515a:	3210      	adds	r2, #16
 801515c:	42b4      	cmp	r4, r6
 801515e:	d1ef      	bne.n	8015140 <ExtractAlphaParameters+0x38>
 8015160:	f60d 438c 	addw	r3, sp, #3212	@ 0xc8c
 8015164:	f108 045c 	add.w	r4, r8, #92	@ 0x5c
 8015168:	e001      	b.n	801516e <ExtractAlphaParameters+0x66>
    for(int i = 0; i < MLX90640_LINE_NUM; i++)
 801516a:	42a3      	cmp	r3, r4
 801516c:	d006      	beq.n	801517c <ExtractAlphaParameters+0x74>
        if (accRow[i] > 7)
 801516e:	f853 2f04 	ldr.w	r2, [r3, #4]!
 8015172:	2a07      	cmp	r2, #7
 8015174:	ddf9      	ble.n	801516a <ExtractAlphaParameters+0x62>
            accRow[i] = accRow[i] - 16;
 8015176:	3a10      	subs	r2, #16
 8015178:	601a      	str	r2, [r3, #0]
 801517a:	e7f6      	b.n	801516a <ExtractAlphaParameters+0x62>
 801517c:	f100 044e 	add.w	r4, r0, #78	@ 0x4e
 8015180:	f100 065e 	add.w	r6, r0, #94	@ 0x5e
    for(int i = 0; i < MLX90640_LINE_NUM; i++)
 8015184:	f50d 6241 	add.w	r2, sp, #3088	@ 0xc10
        accColumn[p + 0] = MLX90640_NIBBLE1(eeData[40 + i]);
 8015188:	f834 3f02 	ldrh.w	r3, [r4, #2]!
 801518c:	f003 050f 	and.w	r5, r3, #15
 8015190:	6015      	str	r5, [r2, #0]
        accColumn[p + 1] = MLX90640_NIBBLE2(eeData[40 + i]);
 8015192:	f3c3 1503 	ubfx	r5, r3, #4, #4
 8015196:	6055      	str	r5, [r2, #4]
        accColumn[p + 2] = MLX90640_NIBBLE3(eeData[40 + i]);
 8015198:	f3c3 2503 	ubfx	r5, r3, #8, #4
 801519c:	6095      	str	r5, [r2, #8]
        accColumn[p + 3] = MLX90640_NIBBLE4(eeData[40 + i]);
 801519e:	0b1b      	lsrs	r3, r3, #12
 80151a0:	60d3      	str	r3, [r2, #12]
    for(int i = 0; i < 8; i++)
 80151a2:	3210      	adds	r2, #16
 80151a4:	42b4      	cmp	r4, r6
 80151a6:	d1ef      	bne.n	8015188 <ExtractAlphaParameters+0x80>
 80151a8:	f60d 430c 	addw	r3, sp, #3084	@ 0xc0c
 80151ac:	f60d 448c 	addw	r4, sp, #3212	@ 0xc8c
 80151b0:	e001      	b.n	80151b6 <ExtractAlphaParameters+0xae>
    for(int i = 0; i < MLX90640_COLUMN_NUM; i++)
 80151b2:	42a3      	cmp	r3, r4
 80151b4:	d006      	beq.n	80151c4 <ExtractAlphaParameters+0xbc>
        if (accColumn[i] > 7)
 80151b6:	f853 2f04 	ldr.w	r2, [r3, #4]!
 80151ba:	2a07      	cmp	r2, #7
 80151bc:	ddf9      	ble.n	80151b2 <ExtractAlphaParameters+0xaa>
            accColumn[i] = accColumn[i] - 16;
 80151be:	3a10      	subs	r2, #16
 80151c0:	601a      	str	r2, [r3, #0]
 80151c2:	e7f6      	b.n	80151b2 <ExtractAlphaParameters+0xaa>
            alphaTemp[p] = alphaTemp[p]*(1 << accRemScale);
 80151c4:	2301      	movs	r3, #1
 80151c6:	408b      	lsls	r3, r1
 80151c8:	ee07 3a90 	vmov	s15, r3
 80151cc:	eeb8 bae7 	vcvt.f32.s32	s22, s15
 80151d0:	f100 037e 	add.w	r3, r0, #126	@ 0x7e
 80151d4:	9302      	str	r3, [sp, #8]
 80151d6:	2300      	movs	r3, #0
 80151d8:	9303      	str	r3, [sp, #12]
                alphaTemp[p] = alphaTemp[p] - 64;
 80151da:	eddf ba63 	vldr	s23, [pc, #396]	@ 8015368 <ExtractAlphaParameters+0x260>
            alphaTemp[p] = SCALEALPHA/alphaTemp[p];
 80151de:	ed9f 9b5e 	vldr	d9, [pc, #376]	@ 8015358 <ExtractAlphaParameters+0x250>
        for(int j = 0; j < MLX90640_COLUMN_NUM; j ++)
 80151e2:	ab04      	add	r3, sp, #16
 80151e4:	9301      	str	r3, [sp, #4]
 80151e6:	9a03      	ldr	r2, [sp, #12]
 80151e8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80151ec:	f50d 6341 	add.w	r3, sp, #3088	@ 0xc10
 80151f0:	f50d 6949 	add.w	r9, sp, #3216	@ 0xc90
    for(int i = 0; i < MLX90640_LINE_NUM; i++)
 80151f4:	461d      	mov	r5, r3
 80151f6:	9e02      	ldr	r6, [sp, #8]
            if (alphaTemp[p] > 31)
 80151f8:	eeb3 aa0f 	vmov.f32	s20, #63	@ 0x41f80000  31.0
            alphaTemp[p] = (eeData[64 + p] & 0x03F0) >> 4;
 80151fc:	f836 3f02 	ldrh.w	r3, [r6, #2]!
 8015200:	f3c3 1305 	ubfx	r3, r3, #4, #6
 8015204:	ee07 3a90 	vmov	s15, r3
 8015208:	eef8 7ae7 	vcvt.f32.s32	s15, s15
            if (alphaTemp[p] > 31)
 801520c:	eef4 7aca 	vcmpe.f32	s15, s20
 8015210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
                alphaTemp[p] = alphaTemp[p] - 64;
 8015214:	bfc8      	it	gt
 8015216:	ee77 7aeb 	vsubgt.f32	s15, s15, s23
 801521a:	edc4 7a00 	vstr	s15, [r4]
            alphaTemp[p] = alphaTemp[p]*(1 << accRemScale);
 801521e:	edd4 7a00 	vldr	s15, [r4]
            alphaTemp[p] = (alphaRef + (accRow[i] << accRowScale) + (accColumn[j] << accColumnScale) + alphaTemp[p]);
 8015222:	f855 2b04 	ldr.w	r2, [r5], #4
 8015226:	f8d8 3000 	ldr.w	r3, [r8]
 801522a:	fa03 f30a 	lsl.w	r3, r3, sl
 801522e:	445b      	add	r3, fp
 8015230:	9900      	ldr	r1, [sp, #0]
 8015232:	408a      	lsls	r2, r1
 8015234:	4413      	add	r3, r2
 8015236:	ee08 3a10 	vmov	s16, r3
 801523a:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
            alphaTemp[p] = alphaTemp[p]*(1 << accRemScale);
 801523e:	ee67 7a8b 	vmul.f32	s15, s15, s22
            alphaTemp[p] = (alphaRef + (accRow[i] << accRowScale) + (accColumn[j] << accColumnScale) + alphaTemp[p]);
 8015242:	ee38 8a27 	vadd.f32	s16, s16, s15
            alphaTemp[p] = alphaTemp[p] / POW2(alphaScale);
 8015246:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
 801524a:	eeb8 1b6a 	vcvt.f64.u32	d1, s21
 801524e:	eeb0 0b00 	vmov.f64	d0, #0	@ 0x40000000  2.0
 8015252:	f00d fe6d 	bl	8022f30 <pow>
 8015256:	ee88 7b00 	vdiv.f64	d7, d8, d0
 801525a:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
            alphaTemp[p] = alphaTemp[p] - mlx90640->tgc * (mlx90640->cpAlpha[0] + mlx90640->cpAlpha[1])/2;
 801525e:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8015262:	edd3 7a94 	vldr	s15, [r3, #592]	@ 0x250
 8015266:	edd3 6a95 	vldr	s13, [r3, #596]	@ 0x254
 801526a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801526e:	edd7 6a06 	vldr	s13, [r7, #24]
 8015272:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8015276:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 801527a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801527e:	ee37 7a67 	vsub.f32	s14, s14, s15
            alphaTemp[p] = SCALEALPHA/alphaTemp[p];
 8015282:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8015286:	ee89 6b07 	vdiv.f64	d6, d9, d7
 801528a:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
 801528e:	eca4 6a01 	vstmia	r4!, {s12}
        for(int j = 0; j < MLX90640_COLUMN_NUM; j ++)
 8015292:	454d      	cmp	r5, r9
 8015294:	d1b2      	bne.n	80151fc <ExtractAlphaParameters+0xf4>
    for(int i = 0; i < MLX90640_LINE_NUM; i++)
 8015296:	f108 0804 	add.w	r8, r8, #4
 801529a:	9b02      	ldr	r3, [sp, #8]
 801529c:	3340      	adds	r3, #64	@ 0x40
 801529e:	9302      	str	r3, [sp, #8]
 80152a0:	9b03      	ldr	r3, [sp, #12]
 80152a2:	3320      	adds	r3, #32
 80152a4:	9303      	str	r3, [sp, #12]
 80152a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80152aa:	d19a      	bne.n	80151e2 <ExtractAlphaParameters+0xda>
    temp = alphaTemp[0];
 80152ac:	eddd 7a04 	vldr	s15, [sp, #16]
    for(int i = 1; i < MLX90640_PIXEL_NUM; i++)
 80152b0:	ab05      	add	r3, sp, #20
 80152b2:	9a01      	ldr	r2, [sp, #4]
 80152b4:	f502 6540 	add.w	r5, r2, #3072	@ 0xc00
        if (alphaTemp[i] > temp)
 80152b8:	ecb3 7a01 	vldmia	r3!, {s14}
            temp = alphaTemp[i];
 80152bc:	eeb4 7a67 	vcmp.f32	s14, s15
 80152c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80152c4:	fe77 7a27 	vselgt.f32	s15, s14, s15
    for(int i = 1; i < MLX90640_PIXEL_NUM; i++)
 80152c8:	429d      	cmp	r5, r3
 80152ca:	d1f5      	bne.n	80152b8 <ExtractAlphaParameters+0x1b0>
    while(temp < 32767.4)
 80152cc:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80152d0:	ed9f 5b23 	vldr	d5, [pc, #140]	@ 8015360 <ExtractAlphaParameters+0x258>
 80152d4:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80152d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80152dc:	d53a      	bpl.n	8015354 <ExtractAlphaParameters+0x24c>
    alphaScale = 0;
 80152de:	2600      	movs	r6, #0
        temp = temp*2;
 80152e0:	ee77 7aa7 	vadd.f32	s15, s15, s15
        alphaScale = alphaScale + 1;
 80152e4:	3601      	adds	r6, #1
 80152e6:	b2f6      	uxtb	r6, r6
    while(temp < 32767.4)
 80152e8:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80152ec:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80152f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80152f4:	d4f4      	bmi.n	80152e0 <ExtractAlphaParameters+0x1d8>
    for(int i = 0; i < MLX90640_PIXEL_NUM; i++)
 80152f6:	f107 0448 	add.w	r4, r7, #72	@ 0x48
        temp = alphaTemp[i] * POW2(alphaScale);        
 80152fa:	ee07 6a90 	vmov	s15, r6
 80152fe:	eeb8 ab67 	vcvt.f64.u32	d10, s15
 8015302:	eeb0 9b00 	vmov.f64	d9, #0	@ 0x40000000  2.0
        mlx90640->alpha[i] = (temp + 0.5);        
 8015306:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
        temp = alphaTemp[i] * POW2(alphaScale);        
 801530a:	9b01      	ldr	r3, [sp, #4]
 801530c:	ecb3 ba01 	vldmia	r3!, {s22}
 8015310:	9301      	str	r3, [sp, #4]
 8015312:	eeb0 1b4a 	vmov.f64	d1, d10
 8015316:	eeb0 0b49 	vmov.f64	d0, d9
 801531a:	f00d fe09 	bl	8022f30 <pow>
 801531e:	eeb7 7acb 	vcvt.f64.f32	d7, s22
 8015322:	ee27 7b00 	vmul.f64	d7, d7, d0
 8015326:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
        mlx90640->alpha[i] = (temp + 0.5);        
 801532a:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 801532e:	ee37 7b08 	vadd.f64	d7, d7, d8
 8015332:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 8015336:	ee17 2a10 	vmov	r2, s14
 801533a:	f824 2f02 	strh.w	r2, [r4, #2]!
    for(int i = 0; i < MLX90640_PIXEL_NUM; i++)
 801533e:	9b01      	ldr	r3, [sp, #4]
 8015340:	42ab      	cmp	r3, r5
 8015342:	d1e2      	bne.n	801530a <ExtractAlphaParameters+0x202>
    mlx90640->alphaScale = alphaScale;      
 8015344:	f887 664a 	strb.w	r6, [r7, #1610]	@ 0x64a
}
 8015348:	f60d 4df4 	addw	sp, sp, #3316	@ 0xcf4
 801534c:	ecbd 8b08 	vpop	{d8-d11}
 8015350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    alphaScale = 0;
 8015354:	2600      	movs	r6, #0
 8015356:	e7ce      	b.n	80152f6 <ExtractAlphaParameters+0x1ee>
 8015358:	a0b5ed8d 	.word	0xa0b5ed8d
 801535c:	3eb0c6f7 	.word	0x3eb0c6f7
 8015360:	9999999a 	.word	0x9999999a
 8015364:	40dfffd9 	.word	0x40dfffd9
 8015368:	42800000 	.word	0x42800000
 801536c:	00000000 	.word	0x00000000

08015370 <ExtractKtaPixelParameters>:
{
 8015370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015374:	ed2d 8b08 	vpush	{d8-d11}
 8015378:	f6ad 4d14 	subw	sp, sp, #3092	@ 0xc14
 801537c:	468b      	mov	fp, r1
    KtaRC[0] = (int8_t)MLX90640_MS_BYTE(eeData[54]);;
 801537e:	f8b0 306c 	ldrh.w	r3, [r0, #108]	@ 0x6c
 8015382:	0a1a      	lsrs	r2, r3, #8
 8015384:	f88d 2c0c 	strb.w	r2, [sp, #3084]	@ 0xc0c
    KtaRC[2] = (int8_t)MLX90640_LS_BYTE(eeData[54]);;
 8015388:	f88d 3c0e 	strb.w	r3, [sp, #3086]	@ 0xc0e
    KtaRC[1] = (int8_t)MLX90640_MS_BYTE(eeData[55]);;
 801538c:	f8b0 306e 	ldrh.w	r3, [r0, #110]	@ 0x6e
 8015390:	0a1a      	lsrs	r2, r3, #8
 8015392:	f88d 2c0d 	strb.w	r2, [sp, #3085]	@ 0xc0d
    KtaRC[3] = (int8_t)MLX90640_LS_BYTE(eeData[55]);;
 8015396:	f88d 3c0f 	strb.w	r3, [sp, #3087]	@ 0xc0f
    ktaScale1 = MLX90640_NIBBLE2(eeData[56]) + 8;
 801539a:	f8b0 3070 	ldrh.w	r3, [r0, #112]	@ 0x70
 801539e:	f3c3 1203 	ubfx	r2, r3, #4, #4
 80153a2:	3208      	adds	r2, #8
 80153a4:	ee0b 2a90 	vmov	s23, r2
            ktaTemp[p] = ktaTemp[p] * (1 << ktaScale2);
 80153a8:	f003 030f 	and.w	r3, r3, #15
 80153ac:	2201      	movs	r2, #1
 80153ae:	409a      	lsls	r2, r3
 80153b0:	ee07 2a90 	vmov	s15, r2
 80153b4:	eeb8 aae7 	vcvt.f32.s32	s20, s15
 80153b8:	f100 097e 	add.w	r9, r0, #126	@ 0x7e
 80153bc:	f10d 080c 	add.w	r8, sp, #12
 80153c0:	46c2      	mov	sl, r8
 80153c2:	2720      	movs	r7, #32
            if (ktaTemp[p] > 3)
 80153c4:	eef0 aa08 	vmov.f32	s21, #8	@ 0x40400000  3.0
                ktaTemp[p] = ktaTemp[p] - 8;
 80153c8:	eeb2 ba00 	vmov.f32	s22, #32	@ 0x41000000  8.0
        for(int j = 0; j < MLX90640_COLUMN_NUM; j ++)
 80153cc:	f1a7 0420 	sub.w	r4, r7, #32
{
 80153d0:	4655      	mov	r5, sl
 80153d2:	464e      	mov	r6, r9
            ktaTemp[p] = ktaTemp[p] / POW2(ktaScale1);
 80153d4:	eeb8 9b6b 	vcvt.f64.u32	d9, s23
            split = 2*(p/32 - (p/64)*2) + p%2;
 80153d8:	4622      	mov	r2, r4
 80153da:	2c00      	cmp	r4, #0
 80153dc:	bfb8      	it	lt
 80153de:	f104 021f 	addlt.w	r2, r4, #31
 80153e2:	1152      	asrs	r2, r2, #5
 80153e4:	4621      	mov	r1, r4
 80153e6:	2c00      	cmp	r4, #0
 80153e8:	bfb8      	it	lt
 80153ea:	f104 013f 	addlt.w	r1, r4, #63	@ 0x3f
 80153ee:	1189      	asrs	r1, r1, #6
 80153f0:	eba2 0241 	sub.w	r2, r2, r1, lsl #1
 80153f4:	2c00      	cmp	r4, #0
 80153f6:	f004 0301 	and.w	r3, r4, #1
 80153fa:	bfb8      	it	lt
 80153fc:	425b      	neglt	r3, r3
 80153fe:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8015402:	b2db      	uxtb	r3, r3
            ktaTemp[p] = (eeData[64 + p] & 0x000E) >> 1;
 8015404:	f836 2f02 	ldrh.w	r2, [r6, #2]!
 8015408:	f3c2 0242 	ubfx	r2, r2, #1, #3
 801540c:	ee07 2a90 	vmov	s15, r2
 8015410:	eef8 7ae7 	vcvt.f32.s32	s15, s15
            if (ktaTemp[p] > 3)
 8015414:	eef4 7aea 	vcmpe.f32	s15, s21
 8015418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
                ktaTemp[p] = ktaTemp[p] - 8;
 801541c:	bfc8      	it	gt
 801541e:	ee77 7acb 	vsubgt.f32	s15, s15, s22
 8015422:	edc5 7a00 	vstr	s15, [r5]
            ktaTemp[p] = ktaTemp[p] * (1 << ktaScale2);
 8015426:	edd5 7a00 	vldr	s15, [r5]
            ktaTemp[p] = KtaRC[split] + ktaTemp[p];
 801542a:	f503 6341 	add.w	r3, r3, #3088	@ 0xc10
 801542e:	446b      	add	r3, sp
 8015430:	f913 3c04 	ldrsb.w	r3, [r3, #-4]
 8015434:	ee08 3a10 	vmov	s16, r3
 8015438:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
            ktaTemp[p] = ktaTemp[p] * (1 << ktaScale2);
 801543c:	ee67 7a8a 	vmul.f32	s15, s15, s20
            ktaTemp[p] = KtaRC[split] + ktaTemp[p];
 8015440:	ee38 8a27 	vadd.f32	s16, s16, s15
            ktaTemp[p] = ktaTemp[p] / POW2(ktaScale1);
 8015444:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
 8015448:	eeb0 1b49 	vmov.f64	d1, d9
 801544c:	eeb0 0b00 	vmov.f64	d0, #0	@ 0x40000000  2.0
 8015450:	f00d fd6e 	bl	8022f30 <pow>
 8015454:	ee88 7b00 	vdiv.f64	d7, d8, d0
 8015458:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 801545c:	eca5 7a01 	vstmia	r5!, {s14}
        for(int j = 0; j < MLX90640_COLUMN_NUM; j ++)
 8015460:	3401      	adds	r4, #1
 8015462:	42bc      	cmp	r4, r7
 8015464:	d1b8      	bne.n	80153d8 <ExtractKtaPixelParameters+0x68>
    for(int i = 0; i < MLX90640_LINE_NUM; i++)
 8015466:	3720      	adds	r7, #32
 8015468:	f109 0940 	add.w	r9, r9, #64	@ 0x40
 801546c:	f10a 0a80 	add.w	sl, sl, #128	@ 0x80
 8015470:	f5b7 7f48 	cmp.w	r7, #800	@ 0x320
 8015474:	d1aa      	bne.n	80153cc <ExtractKtaPixelParameters+0x5c>
    temp = fabs(ktaTemp[0]);
 8015476:	ed9d 7a03 	vldr	s14, [sp, #12]
 801547a:	eeb0 7ac7 	vabs.f32	s14, s14
    for(int i = 1; i < MLX90640_PIXEL_NUM; i++)
 801547e:	ab04      	add	r3, sp, #16
 8015480:	f508 6540 	add.w	r5, r8, #3072	@ 0xc00
        if (fabs(ktaTemp[i]) > temp)
 8015484:	ecf3 7a01 	vldmia	r3!, {s15}
 8015488:	eef0 7ae7 	vabs.f32	s15, s15
            temp = fabs(ktaTemp[i]);
 801548c:	eef4 7a47 	vcmp.f32	s15, s14
 8015490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015494:	fe37 7a87 	vselgt.f32	s14, s15, s14
    for(int i = 1; i < MLX90640_PIXEL_NUM; i++)
 8015498:	42ab      	cmp	r3, r5
 801549a:	d1f3      	bne.n	8015484 <ExtractKtaPixelParameters+0x114>
    while(temp < 63.4)
 801549c:	eeb7 6ac7 	vcvt.f64.f32	d6, s14
 80154a0:	ed9f 5b25 	vldr	d5, [pc, #148]	@ 8015538 <ExtractKtaPixelParameters+0x1c8>
 80154a4:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80154a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80154ac:	d540      	bpl.n	8015530 <ExtractKtaPixelParameters+0x1c0>
    ktaScale1 = 0;
 80154ae:	2600      	movs	r6, #0
        temp = temp*2;
 80154b0:	ee37 7a07 	vadd.f32	s14, s14, s14
        ktaScale1 = ktaScale1 + 1;
 80154b4:	3601      	adds	r6, #1
 80154b6:	b2f6      	uxtb	r6, r6
    while(temp < 63.4)
 80154b8:	eeb7 6ac7 	vcvt.f64.f32	d6, s14
 80154bc:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80154c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80154c4:	d4f4      	bmi.n	80154b0 <ExtractKtaPixelParameters+0x140>
    for(int i = 0; i < MLX90640_PIXEL_NUM; i++)
 80154c6:	f60b 444b 	addw	r4, fp, #3147	@ 0xc4b
        temp = ktaTemp[i] * POW2(ktaScale1);
 80154ca:	ee07 6a90 	vmov	s15, r6
 80154ce:	eeb8 9b67 	vcvt.f64.u32	d9, s15
 80154d2:	eeb0 8b00 	vmov.f64	d8, #0	@ 0x40000000  2.0
            mlx90640->kta[i] = (temp + 0.5);
 80154d6:	eeb6 ab00 	vmov.f64	d10, #96	@ 0x3f000000  0.5
        temp = ktaTemp[i] * POW2(ktaScale1);
 80154da:	ecb8 ba01 	vldmia	r8!, {s22}
 80154de:	eeb0 1b49 	vmov.f64	d1, d9
 80154e2:	eeb0 0b48 	vmov.f64	d0, d8
 80154e6:	f00d fd23 	bl	8022f30 <pow>
 80154ea:	eeb7 7acb 	vcvt.f64.f32	d7, s22
 80154ee:	ee27 7b00 	vmul.f64	d7, d7, d0
 80154f2:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
        if (temp < 0)
 80154f6:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80154fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
            mlx90640->kta[i] = (temp - 0.5);
 80154fe:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8015502:	bf4c      	ite	mi
 8015504:	ee37 7b4a 	vsubmi.f64	d7, d7, d10
            mlx90640->kta[i] = (temp + 0.5);
 8015508:	ee37 7b0a 	vaddpl.f64	d7, d7, d10
 801550c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8015510:	edcd 7a01 	vstr	s15, [sp, #4]
 8015514:	f99d 3004 	ldrsb.w	r3, [sp, #4]
 8015518:	f804 3f01 	strb.w	r3, [r4, #1]!
    for(int i = 0; i < MLX90640_PIXEL_NUM; i++)
 801551c:	45a8      	cmp	r8, r5
 801551e:	d1dc      	bne.n	80154da <ExtractKtaPixelParameters+0x16a>
    mlx90640->ktaScale = ktaScale1;           
 8015520:	f88b 6f4c 	strb.w	r6, [fp, #3916]	@ 0xf4c
}
 8015524:	f60d 4d14 	addw	sp, sp, #3092	@ 0xc14
 8015528:	ecbd 8b08 	vpop	{d8-d11}
 801552c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ktaScale1 = 0;
 8015530:	2600      	movs	r6, #0
 8015532:	e7c8      	b.n	80154c6 <ExtractKtaPixelParameters+0x156>
 8015534:	f3af 8000 	nop.w
 8015538:	33333333 	.word	0x33333333
 801553c:	404fb333 	.word	0x404fb333

08015540 <ExtractKvPixelParameters>:
{
 8015540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015544:	ed2d 8b08 	vpush	{d8-d11}
 8015548:	f5ad 6d41 	sub.w	sp, sp, #3088	@ 0xc10
 801554c:	4602      	mov	r2, r0
 801554e:	468a      	mov	sl, r1
    KvRoCo = MLX90640_NIBBLE4(eeData[52]);
 8015550:	f8b0 3068 	ldrh.w	r3, [r0, #104]	@ 0x68
 8015554:	0b19      	lsrs	r1, r3, #12
 8015556:	4608      	mov	r0, r1
    if (KvRoCo > 7)
 8015558:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801555c:	d301      	bcc.n	8015562 <ExtractKvPixelParameters+0x22>
        KvRoCo = KvRoCo - 16;
 801555e:	3910      	subs	r1, #16
 8015560:	b248      	sxtb	r0, r1
    KvT[0] = KvRoCo;
 8015562:	f88d 0c0c 	strb.w	r0, [sp, #3084]	@ 0xc0c
    KvReCo = MLX90640_NIBBLE3(eeData[52]);
 8015566:	f3c3 2103 	ubfx	r1, r3, #8, #4
    if (KvReCo > 7)
 801556a:	f413 6f00 	tst.w	r3, #2048	@ 0x800
        KvReCo = KvReCo - 16;
 801556e:	bf18      	it	ne
 8015570:	3910      	subne	r1, #16
    KvT[2] = KvReCo;
 8015572:	f88d 1c0e 	strb.w	r1, [sp, #3086]	@ 0xc0e
    KvRoCe = MLX90640_NIBBLE2(eeData[52]);
 8015576:	f3c3 1103 	ubfx	r1, r3, #4, #4
    if (KvRoCe > 7)
 801557a:	f013 0f80 	tst.w	r3, #128	@ 0x80
        KvRoCe = KvRoCe - 16;
 801557e:	bf18      	it	ne
 8015580:	3910      	subne	r1, #16
    KvT[1] = KvRoCe;
 8015582:	f88d 1c0d 	strb.w	r1, [sp, #3085]	@ 0xc0d
    KvReCe = MLX90640_NIBBLE1(eeData[52]);
 8015586:	f003 010f 	and.w	r1, r3, #15
    if (KvReCe > 7)
 801558a:	f013 0f08 	tst.w	r3, #8
        KvReCe = KvReCe - 16;
 801558e:	bf18      	it	ne
 8015590:	3910      	subne	r1, #16
    KvT[3] = KvReCe;
 8015592:	f88d 1c0f 	strb.w	r1, [sp, #3087]	@ 0xc0f
    kvScale = MLX90640_NIBBLE3(eeData[56]);
 8015596:	f8b2 3070 	ldrh.w	r3, [r2, #112]	@ 0x70
 801559a:	f3c3 2303 	ubfx	r3, r3, #8, #4
    for(int i = 0; i < MLX90640_LINE_NUM; i++)
 801559e:	af03      	add	r7, sp, #12
 80155a0:	ae23      	add	r6, sp, #140	@ 0x8c
 80155a2:	f60d 498c 	addw	r9, sp, #3212	@ 0xc8c
    kvScale = MLX90640_NIBBLE3(eeData[56]);
 80155a6:	f04f 0800 	mov.w	r8, #0
            kvTemp[p] = kvTemp[p] / POW2(kvScale);
 80155aa:	ee07 3a90 	vmov	s15, r3
 80155ae:	eeb8 9b67 	vcvt.f64.u32	d9, s15
 80155b2:	eeb0 ab00 	vmov.f64	d10, #0	@ 0x40000000  2.0
        for(int j = 0; j < MLX90640_COLUMN_NUM; j ++)
 80155b6:	f1a6 0580 	sub.w	r5, r6, #128	@ 0x80
{
 80155ba:	4644      	mov	r4, r8
            split = 2*(p/32 - (p/64)*2) + p%2;
 80155bc:	4622      	mov	r2, r4
 80155be:	2c00      	cmp	r4, #0
 80155c0:	bfb8      	it	lt
 80155c2:	f104 021f 	addlt.w	r2, r4, #31
 80155c6:	1152      	asrs	r2, r2, #5
 80155c8:	4621      	mov	r1, r4
 80155ca:	2c00      	cmp	r4, #0
 80155cc:	bfb8      	it	lt
 80155ce:	f104 013f 	addlt.w	r1, r4, #63	@ 0x3f
 80155d2:	1189      	asrs	r1, r1, #6
 80155d4:	eba2 0241 	sub.w	r2, r2, r1, lsl #1
 80155d8:	2c00      	cmp	r4, #0
 80155da:	f004 0301 	and.w	r3, r4, #1
 80155de:	bfb8      	it	lt
 80155e0:	425b      	neglt	r3, r3
 80155e2:	eb03 0342 	add.w	r3, r3, r2, lsl #1
            kvTemp[p] = KvT[split];
 80155e6:	f50d 6241 	add.w	r2, sp, #3088	@ 0xc10
 80155ea:	fa52 f383 	uxtab	r3, r2, r3
 80155ee:	f913 3c04 	ldrsb.w	r3, [r3, #-4]
 80155f2:	ee08 3a10 	vmov	s16, r3
            kvTemp[p] = kvTemp[p] / POW2(kvScale);
 80155f6:	eeb8 8bc8 	vcvt.f64.s32	d8, s16
 80155fa:	eeb0 1b49 	vmov.f64	d1, d9
 80155fe:	eeb0 0b4a 	vmov.f64	d0, d10
 8015602:	f00d fc95 	bl	8022f30 <pow>
 8015606:	ee88 7b00 	vdiv.f64	d7, d8, d0
 801560a:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 801560e:	eca5 7a01 	vstmia	r5!, {s14}
        for(int j = 0; j < MLX90640_COLUMN_NUM; j ++)
 8015612:	3401      	adds	r4, #1
 8015614:	42b5      	cmp	r5, r6
 8015616:	d1d1      	bne.n	80155bc <ExtractKvPixelParameters+0x7c>
    for(int i = 0; i < MLX90640_LINE_NUM; i++)
 8015618:	f108 0820 	add.w	r8, r8, #32
 801561c:	3680      	adds	r6, #128	@ 0x80
 801561e:	454e      	cmp	r6, r9
 8015620:	d1c9      	bne.n	80155b6 <ExtractKvPixelParameters+0x76>
    temp = fabs(kvTemp[0]);
 8015622:	ed9d 7a03 	vldr	s14, [sp, #12]
 8015626:	eeb0 7ac7 	vabs.f32	s14, s14
    for(int i = 1; i < MLX90640_PIXEL_NUM; i++)
 801562a:	ab04      	add	r3, sp, #16
 801562c:	f507 6540 	add.w	r5, r7, #3072	@ 0xc00
        if (fabs(kvTemp[i]) > temp)
 8015630:	ecf3 7a01 	vldmia	r3!, {s15}
 8015634:	eef0 7ae7 	vabs.f32	s15, s15
            temp = fabs(kvTemp[i]);
 8015638:	eef4 7a47 	vcmp.f32	s15, s14
 801563c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015640:	fe37 7a87 	vselgt.f32	s14, s15, s14
    for(int i = 1; i < MLX90640_PIXEL_NUM; i++)
 8015644:	42ab      	cmp	r3, r5
 8015646:	d1f3      	bne.n	8015630 <ExtractKvPixelParameters+0xf0>
    while(temp < 63.4)
 8015648:	eeb7 6ac7 	vcvt.f64.f32	d6, s14
 801564c:	ed9f 5b26 	vldr	d5, [pc, #152]	@ 80156e8 <ExtractKvPixelParameters+0x1a8>
 8015650:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8015654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015658:	d542      	bpl.n	80156e0 <ExtractKvPixelParameters+0x1a0>
    kvScale = 0;
 801565a:	2600      	movs	r6, #0
        temp = temp*2;
 801565c:	ee37 7a07 	vadd.f32	s14, s14, s14
        kvScale = kvScale + 1;
 8015660:	3601      	adds	r6, #1
 8015662:	b2f6      	uxtb	r6, r6
    while(temp < 63.4)
 8015664:	eeb7 6ac7 	vcvt.f64.f32	d6, s14
 8015668:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801566c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015670:	d4f4      	bmi.n	801565c <ExtractKvPixelParameters+0x11c>
    for(int i = 0; i < MLX90640_PIXEL_NUM; i++)
 8015672:	f60a 744c 	addw	r4, sl, #3916	@ 0xf4c
        temp = kvTemp[i] * POW2(kvScale);
 8015676:	ee07 6a90 	vmov	s15, r6
 801567a:	eeb8 9b67 	vcvt.f64.u32	d9, s15
 801567e:	eeb0 8b00 	vmov.f64	d8, #0	@ 0x40000000  2.0
            mlx90640->kv[i] = (temp + 0.5);
 8015682:	eeb6 ab00 	vmov.f64	d10, #96	@ 0x3f000000  0.5
        temp = kvTemp[i] * POW2(kvScale);
 8015686:	ecb7 ba01 	vldmia	r7!, {s22}
 801568a:	eeb0 1b49 	vmov.f64	d1, d9
 801568e:	eeb0 0b48 	vmov.f64	d0, d8
 8015692:	f00d fc4d 	bl	8022f30 <pow>
 8015696:	eeb7 7acb 	vcvt.f64.f32	d7, s22
 801569a:	ee27 7b00 	vmul.f64	d7, d7, d0
 801569e:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
        if (temp < 0)
 80156a2:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80156a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
            mlx90640->kv[i] = (temp - 0.5);
 80156aa:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80156ae:	bf4c      	ite	mi
 80156b0:	ee37 7b4a 	vsubmi.f64	d7, d7, d10
            mlx90640->kv[i] = (temp + 0.5);
 80156b4:	ee37 7b0a 	vaddpl.f64	d7, d7, d10
 80156b8:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80156bc:	edcd 7a01 	vstr	s15, [sp, #4]
 80156c0:	f99d 3004 	ldrsb.w	r3, [sp, #4]
 80156c4:	f804 3f01 	strb.w	r3, [r4, #1]!
    for(int i = 0; i < MLX90640_PIXEL_NUM; i++)
 80156c8:	42af      	cmp	r7, r5
 80156ca:	d1dc      	bne.n	8015686 <ExtractKvPixelParameters+0x146>
    mlx90640->kvScale = kvScale;        
 80156cc:	f50a 5a80 	add.w	sl, sl, #4096	@ 0x1000
 80156d0:	f88a 624d 	strb.w	r6, [sl, #589]	@ 0x24d
}
 80156d4:	f50d 6d41 	add.w	sp, sp, #3088	@ 0xc10
 80156d8:	ecbd 8b08 	vpop	{d8-d11}
 80156dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    kvScale = 0;
 80156e0:	2600      	movs	r6, #0
 80156e2:	e7c6      	b.n	8015672 <ExtractKvPixelParameters+0x132>
 80156e4:	f3af 8000 	nop.w
 80156e8:	33333333 	.word	0x33333333
 80156ec:	404fb333 	.word	0x404fb333

080156f0 <MLX90640_DumpEE>:
{
 80156f0:	b508      	push	{r3, lr}
 80156f2:	460b      	mov	r3, r1
     return MLX90640_I2CRead(slaveAddr, MLX90640_EEPROM_START_ADDRESS, MLX90640_EEPROM_DUMP_NUM, eeData);
 80156f4:	f44f 7250 	mov.w	r2, #832	@ 0x340
 80156f8:	f44f 5110 	mov.w	r1, #9216	@ 0x2400
 80156fc:	f001 f818 	bl	8016730 <MLX90640_I2CRead>
}
 8015700:	bd08      	pop	{r3, pc}

08015702 <MLX90640_SetRefreshRate>:
{
 8015702:	b530      	push	{r4, r5, lr}
 8015704:	b083      	sub	sp, #12
 8015706:	4605      	mov	r5, r0
 8015708:	460c      	mov	r4, r1
    error = MLX90640_I2CRead(slaveAddr, MLX90640_CTRL_REG, 1, &controlRegister1);
 801570a:	f10d 0306 	add.w	r3, sp, #6
 801570e:	2201      	movs	r2, #1
 8015710:	f248 010d 	movw	r1, #32781	@ 0x800d
 8015714:	f001 f80c 	bl	8016730 <MLX90640_I2CRead>
    if(error == MLX90640_NO_ERROR)
 8015718:	b108      	cbz	r0, 801571e <MLX90640_SetRefreshRate+0x1c>
}
 801571a:	b003      	add	sp, #12
 801571c:	bd30      	pop	{r4, r5, pc}
    value = ((uint16_t)refreshRate << MLX90640_CTRL_REFRESH_SHIFT);
 801571e:	01e2      	lsls	r2, r4, #7
    value &= ~MLX90640_CTRL_REFRESH_MASK;
 8015720:	f402 7260 	and.w	r2, r2, #896	@ 0x380
        value = (controlRegister1 & MLX90640_CTRL_REFRESH_MASK) | value;
 8015724:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8015728:	f423 7360 	bic.w	r3, r3, #896	@ 0x380
 801572c:	431a      	orrs	r2, r3
        error = MLX90640_I2CWrite(slaveAddr, MLX90640_CTRL_REG, value);
 801572e:	b292      	uxth	r2, r2
 8015730:	f248 010d 	movw	r1, #32781	@ 0x800d
 8015734:	4628      	mov	r0, r5
 8015736:	f001 f815 	bl	8016764 <MLX90640_I2CWrite>
    return error;
 801573a:	e7ee      	b.n	801571a <MLX90640_SetRefreshRate+0x18>

0801573c <MLX90640_SetInterleavedMode>:
{
 801573c:	b510      	push	{r4, lr}
 801573e:	b082      	sub	sp, #8
 8015740:	4604      	mov	r4, r0
    error = MLX90640_I2CRead(slaveAddr, MLX90640_CTRL_REG, 1, &controlRegister1);
 8015742:	f10d 0306 	add.w	r3, sp, #6
 8015746:	2201      	movs	r2, #1
 8015748:	f248 010d 	movw	r1, #32781	@ 0x800d
 801574c:	f000 fff0 	bl	8016730 <MLX90640_I2CRead>
    if(error == 0)
 8015750:	b108      	cbz	r0, 8015756 <MLX90640_SetInterleavedMode+0x1a>
}
 8015752:	b002      	add	sp, #8
 8015754:	bd10      	pop	{r4, pc}
        value = (controlRegister1 & ~MLX90640_CTRL_MEAS_MODE_MASK);
 8015756:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 801575a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
        error = MLX90640_I2CWrite(slaveAddr, MLX90640_CTRL_REG, value);        
 801575e:	b292      	uxth	r2, r2
 8015760:	f248 010d 	movw	r1, #32781	@ 0x800d
 8015764:	4620      	mov	r0, r4
 8015766:	f000 fffd 	bl	8016764 <MLX90640_I2CWrite>
    return error;
 801576a:	e7f2      	b.n	8015752 <MLX90640_SetInterleavedMode+0x16>
 801576c:	0000      	movs	r0, r0
	...

08015770 <MLX90640_GetVdd>:
{
 8015770:	b570      	push	{r4, r5, r6, lr}
 8015772:	ed2d 8b02 	vpush	{d8}
 8015776:	4605      	mov	r5, r0
 8015778:	460c      	mov	r4, r1
    resolutionRAM = (frameData[832] & ~MLX90640_CTRL_RESOLUTION_MASK) >> MLX90640_CTRL_RESOLUTION_SHIFT;   
 801577a:	f8b0 3680 	ldrh.w	r3, [r0, #1664]	@ 0x680
 801577e:	f3c3 2681 	ubfx	r6, r3, #10, #2
    resolutionCorrection = POW2(params->resolutionEE) / POW2(resolutionRAM);
 8015782:	f891 3024 	ldrb.w	r3, [r1, #36]	@ 0x24
 8015786:	ee01 3a10 	vmov	s2, r3
 801578a:	eeb8 1b41 	vcvt.f64.u32	d1, s2
 801578e:	eeb0 0b00 	vmov.f64	d0, #0	@ 0x40000000  2.0
 8015792:	f00d fbcd 	bl	8022f30 <pow>
 8015796:	eeb0 8b40 	vmov.f64	d8, d0
 801579a:	ee07 6a90 	vmov	s15, r6
 801579e:	eeb8 1b67 	vcvt.f64.u32	d1, s15
 80157a2:	eeb0 0b00 	vmov.f64	d0, #0	@ 0x40000000  2.0
 80157a6:	f00d fbc3 	bl	8022f30 <pow>
    vdd = (resolutionCorrection * (int16_t)frameData[810] - params->vdd25) / params->kVdd + 3.3;
 80157aa:	f9b5 3654 	ldrsh.w	r3, [r5, #1620]	@ 0x654
 80157ae:	ee07 3a90 	vmov	s15, r3
 80157b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    resolutionCorrection = POW2(params->resolutionEE) / POW2(resolutionRAM);
 80157b6:	ee88 6b00 	vdiv.f64	d6, d8, d0
 80157ba:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
    vdd = (resolutionCorrection * (int16_t)frameData[810] - params->vdd25) / params->kVdd + 3.3;
 80157be:	ee67 7a86 	vmul.f32	s15, s15, s12
 80157c2:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
 80157c6:	ee07 3a10 	vmov	s14, r3
 80157ca:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80157ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80157d2:	f9b4 3000 	ldrsh.w	r3, [r4]
 80157d6:	ee07 3a10 	vmov	s14, r3
 80157da:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80157de:	ee87 0a87 	vdiv.f32	s0, s15, s14
 80157e2:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 80157e6:	ed9f 7b04 	vldr	d7, [pc, #16]	@ 80157f8 <MLX90640_GetVdd+0x88>
 80157ea:	ee30 0b07 	vadd.f64	d0, d0, d7
}
 80157ee:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80157f2:	ecbd 8b02 	vpop	{d8}
 80157f6:	bd70      	pop	{r4, r5, r6, pc}
 80157f8:	66666666 	.word	0x66666666
 80157fc:	400a6666 	.word	0x400a6666

08015800 <MLX90640_GetTa>:
{
 8015800:	b538      	push	{r3, r4, r5, lr}
 8015802:	4605      	mov	r5, r0
 8015804:	460c      	mov	r4, r1
    vdd = MLX90640_GetVdd(frameData, params);
 8015806:	f7ff ffb3 	bl	8015770 <MLX90640_GetVdd>
    ptatArt = (ptat / (ptat * params->alphaPTAT + (int16_t)frameData[768])) * POW2(18);
 801580a:	f9b5 3640 	ldrsh.w	r3, [r5, #1600]	@ 0x640
 801580e:	ee07 3a10 	vmov	s14, r3
 8015812:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8015816:	edd4 7a04 	vldr	s15, [r4, #16]
 801581a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801581e:	f9b5 3600 	ldrsh.w	r3, [r5, #1536]	@ 0x600
 8015822:	ee06 3a90 	vmov	s13, r3
 8015826:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801582a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801582e:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8015832:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8015890 <MLX90640_GetTa+0x90>
 8015836:	ee26 6a27 	vmul.f32	s12, s12, s15
    ta = (ptatArt / (1 + params->KvPTAT * (vdd - 3.3)) - params->vPTAT25);
 801583a:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
 801583e:	ed94 7a01 	vldr	s14, [r4, #4]
 8015842:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8015846:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 801584a:	ed9f 5b0f 	vldr	d5, [pc, #60]	@ 8015888 <MLX90640_GetTa+0x88>
 801584e:	ee30 0b45 	vsub.f64	d0, d0, d5
 8015852:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 8015856:	ee07 5b00 	vmla.f64	d5, d7, d0
 801585a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 801585e:	89a3      	ldrh	r3, [r4, #12]
 8015860:	ee06 3a10 	vmov	s12, r3
 8015864:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8015868:	ee37 7b46 	vsub.f64	d7, d7, d6
 801586c:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
    ta = ta / params->KtPTAT + 25;
 8015870:	edd4 7a02 	vldr	s15, [r4, #8]
 8015874:	ee87 0a27 	vdiv.f32	s0, s14, s15
}
 8015878:	eef3 7a09 	vmov.f32	s15, #57	@ 0x41c80000  25.0
 801587c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8015880:	bd38      	pop	{r3, r4, r5, pc}
 8015882:	bf00      	nop
 8015884:	f3af 8000 	nop.w
 8015888:	66666666 	.word	0x66666666
 801588c:	400a6666 	.word	0x400a6666
 8015890:	48800000 	.word	0x48800000
 8015894:	00000000 	.word	0x00000000

08015898 <MLX90640_CalculateTo>:
{
 8015898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801589c:	ed2d 8b10 	vpush	{d8-d15}
 80158a0:	b089      	sub	sp, #36	@ 0x24
 80158a2:	4681      	mov	r9, r0
 80158a4:	460d      	mov	r5, r1
 80158a6:	eeb0 da40 	vmov.f32	s26, s0
 80158aa:	eeb0 8a60 	vmov.f32	s16, s1
 80158ae:	4690      	mov	r8, r2
    subPage = frameData[833];
 80158b0:	f8b0 3682 	ldrh.w	r3, [r0, #1666]	@ 0x682
 80158b4:	9301      	str	r3, [sp, #4]
    vdd = MLX90640_GetVdd(frameData, params);
 80158b6:	f7ff ff5b 	bl	8015770 <MLX90640_GetVdd>
 80158ba:	eeb0 ba40 	vmov.f32	s22, s0
    ta = MLX90640_GetTa(frameData, params);
 80158be:	4629      	mov	r1, r5
 80158c0:	4648      	mov	r0, r9
 80158c2:	f7ff ff9d 	bl	8015800 <MLX90640_GetTa>
 80158c6:	eef0 9a40 	vmov.f32	s19, s0
    ta4 = (ta + 273.15);
 80158ca:	eeb7 7ac0 	vcvt.f64.f32	d7, s0
 80158ce:	ed9f 5b90 	vldr	d5, [pc, #576]	@ 8015b10 <MLX90640_CalculateTo+0x278>
 80158d2:	ee37 7b05 	vadd.f64	d7, d7, d5
 80158d6:	eef7 6bc7 	vcvt.f32.f64	s13, d7
    ta4 = ta4 * ta4;
 80158da:	ee66 6aa6 	vmul.f32	s13, s13, s13
    tr4 = (tr + 273.15);
 80158de:	eeb7 7ac8 	vcvt.f64.f32	d7, s16
 80158e2:	ee37 7b05 	vadd.f64	d7, d7, d5
 80158e6:	eeb7 9bc7 	vcvt.f32.f64	s18, d7
    tr4 = tr4 * tr4;
 80158ea:	ee29 9a09 	vmul.f32	s18, s18, s18
    tr4 = tr4 * tr4;
 80158ee:	ee29 9a09 	vmul.f32	s18, s18, s18
    ta4 = ta4 * ta4;
 80158f2:	ee66 6aa6 	vmul.f32	s13, s13, s13
    taTr = tr4 - (tr4-ta4)/emissivity;
 80158f6:	ee79 7a66 	vsub.f32	s15, s18, s13
 80158fa:	ee87 7a8d 	vdiv.f32	s14, s15, s26
 80158fe:	ee39 9a47 	vsub.f32	s18, s18, s14
    ktaScale = POW2(params->ktaScale);
 8015902:	f895 3f4c 	ldrb.w	r3, [r5, #3916]	@ 0xf4c
 8015906:	ee01 3a10 	vmov	s2, r3
 801590a:	eeb8 1b41 	vcvt.f64.u32	d1, s2
 801590e:	eeb0 0b00 	vmov.f64	d0, #0	@ 0x40000000  2.0
 8015912:	f00d fb0d 	bl	8022f30 <pow>
 8015916:	eef7 dbc0 	vcvt.f32.f64	s27, d0
    kvScale = POW2(params->kvScale);
 801591a:	f505 5480 	add.w	r4, r5, #4096	@ 0x1000
 801591e:	f894 324d 	ldrb.w	r3, [r4, #589]	@ 0x24d
 8015922:	ee01 3a10 	vmov	s2, r3
 8015926:	eeb8 1b41 	vcvt.f64.u32	d1, s2
 801592a:	eeb0 0b00 	vmov.f64	d0, #0	@ 0x40000000  2.0
 801592e:	f00d faff 	bl	8022f30 <pow>
 8015932:	eeb7 ebc0 	vcvt.f32.f64	s28, d0
    alphaScale = POW2(params->alphaScale);
 8015936:	f895 364a 	ldrb.w	r3, [r5, #1610]	@ 0x64a
 801593a:	ee01 3a10 	vmov	s2, r3
 801593e:	eeb8 1b41 	vcvt.f64.u32	d1, s2
 8015942:	eeb0 0b00 	vmov.f64	d0, #0	@ 0x40000000  2.0
 8015946:	f00d faf3 	bl	8022f30 <pow>
 801594a:	eef7 ebc0 	vcvt.f32.f64	s29, d0
    alphaCorrR[0] = 1 / (1 + params->ksTo[0] * 40);
 801594e:	edd5 7a0b 	vldr	s15, [r5, #44]	@ 0x2c
 8015952:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 8015b28 <MLX90640_CalculateTo+0x290>
 8015956:	ee67 7a87 	vmul.f32	s15, s15, s14
 801595a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801595e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015962:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8015966:	edcd 6a02 	vstr	s13, [sp, #8]
    alphaCorrR[1] = 1 ;
 801596a:	ed8d 7a03 	vstr	s14, [sp, #12]
    alphaCorrR[2] = (1 + params->ksTo[1] * params->ct[2]);
 801596e:	f9b5 2044 	ldrsh.w	r2, [r5, #68]	@ 0x44
 8015972:	ee07 2a90 	vmov	s15, r2
 8015976:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801597a:	edd5 7a0c 	vldr	s15, [r5, #48]	@ 0x30
 801597e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8015982:	ee76 6a87 	vadd.f32	s13, s13, s14
 8015986:	edcd 6a04 	vstr	s13, [sp, #16]
    alphaCorrR[3] = alphaCorrR[2] * (1 + params->ksTo[2] * (params->ct[3] - params->ct[2]));
 801598a:	f9b5 3046 	ldrsh.w	r3, [r5, #70]	@ 0x46
 801598e:	1a9b      	subs	r3, r3, r2
 8015990:	ee07 3a90 	vmov	s15, r3
 8015994:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015998:	ed95 6a0d 	vldr	s12, [r5, #52]	@ 0x34
 801599c:	ee67 7a86 	vmul.f32	s15, s15, s12
 80159a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80159a4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80159a8:	edcd 7a05 	vstr	s15, [sp, #20]
    gain = (float)params->gainEE / (int16_t)frameData[778]; 
 80159ac:	f9b5 3014 	ldrsh.w	r3, [r5, #20]
 80159b0:	ee06 3a90 	vmov	s13, r3
 80159b4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80159b8:	f9b9 3614 	ldrsh.w	r3, [r9, #1556]	@ 0x614
 80159bc:	ee07 3a90 	vmov	s15, r3
 80159c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80159c4:	ee86 faa7 	vdiv.f32	s30, s13, s15
    mode = (frameData[832] & MLX90640_CTRL_MEAS_MODE_MASK) >> 5;
 80159c8:	f8b9 a680 	ldrh.w	sl, [r9, #1664]	@ 0x680
 80159cc:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 80159d0:	f00a 0b80 	and.w	fp, sl, #128	@ 0x80
    irDataCP[1] = (int16_t)frameData[808] * gain;
 80159d4:	f9b9 3650 	ldrsh.w	r3, [r9, #1616]	@ 0x650
 80159d8:	ee04 3a10 	vmov	s8, r3
 80159dc:	eeb8 5ac4 	vcvt.f32.s32	s10, s8
 80159e0:	ee25 4a0f 	vmul.f32	s8, s10, s30
    irDataCP[0] = irDataCP[0] - params->cpOffset[0] * (1 + params->cpKta * (ta - 25)) * (1 + params->cpKv * (vdd - 3.3));
 80159e4:	eef3 7a09 	vmov.f32	s15, #57	@ 0x41c80000  25.0
 80159e8:	ee79 9ae7 	vsub.f32	s19, s19, s15
 80159ec:	edd5 4a08 	vldr	s9, [r5, #32]
 80159f0:	ee69 4aa4 	vmul.f32	s9, s19, s9
 80159f4:	ee74 4a87 	vadd.f32	s9, s9, s14
 80159f8:	eeb7 bacb 	vcvt.f64.f32	d11, s22
 80159fc:	ed9f 7b46 	vldr	d7, [pc, #280]	@ 8015b18 <MLX90640_CalculateTo+0x280>
 8015a00:	ee3b bb47 	vsub.f64	d11, d11, d7
 8015a04:	ed95 7a07 	vldr	s14, [r5, #28]
 8015a08:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8015a0c:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8015a10:	ee07 6b0b 	vmla.f64	d6, d7, d11
    irDataCP[0] = (int16_t)frameData[776] * gain;
 8015a14:	f9b9 3610 	ldrsh.w	r3, [r9, #1552]	@ 0x610
 8015a18:	ee05 3a10 	vmov	s10, r3
 8015a1c:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
 8015a20:	ee25 5a0f 	vmul.f32	s10, s10, s30
    irDataCP[0] = irDataCP[0] - params->cpOffset[0] * (1 + params->cpKta * (ta - 25)) * (1 + params->cpKv * (vdd - 3.3));
 8015a24:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
 8015a28:	f9b4 3258 	ldrsh.w	r3, [r4, #600]	@ 0x258
 8015a2c:	ee07 3a10 	vmov	s14, r3
 8015a30:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8015a34:	ee27 7a24 	vmul.f32	s14, s14, s9
 8015a38:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8015a3c:	ee07 5b46 	vmls.f64	d5, d7, d6
 8015a40:	eeb7 5bc5 	vcvt.f32.f64	s10, d5
 8015a44:	ed8d 5a06 	vstr	s10, [sp, #24]
    if( mode ==  params->calibrationModeEE)
 8015a48:	f895 3025 	ldrb.w	r3, [r5, #37]	@ 0x25
 8015a4c:	455b      	cmp	r3, fp
 8015a4e:	d023      	beq.n	8015a98 <MLX90640_CalculateTo+0x200>
      irDataCP[1] = irDataCP[1] - (params->cpOffset[1] + params->ilChessC[0]) * (1 + params->cpKta * (ta - 25)) * (1 + params->cpKv * (vdd - 3.3));
 8015a50:	eeb7 5ac4 	vcvt.f64.f32	d5, s8
 8015a54:	f505 5380 	add.w	r3, r5, #4096	@ 0x1000
 8015a58:	f9b3 225a 	ldrsh.w	r2, [r3, #602]	@ 0x25a
 8015a5c:	ee07 2a10 	vmov	s14, r2
 8015a60:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8015a64:	edd3 7a97 	vldr	s15, [r3, #604]	@ 0x25c
 8015a68:	ee37 7a27 	vadd.f32	s14, s14, s15
 8015a6c:	ee27 7a24 	vmul.f32	s14, s14, s9
 8015a70:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8015a74:	ee07 5b46 	vmls.f64	d5, d7, d6
 8015a78:	eeb7 7bc5 	vcvt.f32.f64	s14, d5
 8015a7c:	ed8d 7a07 	vstr	s14, [sp, #28]
    for( int pixelNumber = 0; pixelNumber < 768; pixelNumber++)
 8015a80:	f105 074a 	add.w	r7, r5, #74	@ 0x4a
 8015a84:	f605 464c 	addw	r6, r5, #3148	@ 0xc4c
{
 8015a88:	2400      	movs	r4, #0
        if(mode == 0)
 8015a8a:	fa4f fa8a 	sxtb.w	sl, sl
            alphaCompensated = SCALEALPHA*alphaScale/params->alpha[pixelNumber];
 8015a8e:	ed9f cb24 	vldr	d12, [pc, #144]	@ 8015b20 <MLX90640_CalculateTo+0x288>
            To = sqrt(sqrt(irData/(alphaCompensated * (1 - params->ksTo[1] * 273.15) + Sx) + taTr)) - 273.15;                     
 8015a92:	ed9f ab1f 	vldr	d10, [pc, #124]	@ 8015b10 <MLX90640_CalculateTo+0x278>
 8015a96:	e022      	b.n	8015ade <MLX90640_CalculateTo+0x246>
        irDataCP[1] = irDataCP[1] - params->cpOffset[1] * (1 + params->cpKta * (ta - 25)) * (1 + params->cpKv * (vdd - 3.3));
 8015a98:	eeb7 7ac4 	vcvt.f64.f32	d7, s8
 8015a9c:	f9b4 325a 	ldrsh.w	r3, [r4, #602]	@ 0x25a
 8015aa0:	ee05 3a10 	vmov	s10, r3
 8015aa4:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
 8015aa8:	ee25 5a24 	vmul.f32	s10, s10, s9
 8015aac:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
 8015ab0:	ee05 7b46 	vmls.f64	d7, d5, d6
 8015ab4:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8015ab8:	e7e0      	b.n	8015a7c <MLX90640_CalculateTo+0x1e4>
        chessPattern = ilPattern ^ (pixelNumber - (pixelNumber/2)*2); 
 8015aba:	2a00      	cmp	r2, #0
 8015abc:	f002 0101 	and.w	r1, r2, #1
 8015ac0:	bfb8      	it	lt
 8015ac2:	4249      	neglt	r1, r1
 8015ac4:	4059      	eors	r1, r3
        if(pattern == frameData[833])
 8015ac6:	f8b9 0682 	ldrh.w	r0, [r9, #1666]	@ 0x682
 8015aca:	4281      	cmp	r1, r0
 8015acc:	d02e      	beq.n	8015b2c <MLX90640_CalculateTo+0x294>
    for( int pixelNumber = 0; pixelNumber < 768; pixelNumber++)
 8015ace:	f108 0804 	add.w	r8, r8, #4
 8015ad2:	3702      	adds	r7, #2
 8015ad4:	3601      	adds	r6, #1
 8015ad6:	f5b4 7f40 	cmp.w	r4, #768	@ 0x300
 8015ada:	f000 8181 	beq.w	8015de0 <MLX90640_CalculateTo+0x548>
 8015ade:	4622      	mov	r2, r4
        ilPattern = pixelNumber / 32 - (pixelNumber / 64) * 2; 
 8015ae0:	4623      	mov	r3, r4
 8015ae2:	2c00      	cmp	r4, #0
 8015ae4:	bfb8      	it	lt
 8015ae6:	f104 031f 	addlt.w	r3, r4, #31
 8015aea:	115b      	asrs	r3, r3, #5
 8015aec:	4621      	mov	r1, r4
 8015aee:	2c00      	cmp	r4, #0
 8015af0:	bfb8      	it	lt
 8015af2:	f104 013f 	addlt.w	r1, r4, #63	@ 0x3f
 8015af6:	1189      	asrs	r1, r1, #6
 8015af8:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 8015afc:	b25b      	sxtb	r3, r3
        conversionPattern = ((pixelNumber + 2) / 4 - (pixelNumber + 3) / 4 + (pixelNumber + 1) / 4 - pixelNumber / 4) * (1 - 2 * ilPattern);
 8015afe:	46a4      	mov	ip, r4
 8015b00:	3401      	adds	r4, #1
        if(mode == 0)
 8015b02:	f1ba 0f00 	cmp.w	sl, #0
 8015b06:	dbd8      	blt.n	8015aba <MLX90640_CalculateTo+0x222>
          pattern = ilPattern; 
 8015b08:	4619      	mov	r1, r3
 8015b0a:	e7dc      	b.n	8015ac6 <MLX90640_CalculateTo+0x22e>
 8015b0c:	f3af 8000 	nop.w
 8015b10:	66666666 	.word	0x66666666
 8015b14:	40711266 	.word	0x40711266
 8015b18:	66666666 	.word	0x66666666
 8015b1c:	400a6666 	.word	0x400a6666
 8015b20:	a0b5ed8d 	.word	0xa0b5ed8d
 8015b24:	3eb0c6f7 	.word	0x3eb0c6f7
 8015b28:	42200000 	.word	0x42200000
            irData = irData - params->offset[pixelNumber]*(1 + kta*(ta - 25))*(1 + kv*(vdd - 3.3));
 8015b2c:	4638      	mov	r0, r7
            irData = (int16_t)frameData[pixelNumber] * gain;
 8015b2e:	f939 101c 	ldrsh.w	r1, [r9, ip, lsl #1]
 8015b32:	ee07 1a10 	vmov	s14, r1
 8015b36:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8015b3a:	ee27 7a0f 	vmul.f32	s14, s14, s30
            irData = irData - params->offset[pixelNumber]*(1 + kta*(ta - 25))*(1 + kv*(vdd - 3.3));
 8015b3e:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
            kta = params->kta[pixelNumber]/ktaScale;
 8015b42:	f996 1000 	ldrsb.w	r1, [r6]
 8015b46:	ee06 1a90 	vmov	s13, r1
 8015b4a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8015b4e:	ee86 6aad 	vdiv.f32	s12, s13, s27
            irData = irData - params->offset[pixelNumber]*(1 + kta*(ta - 25))*(1 + kv*(vdd - 3.3));
 8015b52:	ee26 6a29 	vmul.f32	s12, s12, s19
 8015b56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8015b5a:	ee36 6a26 	vadd.f32	s12, s12, s13
 8015b5e:	f9b7 1602 	ldrsh.w	r1, [r7, #1538]	@ 0x602
 8015b62:	ee06 1a90 	vmov	s13, r1
 8015b66:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8015b6a:	ee26 6a26 	vmul.f32	s12, s12, s13
 8015b6e:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
            kv = params->kv[pixelNumber]/kvScale;
 8015b72:	f996 1301 	ldrsb.w	r1, [r6, #769]	@ 0x301
 8015b76:	ee05 1a90 	vmov	s11, r1
 8015b7a:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8015b7e:	ee85 4a8e 	vdiv.f32	s8, s11, s28
            irData = irData - params->offset[pixelNumber]*(1 + kta*(ta - 25))*(1 + kv*(vdd - 3.3));
 8015b82:	eeb7 4ac4 	vcvt.f64.f32	d4, s8
 8015b86:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 8015b8a:	ee04 5b0b 	vmla.f64	d5, d4, d11
 8015b8e:	ee06 7b45 	vmls.f64	d7, d6, d5
 8015b92:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
            if(mode !=  params->calibrationModeEE)
 8015b96:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
 8015b9a:	4559      	cmp	r1, fp
 8015b9c:	d038      	beq.n	8015c10 <MLX90640_CalculateTo+0x378>
        conversionPattern = ((pixelNumber + 2) / 4 - (pixelNumber + 3) / 4 + (pixelNumber + 1) / 4 - pixelNumber / 4) * (1 - 2 * ilPattern);
 8015b9e:	005b      	lsls	r3, r3, #1
              irData = irData + params->ilChessC[2] * (2 * ilPattern - 1) - params->ilChessC[1] * conversionPattern; 
 8015ba0:	1e59      	subs	r1, r3, #1
 8015ba2:	ee07 1a90 	vmov	s15, r1
 8015ba6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015baa:	f505 5180 	add.w	r1, r5, #4096	@ 0x1000
 8015bae:	edd1 6a99 	vldr	s13, [r1, #612]	@ 0x264
 8015bb2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8015bb6:	ee37 7a87 	vadd.f32	s14, s15, s14
        conversionPattern = ((pixelNumber + 2) / 4 - (pixelNumber + 3) / 4 + (pixelNumber + 1) / 4 - pixelNumber / 4) * (1 - 2 * ilPattern);
 8015bba:	f11c 0102 	adds.w	r1, ip, #2
 8015bbe:	bf48      	it	mi
 8015bc0:	3103      	addmi	r1, #3
 8015bc2:	1089      	asrs	r1, r1, #2
 8015bc4:	f11c 0c03 	adds.w	ip, ip, #3
 8015bc8:	bf48      	it	mi
 8015bca:	f10c 0c03 	addmi.w	ip, ip, #3
 8015bce:	eba1 01ac 	sub.w	r1, r1, ip, asr #2
 8015bd2:	46a4      	mov	ip, r4
 8015bd4:	2c00      	cmp	r4, #0
 8015bd6:	bfb8      	it	lt
 8015bd8:	f104 0c03 	addlt.w	ip, r4, #3
 8015bdc:	eb01 01ac 	add.w	r1, r1, ip, asr #2
 8015be0:	4694      	mov	ip, r2
 8015be2:	2a00      	cmp	r2, #0
 8015be4:	bfb8      	it	lt
 8015be6:	f102 0c03 	addlt.w	ip, r2, #3
 8015bea:	eba1 02ac 	sub.w	r2, r1, ip, asr #2
 8015bee:	f1c3 0301 	rsb	r3, r3, #1
 8015bf2:	fb12 f303 	smulbb	r3, r2, r3
              irData = irData + params->ilChessC[2] * (2 * ilPattern - 1) - params->ilChessC[1] * conversionPattern; 
 8015bf6:	b25b      	sxtb	r3, r3
 8015bf8:	ee07 3a90 	vmov	s15, r3
 8015bfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015c00:	f505 5380 	add.w	r3, r5, #4096	@ 0x1000
 8015c04:	edd3 6a98 	vldr	s13, [r3, #608]	@ 0x260
 8015c08:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8015c0c:	ee37 7a67 	vsub.f32	s14, s14, s15
            irData = irData - params->tgc * irDataCP[subPage];
 8015c10:	edd5 7a06 	vldr	s15, [r5, #24]
 8015c14:	aa08      	add	r2, sp, #32
 8015c16:	9b01      	ldr	r3, [sp, #4]
 8015c18:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015c1c:	ed53 6a02 	vldr	s13, [r3, #-8]
 8015c20:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8015c24:	ee37 7a67 	vsub.f32	s14, s14, s15
            irData = irData / emissivity;
 8015c28:	eec7 8a0d 	vdiv.f32	s17, s14, s26
            alphaCompensated = SCALEALPHA*alphaScale/params->alpha[pixelNumber];
 8015c2c:	eeb7 5aee 	vcvt.f64.f32	d5, s29
 8015c30:	ee25 5b0c 	vmul.f64	d5, d5, d12
 8015c34:	8803      	ldrh	r3, [r0, #0]
 8015c36:	ee06 3a10 	vmov	s12, r3
 8015c3a:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8015c3e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8015c42:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
            alphaCompensated = alphaCompensated*(1 + params->KsTa * (ta - 25));
 8015c46:	ed95 8a0a 	vldr	s16, [r5, #40]	@ 0x28
 8015c4a:	ee29 8a88 	vmul.f32	s16, s19, s16
 8015c4e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8015c52:	ee38 8a27 	vadd.f32	s16, s16, s15
 8015c56:	ee28 8a07 	vmul.f32	s16, s16, s14
            Sx = alphaCompensated * alphaCompensated * alphaCompensated * (irData + alphaCompensated * taTr);
 8015c5a:	ee28 7a08 	vmul.f32	s14, s16, s16
 8015c5e:	ee27 7a08 	vmul.f32	s14, s14, s16
 8015c62:	ee69 7a08 	vmul.f32	s15, s18, s16
 8015c66:	ee77 7aa8 	vadd.f32	s15, s15, s17
 8015c6a:	ee27 7a27 	vmul.f32	s14, s14, s15
            Sx = sqrt(sqrt(Sx)) * params->ksTo[1];            
 8015c6e:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8015c72:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8015c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015c7a:	d458      	bmi.n	8015d2e <MLX90640_CalculateTo+0x496>
 8015c7c:	eeb1 0bc7 	vsqrt.f64	d0, d7
 8015c80:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8015c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015c88:	d456      	bmi.n	8015d38 <MLX90640_CalculateTo+0x4a0>
 8015c8a:	eeb1 3bc0 	vsqrt.f64	d3, d0
 8015c8e:	ed95 7a0c 	vldr	s14, [r5, #48]	@ 0x30
 8015c92:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
            To = sqrt(sqrt(irData/(alphaCompensated * (1 - params->ksTo[1] * 273.15) + Sx) + taTr)) - 273.15;                     
 8015c96:	eeb7 6ae8 	vcvt.f64.f32	d6, s17
 8015c9a:	eeb7 4b00 	vmov.f64	d4, #112	@ 0x3f800000  1.0
 8015c9e:	ee07 4b4a 	vmls.f64	d4, d7, d10
 8015ca2:	eeb7 5ac8 	vcvt.f64.f32	d5, s16
            Sx = sqrt(sqrt(Sx)) * params->ksTo[1];            
 8015ca6:	ee27 7b03 	vmul.f64	d7, d7, d3
 8015caa:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
            To = sqrt(sqrt(irData/(alphaCompensated * (1 - params->ksTo[1] * 273.15) + Sx) + taTr)) - 273.15;                     
 8015cae:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8015cb2:	ee04 7b05 	vmla.f64	d7, d4, d5
 8015cb6:	ee86 0b07 	vdiv.f64	d0, d6, d7
 8015cba:	eeb7 7ac9 	vcvt.f64.f32	d7, s18
 8015cbe:	ee30 7b07 	vadd.f64	d7, d0, d7
 8015cc2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8015cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015cca:	d43a      	bmi.n	8015d42 <MLX90640_CalculateTo+0x4aa>
 8015ccc:	eeb1 0bc7 	vsqrt.f64	d0, d7
 8015cd0:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8015cd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015cd8:	d438      	bmi.n	8015d4c <MLX90640_CalculateTo+0x4b4>
 8015cda:	eeb1 7bc0 	vsqrt.f64	d7, d0
 8015cde:	ee37 7b4a 	vsub.f64	d7, d7, d10
 8015ce2:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
            if(To < params->ct[1])
 8015ce6:	f9b5 3042 	ldrsh.w	r3, [r5, #66]	@ 0x42
 8015cea:	ee07 3a90 	vmov	s15, r3
 8015cee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015cf2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8015cf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015cfa:	dc2c      	bgt.n	8015d56 <MLX90640_CalculateTo+0x4be>
            else if(To < params->ct[2])   
 8015cfc:	f9b5 3044 	ldrsh.w	r3, [r5, #68]	@ 0x44
 8015d00:	ee07 3a90 	vmov	s15, r3
 8015d04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015d08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8015d0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015d10:	dc5a      	bgt.n	8015dc8 <MLX90640_CalculateTo+0x530>
            else if(To < params->ct[3])
 8015d12:	f9b5 3046 	ldrsh.w	r3, [r5, #70]	@ 0x46
 8015d16:	ee07 3a90 	vmov	s15, r3
 8015d1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
                range = 3;            
 8015d1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8015d22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015d26:	bfcc      	ite	gt
 8015d28:	2302      	movgt	r3, #2
 8015d2a:	2303      	movle	r3, #3
 8015d2c:	e014      	b.n	8015d58 <MLX90640_CalculateTo+0x4c0>
            Sx = sqrt(sqrt(Sx)) * params->ksTo[1];            
 8015d2e:	eeb0 0b47 	vmov.f64	d0, d7
 8015d32:	f00d f899 	bl	8022e68 <sqrt>
 8015d36:	e7a3      	b.n	8015c80 <MLX90640_CalculateTo+0x3e8>
 8015d38:	f00d f896 	bl	8022e68 <sqrt>
 8015d3c:	eeb0 3b40 	vmov.f64	d3, d0
 8015d40:	e7a5      	b.n	8015c8e <MLX90640_CalculateTo+0x3f6>
            To = sqrt(sqrt(irData/(alphaCompensated * (1 - params->ksTo[1] * 273.15) + Sx) + taTr)) - 273.15;                     
 8015d42:	eeb0 0b47 	vmov.f64	d0, d7
 8015d46:	f00d f88f 	bl	8022e68 <sqrt>
 8015d4a:	e7c1      	b.n	8015cd0 <MLX90640_CalculateTo+0x438>
 8015d4c:	f00d f88c 	bl	8022e68 <sqrt>
 8015d50:	eeb0 7b40 	vmov.f64	d7, d0
 8015d54:	e7c3      	b.n	8015cde <MLX90640_CalculateTo+0x446>
                range = 0;
 8015d56:	2300      	movs	r3, #0
            To = sqrt(sqrt(irData / (alphaCompensated * alphaCorrR[range] * (1 + params->ksTo[range] * (To - params->ct[range]))) + taTr)) - 273.15;
 8015d58:	f103 0220 	add.w	r2, r3, #32
 8015d5c:	f935 2012 	ldrsh.w	r2, [r5, r2, lsl #1]
 8015d60:	ee07 2a90 	vmov	s15, r2
 8015d64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015d68:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015d6c:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 8015d70:	edd2 7a0b 	vldr	s15, [r2, #44]	@ 0x2c
 8015d74:	ee27 7a27 	vmul.f32	s14, s14, s15
 8015d78:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8015d7c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8015d80:	aa08      	add	r2, sp, #32
 8015d82:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015d86:	ed53 7a06 	vldr	s15, [r3, #-24]	@ 0xffffffe8
 8015d8a:	ee28 8a27 	vmul.f32	s16, s16, s15
 8015d8e:	ee27 7a08 	vmul.f32	s14, s14, s16
 8015d92:	ee88 0a87 	vdiv.f32	s0, s17, s14
 8015d96:	ee30 7a09 	vadd.f32	s14, s0, s18
 8015d9a:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8015d9e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8015da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015da6:	d411      	bmi.n	8015dcc <MLX90640_CalculateTo+0x534>
 8015da8:	eeb1 0bc7 	vsqrt.f64	d0, d7
 8015dac:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8015db0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015db4:	d40f      	bmi.n	8015dd6 <MLX90640_CalculateTo+0x53e>
 8015db6:	eeb1 7bc0 	vsqrt.f64	d7, d0
 8015dba:	ee37 7b4a 	vsub.f64	d7, d7, d10
 8015dbe:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8015dc2:	ed88 7a00 	vstr	s14, [r8]
 8015dc6:	e682      	b.n	8015ace <MLX90640_CalculateTo+0x236>
                range = 1;            
 8015dc8:	2301      	movs	r3, #1
 8015dca:	e7c5      	b.n	8015d58 <MLX90640_CalculateTo+0x4c0>
            To = sqrt(sqrt(irData / (alphaCompensated * alphaCorrR[range] * (1 + params->ksTo[range] * (To - params->ct[range]))) + taTr)) - 273.15;
 8015dcc:	eeb0 0b47 	vmov.f64	d0, d7
 8015dd0:	f00d f84a 	bl	8022e68 <sqrt>
 8015dd4:	e7ea      	b.n	8015dac <MLX90640_CalculateTo+0x514>
 8015dd6:	f00d f847 	bl	8022e68 <sqrt>
 8015dda:	eeb0 7b40 	vmov.f64	d7, d0
 8015dde:	e7ec      	b.n	8015dba <MLX90640_CalculateTo+0x522>
}
 8015de0:	b009      	add	sp, #36	@ 0x24
 8015de2:	ecbd 8b10 	vpop	{d8-d15}
 8015de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015dea:	bf00      	nop

08015dec <MLX90640_BadPixelsCorrection>:
{   
 8015dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015df0:	b087      	sub	sp, #28
    while(pixels[pix] != 0xFFFF)
 8015df2:	8804      	ldrh	r4, [r0, #0]
 8015df4:	f64f 75ff 	movw	r5, #65535	@ 0xffff
 8015df8:	42ac      	cmp	r4, r5
 8015dfa:	f000 8178 	beq.w	80160ee <MLX90640_BadPixelsCorrection+0x302>
    pix = 0;
 8015dfe:	f04f 0e00 	mov.w	lr, #0
 8015e02:	f241 2b66 	movw	fp, #4710	@ 0x1266
 8015e06:	f241 2670 	movw	r6, #4720	@ 0x1270
 8015e0a:	441e      	add	r6, r3
                    to[pixels[pix]] = (to[pixels[pix]-1]+to[pixels[pix]+1])/2.0;                    
 8015e0c:	f06f 4a40 	mvn.w	sl, #3221225472	@ 0xc0000000
 8015e10:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
    while(pixels[pix] != 0xFFFF)
 8015e14:	46a8      	mov	r8, r5
 8015e16:	e0b7      	b.n	8015f88 <MLX90640_BadPixelsCorrection+0x19c>
            if(line == 0)
 8015e18:	b9f7      	cbnz	r7, 8015e58 <MLX90640_BadPixelsCorrection+0x6c>
                if(column == 0)
 8015e1a:	b92d      	cbnz	r5, 8015e28 <MLX90640_BadPixelsCorrection+0x3c>
                    to[pixels[pix]] = to[33];                    
 8015e1c:	f8d1 5084 	ldr.w	r5, [r1, #132]	@ 0x84
 8015e20:	eb01 0484 	add.w	r4, r1, r4, lsl #2
 8015e24:	6025      	str	r5, [r4, #0]
 8015e26:	e0a6      	b.n	8015f76 <MLX90640_BadPixelsCorrection+0x18a>
                else if(column == 31)
 8015e28:	2d1f      	cmp	r5, #31
 8015e2a:	d00f      	beq.n	8015e4c <MLX90640_BadPixelsCorrection+0x60>
                    to[pixels[pix]] = (to[pixels[pix]+31] + to[pixels[pix]+33])/2.0;                    
 8015e2c:	341f      	adds	r4, #31
 8015e2e:	eb01 0484 	add.w	r4, r1, r4, lsl #2
 8015e32:	edd4 7a02 	vldr	s15, [r4, #8]
 8015e36:	ed94 7a00 	vldr	s14, [r4]
 8015e3a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015e3e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8015e42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015e46:	ed44 7a1f 	vstr	s15, [r4, #-124]	@ 0xffffff84
 8015e4a:	e094      	b.n	8015f76 <MLX90640_BadPixelsCorrection+0x18a>
                    to[pixels[pix]] = to[62];                      
 8015e4c:	f8d1 50f8 	ldr.w	r5, [r1, #248]	@ 0xf8
 8015e50:	eb01 0484 	add.w	r4, r1, r4, lsl #2
 8015e54:	6025      	str	r5, [r4, #0]
 8015e56:	e08e      	b.n	8015f76 <MLX90640_BadPixelsCorrection+0x18a>
            else if(line == 23)
 8015e58:	2f17      	cmp	r7, #23
 8015e5a:	d011      	beq.n	8015e80 <MLX90640_BadPixelsCorrection+0x94>
            else if(column == 0)
 8015e5c:	bb95      	cbnz	r5, 8015ec4 <MLX90640_BadPixelsCorrection+0xd8>
                to[pixels[pix]] = (to[pixels[pix]-31] + to[pixels[pix]+33])/2.0;                
 8015e5e:	4da5      	ldr	r5, [pc, #660]	@ (80160f4 <MLX90640_BadPixelsCorrection+0x308>)
 8015e60:	4425      	add	r5, r4
 8015e62:	eb01 0485 	add.w	r4, r1, r5, lsl #2
 8015e66:	edd4 7a40 	vldr	s15, [r4, #256]	@ 0x100
 8015e6a:	ed94 7a00 	vldr	s14, [r4]
 8015e6e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015e72:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8015e76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015e7a:	edc4 7a1f 	vstr	s15, [r4, #124]	@ 0x7c
 8015e7e:	e07a      	b.n	8015f76 <MLX90640_BadPixelsCorrection+0x18a>
                if(column == 0)
 8015e80:	b935      	cbnz	r5, 8015e90 <MLX90640_BadPixelsCorrection+0xa4>
                    to[pixels[pix]] = to[705];                    
 8015e82:	f601 3504 	addw	r5, r1, #2820	@ 0xb04
 8015e86:	682d      	ldr	r5, [r5, #0]
 8015e88:	eb01 0484 	add.w	r4, r1, r4, lsl #2
 8015e8c:	6025      	str	r5, [r4, #0]
 8015e8e:	e072      	b.n	8015f76 <MLX90640_BadPixelsCorrection+0x18a>
                else if(column == 31)
 8015e90:	2d1f      	cmp	r5, #31
 8015e92:	d010      	beq.n	8015eb6 <MLX90640_BadPixelsCorrection+0xca>
                    to[pixels[pix]] = (to[pixels[pix]-33] + to[pixels[pix]-31])/2.0;                       
 8015e94:	4d98      	ldr	r5, [pc, #608]	@ (80160f8 <MLX90640_BadPixelsCorrection+0x30c>)
 8015e96:	4425      	add	r5, r4
 8015e98:	eb01 0485 	add.w	r4, r1, r5, lsl #2
 8015e9c:	edd4 7a02 	vldr	s15, [r4, #8]
 8015ea0:	ed94 7a00 	vldr	s14, [r4]
 8015ea4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015ea8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8015eac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015eb0:	edc4 7a21 	vstr	s15, [r4, #132]	@ 0x84
 8015eb4:	e05f      	b.n	8015f76 <MLX90640_BadPixelsCorrection+0x18a>
                    to[pixels[pix]] = to[734];                       
 8015eb6:	f601 3578 	addw	r5, r1, #2936	@ 0xb78
 8015eba:	682d      	ldr	r5, [r5, #0]
 8015ebc:	eb01 0484 	add.w	r4, r1, r4, lsl #2
 8015ec0:	6025      	str	r5, [r4, #0]
 8015ec2:	e058      	b.n	8015f76 <MLX90640_BadPixelsCorrection+0x18a>
            else if(column == 31)
 8015ec4:	2d1f      	cmp	r5, #31
 8015ec6:	d110      	bne.n	8015eea <MLX90640_BadPixelsCorrection+0xfe>
                to[pixels[pix]] = (to[pixels[pix]-33] + to[pixels[pix]+31])/2.0;                
 8015ec8:	4d8b      	ldr	r5, [pc, #556]	@ (80160f8 <MLX90640_BadPixelsCorrection+0x30c>)
 8015eca:	4425      	add	r5, r4
 8015ecc:	eb01 0485 	add.w	r4, r1, r5, lsl #2
 8015ed0:	edd4 7a40 	vldr	s15, [r4, #256]	@ 0x100
 8015ed4:	ed94 7a00 	vldr	s14, [r4]
 8015ed8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015edc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8015ee0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015ee4:	edc4 7a21 	vstr	s15, [r4, #132]	@ 0x84
 8015ee8:	e045      	b.n	8015f76 <MLX90640_BadPixelsCorrection+0x18a>
                ap[0] = to[pixels[pix]-33];
 8015eea:	4d83      	ldr	r5, [pc, #524]	@ (80160f8 <MLX90640_BadPixelsCorrection+0x30c>)
 8015eec:	4425      	add	r5, r4
 8015eee:	eb01 0485 	add.w	r4, r1, r5, lsl #2
 8015ef2:	6827      	ldr	r7, [r4, #0]
 8015ef4:	9702      	str	r7, [sp, #8]
                ap[1] = to[pixels[pix]-31];
 8015ef6:	68a7      	ldr	r7, [r4, #8]
 8015ef8:	9703      	str	r7, [sp, #12]
                ap[2] = to[pixels[pix]+31];
 8015efa:	f8d4 7100 	ldr.w	r7, [r4, #256]	@ 0x100
 8015efe:	9704      	str	r7, [sp, #16]
                ap[3] = to[pixels[pix]+33];
 8015f00:	f8d4 4108 	ldr.w	r4, [r4, #264]	@ 0x108
 8015f04:	9405      	str	r4, [sp, #20]
                to[pixels[pix]] = GetMedian(ap,4);
 8015f06:	eb01 0585 	add.w	r5, r1, r5, lsl #2
 8015f0a:	f105 0484 	add.w	r4, r5, #132	@ 0x84
 8015f0e:	ad02      	add	r5, sp, #8
 
static float GetMedian(float *values, int n)
 {
    float temp;
    
    for(int i=0; i<n-1; i++)
 8015f10:	f04f 0900 	mov.w	r9, #0
 8015f14:	af06      	add	r7, sp, #24
 8015f16:	9401      	str	r4, [sp, #4]
 8015f18:	e013      	b.n	8015f42 <MLX90640_BadPixelsCorrection+0x156>
    {
        for(int j=i+1; j<n; j++)
 8015f1a:	42bc      	cmp	r4, r7
 8015f1c:	d00d      	beq.n	8015f3a <MLX90640_BadPixelsCorrection+0x14e>
        {
            if(values[j] < values[i]) 
 8015f1e:	ecb4 7a01 	vldmia	r4!, {s14}
 8015f22:	edd5 7a00 	vldr	s15, [r5]
 8015f26:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8015f2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f2e:	d5f4      	bpl.n	8015f1a <MLX90640_BadPixelsCorrection+0x12e>
            {                
                temp = values[i];
                values[i] = values[j];
 8015f30:	ed8c 7a00 	vstr	s14, [ip]
                values[j] = temp;
 8015f34:	ed44 7a01 	vstr	s15, [r4, #-4]
 8015f38:	e7ef      	b.n	8015f1a <MLX90640_BadPixelsCorrection+0x12e>
    for(int i=0; i<n-1; i++)
 8015f3a:	3504      	adds	r5, #4
 8015f3c:	f1b9 0f03 	cmp.w	r9, #3
 8015f40:	d004      	beq.n	8015f4c <MLX90640_BadPixelsCorrection+0x160>
        for(int j=i+1; j<n; j++)
 8015f42:	f109 0901 	add.w	r9, r9, #1
 8015f46:	1d2c      	adds	r4, r5, #4
 8015f48:	46ac      	mov	ip, r5
 8015f4a:	e7e8      	b.n	8015f1e <MLX90640_BadPixelsCorrection+0x132>
        }
    }
    
    if(n%2==0) 
    {
        return ((values[n/2] + values[n/2 - 1]) / 2.0);
 8015f4c:	9c01      	ldr	r4, [sp, #4]
 8015f4e:	eddd 7a04 	vldr	s15, [sp, #16]
 8015f52:	ed9d 7a03 	vldr	s14, [sp, #12]
 8015f56:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015f5a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8015f5e:	ee67 7a87 	vmul.f32	s15, s15, s14
                to[pixels[pix]] = GetMedian(ap,4);
 8015f62:	edc4 7a00 	vstr	s15, [r4]
 8015f66:	e006      	b.n	8015f76 <MLX90640_BadPixelsCorrection+0x18a>
                to[pixels[pix]] = to[pixels[pix]+1];            
 8015f68:	3401      	adds	r4, #1
 8015f6a:	b2a4      	uxth	r4, r4
 8015f6c:	eb01 0484 	add.w	r4, r1, r4, lsl #2
 8015f70:	6825      	ldr	r5, [r4, #0]
 8015f72:	f844 5c04 	str.w	r5, [r4, #-4]
        pix = pix + 1;    
 8015f76:	f10e 0e01 	add.w	lr, lr, #1
 8015f7a:	fa5f fe8e 	uxtb.w	lr, lr
    while(pixels[pix] != 0xFFFF)
 8015f7e:	f830 401e 	ldrh.w	r4, [r0, lr, lsl #1]
 8015f82:	4544      	cmp	r4, r8
 8015f84:	f000 80b3 	beq.w	80160ee <MLX90640_BadPixelsCorrection+0x302>
        line = pixels[pix]>>5;
 8015f88:	f3c4 1747 	ubfx	r7, r4, #5, #8
        column = pixels[pix] - (line<<5);
 8015f8c:	f004 051f 	and.w	r5, r4, #31
        if(mode == 1)
 8015f90:	2a01      	cmp	r2, #1
 8015f92:	f43f af41 	beq.w	8015e18 <MLX90640_BadPixelsCorrection+0x2c>
            if(column == 0)
 8015f96:	2d1f      	cmp	r5, #31
 8015f98:	d856      	bhi.n	8016048 <MLX90640_BadPixelsCorrection+0x25c>
 8015f9a:	a701      	add	r7, pc, #4	@ (adr r7, 8015fa0 <MLX90640_BadPixelsCorrection+0x1b4>)
 8015f9c:	f857 f025 	ldr.w	pc, [r7, r5, lsl #2]
 8015fa0:	08015f69 	.word	0x08015f69
 8015fa4:	08016021 	.word	0x08016021
 8015fa8:	08016049 	.word	0x08016049
 8015fac:	08016049 	.word	0x08016049
 8015fb0:	08016049 	.word	0x08016049
 8015fb4:	08016049 	.word	0x08016049
 8015fb8:	08016049 	.word	0x08016049
 8015fbc:	08016049 	.word	0x08016049
 8015fc0:	08016049 	.word	0x08016049
 8015fc4:	08016049 	.word	0x08016049
 8015fc8:	08016049 	.word	0x08016049
 8015fcc:	08016049 	.word	0x08016049
 8015fd0:	08016049 	.word	0x08016049
 8015fd4:	08016049 	.word	0x08016049
 8015fd8:	08016049 	.word	0x08016049
 8015fdc:	08016049 	.word	0x08016049
 8015fe0:	08016049 	.word	0x08016049
 8015fe4:	08016049 	.word	0x08016049
 8015fe8:	08016049 	.word	0x08016049
 8015fec:	08016049 	.word	0x08016049
 8015ff0:	08016049 	.word	0x08016049
 8015ff4:	08016049 	.word	0x08016049
 8015ff8:	08016049 	.word	0x08016049
 8015ffc:	08016049 	.word	0x08016049
 8016000:	08016049 	.word	0x08016049
 8016004:	08016049 	.word	0x08016049
 8016008:	08016049 	.word	0x08016049
 801600c:	08016049 	.word	0x08016049
 8016010:	08016049 	.word	0x08016049
 8016014:	08016049 	.word	0x08016049
 8016018:	08016021 	.word	0x08016021
 801601c:	0801603d 	.word	0x0801603d
                to[pixels[pix]] = (to[pixels[pix]-1]+to[pixels[pix]+1])/2.0;                
 8016020:	4454      	add	r4, sl
 8016022:	eb01 0484 	add.w	r4, r1, r4, lsl #2
 8016026:	edd4 7a02 	vldr	s15, [r4, #8]
 801602a:	ed94 7a00 	vldr	s14, [r4]
 801602e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016032:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016036:	edc4 7a01 	vstr	s15, [r4, #4]
 801603a:	e79c      	b.n	8015f76 <MLX90640_BadPixelsCorrection+0x18a>
                to[pixels[pix]] = to[pixels[pix]-1];
 801603c:	4454      	add	r4, sl
 801603e:	eb01 0484 	add.w	r4, r1, r4, lsl #2
 8016042:	6825      	ldr	r5, [r4, #0]
 8016044:	6065      	str	r5, [r4, #4]
 8016046:	e796      	b.n	8015f76 <MLX90640_BadPixelsCorrection+0x18a>
                if(IsPixelBad(pixels[pix]-2,params) == 0 && IsPixelBad(pixels[pix]+2,params) == 0)
 8016048:	1ea7      	subs	r7, r4, #2
 801604a:	b2bf      	uxth	r7, r7

//------------------------------------------------------------------------------

static int IsPixelBad(uint16_t pixel,paramsMLX90640 *params)
{
    for(int i=0; i<5; i++)
 801604c:	eb03 0c0b 	add.w	ip, r3, fp
                if(IsPixelBad(pixels[pix]-2,params) == 0 && IsPixelBad(pixels[pix]+2,params) == 0)
 8016050:	4665      	mov	r5, ip
    {
        if(pixel == params->outlierPixels[i] || pixel == params->brokenPixels[i])
 8016052:	f8b5 900c 	ldrh.w	r9, [r5, #12]
 8016056:	45b9      	cmp	r9, r7
 8016058:	d03b      	beq.n	80160d2 <MLX90640_BadPixelsCorrection+0x2e6>
 801605a:	f835 9f02 	ldrh.w	r9, [r5, #2]!
 801605e:	45b9      	cmp	r9, r7
 8016060:	d037      	beq.n	80160d2 <MLX90640_BadPixelsCorrection+0x2e6>
    for(int i=0; i<5; i++)
 8016062:	42b5      	cmp	r5, r6
 8016064:	d1f5      	bne.n	8016052 <MLX90640_BadPixelsCorrection+0x266>
                if(IsPixelBad(pixels[pix]-2,params) == 0 && IsPixelBad(pixels[pix]+2,params) == 0)
 8016066:	1ca5      	adds	r5, r4, #2
 8016068:	b2ad      	uxth	r5, r5
        if(pixel == params->outlierPixels[i] || pixel == params->brokenPixels[i])
 801606a:	f8bc 700c 	ldrh.w	r7, [ip, #12]
 801606e:	42af      	cmp	r7, r5
 8016070:	d02f      	beq.n	80160d2 <MLX90640_BadPixelsCorrection+0x2e6>
 8016072:	f83c 7f02 	ldrh.w	r7, [ip, #2]!
 8016076:	42af      	cmp	r7, r5
 8016078:	d02b      	beq.n	80160d2 <MLX90640_BadPixelsCorrection+0x2e6>
    for(int i=0; i<5; i++)
 801607a:	45b4      	cmp	ip, r6
 801607c:	d1f5      	bne.n	801606a <MLX90640_BadPixelsCorrection+0x27e>
                    ap[0] = to[pixels[pix]+1] - to[pixels[pix]+2];
 801607e:	3401      	adds	r4, #1
 8016080:	b2a4      	uxth	r4, r4
 8016082:	00a5      	lsls	r5, r4, #2
 8016084:	eb01 0484 	add.w	r4, r1, r4, lsl #2
 8016088:	ed94 6a00 	vldr	s12, [r4]
 801608c:	edd4 7a01 	vldr	s15, [r4, #4]
 8016090:	ee76 7a67 	vsub.f32	s15, s12, s15
 8016094:	edcd 7a02 	vstr	s15, [sp, #8]
                    ap[1] = to[pixels[pix]-1] - to[pixels[pix]-2];
 8016098:	ed54 5a02 	vldr	s11, [r4, #-8]
 801609c:	ed14 7a03 	vldr	s14, [r4, #-12]
 80160a0:	ee35 7ac7 	vsub.f32	s14, s11, s14
 80160a4:	ed8d 7a03 	vstr	s14, [sp, #12]
                    if(fabs(ap[0]) > fabs(ap[1]))
 80160a8:	eef0 4ae7 	vabs.f32	s9, s15
 80160ac:	eeb0 5ac7 	vabs.f32	s10, s14
 80160b0:	eef4 4ac5 	vcmpe.f32	s9, s10
 80160b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80160b8:	dc05      	bgt.n	80160c6 <MLX90640_BadPixelsCorrection+0x2da>
                        to[pixels[pix]] = to[pixels[pix]+1] + ap[0];                        
 80160ba:	440d      	add	r5, r1
 80160bc:	ee36 6a27 	vadd.f32	s12, s12, s15
 80160c0:	ed05 6a01 	vstr	s12, [r5, #-4]
 80160c4:	e757      	b.n	8015f76 <MLX90640_BadPixelsCorrection+0x18a>
                        to[pixels[pix]] = to[pixels[pix]-1] + ap[1];                        
 80160c6:	440d      	add	r5, r1
 80160c8:	ee75 5a87 	vadd.f32	s11, s11, s14
 80160cc:	ed45 5a01 	vstr	s11, [r5, #-4]
 80160d0:	e751      	b.n	8015f76 <MLX90640_BadPixelsCorrection+0x18a>
                    to[pixels[pix]] = (to[pixels[pix]-1]+to[pixels[pix]+1])/2.0;                    
 80160d2:	4454      	add	r4, sl
 80160d4:	eb01 0484 	add.w	r4, r1, r4, lsl #2
 80160d8:	edd4 7a02 	vldr	s15, [r4, #8]
 80160dc:	ed94 7a00 	vldr	s14, [r4]
 80160e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80160e4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80160e8:	edc4 7a01 	vstr	s15, [r4, #4]
 80160ec:	e743      	b.n	8015f76 <MLX90640_BadPixelsCorrection+0x18a>
}
 80160ee:	b007      	add	sp, #28
 80160f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80160f4:	3fffffe1 	.word	0x3fffffe1
 80160f8:	3fffffdf 	.word	0x3fffffdf

080160fc <ExtractDeviatingPixels>:
{
 80160fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016100:	b085      	sub	sp, #20
 8016102:	468a      	mov	sl, r1
        mlx90640->brokenPixels[pixCnt] = 0xFFFF;
 8016104:	f501 5380 	add.w	r3, r1, #4096	@ 0x1000
 8016108:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801610c:	f8a3 2268 	strh.w	r2, [r3, #616]	@ 0x268
        mlx90640->outlierPixels[pixCnt] = 0xFFFF;
 8016110:	f8a3 2272 	strh.w	r2, [r3, #626]	@ 0x272
        mlx90640->brokenPixels[pixCnt] = 0xFFFF;
 8016114:	f8a3 226a 	strh.w	r2, [r3, #618]	@ 0x26a
        mlx90640->outlierPixels[pixCnt] = 0xFFFF;
 8016118:	f8a3 2274 	strh.w	r2, [r3, #628]	@ 0x274
        mlx90640->brokenPixels[pixCnt] = 0xFFFF;
 801611c:	f8a3 226c 	strh.w	r2, [r3, #620]	@ 0x26c
        mlx90640->outlierPixels[pixCnt] = 0xFFFF;
 8016120:	f8a3 2276 	strh.w	r2, [r3, #630]	@ 0x276
        mlx90640->brokenPixels[pixCnt] = 0xFFFF;
 8016124:	f8a3 226e 	strh.w	r2, [r3, #622]	@ 0x26e
        mlx90640->outlierPixels[pixCnt] = 0xFFFF;
 8016128:	f8a3 2278 	strh.w	r2, [r3, #632]	@ 0x278
        mlx90640->brokenPixels[pixCnt] = 0xFFFF;
 801612c:	f8a3 2270 	strh.w	r2, [r3, #624]	@ 0x270
        mlx90640->outlierPixels[pixCnt] = 0xFFFF;
 8016130:	f8a3 227a 	strh.w	r2, [r3, #634]	@ 0x27a
    uint16_t outlierPixCnt = 0;
 8016134:	2600      	movs	r6, #0
    uint16_t brokenPixCnt = 0;
 8016136:	4635      	mov	r5, r6
    pixCnt = 0;    
 8016138:	4633      	mov	r3, r6
    while (pixCnt < MLX90640_PIXEL_NUM && brokenPixCnt < 5 && outlierPixCnt < 5)
 801613a:	f240 21ff 	movw	r1, #767	@ 0x2ff
 801613e:	e011      	b.n	8016164 <ExtractDeviatingPixels+0x68>
        else if((eeData[pixCnt+64] & 0x0001) != 0)
 8016140:	f012 0f01 	tst.w	r2, #1
 8016144:	d006      	beq.n	8016154 <ExtractDeviatingPixels+0x58>
            mlx90640->outlierPixels[outlierPixCnt] = pixCnt;
 8016146:	f606 1238 	addw	r2, r6, #2360	@ 0x938
 801614a:	eb0a 0242 	add.w	r2, sl, r2, lsl #1
 801614e:	8053      	strh	r3, [r2, #2]
            outlierPixCnt = outlierPixCnt + 1;
 8016150:	3601      	adds	r6, #1
 8016152:	b2b6      	uxth	r6, r6
        pixCnt = pixCnt + 1;
 8016154:	3301      	adds	r3, #1
 8016156:	b29b      	uxth	r3, r3
    while (pixCnt < MLX90640_PIXEL_NUM && brokenPixCnt < 5 && outlierPixCnt < 5)
 8016158:	2d04      	cmp	r5, #4
 801615a:	bf98      	it	ls
 801615c:	2e04      	cmpls	r6, #4
 801615e:	d80f      	bhi.n	8016180 <ExtractDeviatingPixels+0x84>
 8016160:	428b      	cmp	r3, r1
 8016162:	d80d      	bhi.n	8016180 <ExtractDeviatingPixels+0x84>
        if(eeData[pixCnt+64] == 0)
 8016164:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8016168:	b292      	uxth	r2, r2
 801616a:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 801616e:	2a00      	cmp	r2, #0
 8016170:	d1e6      	bne.n	8016140 <ExtractDeviatingPixels+0x44>
            mlx90640->brokenPixels[brokenPixCnt] = pixCnt;
 8016172:	f605 1234 	addw	r2, r5, #2356	@ 0x934
 8016176:	f82a 3012 	strh.w	r3, [sl, r2, lsl #1]
            brokenPixCnt = brokenPixCnt + 1;
 801617a:	3501      	adds	r5, #1
 801617c:	b2ad      	uxth	r5, r5
 801617e:	e7e9      	b.n	8016154 <ExtractDeviatingPixels+0x58>
    if(brokenPixCnt > 4)  
 8016180:	2d04      	cmp	r5, #4
 8016182:	d830      	bhi.n	80161e6 <ExtractDeviatingPixels+0xea>
    else if(outlierPixCnt > 4)  
 8016184:	2e04      	cmp	r6, #4
 8016186:	d834      	bhi.n	80161f2 <ExtractDeviatingPixels+0xf6>
    else if((brokenPixCnt + outlierPixCnt) > 4)  
 8016188:	462f      	mov	r7, r5
 801618a:	4634      	mov	r4, r6
 801618c:	19ab      	adds	r3, r5, r6
 801618e:	2b04      	cmp	r3, #4
 8016190:	dc32      	bgt.n	80161f8 <ExtractDeviatingPixels+0xfc>
        for(pixCnt=0; pixCnt<brokenPixCnt; pixCnt++)
 8016192:	b3b5      	cbz	r5, 8016202 <ExtractDeviatingPixels+0x106>
 8016194:	f105 0901 	add.w	r9, r5, #1
 8016198:	fa1f f389 	uxth.w	r3, r9
 801619c:	9301      	str	r3, [sp, #4]
 801619e:	2201      	movs	r2, #1
                warn = CheckAdjacentPixels(mlx90640->brokenPixels[pixCnt],mlx90640->brokenPixels[i]);
 80161a0:	f241 2966 	movw	r9, #4710	@ 0x1266
 80161a4:	f241 2b68 	movw	fp, #4712	@ 0x1268
 80161a8:	44d3      	add	fp, sl
 80161aa:	9602      	str	r6, [sp, #8]
 80161ac:	9503      	str	r5, [sp, #12]
 80161ae:	4614      	mov	r4, r2
 80161b0:	eb09 050a 	add.w	r5, r9, sl
 80161b4:	46b9      	mov	r9, r7
            for(i=pixCnt+1; i<brokenPixCnt; i++)
 80161b6:	46a0      	mov	r8, r4
 80161b8:	45a1      	cmp	r9, r4
 80161ba:	dd0c      	ble.n	80161d6 <ExtractDeviatingPixels+0xda>
                warn = CheckAdjacentPixels(mlx90640->brokenPixels[pixCnt],mlx90640->brokenPixels[i]);
 80161bc:	f835 7014 	ldrh.w	r7, [r5, r4, lsl #1]
 80161c0:	f83b 1018 	ldrh.w	r1, [fp, r8, lsl #1]
 80161c4:	4638      	mov	r0, r7
 80161c6:	f7fe ff87 	bl	80150d8 <CheckAdjacentPixels>
                if(warn != 0)
 80161ca:	4603      	mov	r3, r0
 80161cc:	b968      	cbnz	r0, 80161ea <ExtractDeviatingPixels+0xee>
            for(i=pixCnt+1; i<brokenPixCnt; i++)
 80161ce:	f108 0801 	add.w	r8, r8, #1
 80161d2:	45c1      	cmp	r9, r8
 80161d4:	dcf4      	bgt.n	80161c0 <ExtractDeviatingPixels+0xc4>
        for(pixCnt=0; pixCnt<brokenPixCnt; pixCnt++)
 80161d6:	3401      	adds	r4, #1
 80161d8:	9b01      	ldr	r3, [sp, #4]
 80161da:	429c      	cmp	r4, r3
 80161dc:	d1eb      	bne.n	80161b6 <ExtractDeviatingPixels+0xba>
        for(pixCnt=0; pixCnt<outlierPixCnt; pixCnt++)
 80161de:	9c02      	ldr	r4, [sp, #8]
 80161e0:	9d03      	ldr	r5, [sp, #12]
 80161e2:	b986      	cbnz	r6, 8016206 <ExtractDeviatingPixels+0x10a>
 80161e4:	e033      	b.n	801624e <ExtractDeviatingPixels+0x152>
        warn = -MLX90640_BROKEN_PIXELS_NUM_ERROR;
 80161e6:	f06f 0302 	mvn.w	r3, #2
}
 80161ea:	4618      	mov	r0, r3
 80161ec:	b005      	add	sp, #20
 80161ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        warn = -MLX90640_OUTLIER_PIXELS_NUM_ERROR;
 80161f2:	f06f 0303 	mvn.w	r3, #3
 80161f6:	e7f8      	b.n	80161ea <ExtractDeviatingPixels+0xee>
        warn = -MLX90640_BAD_PIXELS_NUM_ERROR;
 80161f8:	f06f 0304 	mvn.w	r3, #4
 80161fc:	e7f5      	b.n	80161ea <ExtractDeviatingPixels+0xee>
        for(pixCnt=0; pixCnt<brokenPixCnt; pixCnt++)
 80161fe:	2300      	movs	r3, #0
 8016200:	e7f3      	b.n	80161ea <ExtractDeviatingPixels+0xee>
        for(pixCnt=0; pixCnt<outlierPixCnt; pixCnt++)
 8016202:	2e00      	cmp	r6, #0
 8016204:	d045      	beq.n	8016292 <ExtractDeviatingPixels+0x196>
 8016206:	f241 2272 	movw	r2, #4722	@ 0x1272
        for(pixCnt=0; pixCnt<brokenPixCnt; pixCnt++)
 801620a:	f04f 0b01 	mov.w	fp, #1
 801620e:	9501      	str	r5, [sp, #4]
 8016210:	eb02 090a 	add.w	r9, r2, sl
            for(i=pixCnt+1; i<outlierPixCnt; i++)
 8016214:	465d      	mov	r5, fp
 8016216:	455c      	cmp	r4, fp
 8016218:	dd0d      	ble.n	8016236 <ExtractDeviatingPixels+0x13a>
                warn = CheckAdjacentPixels(mlx90640->outlierPixels[pixCnt],mlx90640->outlierPixels[i]);
 801621a:	f8b9 8000 	ldrh.w	r8, [r9]
 801621e:	464f      	mov	r7, r9
 8016220:	f837 1f02 	ldrh.w	r1, [r7, #2]!
 8016224:	4640      	mov	r0, r8
 8016226:	f7fe ff57 	bl	80150d8 <CheckAdjacentPixels>
                if(warn != 0)
 801622a:	4603      	mov	r3, r0
 801622c:	2800      	cmp	r0, #0
 801622e:	d1dc      	bne.n	80161ea <ExtractDeviatingPixels+0xee>
            for(i=pixCnt+1; i<outlierPixCnt; i++)
 8016230:	3501      	adds	r5, #1
 8016232:	42ac      	cmp	r4, r5
 8016234:	d1f4      	bne.n	8016220 <ExtractDeviatingPixels+0x124>
        for(pixCnt=0; pixCnt<outlierPixCnt; pixCnt++)
 8016236:	f10b 0b01 	add.w	fp, fp, #1
 801623a:	f109 0902 	add.w	r9, r9, #2
 801623e:	f10b 33ff 	add.w	r3, fp, #4294967295
 8016242:	b29b      	uxth	r3, r3
 8016244:	429e      	cmp	r6, r3
 8016246:	d8e5      	bhi.n	8016214 <ExtractDeviatingPixels+0x118>
        for(pixCnt=0; pixCnt<brokenPixCnt; pixCnt++)
 8016248:	9d01      	ldr	r5, [sp, #4]
 801624a:	2d00      	cmp	r5, #0
 801624c:	d0d7      	beq.n	80161fe <ExtractDeviatingPixels+0x102>
 801624e:	f241 2b68 	movw	fp, #4712	@ 0x1268
 8016252:	44d3      	add	fp, sl
 8016254:	eb0b 0545 	add.w	r5, fp, r5, lsl #1
 8016258:	f241 2770 	movw	r7, #4720	@ 0x1270
 801625c:	4457      	add	r7, sl
 801625e:	eb07 0746 	add.w	r7, r7, r6, lsl #1
 8016262:	f241 2970 	movw	r9, #4720	@ 0x1270
            for(i=0; i<outlierPixCnt; i++)
 8016266:	2c00      	cmp	r4, #0
 8016268:	dd0d      	ble.n	8016286 <ExtractDeviatingPixels+0x18a>
                warn = CheckAdjacentPixels(mlx90640->brokenPixels[pixCnt],mlx90640->outlierPixels[i]);
 801626a:	f8bb 8000 	ldrh.w	r8, [fp]
 801626e:	eb0a 0609 	add.w	r6, sl, r9
 8016272:	f836 1f02 	ldrh.w	r1, [r6, #2]!
 8016276:	4640      	mov	r0, r8
 8016278:	f7fe ff2e 	bl	80150d8 <CheckAdjacentPixels>
                if(warn != 0)
 801627c:	4603      	mov	r3, r0
 801627e:	2800      	cmp	r0, #0
 8016280:	d1b3      	bne.n	80161ea <ExtractDeviatingPixels+0xee>
            for(i=0; i<outlierPixCnt; i++)
 8016282:	42b7      	cmp	r7, r6
 8016284:	d1f5      	bne.n	8016272 <ExtractDeviatingPixels+0x176>
        for(pixCnt=0; pixCnt<brokenPixCnt; pixCnt++)
 8016286:	f10b 0b02 	add.w	fp, fp, #2
 801628a:	455d      	cmp	r5, fp
 801628c:	d1eb      	bne.n	8016266 <ExtractDeviatingPixels+0x16a>
 801628e:	2300      	movs	r3, #0
 8016290:	e7ab      	b.n	80161ea <ExtractDeviatingPixels+0xee>
    int warn = 0;
 8016292:	2300      	movs	r3, #0
 8016294:	e7a9      	b.n	80161ea <ExtractDeviatingPixels+0xee>
	...

08016298 <MLX90640_ExtractParameters>:
{
 8016298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801629c:	ed2d 8b04 	vpush	{d8-d9}
 80162a0:	b0bd      	sub	sp, #244	@ 0xf4
 80162a2:	4604      	mov	r4, r0
 80162a4:	460d      	mov	r5, r1
    kVdd = MLX90640_MS_BYTE(eeData[51]);
 80162a6:	f8b0 3066 	ldrh.w	r3, [r0, #102]	@ 0x66
    mlx90640->kVdd = 32 * kVdd;
 80162aa:	f990 2067 	ldrsb.w	r2, [r0, #103]	@ 0x67
 80162ae:	0152      	lsls	r2, r2, #5
 80162b0:	800a      	strh	r2, [r1, #0]
    vdd25 = ((vdd25 - 256) << 5) - 8192;
 80162b2:	b2db      	uxtb	r3, r3
 80162b4:	015b      	lsls	r3, r3, #5
 80162b6:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
    mlx90640->vdd25 = vdd25; 
 80162ba:	804b      	strh	r3, [r1, #2]
    KvPTAT = (eeData[50] & MLX90640_MSBITS_6_MASK) >> 10;
 80162bc:	f8b0 3064 	ldrh.w	r3, [r0, #100]	@ 0x64
 80162c0:	0a9a      	lsrs	r2, r3, #10
 80162c2:	ee07 2a90 	vmov	s15, r2
 80162c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    if(KvPTAT > 31)
 80162ca:	eeb3 7a0f 	vmov.f32	s14, #63	@ 0x41f80000  31.0
 80162ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80162d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80162d6:	dd03      	ble.n	80162e0 <MLX90640_ExtractParameters+0x48>
        KvPTAT = KvPTAT - 64;
 80162d8:	ed9f 7ac8 	vldr	s14, [pc, #800]	@ 80165fc <MLX90640_ExtractParameters+0x364>
 80162dc:	ee77 7ac7 	vsub.f32	s15, s15, s14
    KvPTAT = KvPTAT/4096;
 80162e0:	ed9f 7ac1 	vldr	s14, [pc, #772]	@ 80165e8 <MLX90640_ExtractParameters+0x350>
 80162e4:	ee27 7a87 	vmul.f32	s14, s15, s14
    KtPTAT = eeData[50] & MLX90640_LSBITS_10_MASK;
 80162e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80162ec:	ee07 3a90 	vmov	s15, r3
 80162f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    if(KtPTAT > 511)
 80162f4:	eddf 6abd 	vldr	s13, [pc, #756]	@ 80165ec <MLX90640_ExtractParameters+0x354>
 80162f8:	eef4 7ae6 	vcmpe.f32	s15, s13
 80162fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016300:	dd03      	ble.n	801630a <MLX90640_ExtractParameters+0x72>
        KtPTAT = KtPTAT - 1024;
 8016302:	eddf 6abb 	vldr	s13, [pc, #748]	@ 80165f0 <MLX90640_ExtractParameters+0x358>
 8016306:	ee77 7ae6 	vsub.f32	s15, s15, s13
    vPTAT25 = eeData[49];
 801630a:	f8b4 2062 	ldrh.w	r2, [r4, #98]	@ 0x62
    alphaPTAT = (eeData[16] & MLX90640_NIBBLE4_MASK) / POW2(14) + 8.0f;
 801630e:	8c23      	ldrh	r3, [r4, #32]
 8016310:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8016314:	ee06 3a10 	vmov	s12, r3
 8016318:	eeba 6bc9 	vcvt.f64.s32	d6, d6, #14
 801631c:	eeb2 5b00 	vmov.f64	d5, #32	@ 0x41000000  8.0
 8016320:	ee36 6b05 	vadd.f64	d6, d6, d5
 8016324:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
    mlx90640->KvPTAT = KvPTAT;
 8016328:	ed85 7a01 	vstr	s14, [r5, #4]
    KtPTAT = KtPTAT/8;
 801632c:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 8016330:	ee67 7a87 	vmul.f32	s15, s15, s14
    mlx90640->KtPTAT = KtPTAT;    
 8016334:	edc5 7a02 	vstr	s15, [r5, #8]
    mlx90640->vPTAT25 = vPTAT25;
 8016338:	81aa      	strh	r2, [r5, #12]
    mlx90640->alphaPTAT = alphaPTAT;   
 801633a:	ed85 6a04 	vstr	s12, [r5, #16]
    mlx90640->gainEE = (int16_t)eeData[48];;    
 801633e:	f8b4 3060 	ldrh.w	r3, [r4, #96]	@ 0x60
 8016342:	82ab      	strh	r3, [r5, #20]
    mlx90640->tgc = (int8_t)MLX90640_LS_BYTE(eeData[60]) / 32.0f;
 8016344:	f994 3078 	ldrsb.w	r3, [r4, #120]	@ 0x78
 8016348:	ee07 3a90 	vmov	s15, r3
 801634c:	eefa 7aed 	vcvt.f32.s32	s15, s15, #5
 8016350:	edc5 7a06 	vstr	s15, [r5, #24]
    resolutionEE = (eeData[56] & 0x3000) >> 12;    
 8016354:	f8b4 3070 	ldrh.w	r3, [r4, #112]	@ 0x70
 8016358:	f3c3 3301 	ubfx	r3, r3, #12, #2
    mlx90640->resolutionEE = resolutionEE;
 801635c:	f885 3024 	strb.w	r3, [r5, #36]	@ 0x24
    mlx90640->KsTa = (int8_t)MLX90640_MS_BYTE(eeData[60]) / 8192.0f;
 8016360:	f994 3079 	ldrsb.w	r3, [r4, #121]	@ 0x79
 8016364:	ee07 3a90 	vmov	s15, r3
 8016368:	eefa 7ae9 	vcvt.f32.s32	s15, s15, #13
 801636c:	edc5 7a0a 	vstr	s15, [r5, #40]	@ 0x28
    step = ((eeData[63] & 0x3000) >> 12) * 10;
 8016370:	f8b4 207e 	ldrh.w	r2, [r4, #126]	@ 0x7e
 8016374:	f3c2 3201 	ubfx	r2, r2, #12, #2
 8016378:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    mlx90640->ct[0] = -40;
 801637c:	f64f 73d8 	movw	r3, #65496	@ 0xffd8
 8016380:	f8a5 3040 	strh.w	r3, [r5, #64]	@ 0x40
    mlx90640->ct[1] = 0;
 8016384:	2300      	movs	r3, #0
 8016386:	f8a5 3042 	strh.w	r3, [r5, #66]	@ 0x42
    mlx90640->ct[2] = MLX90640_NIBBLE2(eeData[63]);
 801638a:	f8b4 307e 	ldrh.w	r3, [r4, #126]	@ 0x7e
 801638e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8016392:	f8a5 3044 	strh.w	r3, [r5, #68]	@ 0x44
    mlx90640->ct[3] = MLX90640_NIBBLE3(eeData[63]);
 8016396:	f8b4 107e 	ldrh.w	r1, [r4, #126]	@ 0x7e
 801639a:	f3c1 2103 	ubfx	r1, r1, #8, #4
    mlx90640->ct[2] = mlx90640->ct[2]*step;
 801639e:	0052      	lsls	r2, r2, #1
 80163a0:	fb13 f302 	smulbb	r3, r3, r2
 80163a4:	b29b      	uxth	r3, r3
 80163a6:	f8a5 3044 	strh.w	r3, [r5, #68]	@ 0x44
    mlx90640->ct[3] = mlx90640->ct[2] + mlx90640->ct[3]*step;
 80163aa:	fb01 3302 	mla	r3, r1, r2, r3
 80163ae:	f8a5 3046 	strh.w	r3, [r5, #70]	@ 0x46
    mlx90640->ct[4] = 400;
 80163b2:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80163b6:	f8a5 3048 	strh.w	r3, [r5, #72]	@ 0x48
    KsToScale = MLX90640_NIBBLE1(eeData[63]) + 8;
 80163ba:	f8b4 207e 	ldrh.w	r2, [r4, #126]	@ 0x7e
 80163be:	f002 020f 	and.w	r2, r2, #15
 80163c2:	3208      	adds	r2, #8
    KsToScale = 1UL << KsToScale;
 80163c4:	2301      	movs	r3, #1
 80163c6:	4093      	lsls	r3, r2
    mlx90640->ksTo[0] = (int8_t)MLX90640_LS_BYTE(eeData[61]) / (float)KsToScale;
 80163c8:	ee07 3a90 	vmov	s15, r3
 80163cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80163d0:	f994 307a 	ldrsb.w	r3, [r4, #122]	@ 0x7a
 80163d4:	ee07 3a10 	vmov	s14, r3
 80163d8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80163dc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80163e0:	edc5 6a0b 	vstr	s13, [r5, #44]	@ 0x2c
    mlx90640->ksTo[1] = (int8_t)MLX90640_MS_BYTE(eeData[61]) / (float)KsToScale;
 80163e4:	f994 307b 	ldrsb.w	r3, [r4, #123]	@ 0x7b
 80163e8:	ee07 3a10 	vmov	s14, r3
 80163ec:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80163f0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80163f4:	edc5 6a0c 	vstr	s13, [r5, #48]	@ 0x30
    mlx90640->ksTo[2] = (int8_t)MLX90640_LS_BYTE(eeData[62]) / (float)KsToScale;
 80163f8:	f994 307c 	ldrsb.w	r3, [r4, #124]	@ 0x7c
 80163fc:	ee07 3a10 	vmov	s14, r3
 8016400:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8016404:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8016408:	edc5 6a0d 	vstr	s13, [r5, #52]	@ 0x34
    mlx90640->ksTo[3] = (int8_t)MLX90640_MS_BYTE(eeData[62]) / (float)KsToScale;
 801640c:	f994 307d 	ldrsb.w	r3, [r4, #125]	@ 0x7d
 8016410:	ee07 3a10 	vmov	s14, r3
 8016414:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8016418:	eec7 6a27 	vdiv.f32	s13, s14, s15
 801641c:	edc5 6a0e 	vstr	s13, [r5, #56]	@ 0x38
    mlx90640->ksTo[4] = -0.0002;
 8016420:	4b74      	ldr	r3, [pc, #464]	@ (80165f4 <MLX90640_ExtractParameters+0x35c>)
 8016422:	63eb      	str	r3, [r5, #60]	@ 0x3c
    alphaScale = MLX90640_NIBBLE4(eeData[32]) + 27;
 8016424:	f8b4 3040 	ldrh.w	r3, [r4, #64]	@ 0x40
 8016428:	0b1b      	lsrs	r3, r3, #12
 801642a:	331b      	adds	r3, #27
 801642c:	ee01 3a10 	vmov	s2, r3
    offsetSP[0] = (eeData[58] & MLX90640_LSBITS_10_MASK);
 8016430:	f8b4 2074 	ldrh.w	r2, [r4, #116]	@ 0x74
 8016434:	f3c2 0109 	ubfx	r1, r2, #0, #10
 8016438:	460f      	mov	r7, r1
    if (offsetSP[0] > 511)
 801643a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 801643e:	db02      	blt.n	8016446 <MLX90640_ExtractParameters+0x1ae>
        offsetSP[0] = offsetSP[0] - 1024;
 8016440:	f5a1 6180 	sub.w	r1, r1, #1024	@ 0x400
 8016444:	b20f      	sxth	r7, r1
    offsetSP[1] = (eeData[58] & MLX90640_MSBITS_6_MASK) >> 10;
 8016446:	0a91      	lsrs	r1, r2, #10
 8016448:	460e      	mov	r6, r1
    if (offsetSP[1] > 31)
 801644a:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 801644e:	d302      	bcc.n	8016456 <MLX90640_ExtractParameters+0x1be>
        offsetSP[1] = offsetSP[1] - 64;
 8016450:	f1a1 0240 	sub.w	r2, r1, #64	@ 0x40
 8016454:	b216      	sxth	r6, r2
    offsetSP[1] = offsetSP[1] + offsetSP[0]; 
 8016456:	443e      	add	r6, r7
    alphaSP[0] = (eeData[57] & MLX90640_LSBITS_10_MASK);
 8016458:	f8b4 8072 	ldrh.w	r8, [r4, #114]	@ 0x72
 801645c:	f3c8 0309 	ubfx	r3, r8, #0, #10
 8016460:	ee07 3a10 	vmov	s14, r3
 8016464:	eeb8 8ac7 	vcvt.f32.s32	s16, s14
    if (alphaSP[0] > 511)
 8016468:	eddf 7a60 	vldr	s15, [pc, #384]	@ 80165ec <MLX90640_ExtractParameters+0x354>
 801646c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8016470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016474:	dd03      	ble.n	801647e <MLX90640_ExtractParameters+0x1e6>
        alphaSP[0] = alphaSP[0] - 1024;
 8016476:	eddf 7a5e 	vldr	s15, [pc, #376]	@ 80165f0 <MLX90640_ExtractParameters+0x358>
 801647a:	ee38 8a67 	vsub.f32	s16, s16, s15
    alphaSP[0] = alphaSP[0] /  POW2(alphaScale);
 801647e:	eeb8 1b41 	vcvt.f64.u32	d1, s2
 8016482:	eeb0 0b00 	vmov.f64	d0, #0	@ 0x40000000  2.0
 8016486:	f00c fd53 	bl	8022f30 <pow>
 801648a:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
 801648e:	ee88 6b00 	vdiv.f64	d6, d8, d0
 8016492:	eef7 8bc6 	vcvt.f32.f64	s17, d6
    alphaSP[1] = (eeData[57] & MLX90640_MSBITS_6_MASK) >> 10;
 8016496:	ea4f 2898 	mov.w	r8, r8, lsr #10
 801649a:	ee07 8a90 	vmov	s15, r8
 801649e:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
    if (alphaSP[1] > 31)
 80164a2:	eef3 7a0f 	vmov.f32	s15, #63	@ 0x41f80000  31.0
 80164a6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80164aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80164ae:	dd03      	ble.n	80164b8 <MLX90640_ExtractParameters+0x220>
        alphaSP[1] = alphaSP[1] - 64;
 80164b0:	eddf 7a52 	vldr	s15, [pc, #328]	@ 80165fc <MLX90640_ExtractParameters+0x364>
 80164b4:	ee38 8a67 	vsub.f32	s16, s16, s15
    cpKta = (int8_t)MLX90640_LS_BYTE(eeData[59]);
 80164b8:	f994 3076 	ldrsb.w	r3, [r4, #118]	@ 0x76
 80164bc:	ee09 3a10 	vmov	s18, r3
    mlx90640->cpKta = cpKta / POW2(ktaScale1);
 80164c0:	eeb8 9bc9 	vcvt.f64.s32	d9, s18
    ktaScale1 = MLX90640_NIBBLE2(eeData[56]) + 8;    
 80164c4:	f8b4 3070 	ldrh.w	r3, [r4, #112]	@ 0x70
 80164c8:	f3c3 1303 	ubfx	r3, r3, #4, #4
    mlx90640->cpKta = cpKta / POW2(ktaScale1);
 80164cc:	3308      	adds	r3, #8
 80164ce:	ee01 3a10 	vmov	s2, r3
 80164d2:	eeb8 1b41 	vcvt.f64.u32	d1, s2
 80164d6:	eeb0 0b00 	vmov.f64	d0, #0	@ 0x40000000  2.0
 80164da:	f00c fd29 	bl	8022f30 <pow>
 80164de:	ee89 7b00 	vdiv.f64	d7, d9, d0
 80164e2:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 80164e6:	ed85 7a08 	vstr	s14, [r5, #32]
    cpKv = (int8_t)MLX90640_MS_BYTE(eeData[59]);
 80164ea:	f994 3077 	ldrsb.w	r3, [r4, #119]	@ 0x77
 80164ee:	ee09 3a10 	vmov	s18, r3
    mlx90640->cpKv = cpKv / POW2(kvScale);
 80164f2:	eeb8 9bc9 	vcvt.f64.s32	d9, s18
    kvScale = MLX90640_NIBBLE3(eeData[56]);
 80164f6:	f8b4 3070 	ldrh.w	r3, [r4, #112]	@ 0x70
    mlx90640->cpKv = cpKv / POW2(kvScale);
 80164fa:	f3c3 2303 	ubfx	r3, r3, #8, #4
 80164fe:	ee01 3a10 	vmov	s2, r3
 8016502:	eeb8 1b41 	vcvt.f64.u32	d1, s2
 8016506:	eeb0 0b00 	vmov.f64	d0, #0	@ 0x40000000  2.0
 801650a:	f00c fd11 	bl	8022f30 <pow>
 801650e:	ee89 7b00 	vdiv.f64	d7, d9, d0
 8016512:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8016516:	ed85 7a07 	vstr	s14, [r5, #28]
    mlx90640->cpAlpha[0] = alphaSP[0];
 801651a:	f505 5380 	add.w	r3, r5, #4096	@ 0x1000
 801651e:	edc3 8a94 	vstr	s17, [r3, #592]	@ 0x250
    alphaSP[1] = (1 + alphaSP[1]/128) * alphaSP[0];
 8016522:	eddf 7a35 	vldr	s15, [pc, #212]	@ 80165f8 <MLX90640_ExtractParameters+0x360>
 8016526:	ee68 7a27 	vmul.f32	s15, s16, s15
 801652a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801652e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016532:	ee67 7aa8 	vmul.f32	s15, s15, s17
    mlx90640->cpAlpha[1] = alphaSP[1];
 8016536:	edc3 7a95 	vstr	s15, [r3, #596]	@ 0x254
    mlx90640->cpOffset[0] = offsetSP[0];
 801653a:	f8a3 7258 	strh.w	r7, [r3, #600]	@ 0x258
    mlx90640->cpOffset[1] = offsetSP[1];  
 801653e:	f8a3 625a 	strh.w	r6, [r3, #602]	@ 0x25a
    ExtractAlphaParameters(eeData, mlx90640);
 8016542:	4629      	mov	r1, r5
 8016544:	4620      	mov	r0, r4
 8016546:	f7fe fddf 	bl	8015108 <ExtractAlphaParameters>
    occRemScale = MLX90640_NIBBLE1(eeData[16]);
 801654a:	f8b4 e020 	ldrh.w	lr, [r4, #32]
 801654e:	f00e 030f 	and.w	r3, lr, #15
 8016552:	9301      	str	r3, [sp, #4]
    occColumnScale = MLX90640_NIBBLE2(eeData[16]);
 8016554:	f3ce 1303 	ubfx	r3, lr, #4, #4
 8016558:	9302      	str	r3, [sp, #8]
    occRowScale = MLX90640_NIBBLE3(eeData[16]);
 801655a:	f3ce 2e03 	ubfx	lr, lr, #8, #4
    offsetRef = (int16_t)eeData[17];
 801655e:	4621      	mov	r1, r4
 8016560:	f831 8f22 	ldrh.w	r8, [r1, #34]!
    for(int i = 0; i < 6; i++)
 8016564:	f104 062e 	add.w	r6, r4, #46	@ 0x2e
    offsetRef = (int16_t)eeData[17];
 8016568:	aa04      	add	r2, sp, #16
        occRow[p + 0] = MLX90640_NIBBLE1(eeData[18 + i]);
 801656a:	f831 3f02 	ldrh.w	r3, [r1, #2]!
 801656e:	f003 000f 	and.w	r0, r3, #15
 8016572:	6010      	str	r0, [r2, #0]
        occRow[p + 1] = MLX90640_NIBBLE2(eeData[18 + i]);
 8016574:	f3c3 1003 	ubfx	r0, r3, #4, #4
 8016578:	6050      	str	r0, [r2, #4]
        occRow[p + 2] = MLX90640_NIBBLE3(eeData[18 + i]);
 801657a:	f3c3 2003 	ubfx	r0, r3, #8, #4
 801657e:	6090      	str	r0, [r2, #8]
        occRow[p + 3] = MLX90640_NIBBLE4(eeData[18 + i]);
 8016580:	0b1b      	lsrs	r3, r3, #12
 8016582:	60d3      	str	r3, [r2, #12]
    for(int i = 0; i < 6; i++)
 8016584:	3210      	adds	r2, #16
 8016586:	42b1      	cmp	r1, r6
 8016588:	d1ef      	bne.n	801656a <MLX90640_ExtractParameters+0x2d2>
 801658a:	aa03      	add	r2, sp, #12
 801658c:	f10d 0c6c 	add.w	ip, sp, #108	@ 0x6c
 8016590:	4613      	mov	r3, r2
 8016592:	e001      	b.n	8016598 <MLX90640_ExtractParameters+0x300>
    for(int i = 0; i < MLX90640_LINE_NUM; i++)
 8016594:	4563      	cmp	r3, ip
 8016596:	d006      	beq.n	80165a6 <MLX90640_ExtractParameters+0x30e>
        if (occRow[i] > 7)
 8016598:	f853 1f04 	ldr.w	r1, [r3, #4]!
 801659c:	2907      	cmp	r1, #7
 801659e:	ddf9      	ble.n	8016594 <MLX90640_ExtractParameters+0x2fc>
            occRow[i] = occRow[i] - 16;
 80165a0:	3910      	subs	r1, #16
 80165a2:	6019      	str	r1, [r3, #0]
 80165a4:	e7f6      	b.n	8016594 <MLX90640_ExtractParameters+0x2fc>
 80165a6:	f104 002e 	add.w	r0, r4, #46	@ 0x2e
 80165aa:	f104 073e 	add.w	r7, r4, #62	@ 0x3e
    for(int i = 0; i < MLX90640_LINE_NUM; i++)
 80165ae:	a91c      	add	r1, sp, #112	@ 0x70
        occColumn[p + 0] = MLX90640_NIBBLE1(eeData[24 + i]);
 80165b0:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 80165b4:	f003 060f 	and.w	r6, r3, #15
 80165b8:	600e      	str	r6, [r1, #0]
        occColumn[p + 1] = MLX90640_NIBBLE2(eeData[24 + i]);
 80165ba:	f3c3 1603 	ubfx	r6, r3, #4, #4
 80165be:	604e      	str	r6, [r1, #4]
        occColumn[p + 2] = MLX90640_NIBBLE3(eeData[24 + i]);
 80165c0:	f3c3 2603 	ubfx	r6, r3, #8, #4
 80165c4:	608e      	str	r6, [r1, #8]
        occColumn[p + 3] = MLX90640_NIBBLE4(eeData[24 + i]);
 80165c6:	0b1b      	lsrs	r3, r3, #12
 80165c8:	60cb      	str	r3, [r1, #12]
    for(int i = 0; i < 8; i++)
 80165ca:	3110      	adds	r1, #16
 80165cc:	42b8      	cmp	r0, r7
 80165ce:	d1ef      	bne.n	80165b0 <MLX90640_ExtractParameters+0x318>
 80165d0:	ab1b      	add	r3, sp, #108	@ 0x6c
 80165d2:	a83b      	add	r0, sp, #236	@ 0xec
 80165d4:	e001      	b.n	80165da <MLX90640_ExtractParameters+0x342>
    for(int i = 0; i < MLX90640_COLUMN_NUM; i ++)
 80165d6:	4283      	cmp	r3, r0
 80165d8:	d016      	beq.n	8016608 <MLX90640_ExtractParameters+0x370>
        if (occColumn[i] > 7)
 80165da:	f853 1f04 	ldr.w	r1, [r3, #4]!
 80165de:	2907      	cmp	r1, #7
 80165e0:	ddf9      	ble.n	80165d6 <MLX90640_ExtractParameters+0x33e>
            occColumn[i] = occColumn[i] - 16;
 80165e2:	3910      	subs	r1, #16
 80165e4:	6019      	str	r1, [r3, #0]
 80165e6:	e7f6      	b.n	80165d6 <MLX90640_ExtractParameters+0x33e>
 80165e8:	39800000 	.word	0x39800000
 80165ec:	43ff8000 	.word	0x43ff8000
 80165f0:	44800000 	.word	0x44800000
 80165f4:	b951b717 	.word	0xb951b717
 80165f8:	3c000000 	.word	0x3c000000
 80165fc:	42800000 	.word	0x42800000
 8016600:	3d800000 	.word	0x3d800000
 8016604:	42000000 	.word	0x42000000
 8016608:	f104 007e 	add.w	r0, r4, #126	@ 0x7e
 801660c:	f205 614a 	addw	r1, r5, #1610	@ 0x64a
 8016610:	ab3c      	add	r3, sp, #240	@ 0xf0
 8016612:	9303      	str	r3, [sp, #12]
 8016614:	46a3      	mov	fp, r4
            mlx90640->offset[p] = (offsetRef + (occRow[i] << occRowScale) + (occColumn[j] << occColumnScale) + mlx90640->offset[p]);
 8016616:	f852 3f04 	ldr.w	r3, [r2, #4]!
 801661a:	fa03 f30e 	lsl.w	r3, r3, lr
 801661e:	4443      	add	r3, r8
 8016620:	b29b      	uxth	r3, r3
 8016622:	ae1c      	add	r6, sp, #112	@ 0x70
 8016624:	4607      	mov	r7, r0
 8016626:	468a      	mov	sl, r1
 8016628:	9300      	str	r3, [sp, #0]
            mlx90640->offset[p] = (eeData[64 + p] & MLX90640_MSBITS_6_MASK) >> 10;
 801662a:	f837 9f02 	ldrh.w	r9, [r7, #2]!
 801662e:	ea4f 2399 	mov.w	r3, r9, lsr #10
 8016632:	461c      	mov	r4, r3
            if (mlx90640->offset[p] > 31)
 8016634:	f5b9 4f00 	cmp.w	r9, #32768	@ 0x8000
                mlx90640->offset[p] = mlx90640->offset[p] - 64;
 8016638:	bf28      	it	cs
 801663a:	f1a3 0440 	subcs.w	r4, r3, #64	@ 0x40
 801663e:	f8aa 4002 	strh.w	r4, [sl, #2]
            mlx90640->offset[p] = (offsetRef + (occRow[i] << occRowScale) + (occColumn[j] << occColumnScale) + mlx90640->offset[p]);
 8016642:	f856 4b04 	ldr.w	r4, [r6], #4
 8016646:	9b02      	ldr	r3, [sp, #8]
 8016648:	409c      	lsls	r4, r3
 801664a:	9b00      	ldr	r3, [sp, #0]
 801664c:	441c      	add	r4, r3
            mlx90640->offset[p] = mlx90640->offset[p]*(1 << occRemScale);
 801664e:	f93a 9f02 	ldrsh.w	r9, [sl, #2]!
 8016652:	9b01      	ldr	r3, [sp, #4]
 8016654:	fa09 f903 	lsl.w	r9, r9, r3
            mlx90640->offset[p] = (offsetRef + (occRow[i] << occRowScale) + (occColumn[j] << occColumnScale) + mlx90640->offset[p]);
 8016658:	444c      	add	r4, r9
 801665a:	f8aa 4000 	strh.w	r4, [sl]
        for(int j = 0; j < MLX90640_COLUMN_NUM; j ++)
 801665e:	9b03      	ldr	r3, [sp, #12]
 8016660:	429e      	cmp	r6, r3
 8016662:	d1e2      	bne.n	801662a <MLX90640_ExtractParameters+0x392>
    for(int i = 0; i < MLX90640_LINE_NUM; i++)
 8016664:	3040      	adds	r0, #64	@ 0x40
 8016666:	3140      	adds	r1, #64	@ 0x40
 8016668:	4562      	cmp	r2, ip
 801666a:	d1d4      	bne.n	8016616 <MLX90640_ExtractParameters+0x37e>
    ExtractKtaPixelParameters(eeData, mlx90640);
 801666c:	465c      	mov	r4, fp
 801666e:	4629      	mov	r1, r5
 8016670:	4658      	mov	r0, fp
 8016672:	f7fe fe7d 	bl	8015370 <ExtractKtaPixelParameters>
    ExtractKvPixelParameters(eeData, mlx90640);
 8016676:	4629      	mov	r1, r5
 8016678:	4658      	mov	r0, fp
 801667a:	f7fe ff61 	bl	8015540 <ExtractKvPixelParameters>
    calibrationModeEE = (eeData[10] & 0x0800) >> 4;
 801667e:	f8bb 2014 	ldrh.w	r2, [fp, #20]
    calibrationModeEE = calibrationModeEE ^ 0x80;
 8016682:	ea6f 1222 	mvn.w	r2, r2, asr #4
 8016686:	f002 0280 	and.w	r2, r2, #128	@ 0x80
    ilChessC[0] = (eeData[53] & 0x003F);
 801668a:	f8bb 306a 	ldrh.w	r3, [fp, #106]	@ 0x6a
 801668e:	f003 013f 	and.w	r1, r3, #63	@ 0x3f
 8016692:	ee07 1a90 	vmov	s15, r1
 8016696:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    if (ilChessC[0] > 31)
 801669a:	eeb3 7a0f 	vmov.f32	s14, #63	@ 0x41f80000  31.0
 801669e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80166a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80166a6:	dd03      	ble.n	80166b0 <MLX90640_ExtractParameters+0x418>
        ilChessC[0] = ilChessC[0] - 64;
 80166a8:	ed1f 7a2c 	vldr	s14, [pc, #-176]	@ 80165fc <MLX90640_ExtractParameters+0x364>
 80166ac:	ee77 7ac7 	vsub.f32	s15, s15, s14
    ilChessC[0] = ilChessC[0] / 16.0f;
 80166b0:	ed1f 7a2d 	vldr	s14, [pc, #-180]	@ 8016600 <MLX90640_ExtractParameters+0x368>
 80166b4:	ee67 6a87 	vmul.f32	s13, s15, s14
    ilChessC[1] = (eeData[53] & 0x07C0) >> 6;
 80166b8:	f3c3 1184 	ubfx	r1, r3, #6, #5
 80166bc:	ee07 1a90 	vmov	s15, r1
 80166c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    if (ilChessC[1] > 15)
 80166c4:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 80166c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80166cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80166d0:	dd03      	ble.n	80166da <MLX90640_ExtractParameters+0x442>
        ilChessC[1] = ilChessC[1] - 32;
 80166d2:	ed1f 7a34 	vldr	s14, [pc, #-208]	@ 8016604 <MLX90640_ExtractParameters+0x36c>
 80166d6:	ee77 7ac7 	vsub.f32	s15, s15, s14
    ilChessC[1] = ilChessC[1] / 2.0f;
 80166da:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80166de:	ee27 7a87 	vmul.f32	s14, s15, s14
    ilChessC[2] = (eeData[53] & 0xF800) >> 11;
 80166e2:	0adb      	lsrs	r3, r3, #11
 80166e4:	ee07 3a90 	vmov	s15, r3
 80166e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    if (ilChessC[2] > 15)
 80166ec:	eeb2 6a0e 	vmov.f32	s12, #46	@ 0x41700000  15.0
 80166f0:	eef4 7ac6 	vcmpe.f32	s15, s12
 80166f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80166f8:	dd03      	ble.n	8016702 <MLX90640_ExtractParameters+0x46a>
        ilChessC[2] = ilChessC[2] - 32;
 80166fa:	ed1f 6a3e 	vldr	s12, [pc, #-248]	@ 8016604 <MLX90640_ExtractParameters+0x36c>
 80166fe:	ee77 7ac6 	vsub.f32	s15, s15, s12
    mlx90640->calibrationModeEE = calibrationModeEE;
 8016702:	f885 2025 	strb.w	r2, [r5, #37]	@ 0x25
    mlx90640->ilChessC[0] = ilChessC[0];
 8016706:	f505 5380 	add.w	r3, r5, #4096	@ 0x1000
 801670a:	edc3 6a97 	vstr	s13, [r3, #604]	@ 0x25c
    mlx90640->ilChessC[1] = ilChessC[1];
 801670e:	ed83 7a98 	vstr	s14, [r3, #608]	@ 0x260
    ilChessC[2] = ilChessC[2] / 8.0f;
 8016712:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 8016716:	ee67 7a87 	vmul.f32	s15, s15, s14
    mlx90640->ilChessC[2] = ilChessC[2];
 801671a:	edc3 7a99 	vstr	s15, [r3, #612]	@ 0x264
    error = ExtractDeviatingPixels(eeData, mlx90640);  
 801671e:	4629      	mov	r1, r5
 8016720:	4620      	mov	r0, r4
 8016722:	f7ff fceb 	bl	80160fc <ExtractDeviatingPixels>
}
 8016726:	b03d      	add	sp, #244	@ 0xf4
 8016728:	ecbd 8b04 	vpop	{d8-d9}
 801672c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016730 <MLX90640_I2CRead>:
}




int MLX90640_I2CRead(uint8_t slaveAddr,uint16_t startAddress, uint16_t nMemAddressRead, uint16_t *data){
 8016730:	b538      	push	{r3, r4, r5, lr}
 8016732:	4615      	mov	r5, r2
 8016734:	461c      	mov	r4, r3
	int ret = i_I2C4_Read(slaveAddr, startAddress, (uint8_t*)data, nMemAddressRead);
 8016736:	4613      	mov	r3, r2
 8016738:	4622      	mov	r2, r4
 801673a:	f002 ff01 	bl	8019540 <i_I2C4_Read>

	uint8_t msb, lsb;
	uint8_t* p = (uint8_t*)data;
	for(uint16_t i=0; i<nMemAddressRead; i++){
 801673e:	b165      	cbz	r5, 801675a <MLX90640_I2CRead+0x2a>
 8016740:	4621      	mov	r1, r4
 8016742:	eb04 0345 	add.w	r3, r4, r5, lsl #1
		msb = p[i*2];		//MSB
		lsb = p[i*2 + 1];	//LSB
		data[i] = (msb << 8) & 0xFF00;
 8016746:	f891 e000 	ldrb.w	lr, [r1]
		data[i] |= (lsb & 0x00FF);
 801674a:	f891 c001 	ldrb.w	ip, [r1, #1]
 801674e:	ea4c 2c0e 	orr.w	ip, ip, lr, lsl #8
 8016752:	f821 cb02 	strh.w	ip, [r1], #2
	for(uint16_t i=0; i<nMemAddressRead; i++){
 8016756:	4299      	cmp	r1, r3
 8016758:	d1f5      	bne.n	8016746 <MLX90640_I2CRead+0x16>
		return 0;
	}
	else{
		return -1;
	}
}
 801675a:	3801      	subs	r0, #1
 801675c:	bf18      	it	ne
 801675e:	f04f 30ff 	movne.w	r0, #4294967295
 8016762:	bd38      	pop	{r3, r4, r5, pc}

08016764 <MLX90640_I2CWrite>:


int MLX90640_I2CWrite(uint8_t slaveAddr,uint16_t writeAddress, uint16_t data){
 8016764:	b508      	push	{r3, lr}
 8016766:	4613      	mov	r3, r2
	u8_wr[0] = data >> 8;
 8016768:	4a06      	ldr	r2, [pc, #24]	@ (8016784 <MLX90640_I2CWrite+0x20>)
 801676a:	ea4f 2c13 	mov.w	ip, r3, lsr #8
 801676e:	f882 c000 	strb.w	ip, [r2]
	u8_wr[1] = data;
 8016772:	7053      	strb	r3, [r2, #1]
	int ret = i_I2C4_Write(slaveAddr, writeAddress, u8_wr, 1);
 8016774:	2301      	movs	r3, #1
 8016776:	f002 fec3 	bl	8019500 <i_I2C4_Write>
		return 0;
	}
	else{
		return -1;
	}
}
 801677a:	3801      	subs	r0, #1
 801677c:	bf18      	it	ne
 801677e:	f04f 30ff 	movne.w	r0, #4294967295
 8016782:	bd08      	pop	{r3, pc}
 8016784:	2400b7f8 	.word	0x2400b7f8

08016788 <v_Temp_IR_WR_Done>:
static uint16_t u16_rdBuf[100];
static uint32_t u32_toutRef;
uint32_t u32_tempIR_ErrCnt;

void v_Temp_IR_WR_Done(){
	e_tempIR_evt = COMM_STAT_DONE;
 8016788:	4b01      	ldr	r3, [pc, #4]	@ (8016790 <v_Temp_IR_WR_Done+0x8>)
 801678a:	2204      	movs	r2, #4
 801678c:	701a      	strb	r2, [r3, #0]
}
 801678e:	4770      	bx	lr
 8016790:	2400b7f4 	.word	0x2400b7f4

08016794 <v_Temp_IR_RD_Done>:

void v_Temp_IR_RD_Done(uint8_t* pu8, uint16_t u16_cnt){
	e_tempIR_evt = COMM_STAT_DONE;
 8016794:	4b09      	ldr	r3, [pc, #36]	@ (80167bc <v_Temp_IR_RD_Done+0x28>)
 8016796:	2204      	movs	r2, #4
 8016798:	701a      	strb	r2, [r3, #0]

	uint8_t msb, lsb;
	uint8_t* p = (uint8_t*)pu8;
	uint16_t cnt = u16_cnt >> 1;
	for(uint16_t i=0; i<cnt; i++){
 801679a:	084a      	lsrs	r2, r1, #1
 801679c:	d00d      	beq.n	80167ba <v_Temp_IR_RD_Done+0x26>
 801679e:	4603      	mov	r3, r0
 80167a0:	4907      	ldr	r1, [pc, #28]	@ (80167c0 <v_Temp_IR_RD_Done+0x2c>)
 80167a2:	eb00 0042 	add.w	r0, r0, r2, lsl #1
		msb = p[i*2];		//MSB
		lsb = p[i*2 + 1];	//LSB
		u16_rdBuf[i] = (msb << 8) & 0xFF00;
 80167a6:	f893 c000 	ldrb.w	ip, [r3]
		u16_rdBuf[i] |= (lsb & 0x00FF);
 80167aa:	785a      	ldrb	r2, [r3, #1]
 80167ac:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
 80167b0:	f821 2b02 	strh.w	r2, [r1], #2
	for(uint16_t i=0; i<cnt; i++){
 80167b4:	3302      	adds	r3, #2
 80167b6:	4283      	cmp	r3, r0
 80167b8:	d1f5      	bne.n	80167a6 <v_Temp_IR_RD_Done+0x12>
	}
}
 80167ba:	4770      	bx	lr
 80167bc:	2400b7f4 	.word	0x2400b7f4
 80167c0:	2400b72c 	.word	0x2400b72c

080167c4 <i_Temp_IR_Write_DMA>:

int i_Temp_IR_Write_DMA(uint8_t u8_addr, uint16_t u16_memAddr, uint16_t* pu16, uint16_t u16_cnt){
 80167c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80167c8:	4606      	mov	r6, r0
 80167ca:	460f      	mov	r7, r1
 80167cc:	4690      	mov	r8, r2
 80167ce:	461d      	mov	r5, r3
	e_tempIR_evt = COMM_STAT_BUSY;
 80167d0:	4b10      	ldr	r3, [pc, #64]	@ (8016814 <i_Temp_IR_Write_DMA+0x50>)
 80167d2:	2202      	movs	r2, #2
 80167d4:	701a      	strb	r2, [r3, #0]
	u32_toutRef = u32_Tim_1msGet();
 80167d6:	f003 fbbb 	bl	8019f50 <u32_Tim_1msGet>
 80167da:	4b0f      	ldr	r3, [pc, #60]	@ (8016818 <i_Temp_IR_Write_DMA+0x54>)
 80167dc:	6018      	str	r0, [r3, #0]
	for(uint16_t i=0; i<u16_cnt; i++){
 80167de:	b185      	cbz	r5, 8016802 <i_Temp_IR_Write_DMA+0x3e>
 80167e0:	46c4      	mov	ip, r8
 80167e2:	4c0e      	ldr	r4, [pc, #56]	@ (801681c <i_Temp_IR_Write_DMA+0x58>)
 80167e4:	eb08 0245 	add.w	r2, r8, r5, lsl #1
		u8_wr[i*2] = pu16[i] >> 8;
 80167e8:	f8bc e000 	ldrh.w	lr, [ip]
 80167ec:	ea4f 2e1e 	mov.w	lr, lr, lsr #8
 80167f0:	f884 e000 	strb.w	lr, [r4]
		u8_wr[i*2 + 1] = pu16[i];
 80167f4:	f83c eb02 	ldrh.w	lr, [ip], #2
 80167f8:	f884 e001 	strb.w	lr, [r4, #1]
	for(uint16_t i=0; i<u16_cnt; i++){
 80167fc:	3402      	adds	r4, #2
 80167fe:	4594      	cmp	ip, r2
 8016800:	d1f2      	bne.n	80167e8 <i_Temp_IR_Write_DMA+0x24>
	}
	return i_I2C4_Write_DMA(u8_addr, u16_memAddr, u8_wr, u16_cnt << 1);
 8016802:	006b      	lsls	r3, r5, #1
 8016804:	b29b      	uxth	r3, r3
 8016806:	4a05      	ldr	r2, [pc, #20]	@ (801681c <i_Temp_IR_Write_DMA+0x58>)
 8016808:	4639      	mov	r1, r7
 801680a:	4630      	mov	r0, r6
 801680c:	f002 febe 	bl	801958c <i_I2C4_Write_DMA>
}
 8016810:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016814:	2400b7f4 	.word	0x2400b7f4
 8016818:	2400b728 	.word	0x2400b728
 801681c:	2400b7f8 	.word	0x2400b7f8

08016820 <i_Temp_IR_Read_DMA>:

int i_Temp_IR_Read_DMA(uint8_t u8_addr, uint16_t u16_memAddr, uint16_t u16_cnt){
 8016820:	b570      	push	{r4, r5, r6, lr}
 8016822:	4605      	mov	r5, r0
 8016824:	460e      	mov	r6, r1
 8016826:	4614      	mov	r4, r2
	e_tempIR_evt = COMM_STAT_BUSY;
 8016828:	4b06      	ldr	r3, [pc, #24]	@ (8016844 <i_Temp_IR_Read_DMA+0x24>)
 801682a:	2202      	movs	r2, #2
 801682c:	701a      	strb	r2, [r3, #0]
	u32_toutRef = u32_Tim_1msGet();
 801682e:	f003 fb8f 	bl	8019f50 <u32_Tim_1msGet>
 8016832:	4b05      	ldr	r3, [pc, #20]	@ (8016848 <i_Temp_IR_Read_DMA+0x28>)
 8016834:	6018      	str	r0, [r3, #0]
	return i_I2C4_Read_DMA(u8_addr, u16_memAddr, u16_cnt << 1);
 8016836:	0062      	lsls	r2, r4, #1
 8016838:	b292      	uxth	r2, r2
 801683a:	4631      	mov	r1, r6
 801683c:	4628      	mov	r0, r5
 801683e:	f002 fed7 	bl	80195f0 <i_I2C4_Read_DMA>
}
 8016842:	bd70      	pop	{r4, r5, r6, pc}
 8016844:	2400b7f4 	.word	0x2400b7f4
 8016848:	2400b728 	.word	0x2400b728

0801684c <v_Temp_IR_Tout_Handler>:

void v_Temp_IR_Tout_Handler(){
 801684c:	b508      	push	{r3, lr}
	if(u32_tempIR_ErrCnt > 10 || ((e_tempIR_evt == COMM_STAT_BUSY) && _b_Tim_Is_OVR(u32_Tim_1msGet(), u32_toutRef, 2000))){
 801684e:	4b10      	ldr	r3, [pc, #64]	@ (8016890 <v_Temp_IR_Tout_Handler+0x44>)
 8016850:	681b      	ldr	r3, [r3, #0]
 8016852:	2b0a      	cmp	r3, #10
 8016854:	d80e      	bhi.n	8016874 <v_Temp_IR_Tout_Handler+0x28>
 8016856:	4b0f      	ldr	r3, [pc, #60]	@ (8016894 <v_Temp_IR_Tout_Handler+0x48>)
 8016858:	781b      	ldrb	r3, [r3, #0]
 801685a:	2b02      	cmp	r3, #2
 801685c:	d000      	beq.n	8016860 <v_Temp_IR_Tout_Handler+0x14>
		e_tempIR_evt = COMM_STAT_READY;
		e_tempIR_config = COMM_STAT_ERR;
		v_Mode_Set_Error(modeERR_TEMP_IR);
		v_Mode_SetNext(modeERROR);
	}
}
 801685e:	bd08      	pop	{r3, pc}
	if(u32_tempIR_ErrCnt > 10 || ((e_tempIR_evt == COMM_STAT_BUSY) && _b_Tim_Is_OVR(u32_Tim_1msGet(), u32_toutRef, 2000))){
 8016860:	f003 fb76 	bl	8019f50 <u32_Tim_1msGet>
 8016864:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8016868:	4b0b      	ldr	r3, [pc, #44]	@ (8016898 <v_Temp_IR_Tout_Handler+0x4c>)
 801686a:	6819      	ldr	r1, [r3, #0]
 801686c:	f006 ff5c 	bl	801d728 <_b_Tim_Is_OVR>
 8016870:	2800      	cmp	r0, #0
 8016872:	d0f4      	beq.n	801685e <v_Temp_IR_Tout_Handler+0x12>
		e_tempIR_evt = COMM_STAT_READY;
 8016874:	4b07      	ldr	r3, [pc, #28]	@ (8016894 <v_Temp_IR_Tout_Handler+0x48>)
 8016876:	2200      	movs	r2, #0
 8016878:	701a      	strb	r2, [r3, #0]
		e_tempIR_config = COMM_STAT_ERR;
 801687a:	4b08      	ldr	r3, [pc, #32]	@ (801689c <v_Temp_IR_Tout_Handler+0x50>)
 801687c:	2203      	movs	r2, #3
 801687e:	701a      	strb	r2, [r3, #0]
		v_Mode_Set_Error(modeERR_TEMP_IR);
 8016880:	2001      	movs	r0, #1
 8016882:	f004 ff19 	bl	801b6b8 <v_Mode_Set_Error>
		v_Mode_SetNext(modeERROR);
 8016886:	2008      	movs	r0, #8
 8016888:	f004 fefe 	bl	801b688 <v_Mode_SetNext>
}
 801688c:	e7e7      	b.n	801685e <v_Temp_IR_Tout_Handler+0x12>
 801688e:	bf00      	nop
 8016890:	2400b724 	.word	0x2400b724
 8016894:	2400b7f4 	.word	0x2400b7f4
 8016898:	2400b728 	.word	0x2400b728
 801689c:	2400b7f5 	.word	0x2400b7f5

080168a0 <v_TempIR_Deinit>:




void v_TempIR_Deinit(){
	e_tempIR_config = COMM_STAT_READY;
 80168a0:	4b01      	ldr	r3, [pc, #4]	@ (80168a8 <v_TempIR_Deinit+0x8>)
 80168a2:	2200      	movs	r2, #0
 80168a4:	701a      	strb	r2, [r3, #0]
}
 80168a6:	4770      	bx	lr
 80168a8:	2400b7f5 	.word	0x2400b7f5

080168ac <e_IR_Temp_Ready>:

e_COMM_STAT_t e_IR_Temp_Ready(){
 80168ac:	b508      	push	{r3, lr}
	if(e_tempIR_config == COMM_STAT_READY){
 80168ae:	4b17      	ldr	r3, [pc, #92]	@ (801690c <e_IR_Temp_Ready+0x60>)
 80168b0:	781b      	ldrb	r3, [r3, #0]
 80168b2:	b113      	cbz	r3, 80168ba <e_IR_Temp_Ready+0xe>
		//i_I2C4_Config_1MHz();
		e_tempIR_config = COMM_STAT_DONE;

		v_I2C4_Set_Comm_Ready();
	}
	return e_tempIR_config;
 80168b4:	4b15      	ldr	r3, [pc, #84]	@ (801690c <e_IR_Temp_Ready+0x60>)
 80168b6:	7818      	ldrb	r0, [r3, #0]
}
 80168b8:	bd08      	pop	{r3, pc}
		if(MLX90640_SetRefreshRate(ADDR_IR_TEMP, MLX90640_CTRL_IR_REFRESH_RATE_16HZ) != MLX90640_NO_ERROR){
 80168ba:	2105      	movs	r1, #5
 80168bc:	2066      	movs	r0, #102	@ 0x66
 80168be:	f7fe ff20 	bl	8015702 <MLX90640_SetRefreshRate>
 80168c2:	b998      	cbnz	r0, 80168ec <e_IR_Temp_Ready+0x40>
		if(MLX90640_SetInterleavedMode(ADDR_IR_TEMP) != MLX90640_NO_ERROR){
 80168c4:	2066      	movs	r0, #102	@ 0x66
 80168c6:	f7fe ff39 	bl	801573c <MLX90640_SetInterleavedMode>
 80168ca:	b998      	cbnz	r0, 80168f4 <e_IR_Temp_Ready+0x48>
		if(MLX90640_DumpEE(ADDR_IR_TEMP, eeMLX90640) != MLX90640_NO_ERROR){
 80168cc:	4910      	ldr	r1, [pc, #64]	@ (8016910 <e_IR_Temp_Ready+0x64>)
 80168ce:	2066      	movs	r0, #102	@ 0x66
 80168d0:	f7fe ff0e 	bl	80156f0 <MLX90640_DumpEE>
 80168d4:	b990      	cbnz	r0, 80168fc <e_IR_Temp_Ready+0x50>
		if(MLX90640_ExtractParameters(eeMLX90640, &mlx90640) != MLX90640_NO_ERROR){
 80168d6:	490f      	ldr	r1, [pc, #60]	@ (8016914 <e_IR_Temp_Ready+0x68>)
 80168d8:	480d      	ldr	r0, [pc, #52]	@ (8016910 <e_IR_Temp_Ready+0x64>)
 80168da:	f7ff fcdd 	bl	8016298 <MLX90640_ExtractParameters>
 80168de:	b988      	cbnz	r0, 8016904 <e_IR_Temp_Ready+0x58>
		e_tempIR_config = COMM_STAT_DONE;
 80168e0:	4b0a      	ldr	r3, [pc, #40]	@ (801690c <e_IR_Temp_Ready+0x60>)
 80168e2:	2204      	movs	r2, #4
 80168e4:	701a      	strb	r2, [r3, #0]
		v_I2C4_Set_Comm_Ready();
 80168e6:	f002 fe4b 	bl	8019580 <v_I2C4_Set_Comm_Ready>
 80168ea:	e7e3      	b.n	80168b4 <e_IR_Temp_Ready+0x8>
			return e_tempIR_config = COMM_STAT_ERR;
 80168ec:	2003      	movs	r0, #3
 80168ee:	4b07      	ldr	r3, [pc, #28]	@ (801690c <e_IR_Temp_Ready+0x60>)
 80168f0:	7018      	strb	r0, [r3, #0]
 80168f2:	e7e1      	b.n	80168b8 <e_IR_Temp_Ready+0xc>
			return e_tempIR_config = COMM_STAT_ERR;
 80168f4:	2003      	movs	r0, #3
 80168f6:	4b05      	ldr	r3, [pc, #20]	@ (801690c <e_IR_Temp_Ready+0x60>)
 80168f8:	7018      	strb	r0, [r3, #0]
 80168fa:	e7dd      	b.n	80168b8 <e_IR_Temp_Ready+0xc>
			return e_tempIR_config = COMM_STAT_ERR;
 80168fc:	2003      	movs	r0, #3
 80168fe:	4b03      	ldr	r3, [pc, #12]	@ (801690c <e_IR_Temp_Ready+0x60>)
 8016900:	7018      	strb	r0, [r3, #0]
 8016902:	e7d9      	b.n	80168b8 <e_IR_Temp_Ready+0xc>
			return e_tempIR_config = COMM_STAT_ERR;
 8016904:	2003      	movs	r0, #3
 8016906:	4b01      	ldr	r3, [pc, #4]	@ (801690c <e_IR_Temp_Ready+0x60>)
 8016908:	7018      	strb	r0, [r3, #0]
 801690a:	e7d5      	b.n	80168b8 <e_IR_Temp_Ready+0xc>
 801690c:	2400b7f5 	.word	0x2400b7f5
 8016910:	24009e28 	.word	0x24009e28
 8016914:	2400a4a8 	.word	0x2400a4a8

08016918 <f_IR_Temp_Get>:
}


float f_IR_Temp_Get(){
	return f_ir_temp_maxTemp;
}
 8016918:	4b01      	ldr	r3, [pc, #4]	@ (8016920 <f_IR_Temp_Get+0x8>)
 801691a:	ed93 0a00 	vldr	s0, [r3]
 801691e:	4770      	bx	lr
 8016920:	24008ba0 	.word	0x24008ba0

08016924 <v_Temp_IR_Data_Handler>:
	static uint32_t timRef, timItv;
	static uint16_t order;
	static int subpage, read;
	static uint32_t address;

	if(e_tempIR_config != COMM_STAT_DONE){return;}
 8016924:	4b9f      	ldr	r3, [pc, #636]	@ (8016ba4 <v_Temp_IR_Data_Handler+0x280>)
 8016926:	781b      	ldrb	r3, [r3, #0]
 8016928:	2b04      	cmp	r3, #4
 801692a:	f040 81b9 	bne.w	8016ca0 <v_Temp_IR_Data_Handler+0x37c>
	if(e_tempIR_evt == COMM_STAT_BUSY){return;}
 801692e:	4b9e      	ldr	r3, [pc, #632]	@ (8016ba8 <v_Temp_IR_Data_Handler+0x284>)
 8016930:	781b      	ldrb	r3, [r3, #0]
 8016932:	2b02      	cmp	r3, #2
 8016934:	f000 81b4 	beq.w	8016ca0 <v_Temp_IR_Data_Handler+0x37c>
void v_Temp_IR_Data_Handler(){
 8016938:	b570      	push	{r4, r5, r6, lr}
 801693a:	b082      	sub	sp, #8
	if(!_b_Tim_Is_OVR(u32_Tim_1msGet(), timRef, timItv)){return;}
 801693c:	f003 fb08 	bl	8019f50 <u32_Tim_1msGet>
 8016940:	4b9a      	ldr	r3, [pc, #616]	@ (8016bac <v_Temp_IR_Data_Handler+0x288>)
 8016942:	681a      	ldr	r2, [r3, #0]
 8016944:	4b9a      	ldr	r3, [pc, #616]	@ (8016bb0 <v_Temp_IR_Data_Handler+0x28c>)
 8016946:	6819      	ldr	r1, [r3, #0]
 8016948:	f006 feee 	bl	801d728 <_b_Tim_Is_OVR>
 801694c:	2800      	cmp	r0, #0
 801694e:	f000 81a1 	beq.w	8016c94 <v_Temp_IR_Data_Handler+0x370>
	if(timItv){
 8016952:	4b96      	ldr	r3, [pc, #600]	@ (8016bac <v_Temp_IR_Data_Handler+0x288>)
 8016954:	681b      	ldr	r3, [r3, #0]
 8016956:	b963      	cbnz	r3, 8016972 <v_Temp_IR_Data_Handler+0x4e>
		order = 0;
		read = 0;
	}
	uint16_t wr;

	switch(order){
 8016958:	4a96      	ldr	r2, [pc, #600]	@ (8016bb4 <v_Temp_IR_Data_Handler+0x290>)
 801695a:	8812      	ldrh	r2, [r2, #0]
 801695c:	2a05      	cmp	r2, #5
 801695e:	f200 8199 	bhi.w	8016c94 <v_Temp_IR_Data_Handler+0x370>
 8016962:	e8df f012 	tbh	[pc, r2, lsl #1]
 8016966:	001e      	.short	0x001e
 8016968:	0070003e 	.word	0x0070003e
 801696c:	010e008a 	.word	0x010e008a
 8016970:	0160      	.short	0x0160
		timRef = u32_Tim_1msGet();
 8016972:	f003 faed 	bl	8019f50 <u32_Tim_1msGet>
 8016976:	4b8e      	ldr	r3, [pc, #568]	@ (8016bb0 <v_Temp_IR_Data_Handler+0x28c>)
 8016978:	6018      	str	r0, [r3, #0]
		timItv = 0;
 801697a:	2300      	movs	r3, #0
 801697c:	4a8b      	ldr	r2, [pc, #556]	@ (8016bac <v_Temp_IR_Data_Handler+0x288>)
 801697e:	6013      	str	r3, [r2, #0]
		order = 0;
 8016980:	4a8c      	ldr	r2, [pc, #560]	@ (8016bb4 <v_Temp_IR_Data_Handler+0x290>)
 8016982:	8013      	strh	r3, [r2, #0]
		read = 0;
 8016984:	4a8c      	ldr	r2, [pc, #560]	@ (8016bb8 <v_Temp_IR_Data_Handler+0x294>)
 8016986:	6013      	str	r3, [r2, #0]
			else{
				timItv = 5;
			}
		}
		else{
			if(i_Temp_IR_Read_DMA(ADDR_IR_TEMP, MLX90640_STATUS_REG, 1) == COMM_STAT_OK){
 8016988:	2201      	movs	r2, #1
 801698a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 801698e:	2066      	movs	r0, #102	@ 0x66
 8016990:	f7ff ff46 	bl	8016820 <i_Temp_IR_Read_DMA>
 8016994:	2801      	cmp	r0, #1
 8016996:	f040 817d 	bne.w	8016c94 <v_Temp_IR_Data_Handler+0x370>
				read = 1;
 801699a:	4b87      	ldr	r3, [pc, #540]	@ (8016bb8 <v_Temp_IR_Data_Handler+0x294>)
 801699c:	2201      	movs	r2, #1
 801699e:	601a      	str	r2, [r3, #0]
 80169a0:	e178      	b.n	8016c94 <v_Temp_IR_Data_Handler+0x370>
		if(read){
 80169a2:	4b85      	ldr	r3, [pc, #532]	@ (8016bb8 <v_Temp_IR_Data_Handler+0x294>)
 80169a4:	681b      	ldr	r3, [r3, #0]
 80169a6:	2b00      	cmp	r3, #0
 80169a8:	d0ee      	beq.n	8016988 <v_Temp_IR_Data_Handler+0x64>
			if(MLX90640_GET_DATA_READY(u16_rdBuf[0])){
 80169aa:	4b84      	ldr	r3, [pc, #528]	@ (8016bbc <v_Temp_IR_Data_Handler+0x298>)
 80169ac:	881b      	ldrh	r3, [r3, #0]
 80169ae:	f013 0f08 	tst.w	r3, #8
 80169b2:	d012      	beq.n	80169da <v_Temp_IR_Data_Handler+0xb6>
				subpage = MLX90640_GET_FRAME(u16_rdBuf[0]);
 80169b4:	f003 0301 	and.w	r3, r3, #1
 80169b8:	4a81      	ldr	r2, [pc, #516]	@ (8016bc0 <v_Temp_IR_Data_Handler+0x29c>)
 80169ba:	6013      	str	r3, [r2, #0]
				address = MLX90640_PIXEL_DATA_START_ADDRESS + !!subpage * 0x20;
 80169bc:	2b00      	cmp	r3, #0
 80169be:	bf0c      	ite	eq
 80169c0:	f44f 6280 	moveq.w	r2, #1024	@ 0x400
 80169c4:	f44f 6284 	movne.w	r2, #1056	@ 0x420
 80169c8:	4b7e      	ldr	r3, [pc, #504]	@ (8016bc4 <v_Temp_IR_Data_Handler+0x2a0>)
 80169ca:	601a      	str	r2, [r3, #0]
				read = 0;
 80169cc:	4b7a      	ldr	r3, [pc, #488]	@ (8016bb8 <v_Temp_IR_Data_Handler+0x294>)
 80169ce:	2200      	movs	r2, #0
 80169d0:	601a      	str	r2, [r3, #0]
				order++;
 80169d2:	4b78      	ldr	r3, [pc, #480]	@ (8016bb4 <v_Temp_IR_Data_Handler+0x290>)
 80169d4:	2201      	movs	r2, #1
 80169d6:	801a      	strh	r2, [r3, #0]
 80169d8:	e15c      	b.n	8016c94 <v_Temp_IR_Data_Handler+0x370>
				timItv = 5;
 80169da:	4b74      	ldr	r3, [pc, #464]	@ (8016bac <v_Temp_IR_Data_Handler+0x288>)
 80169dc:	2205      	movs	r2, #5
 80169de:	601a      	str	r2, [r3, #0]
 80169e0:	e158      	b.n	8016c94 <v_Temp_IR_Data_Handler+0x370>
			}
		}
		break;
	case 1:
		//read ram
		if(read){
 80169e2:	4b75      	ldr	r3, [pc, #468]	@ (8016bb8 <v_Temp_IR_Data_Handler+0x294>)
 80169e4:	681b      	ldr	r3, [r3, #0]
 80169e6:	b963      	cbnz	r3, 8016a02 <v_Temp_IR_Data_Handler+0xde>
			memcpy(&u16_TempIR_frame[address - MLX90640_PIXEL_DATA_START_ADDRESS], u16_rdBuf, sizeof(uint16_t) * 0x20);
			address += 0x40;
			if(address >= 0x700){order++;}
		}
		if(order == 1){
			if(i_Temp_IR_Read_DMA(ADDR_IR_TEMP, address, 0x20) == COMM_STAT_OK){
 80169e8:	2220      	movs	r2, #32
 80169ea:	4b76      	ldr	r3, [pc, #472]	@ (8016bc4 <v_Temp_IR_Data_Handler+0x2a0>)
 80169ec:	8819      	ldrh	r1, [r3, #0]
 80169ee:	2066      	movs	r0, #102	@ 0x66
 80169f0:	f7ff ff16 	bl	8016820 <i_Temp_IR_Read_DMA>
 80169f4:	2801      	cmp	r0, #1
 80169f6:	f040 814d 	bne.w	8016c94 <v_Temp_IR_Data_Handler+0x370>
				read = 1;
 80169fa:	4b6f      	ldr	r3, [pc, #444]	@ (8016bb8 <v_Temp_IR_Data_Handler+0x294>)
 80169fc:	2201      	movs	r2, #1
 80169fe:	601a      	str	r2, [r3, #0]
 8016a00:	e148      	b.n	8016c94 <v_Temp_IR_Data_Handler+0x370>
			read = 0;
 8016a02:	4b6d      	ldr	r3, [pc, #436]	@ (8016bb8 <v_Temp_IR_Data_Handler+0x294>)
 8016a04:	2200      	movs	r2, #0
 8016a06:	601a      	str	r2, [r3, #0]
			memcpy(&u16_TempIR_frame[address - MLX90640_PIXEL_DATA_START_ADDRESS], u16_rdBuf, sizeof(uint16_t) * 0x20);
 8016a08:	4b6e      	ldr	r3, [pc, #440]	@ (8016bc4 <v_Temp_IR_Data_Handler+0x2a0>)
 8016a0a:	681e      	ldr	r6, [r3, #0]
 8016a0c:	f5a6 6380 	sub.w	r3, r6, #1024	@ 0x400
 8016a10:	4d6a      	ldr	r5, [pc, #424]	@ (8016bbc <v_Temp_IR_Data_Handler+0x298>)
 8016a12:	4c6d      	ldr	r4, [pc, #436]	@ (8016bc8 <v_Temp_IR_Data_Handler+0x2a4>)
 8016a14:	eb04 0443 	add.w	r4, r4, r3, lsl #1
 8016a18:	f105 0e40 	add.w	lr, r5, #64	@ 0x40
 8016a1c:	46ac      	mov	ip, r5
 8016a1e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016a22:	6020      	str	r0, [r4, #0]
 8016a24:	6061      	str	r1, [r4, #4]
 8016a26:	60a2      	str	r2, [r4, #8]
 8016a28:	60e3      	str	r3, [r4, #12]
 8016a2a:	4665      	mov	r5, ip
 8016a2c:	3410      	adds	r4, #16
 8016a2e:	45f4      	cmp	ip, lr
 8016a30:	d1f4      	bne.n	8016a1c <v_Temp_IR_Data_Handler+0xf8>
			address += 0x40;
 8016a32:	3640      	adds	r6, #64	@ 0x40
 8016a34:	4b63      	ldr	r3, [pc, #396]	@ (8016bc4 <v_Temp_IR_Data_Handler+0x2a0>)
 8016a36:	601e      	str	r6, [r3, #0]
			if(address >= 0x700){order++;}
 8016a38:	f5b6 6fe0 	cmp.w	r6, #1792	@ 0x700
 8016a3c:	d3d4      	bcc.n	80169e8 <v_Temp_IR_Data_Handler+0xc4>
 8016a3e:	4b5d      	ldr	r3, [pc, #372]	@ (8016bb4 <v_Temp_IR_Data_Handler+0x290>)
 8016a40:	2202      	movs	r2, #2
 8016a42:	801a      	strh	r2, [r3, #0]
		if(order == 1){
 8016a44:	e126      	b.n	8016c94 <v_Temp_IR_Data_Handler+0x370>
			}
		}
		break;
	case 2:
		//overwrite enable
		wr = MLX90640_INIT_STATUS_VALUE;
 8016a46:	2330      	movs	r3, #48	@ 0x30
 8016a48:	f8ad 3006 	strh.w	r3, [sp, #6]
		if(i_Temp_IR_Write_DMA(ADDR_IR_TEMP, MLX90640_STATUS_REG, &wr, 1) == COMM_STAT_OK){
 8016a4c:	2301      	movs	r3, #1
 8016a4e:	f10d 0206 	add.w	r2, sp, #6
 8016a52:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8016a56:	2066      	movs	r0, #102	@ 0x66
 8016a58:	f7ff feb4 	bl	80167c4 <i_Temp_IR_Write_DMA>
 8016a5c:	2801      	cmp	r0, #1
 8016a5e:	f040 8119 	bne.w	8016c94 <v_Temp_IR_Data_Handler+0x370>
			if(subpage == 0){timItv = 62;}	//wait next subpage	//time interval sample rate
 8016a62:	4b57      	ldr	r3, [pc, #348]	@ (8016bc0 <v_Temp_IR_Data_Handler+0x29c>)
 8016a64:	681b      	ldr	r3, [r3, #0]
 8016a66:	b91b      	cbnz	r3, 8016a70 <v_Temp_IR_Data_Handler+0x14c>
 8016a68:	4b50      	ldr	r3, [pc, #320]	@ (8016bac <v_Temp_IR_Data_Handler+0x288>)
 8016a6a:	223e      	movs	r2, #62	@ 0x3e
 8016a6c:	601a      	str	r2, [r3, #0]
 8016a6e:	e111      	b.n	8016c94 <v_Temp_IR_Data_Handler+0x370>
			else			{order++;}
 8016a70:	4a50      	ldr	r2, [pc, #320]	@ (8016bb4 <v_Temp_IR_Data_Handler+0x290>)
 8016a72:	8813      	ldrh	r3, [r2, #0]
 8016a74:	3301      	adds	r3, #1
 8016a76:	8013      	strh	r3, [r2, #0]
 8016a78:	e10c      	b.n	8016c94 <v_Temp_IR_Data_Handler+0x370>
		}
		break;
	case 3:
		//if(subpage == 1)
		//read	MLX90640_AUX_DATA_START_ADDRESS, MLX90640_AUX_NUM(64)
		if(read){
 8016a7a:	4b4f      	ldr	r3, [pc, #316]	@ (8016bb8 <v_Temp_IR_Data_Handler+0x294>)
 8016a7c:	681b      	ldr	r3, [r3, #0]
 8016a7e:	2b00      	cmp	r3, #0
 8016a80:	d072      	beq.n	8016b68 <v_Temp_IR_Data_Handler+0x244>
    if(auxData[0] == 0x7FFF) return -MLX90640_FRAME_DATA_ERROR;
 8016a82:	4b4e      	ldr	r3, [pc, #312]	@ (8016bbc <v_Temp_IR_Data_Handler+0x298>)
 8016a84:	881a      	ldrh	r2, [r3, #0]
 8016a86:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8016a8a:	429a      	cmp	r2, r3
 8016a8c:	d064      	beq.n	8016b58 <v_Temp_IR_Data_Handler+0x234>
 8016a8e:	4b4f      	ldr	r3, [pc, #316]	@ (8016bcc <v_Temp_IR_Data_Handler+0x2a8>)
 8016a90:	f1a3 000e 	sub.w	r0, r3, #14
 8016a94:	f103 0416 	add.w	r4, r3, #22
        if(auxData[i] == 0x7FFF) return -MLX90640_FRAME_DATA_ERROR;
 8016a98:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8016a9c:	f833 2f02 	ldrh.w	r2, [r3, #2]!
 8016aa0:	428a      	cmp	r2, r1
 8016aa2:	d059      	beq.n	8016b58 <v_Temp_IR_Data_Handler+0x234>
    for(int i=8; i<19; i++)
 8016aa4:	42a3      	cmp	r3, r4
 8016aa6:	d1f9      	bne.n	8016a9c <v_Temp_IR_Data_Handler+0x178>
        if(auxData[i] == 0x7FFF) return -MLX90640_FRAME_DATA_ERROR;
 8016aa8:	4b44      	ldr	r3, [pc, #272]	@ (8016bbc <v_Temp_IR_Data_Handler+0x298>)
 8016aaa:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8016aac:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8016ab0:	429a      	cmp	r2, r3
 8016ab2:	d051      	beq.n	8016b58 <v_Temp_IR_Data_Handler+0x234>
 8016ab4:	4b41      	ldr	r3, [pc, #260]	@ (8016bbc <v_Temp_IR_Data_Handler+0x298>)
 8016ab6:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8016ab8:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8016abc:	429a      	cmp	r2, r3
 8016abe:	d04b      	beq.n	8016b58 <v_Temp_IR_Data_Handler+0x234>
 8016ac0:	4b3e      	ldr	r3, [pc, #248]	@ (8016bbc <v_Temp_IR_Data_Handler+0x298>)
 8016ac2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8016ac4:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8016ac8:	429a      	cmp	r2, r3
 8016aca:	d045      	beq.n	8016b58 <v_Temp_IR_Data_Handler+0x234>
    for(int i=20; i<23; i++)
 8016acc:	4b40      	ldr	r3, [pc, #256]	@ (8016bd0 <v_Temp_IR_Data_Handler+0x2ac>)
 8016ace:	f100 0440 	add.w	r4, r0, #64	@ 0x40
        if(auxData[i] == 0x7FFF) return -MLX90640_FRAME_DATA_ERROR;
 8016ad2:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8016ad6:	f833 2f02 	ldrh.w	r2, [r3, #2]!
 8016ada:	428a      	cmp	r2, r1
 8016adc:	d03c      	beq.n	8016b58 <v_Temp_IR_Data_Handler+0x234>
    for(int i=24; i<33; i++)
 8016ade:	42a3      	cmp	r3, r4
 8016ae0:	d1f9      	bne.n	8016ad6 <v_Temp_IR_Data_Handler+0x1b2>
 8016ae2:	4b3c      	ldr	r3, [pc, #240]	@ (8016bd4 <v_Temp_IR_Data_Handler+0x2b0>)
 8016ae4:	f100 0464 	add.w	r4, r0, #100	@ 0x64
        if(auxData[i] == 0x7FFF) return -MLX90640_FRAME_DATA_ERROR;
 8016ae8:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8016aec:	f833 2f02 	ldrh.w	r2, [r3, #2]!
 8016af0:	428a      	cmp	r2, r1
 8016af2:	d031      	beq.n	8016b58 <v_Temp_IR_Data_Handler+0x234>
    for(int i=40; i<51; i++)
 8016af4:	42a3      	cmp	r3, r4
 8016af6:	d1f9      	bne.n	8016aec <v_Temp_IR_Data_Handler+0x1c8>
        if(auxData[i] == 0x7FFF) return -MLX90640_FRAME_DATA_ERROR;
 8016af8:	4b30      	ldr	r3, [pc, #192]	@ (8016bbc <v_Temp_IR_Data_Handler+0x298>)
 8016afa:	f8b3 2068 	ldrh.w	r2, [r3, #104]	@ 0x68
 8016afe:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8016b02:	429a      	cmp	r2, r3
 8016b04:	d028      	beq.n	8016b58 <v_Temp_IR_Data_Handler+0x234>
 8016b06:	4b2d      	ldr	r3, [pc, #180]	@ (8016bbc <v_Temp_IR_Data_Handler+0x298>)
 8016b08:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8016b0c:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8016b10:	429a      	cmp	r2, r3
 8016b12:	d021      	beq.n	8016b58 <v_Temp_IR_Data_Handler+0x234>
 8016b14:	4b29      	ldr	r3, [pc, #164]	@ (8016bbc <v_Temp_IR_Data_Handler+0x298>)
 8016b16:	f8b3 206c 	ldrh.w	r2, [r3, #108]	@ 0x6c
 8016b1a:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8016b1e:	429a      	cmp	r2, r3
 8016b20:	d01a      	beq.n	8016b58 <v_Temp_IR_Data_Handler+0x234>
    for(int i=52; i<55; i++)
 8016b22:	4b2d      	ldr	r3, [pc, #180]	@ (8016bd8 <v_Temp_IR_Data_Handler+0x2b4>)
 8016b24:	f100 047e 	add.w	r4, r0, #126	@ 0x7e
        if(auxData[i] == 0x7FFF) return -MLX90640_FRAME_DATA_ERROR;
 8016b28:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8016b2c:	f833 2f02 	ldrh.w	r2, [r3, #2]!
 8016b30:	428a      	cmp	r2, r1
 8016b32:	d011      	beq.n	8016b58 <v_Temp_IR_Data_Handler+0x234>
    for(int i=56; i<64; i++)
 8016b34:	42a3      	cmp	r3, r4
 8016b36:	d1f9      	bne.n	8016b2c <v_Temp_IR_Data_Handler+0x208>
 8016b38:	4b28      	ldr	r3, [pc, #160]	@ (8016bdc <v_Temp_IR_Data_Handler+0x2b8>)
 8016b3a:	4a29      	ldr	r2, [pc, #164]	@ (8016be0 <v_Temp_IR_Data_Handler+0x2bc>)
 8016b3c:	307e      	adds	r0, #126	@ 0x7e
			if(ValidateAuxData(u16_rdBuf) == MLX90640_NO_ERROR){
				for(int cnt=0; cnt<MLX90640_AUX_NUM; cnt++){
					u16_TempIR_frame[cnt+MLX90640_PIXEL_NUM] = u16_rdBuf[cnt];
 8016b3e:	f833 1f02 	ldrh.w	r1, [r3, #2]!
 8016b42:	f822 1f02 	strh.w	r1, [r2, #2]!
				for(int cnt=0; cnt<MLX90640_AUX_NUM; cnt++){
 8016b46:	4283      	cmp	r3, r0
 8016b48:	d1f9      	bne.n	8016b3e <v_Temp_IR_Data_Handler+0x21a>
				}
				order++;
 8016b4a:	4b1a      	ldr	r3, [pc, #104]	@ (8016bb4 <v_Temp_IR_Data_Handler+0x290>)
 8016b4c:	2204      	movs	r2, #4
 8016b4e:	801a      	strh	r2, [r3, #0]
				read = 0;
 8016b50:	4b19      	ldr	r3, [pc, #100]	@ (8016bb8 <v_Temp_IR_Data_Handler+0x294>)
 8016b52:	2200      	movs	r2, #0
 8016b54:	601a      	str	r2, [r3, #0]
 8016b56:	e09d      	b.n	8016c94 <v_Temp_IR_Data_Handler+0x370>
			}
			else{
				timItv = 62;	//return
 8016b58:	4b14      	ldr	r3, [pc, #80]	@ (8016bac <v_Temp_IR_Data_Handler+0x288>)
 8016b5a:	223e      	movs	r2, #62	@ 0x3e
 8016b5c:	601a      	str	r2, [r3, #0]
				u32_tempIR_ErrCnt++;
 8016b5e:	4a21      	ldr	r2, [pc, #132]	@ (8016be4 <v_Temp_IR_Data_Handler+0x2c0>)
 8016b60:	6813      	ldr	r3, [r2, #0]
 8016b62:	3301      	adds	r3, #1
 8016b64:	6013      	str	r3, [r2, #0]
 8016b66:	e095      	b.n	8016c94 <v_Temp_IR_Data_Handler+0x370>
			}
		}
		else{
			if(i_Temp_IR_Read_DMA(ADDR_IR_TEMP, MLX90640_AUX_DATA_START_ADDRESS, MLX90640_AUX_NUM) == COMM_STAT_OK){
 8016b68:	2240      	movs	r2, #64	@ 0x40
 8016b6a:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8016b6e:	2066      	movs	r0, #102	@ 0x66
 8016b70:	f7ff fe56 	bl	8016820 <i_Temp_IR_Read_DMA>
 8016b74:	2801      	cmp	r0, #1
 8016b76:	f040 808d 	bne.w	8016c94 <v_Temp_IR_Data_Handler+0x370>
				read = 1;
 8016b7a:	4b0f      	ldr	r3, [pc, #60]	@ (8016bb8 <v_Temp_IR_Data_Handler+0x294>)
 8016b7c:	2201      	movs	r2, #1
 8016b7e:	601a      	str	r2, [r3, #0]
 8016b80:	e088      	b.n	8016c94 <v_Temp_IR_Data_Handler+0x370>
			}
		}
		break;
	case 4:
		//read	MLX90640_CTRL_REG, 1
		if(read){
 8016b82:	4a0d      	ldr	r2, [pc, #52]	@ (8016bb8 <v_Temp_IR_Data_Handler+0x294>)
 8016b84:	6812      	ldr	r2, [r2, #0]
 8016b86:	2a00      	cmp	r2, #0
 8016b88:	d041      	beq.n	8016c0e <v_Temp_IR_Data_Handler+0x2ea>
			u16_TempIR_frame[832] = u16_rdBuf[0];
 8016b8a:	4a0f      	ldr	r2, [pc, #60]	@ (8016bc8 <v_Temp_IR_Data_Handler+0x2a4>)
 8016b8c:	490b      	ldr	r1, [pc, #44]	@ (8016bbc <v_Temp_IR_Data_Handler+0x298>)
 8016b8e:	8809      	ldrh	r1, [r1, #0]
 8016b90:	f8a2 1680 	strh.w	r1, [r2, #1664]	@ 0x680
			u16_TempIR_frame[833] = subpage;
 8016b94:	490a      	ldr	r1, [pc, #40]	@ (8016bc0 <v_Temp_IR_Data_Handler+0x29c>)
 8016b96:	880c      	ldrh	r4, [r1, #0]
 8016b98:	f8a2 4682 	strh.w	r4, [r2, #1666]	@ 0x682
        if((frameData[i] == 0x7FFF) && (line%2 == frameData[833])) return -MLX90640_FRAME_DATA_ERROR;
 8016b9c:	4610      	mov	r0, r2
 8016b9e:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8016ba2:	e024      	b.n	8016bee <v_Temp_IR_Data_Handler+0x2ca>
 8016ba4:	2400b7f5 	.word	0x2400b7f5
 8016ba8:	2400b7f4 	.word	0x2400b7f4
 8016bac:	24008b98 	.word	0x24008b98
 8016bb0:	24008b9c 	.word	0x24008b9c
 8016bb4:	24008b94 	.word	0x24008b94
 8016bb8:	24008b90 	.word	0x24008b90
 8016bbc:	2400b72c 	.word	0x2400b72c
 8016bc0:	24008b8c 	.word	0x24008b8c
 8016bc4:	24008b88 	.word	0x24008b88
 8016bc8:	24008ba4 	.word	0x24008ba4
 8016bcc:	2400b73a 	.word	0x2400b73a
 8016bd0:	2400b75a 	.word	0x2400b75a
 8016bd4:	2400b77a 	.word	0x2400b77a
 8016bd8:	2400b79a 	.word	0x2400b79a
 8016bdc:	2400b72a 	.word	0x2400b72a
 8016be0:	240091a2 	.word	0x240091a2
 8016be4:	2400b724 	.word	0x2400b724
    for(int i=0; i<MLX90640_PIXEL_NUM; i+=MLX90640_LINE_SIZE)
 8016be8:	3301      	adds	r3, #1
 8016bea:	2b18      	cmp	r3, #24
 8016bec:	d054      	beq.n	8016c98 <v_Temp_IR_Data_Handler+0x374>
        if((frameData[i] == 0x7FFF) && (line%2 == frameData[833])) return -MLX90640_FRAME_DATA_ERROR;
 8016bee:	019a      	lsls	r2, r3, #6
 8016bf0:	5a82      	ldrh	r2, [r0, r2]
 8016bf2:	428a      	cmp	r2, r1
 8016bf4:	d1f8      	bne.n	8016be8 <v_Temp_IR_Data_Handler+0x2c4>
 8016bf6:	f003 0201 	and.w	r2, r3, #1
 8016bfa:	42a2      	cmp	r2, r4
 8016bfc:	d1f4      	bne.n	8016be8 <v_Temp_IR_Data_Handler+0x2c4>
			if(ValidateFrameData(u16_TempIR_frame) == MLX90640_NO_ERROR){
				order++;
			}
			else{
				timItv = 62;
 8016bfe:	4b29      	ldr	r3, [pc, #164]	@ (8016ca4 <v_Temp_IR_Data_Handler+0x380>)
 8016c00:	223e      	movs	r2, #62	@ 0x3e
 8016c02:	601a      	str	r2, [r3, #0]
				u32_tempIR_ErrCnt++;
 8016c04:	4a28      	ldr	r2, [pc, #160]	@ (8016ca8 <v_Temp_IR_Data_Handler+0x384>)
 8016c06:	6813      	ldr	r3, [r2, #0]
 8016c08:	3301      	adds	r3, #1
 8016c0a:	6013      	str	r3, [r2, #0]
 8016c0c:	e042      	b.n	8016c94 <v_Temp_IR_Data_Handler+0x370>
			}
		}
		else{
			if(i_Temp_IR_Read_DMA(ADDR_IR_TEMP, MLX90640_CTRL_REG, 1) == COMM_STAT_OK){
 8016c0e:	2201      	movs	r2, #1
 8016c10:	f248 010d 	movw	r1, #32781	@ 0x800d
 8016c14:	2066      	movs	r0, #102	@ 0x66
 8016c16:	f7ff fe03 	bl	8016820 <i_Temp_IR_Read_DMA>
 8016c1a:	2801      	cmp	r0, #1
 8016c1c:	d13a      	bne.n	8016c94 <v_Temp_IR_Data_Handler+0x370>
				read = 1;
 8016c1e:	4b23      	ldr	r3, [pc, #140]	@ (8016cac <v_Temp_IR_Data_Handler+0x388>)
 8016c20:	2201      	movs	r2, #1
 8016c22:	601a      	str	r2, [r3, #0]
 8016c24:	e036      	b.n	8016c94 <v_Temp_IR_Data_Handler+0x370>
			}
		}
		break;
	case 5:{
		//temperature calculate
		float ta = MLX90640_GetTa(u16_TempIR_frame, &mlx90640);
 8016c26:	4d22      	ldr	r5, [pc, #136]	@ (8016cb0 <v_Temp_IR_Data_Handler+0x38c>)
 8016c28:	4e22      	ldr	r6, [pc, #136]	@ (8016cb4 <v_Temp_IR_Data_Handler+0x390>)
 8016c2a:	4629      	mov	r1, r5
 8016c2c:	4630      	mov	r0, r6
 8016c2e:	f7fe fde7 	bl	8015800 <MLX90640_GetTa>
		float tr = ta - TA_SHIFT;
		MLX90640_CalculateTo(u16_TempIR_frame, &mlx90640, emissivity , tr, mlx90640To);
 8016c32:	4c21      	ldr	r4, [pc, #132]	@ (8016cb8 <v_Temp_IR_Data_Handler+0x394>)
 8016c34:	4622      	mov	r2, r4
 8016c36:	eef2 0a00 	vmov.f32	s1, #32	@ 0x41000000  8.0
 8016c3a:	ee70 0a60 	vsub.f32	s1, s0, s1
 8016c3e:	4b1f      	ldr	r3, [pc, #124]	@ (8016cbc <v_Temp_IR_Data_Handler+0x398>)
 8016c40:	ed93 0a00 	vldr	s0, [r3]
 8016c44:	4629      	mov	r1, r5
 8016c46:	4630      	mov	r0, r6
 8016c48:	f7fe fe26 	bl	8015898 <MLX90640_CalculateTo>
		MLX90640_BadPixelsCorrection((&mlx90640)->brokenPixels,mlx90640To, 1,&mlx90640);
 8016c4c:	462b      	mov	r3, r5
 8016c4e:	2201      	movs	r2, #1
 8016c50:	4621      	mov	r1, r4
 8016c52:	481b      	ldr	r0, [pc, #108]	@ (8016cc0 <v_Temp_IR_Data_Handler+0x39c>)
 8016c54:	f7ff f8ca 	bl	8015dec <MLX90640_BadPixelsCorrection>
		MLX90640_BadPixelsCorrection((&mlx90640)->outlierPixels,mlx90640To, 1,&mlx90640);
 8016c58:	462b      	mov	r3, r5
 8016c5a:	2201      	movs	r2, #1
 8016c5c:	4621      	mov	r1, r4
 8016c5e:	4819      	ldr	r0, [pc, #100]	@ (8016cc4 <v_Temp_IR_Data_Handler+0x3a0>)
 8016c60:	f7ff f8c4 	bl	8015dec <MLX90640_BadPixelsCorrection>

		float max_temp = -1000.0f;
		for(int i=0; i<768; i++){
 8016c64:	4623      	mov	r3, r4
 8016c66:	f504 6240 	add.w	r2, r4, #3072	@ 0xc00
		float max_temp = -1000.0f;
 8016c6a:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8016cc8 <v_Temp_IR_Data_Handler+0x3a4>
			if(mlx90640To[i] > max_temp){
 8016c6e:	ecb3 7a01 	vldmia	r3!, {s14}
				max_temp = mlx90640To[i];
 8016c72:	eeb4 7a67 	vcmp.f32	s14, s15
 8016c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016c7a:	fe77 7a27 	vselgt.f32	s15, s14, s15
		for(int i=0; i<768; i++){
 8016c7e:	4293      	cmp	r3, r2
 8016c80:	d1f5      	bne.n	8016c6e <v_Temp_IR_Data_Handler+0x34a>
			}
		}
		f_ir_temp_maxTemp = max_temp;
 8016c82:	4b12      	ldr	r3, [pc, #72]	@ (8016ccc <v_Temp_IR_Data_Handler+0x3a8>)
 8016c84:	edc3 7a00 	vstr	s15, [r3]
		timItv = 62;
 8016c88:	4b06      	ldr	r3, [pc, #24]	@ (8016ca4 <v_Temp_IR_Data_Handler+0x380>)
 8016c8a:	223e      	movs	r2, #62	@ 0x3e
 8016c8c:	601a      	str	r2, [r3, #0]
		u32_tempIR_ErrCnt = 0;
 8016c8e:	4b06      	ldr	r3, [pc, #24]	@ (8016ca8 <v_Temp_IR_Data_Handler+0x384>)
 8016c90:	2200      	movs	r2, #0
 8016c92:	601a      	str	r2, [r3, #0]
		break;
	}
	default:
		break;
	}
}
 8016c94:	b002      	add	sp, #8
 8016c96:	bd70      	pop	{r4, r5, r6, pc}
				order++;
 8016c98:	4b0d      	ldr	r3, [pc, #52]	@ (8016cd0 <v_Temp_IR_Data_Handler+0x3ac>)
 8016c9a:	2205      	movs	r2, #5
 8016c9c:	801a      	strh	r2, [r3, #0]
 8016c9e:	e7f9      	b.n	8016c94 <v_Temp_IR_Data_Handler+0x370>
 8016ca0:	4770      	bx	lr
 8016ca2:	bf00      	nop
 8016ca4:	24008b98 	.word	0x24008b98
 8016ca8:	2400b724 	.word	0x2400b724
 8016cac:	24008b90 	.word	0x24008b90
 8016cb0:	2400a4a8 	.word	0x2400a4a8
 8016cb4:	24008ba4 	.word	0x24008ba4
 8016cb8:	24009228 	.word	0x24009228
 8016cbc:	240000c8 	.word	0x240000c8
 8016cc0:	2400b710 	.word	0x2400b710
 8016cc4:	2400b71a 	.word	0x2400b71a
 8016cc8:	c47a0000 	.word	0xc47a0000
 8016ccc:	24008ba0 	.word	0x24008ba0
 8016cd0:	24008b94 	.word	0x24008b94

08016cd4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8016cd4:	b508      	push	{r3, lr}
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8016cd6:	4b04      	ldr	r3, [pc, #16]	@ (8016ce8 <disk_status+0x14>)
 8016cd8:	181a      	adds	r2, r3, r0
 8016cda:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8016cde:	685b      	ldr	r3, [r3, #4]
 8016ce0:	685b      	ldr	r3, [r3, #4]
 8016ce2:	7a10      	ldrb	r0, [r2, #8]
 8016ce4:	4798      	blx	r3
  return stat;
}
 8016ce6:	bd08      	pop	{r3, pc}
 8016ce8:	2400ba30 	.word	0x2400ba30

08016cec <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 8016cec:	4b09      	ldr	r3, [pc, #36]	@ (8016d14 <disk_initialize+0x28>)
 8016cee:	5c1b      	ldrb	r3, [r3, r0]
 8016cf0:	b973      	cbnz	r3, 8016d10 <disk_initialize+0x24>
{
 8016cf2:	b510      	push	{r4, lr}
 8016cf4:	4604      	mov	r4, r0
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8016cf6:	4b07      	ldr	r3, [pc, #28]	@ (8016d14 <disk_initialize+0x28>)
 8016cf8:	181a      	adds	r2, r3, r0
 8016cfa:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8016cfe:	685b      	ldr	r3, [r3, #4]
 8016d00:	681b      	ldr	r3, [r3, #0]
 8016d02:	7a10      	ldrb	r0, [r2, #8]
 8016d04:	4798      	blx	r3
    if(stat == RES_OK)
 8016d06:	b910      	cbnz	r0, 8016d0e <disk_initialize+0x22>
    {
      disk.is_initialized[pdrv] = 1;
 8016d08:	4b02      	ldr	r3, [pc, #8]	@ (8016d14 <disk_initialize+0x28>)
 8016d0a:	2201      	movs	r2, #1
 8016d0c:	551a      	strb	r2, [r3, r4]
    }
  }
  return stat;
}
 8016d0e:	bd10      	pop	{r4, pc}
  DSTATUS stat = RES_OK;
 8016d10:	2000      	movs	r0, #0
}
 8016d12:	4770      	bx	lr
 8016d14:	2400ba30 	.word	0x2400ba30

08016d18 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8016d18:	b510      	push	{r4, lr}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8016d1a:	4c05      	ldr	r4, [pc, #20]	@ (8016d30 <disk_read+0x18>)
 8016d1c:	eb04 0c00 	add.w	ip, r4, r0
 8016d20:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8016d24:	6860      	ldr	r0, [r4, #4]
 8016d26:	6884      	ldr	r4, [r0, #8]
 8016d28:	f89c 0008 	ldrb.w	r0, [ip, #8]
 8016d2c:	47a0      	blx	r4
  return res;
}
 8016d2e:	bd10      	pop	{r4, pc}
 8016d30:	2400ba30 	.word	0x2400ba30

08016d34 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8016d34:	b510      	push	{r4, lr}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8016d36:	4c05      	ldr	r4, [pc, #20]	@ (8016d4c <disk_write+0x18>)
 8016d38:	eb04 0c00 	add.w	ip, r4, r0
 8016d3c:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8016d40:	6860      	ldr	r0, [r4, #4]
 8016d42:	68c4      	ldr	r4, [r0, #12]
 8016d44:	f89c 0008 	ldrb.w	r0, [ip, #8]
 8016d48:	47a0      	blx	r4
  return res;
}
 8016d4a:	bd10      	pop	{r4, pc}
 8016d4c:	2400ba30 	.word	0x2400ba30

08016d50 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8016d50:	b508      	push	{r3, lr}
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8016d52:	4b05      	ldr	r3, [pc, #20]	@ (8016d68 <disk_ioctl+0x18>)
 8016d54:	eb03 0c00 	add.w	ip, r3, r0
 8016d58:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8016d5c:	685b      	ldr	r3, [r3, #4]
 8016d5e:	691b      	ldr	r3, [r3, #16]
 8016d60:	f89c 0008 	ldrb.w	r0, [ip, #8]
 8016d64:	4798      	blx	r3
  return res;
}
 8016d66:	bd08      	pop	{r3, pc}
 8016d68:	2400ba30 	.word	0x2400ba30

08016d6c <ld_dword>:
static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
 8016d6c:	78c3      	ldrb	r3, [r0, #3]
	rv = rv << 8 | ptr[2];
 8016d6e:	7882      	ldrb	r2, [r0, #2]
 8016d70:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
	rv = rv << 8 | ptr[1];
 8016d74:	7843      	ldrb	r3, [r0, #1]
 8016d76:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	rv = rv << 8 | ptr[0];
 8016d7a:	7800      	ldrb	r0, [r0, #0]
	return rv;
}
 8016d7c:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8016d80:	4770      	bx	lr

08016d82 <st_dword>:
}

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 8016d82:	7001      	strb	r1, [r0, #0]
 8016d84:	0a0b      	lsrs	r3, r1, #8
	*ptr++ = (BYTE)val; val >>= 8;
 8016d86:	7043      	strb	r3, [r0, #1]
 8016d88:	0c0b      	lsrs	r3, r1, #16
	*ptr++ = (BYTE)val; val >>= 8;
 8016d8a:	7083      	strb	r3, [r0, #2]
 8016d8c:	0e09      	lsrs	r1, r1, #24
	*ptr++ = (BYTE)val;
 8016d8e:	70c1      	strb	r1, [r0, #3]
}
 8016d90:	4770      	bx	lr

08016d92 <mem_cpy>:
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
	BYTE *d = (BYTE*)dst;
	const BYTE *s = (const BYTE*)src;

	if (cnt) {
 8016d92:	b13a      	cbz	r2, 8016da4 <mem_cpy+0x12>
 8016d94:	3801      	subs	r0, #1
 8016d96:	188a      	adds	r2, r1, r2
		do {
			*d++ = *s++;
 8016d98:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016d9c:	f800 3f01 	strb.w	r3, [r0, #1]!
		} while (--cnt);
 8016da0:	4291      	cmp	r1, r2
 8016da2:	d1f9      	bne.n	8016d98 <mem_cpy+0x6>
	}
}
 8016da4:	4770      	bx	lr

08016da6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
	BYTE *d = (BYTE*)dst;
 8016da6:	4402      	add	r2, r0

	do {
		*d++ = (BYTE)val;
 8016da8:	f800 1b01 	strb.w	r1, [r0], #1
	} while (--cnt);
 8016dac:	4290      	cmp	r0, r2
 8016dae:	d1fb      	bne.n	8016da8 <mem_set+0x2>
}
 8016db0:	4770      	bx	lr
	...

08016db4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8016db4:	b410      	push	{r4}
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
		if (Files[i].fs) {	/* Existing entry */
 8016db6:	4b21      	ldr	r3, [pc, #132]	@ (8016e3c <chk_lock+0x88>)
 8016db8:	681b      	ldr	r3, [r3, #0]
 8016dba:	b1e3      	cbz	r3, 8016df6 <chk_lock+0x42>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8016dbc:	6802      	ldr	r2, [r0, #0]
 8016dbe:	4293      	cmp	r3, r2
 8016dc0:	d00b      	beq.n	8016dda <chk_lock+0x26>
	for (i = be = 0; i < _FS_LOCK; i++) {
 8016dc2:	2200      	movs	r2, #0
		if (Files[i].fs) {	/* Existing entry */
 8016dc4:	4b1d      	ldr	r3, [pc, #116]	@ (8016e3c <chk_lock+0x88>)
 8016dc6:	691b      	ldr	r3, [r3, #16]
 8016dc8:	b31b      	cbz	r3, 8016e12 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8016dca:	6804      	ldr	r4, [r0, #0]
 8016dcc:	42a3      	cmp	r3, r4
 8016dce:	d014      	beq.n	8016dfa <chk_lock+0x46>
		} else {			/* Blank entry */
			be = 1;
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8016dd0:	bb0a      	cbnz	r2, 8016e16 <chk_lock+0x62>
 8016dd2:	2902      	cmp	r1, #2
 8016dd4:	d01f      	beq.n	8016e16 <chk_lock+0x62>
 8016dd6:	2012      	movs	r0, #18
 8016dd8:	e02b      	b.n	8016e32 <chk_lock+0x7e>
				Files[i].clu == dp->obj.sclust &&
 8016dda:	4b18      	ldr	r3, [pc, #96]	@ (8016e3c <chk_lock+0x88>)
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8016ddc:	685a      	ldr	r2, [r3, #4]
 8016dde:	6883      	ldr	r3, [r0, #8]
 8016de0:	429a      	cmp	r2, r3
 8016de2:	d001      	beq.n	8016de8 <chk_lock+0x34>
	for (i = be = 0; i < _FS_LOCK; i++) {
 8016de4:	2200      	movs	r2, #0
 8016de6:	e7ed      	b.n	8016dc4 <chk_lock+0x10>
				Files[i].ofs == dp->dptr) break;
 8016de8:	4b14      	ldr	r3, [pc, #80]	@ (8016e3c <chk_lock+0x88>)
				Files[i].clu == dp->obj.sclust &&
 8016dea:	689a      	ldr	r2, [r3, #8]
 8016dec:	6943      	ldr	r3, [r0, #20]
 8016dee:	429a      	cmp	r2, r3
 8016df0:	d013      	beq.n	8016e1a <chk_lock+0x66>
	for (i = be = 0; i < _FS_LOCK; i++) {
 8016df2:	2200      	movs	r2, #0
 8016df4:	e7e6      	b.n	8016dc4 <chk_lock+0x10>
			be = 1;
 8016df6:	2201      	movs	r2, #1
 8016df8:	e7e4      	b.n	8016dc4 <chk_lock+0x10>
				Files[i].clu == dp->obj.sclust &&
 8016dfa:	4b10      	ldr	r3, [pc, #64]	@ (8016e3c <chk_lock+0x88>)
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8016dfc:	695c      	ldr	r4, [r3, #20]
 8016dfe:	6883      	ldr	r3, [r0, #8]
 8016e00:	429c      	cmp	r4, r3
 8016e02:	d1e5      	bne.n	8016dd0 <chk_lock+0x1c>
				Files[i].ofs == dp->dptr) break;
 8016e04:	4b0d      	ldr	r3, [pc, #52]	@ (8016e3c <chk_lock+0x88>)
				Files[i].clu == dp->obj.sclust &&
 8016e06:	699c      	ldr	r4, [r3, #24]
 8016e08:	6943      	ldr	r3, [r0, #20]
 8016e0a:	429c      	cmp	r4, r3
 8016e0c:	d1e0      	bne.n	8016dd0 <chk_lock+0x1c>
 8016e0e:	2201      	movs	r2, #1
 8016e10:	e004      	b.n	8016e1c <chk_lock+0x68>
			be = 1;
 8016e12:	2201      	movs	r2, #1
 8016e14:	e7dc      	b.n	8016dd0 <chk_lock+0x1c>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8016e16:	2000      	movs	r0, #0
 8016e18:	e00b      	b.n	8016e32 <chk_lock+0x7e>
	for (i = be = 0; i < _FS_LOCK; i++) {
 8016e1a:	2200      	movs	r2, #0
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8016e1c:	b961      	cbnz	r1, 8016e38 <chk_lock+0x84>
 8016e1e:	4b07      	ldr	r3, [pc, #28]	@ (8016e3c <chk_lock+0x88>)
 8016e20:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 8016e24:	8998      	ldrh	r0, [r3, #12]
 8016e26:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8016e2a:	bf14      	ite	ne
 8016e2c:	2000      	movne	r0, #0
 8016e2e:	2001      	moveq	r0, #1
 8016e30:	0100      	lsls	r0, r0, #4
}
 8016e32:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016e36:	4770      	bx	lr
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8016e38:	2010      	movs	r0, #16
 8016e3a:	e7fa      	b.n	8016e32 <chk_lock+0x7e>
 8016e3c:	2400ba08 	.word	0x2400ba08

08016e40 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8016e40:	b430      	push	{r4, r5}
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->obj.fs &&
 8016e42:	6802      	ldr	r2, [r0, #0]
 8016e44:	4b2c      	ldr	r3, [pc, #176]	@ (8016ef8 <inc_lock+0xb8>)
 8016e46:	681b      	ldr	r3, [r3, #0]
 8016e48:	429a      	cmp	r2, r3
 8016e4a:	d00b      	beq.n	8016e64 <inc_lock+0x24>
 8016e4c:	4c2a      	ldr	r4, [pc, #168]	@ (8016ef8 <inc_lock+0xb8>)
 8016e4e:	6924      	ldr	r4, [r4, #16]
 8016e50:	4294      	cmp	r4, r2
 8016e52:	d023      	beq.n	8016e9c <inc_lock+0x5c>
			Files[i].clu == dp->obj.sclust &&
			Files[i].ofs == dp->dptr) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8016e54:	2b00      	cmp	r3, #0
 8016e56:	d02e      	beq.n	8016eb6 <inc_lock+0x76>
 8016e58:	4b27      	ldr	r3, [pc, #156]	@ (8016ef8 <inc_lock+0xb8>)
 8016e5a:	691b      	ldr	r3, [r3, #16]
 8016e5c:	2b00      	cmp	r3, #0
 8016e5e:	d03d      	beq.n	8016edc <inc_lock+0x9c>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8016e60:	2000      	movs	r0, #0
 8016e62:	e019      	b.n	8016e98 <inc_lock+0x58>
			Files[i].clu == dp->obj.sclust &&
 8016e64:	4c24      	ldr	r4, [pc, #144]	@ (8016ef8 <inc_lock+0xb8>)
		if (Files[i].fs == dp->obj.fs &&
 8016e66:	6865      	ldr	r5, [r4, #4]
 8016e68:	6884      	ldr	r4, [r0, #8]
 8016e6a:	42a5      	cmp	r5, r4
 8016e6c:	d1ee      	bne.n	8016e4c <inc_lock+0xc>
			Files[i].ofs == dp->dptr) break;
 8016e6e:	4c22      	ldr	r4, [pc, #136]	@ (8016ef8 <inc_lock+0xb8>)
			Files[i].clu == dp->obj.sclust &&
 8016e70:	68a5      	ldr	r5, [r4, #8]
 8016e72:	6944      	ldr	r4, [r0, #20]
 8016e74:	42a5      	cmp	r5, r4
 8016e76:	d1e9      	bne.n	8016e4c <inc_lock+0xc>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8016e78:	f04f 0c00 	mov.w	ip, #0
		Files[i].clu = dp->obj.sclust;
		Files[i].ofs = dp->dptr;
		Files[i].ctr = 0;
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8016e7c:	2900      	cmp	r1, #0
 8016e7e:	d130      	bne.n	8016ee2 <inc_lock+0xa2>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8016e80:	4b1d      	ldr	r3, [pc, #116]	@ (8016ef8 <inc_lock+0xb8>)
 8016e82:	eb03 130c 	add.w	r3, r3, ip, lsl #4
 8016e86:	899b      	ldrh	r3, [r3, #12]
 8016e88:	3301      	adds	r3, #1
 8016e8a:	b29b      	uxth	r3, r3
 8016e8c:	4a1a      	ldr	r2, [pc, #104]	@ (8016ef8 <inc_lock+0xb8>)
 8016e8e:	eb02 120c 	add.w	r2, r2, ip, lsl #4
 8016e92:	8193      	strh	r3, [r2, #12]

	return i + 1;
 8016e94:	f10c 0001 	add.w	r0, ip, #1
}
 8016e98:	bc30      	pop	{r4, r5}
 8016e9a:	4770      	bx	lr
			Files[i].clu == dp->obj.sclust &&
 8016e9c:	4c16      	ldr	r4, [pc, #88]	@ (8016ef8 <inc_lock+0xb8>)
		if (Files[i].fs == dp->obj.fs &&
 8016e9e:	6965      	ldr	r5, [r4, #20]
 8016ea0:	6884      	ldr	r4, [r0, #8]
 8016ea2:	42a5      	cmp	r5, r4
 8016ea4:	d1d6      	bne.n	8016e54 <inc_lock+0x14>
			Files[i].ofs == dp->dptr) break;
 8016ea6:	4c14      	ldr	r4, [pc, #80]	@ (8016ef8 <inc_lock+0xb8>)
			Files[i].clu == dp->obj.sclust &&
 8016ea8:	69a5      	ldr	r5, [r4, #24]
 8016eaa:	6944      	ldr	r4, [r0, #20]
 8016eac:	42a5      	cmp	r5, r4
 8016eae:	d1d1      	bne.n	8016e54 <inc_lock+0x14>
 8016eb0:	f04f 0c01 	mov.w	ip, #1
 8016eb4:	e7e2      	b.n	8016e7c <inc_lock+0x3c>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8016eb6:	f04f 0c00 	mov.w	ip, #0
		Files[i].fs = dp->obj.fs;
 8016eba:	4d0f      	ldr	r5, [pc, #60]	@ (8016ef8 <inc_lock+0xb8>)
 8016ebc:	ea4f 140c 	mov.w	r4, ip, lsl #4
 8016ec0:	eb05 130c 	add.w	r3, r5, ip, lsl #4
 8016ec4:	512a      	str	r2, [r5, r4]
		Files[i].clu = dp->obj.sclust;
 8016ec6:	6882      	ldr	r2, [r0, #8]
 8016ec8:	605a      	str	r2, [r3, #4]
		Files[i].ofs = dp->dptr;
 8016eca:	6942      	ldr	r2, [r0, #20]
 8016ecc:	609a      	str	r2, [r3, #8]
		Files[i].ctr = 0;
 8016ece:	2200      	movs	r2, #0
 8016ed0:	819a      	strh	r2, [r3, #12]
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8016ed2:	2900      	cmp	r1, #0
 8016ed4:	d0d4      	beq.n	8016e80 <inc_lock+0x40>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8016ed6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8016eda:	e7d7      	b.n	8016e8c <inc_lock+0x4c>
 8016edc:	f04f 0c01 	mov.w	ip, #1
 8016ee0:	e7eb      	b.n	8016eba <inc_lock+0x7a>
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8016ee2:	4b05      	ldr	r3, [pc, #20]	@ (8016ef8 <inc_lock+0xb8>)
 8016ee4:	eb03 130c 	add.w	r3, r3, ip, lsl #4
 8016ee8:	899b      	ldrh	r3, [r3, #12]
 8016eea:	b913      	cbnz	r3, 8016ef2 <inc_lock+0xb2>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8016eec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8016ef0:	e7cc      	b.n	8016e8c <inc_lock+0x4c>
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8016ef2:	2000      	movs	r0, #0
 8016ef4:	e7d0      	b.n	8016e98 <inc_lock+0x58>
 8016ef6:	bf00      	nop
 8016ef8:	2400ba08 	.word	0x2400ba08

08016efc <dec_lock>:
{
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8016efc:	3801      	subs	r0, #1
 8016efe:	2801      	cmp	r0, #1
 8016f00:	d810      	bhi.n	8016f24 <dec_lock+0x28>
		n = Files[i].ctr;
 8016f02:	4b0e      	ldr	r3, [pc, #56]	@ (8016f3c <dec_lock+0x40>)
 8016f04:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 8016f08:	899b      	ldrh	r3, [r3, #12]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8016f0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016f0e:	d00b      	beq.n	8016f28 <dec_lock+0x2c>
		if (n > 0) n--;				/* Decrement read mode open count */
 8016f10:	b17b      	cbz	r3, 8016f32 <dec_lock+0x36>
 8016f12:	3b01      	subs	r3, #1
 8016f14:	b29b      	uxth	r3, r3
		Files[i].ctr = n;
 8016f16:	4a09      	ldr	r2, [pc, #36]	@ (8016f3c <dec_lock+0x40>)
 8016f18:	eb02 1200 	add.w	r2, r2, r0, lsl #4
 8016f1c:	8193      	strh	r3, [r2, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8016f1e:	b143      	cbz	r3, 8016f32 <dec_lock+0x36>
		res = FR_OK;
 8016f20:	2000      	movs	r0, #0
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
	}
	return res;
}
 8016f22:	4770      	bx	lr
		res = FR_INT_ERR;			/* Invalid index nunber */
 8016f24:	2002      	movs	r0, #2
 8016f26:	4770      	bx	lr
		Files[i].ctr = n;
 8016f28:	4b04      	ldr	r3, [pc, #16]	@ (8016f3c <dec_lock+0x40>)
 8016f2a:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 8016f2e:	2200      	movs	r2, #0
 8016f30:	819a      	strh	r2, [r3, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8016f32:	0103      	lsls	r3, r0, #4
 8016f34:	2000      	movs	r0, #0
 8016f36:	4a01      	ldr	r2, [pc, #4]	@ (8016f3c <dec_lock+0x40>)
 8016f38:	50d0      	str	r0, [r2, r3]
 8016f3a:	4770      	bx	lr
 8016f3c:	2400ba08 	.word	0x2400ba08

08016f40 <clear_lock>:
)
{
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
		if (Files[i].fs == fs) Files[i].fs = 0;
 8016f40:	4b08      	ldr	r3, [pc, #32]	@ (8016f64 <clear_lock+0x24>)
 8016f42:	681b      	ldr	r3, [r3, #0]
 8016f44:	4298      	cmp	r0, r3
 8016f46:	d004      	beq.n	8016f52 <clear_lock+0x12>
 8016f48:	4b06      	ldr	r3, [pc, #24]	@ (8016f64 <clear_lock+0x24>)
 8016f4a:	691b      	ldr	r3, [r3, #16]
 8016f4c:	4283      	cmp	r3, r0
 8016f4e:	d004      	beq.n	8016f5a <clear_lock+0x1a>
	}
}
 8016f50:	4770      	bx	lr
		if (Files[i].fs == fs) Files[i].fs = 0;
 8016f52:	4b04      	ldr	r3, [pc, #16]	@ (8016f64 <clear_lock+0x24>)
 8016f54:	2200      	movs	r2, #0
 8016f56:	601a      	str	r2, [r3, #0]
 8016f58:	e7f6      	b.n	8016f48 <clear_lock+0x8>
 8016f5a:	4b02      	ldr	r3, [pc, #8]	@ (8016f64 <clear_lock+0x24>)
 8016f5c:	2200      	movs	r2, #0
 8016f5e:	611a      	str	r2, [r3, #16]
}
 8016f60:	e7f6      	b.n	8016f50 <clear_lock+0x10>
 8016f62:	bf00      	nop
 8016f64:	2400ba08 	.word	0x2400ba08

08016f68 <clust2sect>:
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
 8016f68:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8016f6a:	69c3      	ldr	r3, [r0, #28]
 8016f6c:	3b02      	subs	r3, #2
 8016f6e:	428b      	cmp	r3, r1
 8016f70:	d904      	bls.n	8016f7c <clust2sect+0x14>
	return clst * fs->csize + fs->database;
 8016f72:	8943      	ldrh	r3, [r0, #10]
 8016f74:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8016f76:	fb01 0003 	mla	r0, r1, r3, r0
 8016f7a:	4770      	bx	lr
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8016f7c:	2000      	movs	r0, #0
}
 8016f7e:	4770      	bx	lr

08016f80 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8016f80:	b410      	push	{r4}
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8016f82:	6804      	ldr	r4, [r0, #0]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8016f84:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 8016f86:	1d13      	adds	r3, r2, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8016f88:	89a0      	ldrh	r0, [r4, #12]
 8016f8a:	fbb1 f1f0 	udiv	r1, r1, r0
 8016f8e:	8960      	ldrh	r0, [r4, #10]
 8016f90:	fbb1 f1f0 	udiv	r1, r1, r0
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8016f94:	6850      	ldr	r0, [r2, #4]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8016f96:	b148      	cbz	r0, 8016fac <clmt_clust+0x2c>
		if (cl < ncl) break;	/* In this fragment? */
 8016f98:	4281      	cmp	r1, r0
 8016f9a:	d305      	bcc.n	8016fa8 <clmt_clust+0x28>
		cl -= ncl; tbl++;		/* Next fragment */
 8016f9c:	1a09      	subs	r1, r1, r0
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8016f9e:	f853 0f08 	ldr.w	r0, [r3, #8]!
		if (ncl == 0) return 0;	/* End of table? (error) */
 8016fa2:	2800      	cmp	r0, #0
 8016fa4:	d1f8      	bne.n	8016f98 <clmt_clust+0x18>
 8016fa6:	e001      	b.n	8016fac <clmt_clust+0x2c>
	}
	return cl + *tbl;	/* Return the cluster number */
 8016fa8:	6858      	ldr	r0, [r3, #4]
 8016faa:	4408      	add	r0, r1
}
 8016fac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016fb0:	4770      	bx	lr

08016fb2 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8016fb2:	4602      	mov	r2, r0
	BYTE sum = 0;
	UINT n = 11;
 8016fb4:	f100 0c0b 	add.w	ip, r0, #11
	BYTE sum = 0;
 8016fb8:	2000      	movs	r0, #0

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8016fba:	01c3      	lsls	r3, r0, #7
 8016fbc:	ea43 0350 	orr.w	r3, r3, r0, lsr #1
 8016fc0:	f812 1b01 	ldrb.w	r1, [r2], #1
 8016fc4:	fa51 f383 	uxtab	r3, r1, r3
 8016fc8:	b2d8      	uxtb	r0, r3
	} while (--n);
 8016fca:	4562      	cmp	r2, ip
 8016fcc:	d1f5      	bne.n	8016fba <sum_sfn+0x8>
	return sum;
}
 8016fce:	4770      	bx	lr

08016fd0 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8016fd0:	6801      	ldr	r1, [r0, #0]
 8016fd2:	b311      	cbz	r1, 801701a <get_ldnumber+0x4a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8016fd4:	f891 c000 	ldrb.w	ip, [r1]
 8016fd8:	f1bc 0f1f 	cmp.w	ip, #31
 8016fdc:	d90d      	bls.n	8016ffa <get_ldnumber+0x2a>
 8016fde:	f1bc 0f3a 	cmp.w	ip, #58	@ 0x3a
 8016fe2:	d00a      	beq.n	8016ffa <get_ldnumber+0x2a>
 8016fe4:	460a      	mov	r2, r1
 8016fe6:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8016fea:	2b1f      	cmp	r3, #31
 8016fec:	d901      	bls.n	8016ff2 <get_ldnumber+0x22>
 8016fee:	2b3a      	cmp	r3, #58	@ 0x3a
 8016ff0:	d1f9      	bne.n	8016fe6 <get_ldnumber+0x16>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8016ff2:	2b3a      	cmp	r3, #58	@ 0x3a
 8016ff4:	d004      	beq.n	8017000 <get_ldnumber+0x30>
			return vol;
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8016ff6:	2000      	movs	r0, #0
 8016ff8:	4770      	bx	lr
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8016ffa:	460a      	mov	r2, r1
 8016ffc:	4663      	mov	r3, ip
 8016ffe:	e7f8      	b.n	8016ff2 <get_ldnumber+0x22>
			i = *tp++ - '0';
 8017000:	3101      	adds	r1, #1
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8017002:	428a      	cmp	r2, r1
 8017004:	d102      	bne.n	801700c <get_ldnumber+0x3c>
 8017006:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 801700a:	d002      	beq.n	8017012 <get_ldnumber+0x42>
	int vol = -1;
 801700c:	f04f 30ff 	mov.w	r0, #4294967295
#endif
	}
	return vol;
}
 8017010:	4770      	bx	lr
					*path = ++tt;
 8017012:	3201      	adds	r2, #1
 8017014:	6002      	str	r2, [r0, #0]
					vol = (int)i;
 8017016:	2000      	movs	r0, #0
 8017018:	4770      	bx	lr
	int vol = -1;
 801701a:	f04f 30ff 	mov.w	r0, #4294967295
 801701e:	4770      	bx	lr

08017020 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8017020:	b538      	push	{r3, r4, r5, lr}
 8017022:	460d      	mov	r5, r1
	FRESULT res = FR_INVALID_OBJECT;


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8017024:	4604      	mov	r4, r0
 8017026:	b198      	cbz	r0, 8017050 <validate+0x30>
 8017028:	6803      	ldr	r3, [r0, #0]
 801702a:	b19b      	cbz	r3, 8017054 <validate+0x34>
 801702c:	781a      	ldrb	r2, [r3, #0]
 801702e:	b1a2      	cbz	r2, 801705a <validate+0x3a>
 8017030:	8881      	ldrh	r1, [r0, #4]
 8017032:	88da      	ldrh	r2, [r3, #6]
 8017034:	4291      	cmp	r1, r2
 8017036:	d003      	beq.n	8017040 <validate+0x20>
	FRESULT res = FR_INVALID_OBJECT;
 8017038:	2009      	movs	r0, #9
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801703a:	2400      	movs	r4, #0
 801703c:	602c      	str	r4, [r5, #0]
	return res;
}
 801703e:	bd38      	pop	{r3, r4, r5, pc}
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8017040:	7858      	ldrb	r0, [r3, #1]
 8017042:	f7ff fe47 	bl	8016cd4 <disk_status>
 8017046:	f010 0001 	ands.w	r0, r0, #1
 801704a:	d109      	bne.n	8017060 <validate+0x40>
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801704c:	6824      	ldr	r4, [r4, #0]
 801704e:	e7f5      	b.n	801703c <validate+0x1c>
	FRESULT res = FR_INVALID_OBJECT;
 8017050:	2009      	movs	r0, #9
 8017052:	e7f3      	b.n	801703c <validate+0x1c>
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8017054:	461c      	mov	r4, r3
	FRESULT res = FR_INVALID_OBJECT;
 8017056:	2009      	movs	r0, #9
 8017058:	e7f0      	b.n	801703c <validate+0x1c>
 801705a:	2009      	movs	r0, #9
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801705c:	2400      	movs	r4, #0
 801705e:	e7ed      	b.n	801703c <validate+0x1c>
	FRESULT res = FR_INVALID_OBJECT;
 8017060:	2009      	movs	r0, #9
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8017062:	2400      	movs	r4, #0
 8017064:	e7ea      	b.n	801703c <validate+0x1c>

08017066 <sync_window>:
{
 8017066:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 801706a:	78c5      	ldrb	r5, [r0, #3]
 801706c:	b915      	cbnz	r5, 8017074 <sync_window+0xe>
}
 801706e:	4628      	mov	r0, r5
 8017070:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017074:	4604      	mov	r4, r0
		wsect = fs->winsect;	/* Current sector number */
 8017076:	6b46      	ldr	r6, [r0, #52]	@ 0x34
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8017078:	f100 0838 	add.w	r8, r0, #56	@ 0x38
 801707c:	2301      	movs	r3, #1
 801707e:	4632      	mov	r2, r6
 8017080:	4641      	mov	r1, r8
 8017082:	7840      	ldrb	r0, [r0, #1]
 8017084:	f7ff fe56 	bl	8016d34 <disk_write>
 8017088:	4605      	mov	r5, r0
 801708a:	b9b8      	cbnz	r0, 80170bc <sync_window+0x56>
			fs->wflag = 0;
 801708c:	2300      	movs	r3, #0
 801708e:	70e3      	strb	r3, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8017090:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8017092:	1af3      	subs	r3, r6, r3
 8017094:	6a22      	ldr	r2, [r4, #32]
 8017096:	4293      	cmp	r3, r2
 8017098:	d2e9      	bcs.n	801706e <sync_window+0x8>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801709a:	78a7      	ldrb	r7, [r4, #2]
 801709c:	2f01      	cmp	r7, #1
 801709e:	d9e6      	bls.n	801706e <sync_window+0x8>
					disk_write(fs->drv, fs->win, wsect, 1);
 80170a0:	f04f 0901 	mov.w	r9, #1
					wsect += fs->fsize;
 80170a4:	6a23      	ldr	r3, [r4, #32]
 80170a6:	441e      	add	r6, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 80170a8:	464b      	mov	r3, r9
 80170aa:	4632      	mov	r2, r6
 80170ac:	4641      	mov	r1, r8
 80170ae:	7860      	ldrb	r0, [r4, #1]
 80170b0:	f7ff fe40 	bl	8016d34 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80170b4:	3f01      	subs	r7, #1
 80170b6:	2f01      	cmp	r7, #1
 80170b8:	d1f4      	bne.n	80170a4 <sync_window+0x3e>
 80170ba:	e7d8      	b.n	801706e <sync_window+0x8>
			res = FR_DISK_ERR;
 80170bc:	2501      	movs	r5, #1
 80170be:	e7d6      	b.n	801706e <sync_window+0x8>

080170c0 <move_window>:
{
 80170c0:	b538      	push	{r3, r4, r5, lr}
	if (sector != fs->winsect) {	/* Window offset changed? */
 80170c2:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80170c4:	428b      	cmp	r3, r1
 80170c6:	d101      	bne.n	80170cc <move_window+0xc>
	FRESULT res = FR_OK;
 80170c8:	2000      	movs	r0, #0
}
 80170ca:	bd38      	pop	{r3, r4, r5, pc}
 80170cc:	4604      	mov	r4, r0
 80170ce:	460d      	mov	r5, r1
		res = sync_window(fs);		/* Write-back changes */
 80170d0:	f7ff ffc9 	bl	8017066 <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 80170d4:	2800      	cmp	r0, #0
 80170d6:	d1f8      	bne.n	80170ca <move_window+0xa>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80170d8:	2301      	movs	r3, #1
 80170da:	462a      	mov	r2, r5
 80170dc:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 80170e0:	7860      	ldrb	r0, [r4, #1]
 80170e2:	f7ff fe19 	bl	8016d18 <disk_read>
 80170e6:	b110      	cbz	r0, 80170ee <move_window+0x2e>
				res = FR_DISK_ERR;
 80170e8:	2001      	movs	r0, #1
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80170ea:	f04f 35ff 	mov.w	r5, #4294967295
			fs->winsect = sector;
 80170ee:	6365      	str	r5, [r4, #52]	@ 0x34
 80170f0:	e7eb      	b.n	80170ca <move_window+0xa>
	...

080170f4 <sync_fs>:
{
 80170f4:	b538      	push	{r3, r4, r5, lr}
 80170f6:	4604      	mov	r4, r0
	res = sync_window(fs);
 80170f8:	f7ff ffb5 	bl	8017066 <sync_window>
	if (res == FR_OK) {
 80170fc:	b950      	cbnz	r0, 8017114 <sync_fs+0x20>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80170fe:	7823      	ldrb	r3, [r4, #0]
 8017100:	2b03      	cmp	r3, #3
 8017102:	d008      	beq.n	8017116 <sync_fs+0x22>
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8017104:	2200      	movs	r2, #0
 8017106:	4611      	mov	r1, r2
 8017108:	7860      	ldrb	r0, [r4, #1]
 801710a:	f7ff fe21 	bl	8016d50 <disk_ioctl>
 801710e:	3800      	subs	r0, #0
 8017110:	bf18      	it	ne
 8017112:	2001      	movne	r0, #1
}
 8017114:	bd38      	pop	{r3, r4, r5, pc}
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8017116:	7923      	ldrb	r3, [r4, #4]
 8017118:	2b01      	cmp	r3, #1
 801711a:	d1f3      	bne.n	8017104 <sync_fs+0x10>
			mem_set(fs->win, 0, SS(fs));
 801711c:	f104 0538 	add.w	r5, r4, #56	@ 0x38
 8017120:	89a2      	ldrh	r2, [r4, #12]
 8017122:	2100      	movs	r1, #0
 8017124:	4628      	mov	r0, r5
 8017126:	f7ff fe3e 	bl	8016da6 <mem_set>
	*ptr++ = (BYTE)val; val >>= 8;
 801712a:	2355      	movs	r3, #85	@ 0x55
 801712c:	f884 3236 	strb.w	r3, [r4, #566]	@ 0x236
	*ptr++ = (BYTE)val;
 8017130:	23aa      	movs	r3, #170	@ 0xaa
 8017132:	f884 3237 	strb.w	r3, [r4, #567]	@ 0x237
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8017136:	490f      	ldr	r1, [pc, #60]	@ (8017174 <sync_fs+0x80>)
 8017138:	4628      	mov	r0, r5
 801713a:	f7ff fe22 	bl	8016d82 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 801713e:	490e      	ldr	r1, [pc, #56]	@ (8017178 <sync_fs+0x84>)
 8017140:	f504 7007 	add.w	r0, r4, #540	@ 0x21c
 8017144:	f7ff fe1d 	bl	8016d82 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8017148:	69a1      	ldr	r1, [r4, #24]
 801714a:	f504 7008 	add.w	r0, r4, #544	@ 0x220
 801714e:	f7ff fe18 	bl	8016d82 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8017152:	6961      	ldr	r1, [r4, #20]
 8017154:	f504 7009 	add.w	r0, r4, #548	@ 0x224
 8017158:	f7ff fe13 	bl	8016d82 <st_dword>
			fs->winsect = fs->volbase + 1;
 801715c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 801715e:	3201      	adds	r2, #1
 8017160:	6362      	str	r2, [r4, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8017162:	2301      	movs	r3, #1
 8017164:	4629      	mov	r1, r5
 8017166:	7860      	ldrb	r0, [r4, #1]
 8017168:	f7ff fde4 	bl	8016d34 <disk_write>
			fs->fsi_flag = 0;
 801716c:	2300      	movs	r3, #0
 801716e:	7123      	strb	r3, [r4, #4]
 8017170:	e7c8      	b.n	8017104 <sync_fs+0x10>
 8017172:	bf00      	nop
 8017174:	41615252 	.word	0x41615252
 8017178:	61417272 	.word	0x61417272

0801717c <put_fat>:
{
 801717c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8017180:	2901      	cmp	r1, #1
 8017182:	f240 808f 	bls.w	80172a4 <put_fat+0x128>
 8017186:	4607      	mov	r7, r0
 8017188:	460c      	mov	r4, r1
 801718a:	4616      	mov	r6, r2
 801718c:	69c3      	ldr	r3, [r0, #28]
 801718e:	428b      	cmp	r3, r1
 8017190:	f240 808c 	bls.w	80172ac <put_fat+0x130>
		switch (fs->fs_type) {
 8017194:	7803      	ldrb	r3, [r0, #0]
 8017196:	2b02      	cmp	r3, #2
 8017198:	d049      	beq.n	801722e <put_fat+0xb2>
 801719a:	2b03      	cmp	r3, #3
 801719c:	d061      	beq.n	8017262 <put_fat+0xe6>
 801719e:	2b01      	cmp	r3, #1
 80171a0:	f040 8086 	bne.w	80172b0 <put_fat+0x134>
			bc = (UINT)clst; bc += bc / 2;
 80171a4:	eb01 0851 	add.w	r8, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80171a8:	8983      	ldrh	r3, [r0, #12]
 80171aa:	fbb8 f3f3 	udiv	r3, r8, r3
 80171ae:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 80171b0:	4419      	add	r1, r3
 80171b2:	f7ff ff85 	bl	80170c0 <move_window>
			if (res != FR_OK) break;
 80171b6:	4605      	mov	r5, r0
 80171b8:	2800      	cmp	r0, #0
 80171ba:	d174      	bne.n	80172a6 <put_fat+0x12a>
			p = fs->win + bc++ % SS(fs);
 80171bc:	f107 0a38 	add.w	sl, r7, #56	@ 0x38
 80171c0:	f108 0901 	add.w	r9, r8, #1
 80171c4:	89bb      	ldrh	r3, [r7, #12]
 80171c6:	fbb8 f2f3 	udiv	r2, r8, r3
 80171ca:	fb03 8812 	mls	r8, r3, r2, r8
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80171ce:	f014 0401 	ands.w	r4, r4, #1
 80171d2:	d022      	beq.n	801721a <put_fat+0x9e>
 80171d4:	f81a 3008 	ldrb.w	r3, [sl, r8]
 80171d8:	f003 030f 	and.w	r3, r3, #15
 80171dc:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
 80171e0:	b2db      	uxtb	r3, r3
 80171e2:	f80a 3008 	strb.w	r3, [sl, r8]
			fs->wflag = 1;
 80171e6:	2301      	movs	r3, #1
 80171e8:	70fb      	strb	r3, [r7, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80171ea:	89bb      	ldrh	r3, [r7, #12]
 80171ec:	fbb9 f3f3 	udiv	r3, r9, r3
 80171f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80171f2:	4419      	add	r1, r3
 80171f4:	4638      	mov	r0, r7
 80171f6:	f7ff ff63 	bl	80170c0 <move_window>
			if (res != FR_OK) break;
 80171fa:	4605      	mov	r5, r0
 80171fc:	2800      	cmp	r0, #0
 80171fe:	d152      	bne.n	80172a6 <put_fat+0x12a>
			p = fs->win + bc % SS(fs);
 8017200:	89bb      	ldrh	r3, [r7, #12]
 8017202:	fbb9 f2f3 	udiv	r2, r9, r3
 8017206:	fb03 9912 	mls	r9, r3, r2, r9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 801720a:	b144      	cbz	r4, 801721e <put_fat+0xa2>
 801720c:	f3c6 1207 	ubfx	r2, r6, #4, #8
 8017210:	f80a 2009 	strb.w	r2, [sl, r9]
			fs->wflag = 1;
 8017214:	2301      	movs	r3, #1
 8017216:	70fb      	strb	r3, [r7, #3]
			break;
 8017218:	e045      	b.n	80172a6 <put_fat+0x12a>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 801721a:	b2f3      	uxtb	r3, r6
 801721c:	e7e1      	b.n	80171e2 <put_fat+0x66>
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 801721e:	f3c6 2203 	ubfx	r2, r6, #8, #4
 8017222:	f81a 3009 	ldrb.w	r3, [sl, r9]
 8017226:	f023 030f 	bic.w	r3, r3, #15
 801722a:	431a      	orrs	r2, r3
 801722c:	e7f0      	b.n	8017210 <put_fat+0x94>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 801722e:	8983      	ldrh	r3, [r0, #12]
 8017230:	085b      	lsrs	r3, r3, #1
 8017232:	fbb1 f3f3 	udiv	r3, r1, r3
 8017236:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8017238:	4419      	add	r1, r3
 801723a:	f7ff ff41 	bl	80170c0 <move_window>
			if (res != FR_OK) break;
 801723e:	4605      	mov	r5, r0
 8017240:	bb88      	cbnz	r0, 80172a6 <put_fat+0x12a>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8017242:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8017246:	0064      	lsls	r4, r4, #1
 8017248:	89ba      	ldrh	r2, [r7, #12]
 801724a:	fbb4 f1f2 	udiv	r1, r4, r2
 801724e:	fb02 4411 	mls	r4, r2, r1, r4
 8017252:	1919      	adds	r1, r3, r4
	*ptr++ = (BYTE)val; val >>= 8;
 8017254:	551e      	strb	r6, [r3, r4]
 8017256:	f3c6 2207 	ubfx	r2, r6, #8, #8
	*ptr++ = (BYTE)val;
 801725a:	704a      	strb	r2, [r1, #1]
			fs->wflag = 1;
 801725c:	2301      	movs	r3, #1
 801725e:	70fb      	strb	r3, [r7, #3]
			break;
 8017260:	e021      	b.n	80172a6 <put_fat+0x12a>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8017262:	8983      	ldrh	r3, [r0, #12]
 8017264:	089b      	lsrs	r3, r3, #2
 8017266:	fbb1 f3f3 	udiv	r3, r1, r3
 801726a:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 801726c:	4419      	add	r1, r3
 801726e:	f7ff ff27 	bl	80170c0 <move_window>
			if (res != FR_OK) break;
 8017272:	4605      	mov	r5, r0
 8017274:	b9b8      	cbnz	r0, 80172a6 <put_fat+0x12a>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8017276:	f026 4670 	bic.w	r6, r6, #4026531840	@ 0xf0000000
 801727a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 801727e:	00a4      	lsls	r4, r4, #2
 8017280:	89ba      	ldrh	r2, [r7, #12]
 8017282:	fbb4 f1f2 	udiv	r1, r4, r2
 8017286:	fb02 4411 	mls	r4, r2, r1, r4
 801728a:	441c      	add	r4, r3
 801728c:	4620      	mov	r0, r4
 801728e:	f7ff fd6d 	bl	8016d6c <ld_dword>
 8017292:	f000 4170 	and.w	r1, r0, #4026531840	@ 0xf0000000
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8017296:	4331      	orrs	r1, r6
 8017298:	4620      	mov	r0, r4
 801729a:	f7ff fd72 	bl	8016d82 <st_dword>
			fs->wflag = 1;
 801729e:	2301      	movs	r3, #1
 80172a0:	70fb      	strb	r3, [r7, #3]
			break;
 80172a2:	e000      	b.n	80172a6 <put_fat+0x12a>
	FRESULT res = FR_INT_ERR;
 80172a4:	2502      	movs	r5, #2
}
 80172a6:	4628      	mov	r0, r5
 80172a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	FRESULT res = FR_INT_ERR;
 80172ac:	2502      	movs	r5, #2
 80172ae:	e7fa      	b.n	80172a6 <put_fat+0x12a>
		switch (fs->fs_type) {
 80172b0:	2502      	movs	r5, #2
 80172b2:	e7f8      	b.n	80172a6 <put_fat+0x12a>

080172b4 <st_clust>:
	*ptr++ = (BYTE)val; val >>= 8;
 80172b4:	768a      	strb	r2, [r1, #26]
 80172b6:	f3c2 2307 	ubfx	r3, r2, #8, #8
	*ptr++ = (BYTE)val;
 80172ba:	76cb      	strb	r3, [r1, #27]
	if (fs->fs_type == FS_FAT32) {
 80172bc:	7803      	ldrb	r3, [r0, #0]
 80172be:	2b03      	cmp	r3, #3
 80172c0:	d000      	beq.n	80172c4 <st_clust+0x10>
}
 80172c2:	4770      	bx	lr
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80172c4:	0c12      	lsrs	r2, r2, #16
	*ptr++ = (BYTE)val; val >>= 8;
 80172c6:	750a      	strb	r2, [r1, #20]
 80172c8:	0a12      	lsrs	r2, r2, #8
	*ptr++ = (BYTE)val;
 80172ca:	754a      	strb	r2, [r1, #21]
}
 80172cc:	e7f9      	b.n	80172c2 <st_clust+0xe>

080172ce <get_fat>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80172ce:	2901      	cmp	r1, #1
 80172d0:	d96d      	bls.n	80173ae <get_fat+0xe0>
{
 80172d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80172d4:	460c      	mov	r4, r1
	FATFS *fs = obj->fs;
 80172d6:	6805      	ldr	r5, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80172d8:	69eb      	ldr	r3, [r5, #28]
 80172da:	428b      	cmp	r3, r1
 80172dc:	d969      	bls.n	80173b2 <get_fat+0xe4>
		switch (fs->fs_type) {
 80172de:	782b      	ldrb	r3, [r5, #0]
 80172e0:	2b02      	cmp	r3, #2
 80172e2:	d034      	beq.n	801734e <get_fat+0x80>
 80172e4:	2b03      	cmp	r3, #3
 80172e6:	d04a      	beq.n	801737e <get_fat+0xb0>
 80172e8:	2b01      	cmp	r3, #1
 80172ea:	d164      	bne.n	80173b6 <get_fat+0xe8>
			bc = (UINT)clst; bc += bc / 2;
 80172ec:	eb01 0651 	add.w	r6, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80172f0:	89ab      	ldrh	r3, [r5, #12]
 80172f2:	fbb6 f3f3 	udiv	r3, r6, r3
 80172f6:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 80172f8:	4419      	add	r1, r3
 80172fa:	4628      	mov	r0, r5
 80172fc:	f7ff fee0 	bl	80170c0 <move_window>
 8017300:	b110      	cbz	r0, 8017308 <get_fat+0x3a>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8017302:	f04f 30ff 	mov.w	r0, #4294967295
 8017306:	e055      	b.n	80173b4 <get_fat+0xe6>
			wc = fs->win[bc++ % SS(fs)];
 8017308:	1c77      	adds	r7, r6, #1
 801730a:	89a9      	ldrh	r1, [r5, #12]
 801730c:	fbb6 f3f1 	udiv	r3, r6, r1
 8017310:	fb01 6613 	mls	r6, r1, r3, r6
 8017314:	442e      	add	r6, r5
 8017316:	f896 6038 	ldrb.w	r6, [r6, #56]	@ 0x38
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801731a:	fbb7 f1f1 	udiv	r1, r7, r1
 801731e:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8017320:	4419      	add	r1, r3
 8017322:	4628      	mov	r0, r5
 8017324:	f7ff fecc 	bl	80170c0 <move_window>
 8017328:	2800      	cmp	r0, #0
 801732a:	d146      	bne.n	80173ba <get_fat+0xec>
			wc |= fs->win[bc % SS(fs)] << 8;
 801732c:	89ab      	ldrh	r3, [r5, #12]
 801732e:	fbb7 f2f3 	udiv	r2, r7, r3
 8017332:	fb03 7712 	mls	r7, r3, r2, r7
 8017336:	442f      	add	r7, r5
 8017338:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 801733c:	ea46 2003 	orr.w	r0, r6, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8017340:	f014 0f01 	tst.w	r4, #1
 8017344:	bf14      	ite	ne
 8017346:	0900      	lsrne	r0, r0, #4
 8017348:	f3c0 000b 	ubfxeq	r0, r0, #0, #12
 801734c:	e032      	b.n	80173b4 <get_fat+0xe6>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801734e:	89ab      	ldrh	r3, [r5, #12]
 8017350:	085b      	lsrs	r3, r3, #1
 8017352:	fbb1 f3f3 	udiv	r3, r1, r3
 8017356:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8017358:	4419      	add	r1, r3
 801735a:	4628      	mov	r0, r5
 801735c:	f7ff feb0 	bl	80170c0 <move_window>
 8017360:	bb70      	cbnz	r0, 80173c0 <get_fat+0xf2>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8017362:	f105 0338 	add.w	r3, r5, #56	@ 0x38
 8017366:	0064      	lsls	r4, r4, #1
 8017368:	89aa      	ldrh	r2, [r5, #12]
 801736a:	fbb4 f1f2 	udiv	r1, r4, r2
 801736e:	fb02 4411 	mls	r4, r2, r1, r4
 8017372:	191a      	adds	r2, r3, r4
	rv = rv << 8 | ptr[0];
 8017374:	7852      	ldrb	r2, [r2, #1]
 8017376:	5d18      	ldrb	r0, [r3, r4]
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8017378:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
			break;
 801737c:	e01a      	b.n	80173b4 <get_fat+0xe6>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801737e:	89ab      	ldrh	r3, [r5, #12]
 8017380:	089b      	lsrs	r3, r3, #2
 8017382:	fbb1 f3f3 	udiv	r3, r1, r3
 8017386:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8017388:	4419      	add	r1, r3
 801738a:	4628      	mov	r0, r5
 801738c:	f7ff fe98 	bl	80170c0 <move_window>
 8017390:	b9c8      	cbnz	r0, 80173c6 <get_fat+0xf8>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8017392:	f105 0038 	add.w	r0, r5, #56	@ 0x38
 8017396:	00a4      	lsls	r4, r4, #2
 8017398:	89ab      	ldrh	r3, [r5, #12]
 801739a:	fbb4 f2f3 	udiv	r2, r4, r3
 801739e:	fb03 4412 	mls	r4, r3, r2, r4
 80173a2:	4420      	add	r0, r4
 80173a4:	f7ff fce2 	bl	8016d6c <ld_dword>
 80173a8:	f020 4070 	bic.w	r0, r0, #4026531840	@ 0xf0000000
			break;
 80173ac:	e002      	b.n	80173b4 <get_fat+0xe6>
		val = 1;	/* Internal error */
 80173ae:	2001      	movs	r0, #1
}
 80173b0:	4770      	bx	lr
		val = 1;	/* Internal error */
 80173b2:	2001      	movs	r0, #1
}
 80173b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		switch (fs->fs_type) {
 80173b6:	2001      	movs	r0, #1
 80173b8:	e7fc      	b.n	80173b4 <get_fat+0xe6>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80173ba:	f04f 30ff 	mov.w	r0, #4294967295
 80173be:	e7f9      	b.n	80173b4 <get_fat+0xe6>
 80173c0:	f04f 30ff 	mov.w	r0, #4294967295
 80173c4:	e7f6      	b.n	80173b4 <get_fat+0xe6>
 80173c6:	f04f 30ff 	mov.w	r0, #4294967295
	return val;
 80173ca:	e7f3      	b.n	80173b4 <get_fat+0xe6>

080173cc <dir_sdi>:
	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80173cc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80173d0:	d24e      	bcs.n	8017470 <dir_sdi+0xa4>
{
 80173d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80173d6:	4607      	mov	r7, r0
 80173d8:	460e      	mov	r6, r1
	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80173da:	f011 0f1f 	tst.w	r1, #31
 80173de:	d149      	bne.n	8017474 <dir_sdi+0xa8>
	FATFS *fs = dp->obj.fs;
 80173e0:	f8d0 8000 	ldr.w	r8, [r0]
	dp->dptr = ofs;				/* Set current offset */
 80173e4:	6141      	str	r1, [r0, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80173e6:	6884      	ldr	r4, [r0, #8]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80173e8:	b93c      	cbnz	r4, 80173fa <dir_sdi+0x2e>
 80173ea:	f898 3000 	ldrb.w	r3, [r8]
 80173ee:	2b02      	cmp	r3, #2
 80173f0:	d921      	bls.n	8017436 <dir_sdi+0x6a>
		clst = fs->dirbase;
 80173f2:	f8d8 302c 	ldr.w	r3, [r8, #44]	@ 0x2c
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80173f6:	b1f3      	cbz	r3, 8017436 <dir_sdi+0x6a>
 80173f8:	461c      	mov	r4, r3
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80173fa:	f8b8 500a 	ldrh.w	r5, [r8, #10]
 80173fe:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8017402:	fb03 f505 	mul.w	r5, r3, r5
		while (ofs >= csz) {				/* Follow cluster chain */
 8017406:	42ae      	cmp	r6, r5
 8017408:	d310      	bcc.n	801742c <dir_sdi+0x60>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 801740a:	4621      	mov	r1, r4
 801740c:	4638      	mov	r0, r7
 801740e:	f7ff ff5e 	bl	80172ce <get_fat>
 8017412:	4604      	mov	r4, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8017414:	f1b0 3fff 	cmp.w	r0, #4294967295
 8017418:	d030      	beq.n	801747c <dir_sdi+0xb0>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 801741a:	2801      	cmp	r0, #1
 801741c:	d930      	bls.n	8017480 <dir_sdi+0xb4>
 801741e:	f8d8 301c 	ldr.w	r3, [r8, #28]
 8017422:	4283      	cmp	r3, r0
 8017424:	d92e      	bls.n	8017484 <dir_sdi+0xb8>
			ofs -= csz;
 8017426:	1b76      	subs	r6, r6, r5
		while (ofs >= csz) {				/* Follow cluster chain */
 8017428:	42b5      	cmp	r5, r6
 801742a:	d9ee      	bls.n	801740a <dir_sdi+0x3e>
		dp->sect = clust2sect(fs, clst);
 801742c:	4621      	mov	r1, r4
 801742e:	4640      	mov	r0, r8
 8017430:	f7ff fd9a 	bl	8016f68 <clust2sect>
 8017434:	e006      	b.n	8017444 <dir_sdi+0x78>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8017436:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 801743a:	ebb3 1f56 	cmp.w	r3, r6, lsr #5
 801743e:	d91b      	bls.n	8017478 <dir_sdi+0xac>
		dp->sect = fs->dirbase;
 8017440:	f8d8 002c 	ldr.w	r0, [r8, #44]	@ 0x2c
 8017444:	61f8      	str	r0, [r7, #28]
	dp->clust = clst;					/* Current cluster# */
 8017446:	61bc      	str	r4, [r7, #24]
	if (!dp->sect) return FR_INT_ERR;
 8017448:	b1f0      	cbz	r0, 8017488 <dir_sdi+0xbc>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 801744a:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 801744e:	fbb6 f3f3 	udiv	r3, r6, r3
 8017452:	4403      	add	r3, r0
 8017454:	61fb      	str	r3, [r7, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8017456:	f108 0338 	add.w	r3, r8, #56	@ 0x38
 801745a:	f8b8 200c 	ldrh.w	r2, [r8, #12]
 801745e:	fbb6 f1f2 	udiv	r1, r6, r2
 8017462:	fb02 6111 	mls	r1, r2, r1, r6
 8017466:	440b      	add	r3, r1
 8017468:	623b      	str	r3, [r7, #32]
	return FR_OK;
 801746a:	2000      	movs	r0, #0
}
 801746c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return FR_INT_ERR;
 8017470:	2002      	movs	r0, #2
}
 8017472:	4770      	bx	lr
		return FR_INT_ERR;
 8017474:	2002      	movs	r0, #2
 8017476:	e7f9      	b.n	801746c <dir_sdi+0xa0>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8017478:	2002      	movs	r0, #2
 801747a:	e7f7      	b.n	801746c <dir_sdi+0xa0>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801747c:	2001      	movs	r0, #1
 801747e:	e7f5      	b.n	801746c <dir_sdi+0xa0>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8017480:	2002      	movs	r0, #2
 8017482:	e7f3      	b.n	801746c <dir_sdi+0xa0>
 8017484:	2002      	movs	r0, #2
 8017486:	e7f1      	b.n	801746c <dir_sdi+0xa0>
	if (!dp->sect) return FR_INT_ERR;
 8017488:	2002      	movs	r0, #2
 801748a:	e7ef      	b.n	801746c <dir_sdi+0xa0>

0801748c <create_chain>:
{
 801748c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017490:	4606      	mov	r6, r0
	FATFS *fs = obj->fs;
 8017492:	6807      	ldr	r7, [r0, #0]
	if (clst == 0) {	/* Create a new chain */
 8017494:	4688      	mov	r8, r1
 8017496:	b931      	cbnz	r1, 80174a6 <create_chain+0x1a>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8017498:	697d      	ldr	r5, [r7, #20]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 801749a:	b18d      	cbz	r5, 80174c0 <create_chain+0x34>
 801749c:	69fb      	ldr	r3, [r7, #28]
 801749e:	42ab      	cmp	r3, r5
 80174a0:	bf98      	it	ls
 80174a2:	2501      	movls	r5, #1
 80174a4:	e00d      	b.n	80174c2 <create_chain+0x36>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80174a6:	f7ff ff12 	bl	80172ce <get_fat>
 80174aa:	4603      	mov	r3, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 80174ac:	2801      	cmp	r0, #1
 80174ae:	d946      	bls.n	801753e <create_chain+0xb2>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80174b0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80174b4:	d048      	beq.n	8017548 <create_chain+0xbc>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80174b6:	69fa      	ldr	r2, [r7, #28]
 80174b8:	4282      	cmp	r2, r0
 80174ba:	d845      	bhi.n	8017548 <create_chain+0xbc>
		scl = clst;
 80174bc:	4645      	mov	r5, r8
 80174be:	e000      	b.n	80174c2 <create_chain+0x36>
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80174c0:	2501      	movs	r5, #1
		ncl = scl;	/* Start cluster */
 80174c2:	462c      	mov	r4, r5
 80174c4:	e00c      	b.n	80174e0 <create_chain+0x54>
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80174c6:	4621      	mov	r1, r4
 80174c8:	4630      	mov	r0, r6
 80174ca:	f7ff ff00 	bl	80172ce <get_fat>
			if (cs == 0) break;				/* Found a free cluster */
 80174ce:	4603      	mov	r3, r0
 80174d0:	b170      	cbz	r0, 80174f0 <create_chain+0x64>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80174d2:	2801      	cmp	r0, #1
 80174d4:	d038      	beq.n	8017548 <create_chain+0xbc>
 80174d6:	f1b0 3fff 	cmp.w	r0, #4294967295
 80174da:	d035      	beq.n	8017548 <create_chain+0xbc>
			if (ncl == scl) return 0;		/* No free cluster */
 80174dc:	42ac      	cmp	r4, r5
 80174de:	d032      	beq.n	8017546 <create_chain+0xba>
			ncl++;							/* Next cluster */
 80174e0:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80174e2:	69fb      	ldr	r3, [r7, #28]
 80174e4:	42a3      	cmp	r3, r4
 80174e6:	d8ee      	bhi.n	80174c6 <create_chain+0x3a>
				if (ncl > scl) return 0;	/* No free cluster */
 80174e8:	2d01      	cmp	r5, #1
 80174ea:	d92a      	bls.n	8017542 <create_chain+0xb6>
				ncl = 2;
 80174ec:	2402      	movs	r4, #2
 80174ee:	e7ea      	b.n	80174c6 <create_chain+0x3a>
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80174f0:	f04f 32ff 	mov.w	r2, #4294967295
 80174f4:	4621      	mov	r1, r4
 80174f6:	4638      	mov	r0, r7
 80174f8:	f7ff fe40 	bl	801717c <put_fat>
		if (res == FR_OK && clst != 0) {
 80174fc:	4603      	mov	r3, r0
 80174fe:	b910      	cbnz	r0, 8017506 <create_chain+0x7a>
 8017500:	f1b8 0f00 	cmp.w	r8, #0
 8017504:	d10e      	bne.n	8017524 <create_chain+0x98>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8017506:	b9a3      	cbnz	r3, 8017532 <create_chain+0xa6>
		fs->last_clst = ncl;
 8017508:	617c      	str	r4, [r7, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 801750a:	69ba      	ldr	r2, [r7, #24]
 801750c:	69fb      	ldr	r3, [r7, #28]
 801750e:	3b02      	subs	r3, #2
 8017510:	429a      	cmp	r2, r3
 8017512:	d801      	bhi.n	8017518 <create_chain+0x8c>
 8017514:	3a01      	subs	r2, #1
 8017516:	61ba      	str	r2, [r7, #24]
		fs->fsi_flag |= 1;
 8017518:	793b      	ldrb	r3, [r7, #4]
 801751a:	f043 0301 	orr.w	r3, r3, #1
 801751e:	713b      	strb	r3, [r7, #4]
 8017520:	4623      	mov	r3, r4
 8017522:	e011      	b.n	8017548 <create_chain+0xbc>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8017524:	4622      	mov	r2, r4
 8017526:	4641      	mov	r1, r8
 8017528:	4638      	mov	r0, r7
 801752a:	f7ff fe27 	bl	801717c <put_fat>
 801752e:	4603      	mov	r3, r0
 8017530:	e7e9      	b.n	8017506 <create_chain+0x7a>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8017532:	2b01      	cmp	r3, #1
 8017534:	bf14      	ite	ne
 8017536:	2301      	movne	r3, #1
 8017538:	f04f 33ff 	moveq.w	r3, #4294967295
 801753c:	e004      	b.n	8017548 <create_chain+0xbc>
		if (cs < 2) return 1;				/* Invalid FAT value */
 801753e:	2301      	movs	r3, #1
 8017540:	e002      	b.n	8017548 <create_chain+0xbc>
				if (ncl > scl) return 0;	/* No free cluster */
 8017542:	2300      	movs	r3, #0
 8017544:	e000      	b.n	8017548 <create_chain+0xbc>
			if (ncl == scl) return 0;		/* No free cluster */
 8017546:	2300      	movs	r3, #0
}
 8017548:	4618      	mov	r0, r3
 801754a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801754e <remove_chain>:
{
 801754e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017552:	460c      	mov	r4, r1
	FATFS *fs = obj->fs;
 8017554:	6805      	ldr	r5, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8017556:	2901      	cmp	r1, #1
 8017558:	d931      	bls.n	80175be <remove_chain+0x70>
 801755a:	4606      	mov	r6, r0
 801755c:	4611      	mov	r1, r2
 801755e:	69eb      	ldr	r3, [r5, #28]
 8017560:	42a3      	cmp	r3, r4
 8017562:	d92f      	bls.n	80175c4 <remove_chain+0x76>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8017564:	b90a      	cbnz	r2, 801756a <remove_chain+0x1c>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8017566:	2700      	movs	r7, #0
 8017568:	e00a      	b.n	8017580 <remove_chain+0x32>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 801756a:	f04f 32ff 	mov.w	r2, #4294967295
 801756e:	4628      	mov	r0, r5
 8017570:	f7ff fe04 	bl	801717c <put_fat>
		if (res != FR_OK) return res;
 8017574:	4684      	mov	ip, r0
 8017576:	2800      	cmp	r0, #0
 8017578:	d0f5      	beq.n	8017566 <remove_chain+0x18>
 801757a:	e025      	b.n	80175c8 <remove_chain+0x7a>
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 801757c:	42a2      	cmp	r2, r4
 801757e:	d923      	bls.n	80175c8 <remove_chain+0x7a>
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8017580:	46a0      	mov	r8, r4
 8017582:	4621      	mov	r1, r4
 8017584:	4630      	mov	r0, r6
 8017586:	f7ff fea2 	bl	80172ce <get_fat>
		if (nxt == 0) break;				/* Empty cluster? */
 801758a:	4604      	mov	r4, r0
 801758c:	b1f8      	cbz	r0, 80175ce <remove_chain+0x80>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 801758e:	2801      	cmp	r0, #1
 8017590:	d020      	beq.n	80175d4 <remove_chain+0x86>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8017592:	f1b0 3fff 	cmp.w	r0, #4294967295
 8017596:	d020      	beq.n	80175da <remove_chain+0x8c>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8017598:	463a      	mov	r2, r7
 801759a:	4641      	mov	r1, r8
 801759c:	4628      	mov	r0, r5
 801759e:	f7ff fded 	bl	801717c <put_fat>
			if (res != FR_OK) return res;
 80175a2:	4684      	mov	ip, r0
 80175a4:	b980      	cbnz	r0, 80175c8 <remove_chain+0x7a>
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80175a6:	69ab      	ldr	r3, [r5, #24]
 80175a8:	69ea      	ldr	r2, [r5, #28]
 80175aa:	1e91      	subs	r1, r2, #2
 80175ac:	428b      	cmp	r3, r1
 80175ae:	d2e5      	bcs.n	801757c <remove_chain+0x2e>
			fs->free_clst++;
 80175b0:	3301      	adds	r3, #1
 80175b2:	61ab      	str	r3, [r5, #24]
			fs->fsi_flag |= 1;
 80175b4:	792b      	ldrb	r3, [r5, #4]
 80175b6:	f043 0301 	orr.w	r3, r3, #1
 80175ba:	712b      	strb	r3, [r5, #4]
 80175bc:	e7de      	b.n	801757c <remove_chain+0x2e>
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80175be:	f04f 0c02 	mov.w	ip, #2
 80175c2:	e001      	b.n	80175c8 <remove_chain+0x7a>
 80175c4:	f04f 0c02 	mov.w	ip, #2
}
 80175c8:	4660      	mov	r0, ip
 80175ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return FR_OK;
 80175ce:	f04f 0c00 	mov.w	ip, #0
 80175d2:	e7f9      	b.n	80175c8 <remove_chain+0x7a>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80175d4:	f04f 0c02 	mov.w	ip, #2
 80175d8:	e7f6      	b.n	80175c8 <remove_chain+0x7a>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80175da:	f04f 0c01 	mov.w	ip, #1
 80175de:	e7f3      	b.n	80175c8 <remove_chain+0x7a>

080175e0 <dir_next>:
{
 80175e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80175e4:	6944      	ldr	r4, [r0, #20]
 80175e6:	3420      	adds	r4, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80175e8:	69c3      	ldr	r3, [r0, #28]
 80175ea:	f5b4 1f00 	cmp.w	r4, #2097152	@ 0x200000
 80175ee:	d274      	bcs.n	80176da <dir_next+0xfa>
 80175f0:	4605      	mov	r5, r0
 80175f2:	460e      	mov	r6, r1
 80175f4:	2b00      	cmp	r3, #0
 80175f6:	d070      	beq.n	80176da <dir_next+0xfa>
	FATFS *fs = dp->obj.fs;
 80175f8:	6807      	ldr	r7, [r0, #0]
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80175fa:	89b9      	ldrh	r1, [r7, #12]
 80175fc:	fbb4 f2f1 	udiv	r2, r4, r1
 8017600:	fb01 4212 	mls	r2, r1, r2, r4
 8017604:	b93a      	cbnz	r2, 8017616 <dir_next+0x36>
		dp->sect++;				/* Next sector */
 8017606:	3301      	adds	r3, #1
 8017608:	61c3      	str	r3, [r0, #28]
		if (!dp->clust) {		/* Static table */
 801760a:	6981      	ldr	r1, [r0, #24]
 801760c:	b9a1      	cbnz	r1, 8017638 <dir_next+0x58>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 801760e:	893b      	ldrh	r3, [r7, #8]
 8017610:	ebb3 1f54 	cmp.w	r3, r4, lsr #5
 8017614:	d90c      	bls.n	8017630 <dir_next+0x50>
	dp->dptr = ofs;						/* Current entry */
 8017616:	616c      	str	r4, [r5, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8017618:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 801761c:	89ba      	ldrh	r2, [r7, #12]
 801761e:	fbb4 f1f2 	udiv	r1, r4, r2
 8017622:	fb02 4411 	mls	r4, r2, r1, r4
 8017626:	4423      	add	r3, r4
 8017628:	622b      	str	r3, [r5, #32]
	return FR_OK;
 801762a:	2000      	movs	r0, #0
}
 801762c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				dp->sect = 0; return FR_NO_FILE;
 8017630:	2300      	movs	r3, #0
 8017632:	61c3      	str	r3, [r0, #28]
 8017634:	2004      	movs	r0, #4
 8017636:	e7f9      	b.n	801762c <dir_next+0x4c>
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8017638:	89ba      	ldrh	r2, [r7, #12]
 801763a:	fbb4 f2f2 	udiv	r2, r4, r2
 801763e:	897b      	ldrh	r3, [r7, #10]
 8017640:	3b01      	subs	r3, #1
 8017642:	ea12 0803 	ands.w	r8, r2, r3
 8017646:	d1e6      	bne.n	8017616 <dir_next+0x36>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8017648:	f7ff fe41 	bl	80172ce <get_fat>
 801764c:	4681      	mov	r9, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 801764e:	2801      	cmp	r0, #1
 8017650:	d945      	bls.n	80176de <dir_next+0xfe>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8017652:	f1b0 3fff 	cmp.w	r0, #4294967295
 8017656:	d044      	beq.n	80176e2 <dir_next+0x102>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8017658:	69fb      	ldr	r3, [r7, #28]
 801765a:	4283      	cmp	r3, r0
 801765c:	d835      	bhi.n	80176ca <dir_next+0xea>
					if (!stretch) {								/* If no stretch, report EOT */
 801765e:	b18e      	cbz	r6, 8017684 <dir_next+0xa4>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8017660:	69a9      	ldr	r1, [r5, #24]
 8017662:	4628      	mov	r0, r5
 8017664:	f7ff ff12 	bl	801748c <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8017668:	4681      	mov	r9, r0
 801766a:	2800      	cmp	r0, #0
 801766c:	d03b      	beq.n	80176e6 <dir_next+0x106>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 801766e:	2801      	cmp	r0, #1
 8017670:	d03b      	beq.n	80176ea <dir_next+0x10a>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8017672:	f1b0 3fff 	cmp.w	r0, #4294967295
 8017676:	d03a      	beq.n	80176ee <dir_next+0x10e>
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8017678:	4638      	mov	r0, r7
 801767a:	f7ff fcf4 	bl	8017066 <sync_window>
 801767e:	b128      	cbz	r0, 801768c <dir_next+0xac>
 8017680:	2001      	movs	r0, #1
 8017682:	e7d3      	b.n	801762c <dir_next+0x4c>
						dp->sect = 0; return FR_NO_FILE;
 8017684:	2300      	movs	r3, #0
 8017686:	61eb      	str	r3, [r5, #28]
 8017688:	2004      	movs	r0, #4
 801768a:	e7cf      	b.n	801762c <dir_next+0x4c>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 801768c:	89ba      	ldrh	r2, [r7, #12]
 801768e:	2100      	movs	r1, #0
 8017690:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8017694:	f7ff fb87 	bl	8016da6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8017698:	4649      	mov	r1, r9
 801769a:	4638      	mov	r0, r7
 801769c:	f7ff fc64 	bl	8016f68 <clust2sect>
 80176a0:	6378      	str	r0, [r7, #52]	@ 0x34
 80176a2:	897b      	ldrh	r3, [r7, #10]
 80176a4:	b16b      	cbz	r3, 80176c2 <dir_next+0xe2>
						fs->wflag = 1;
 80176a6:	2601      	movs	r6, #1
 80176a8:	70fe      	strb	r6, [r7, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80176aa:	4638      	mov	r0, r7
 80176ac:	f7ff fcdb 	bl	8017066 <sync_window>
 80176b0:	b9f8      	cbnz	r0, 80176f2 <dir_next+0x112>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80176b2:	f108 0801 	add.w	r8, r8, #1
 80176b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80176b8:	3301      	adds	r3, #1
 80176ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80176bc:	897b      	ldrh	r3, [r7, #10]
 80176be:	4543      	cmp	r3, r8
 80176c0:	d8f2      	bhi.n	80176a8 <dir_next+0xc8>
					fs->winsect -= n;							/* Restore window offset */
 80176c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80176c4:	eba3 0308 	sub.w	r3, r3, r8
 80176c8:	637b      	str	r3, [r7, #52]	@ 0x34
				dp->clust = clst;		/* Initialize data for new cluster */
 80176ca:	f8c5 9018 	str.w	r9, [r5, #24]
				dp->sect = clust2sect(fs, clst);
 80176ce:	4649      	mov	r1, r9
 80176d0:	4638      	mov	r0, r7
 80176d2:	f7ff fc49 	bl	8016f68 <clust2sect>
 80176d6:	61e8      	str	r0, [r5, #28]
 80176d8:	e79d      	b.n	8017616 <dir_next+0x36>
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80176da:	2004      	movs	r0, #4
 80176dc:	e7a6      	b.n	801762c <dir_next+0x4c>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80176de:	2002      	movs	r0, #2
 80176e0:	e7a4      	b.n	801762c <dir_next+0x4c>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80176e2:	2001      	movs	r0, #1
 80176e4:	e7a2      	b.n	801762c <dir_next+0x4c>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80176e6:	2007      	movs	r0, #7
 80176e8:	e7a0      	b.n	801762c <dir_next+0x4c>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80176ea:	2002      	movs	r0, #2
 80176ec:	e79e      	b.n	801762c <dir_next+0x4c>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80176ee:	2001      	movs	r0, #1
 80176f0:	e79c      	b.n	801762c <dir_next+0x4c>
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80176f2:	2001      	movs	r0, #1
 80176f4:	e79a      	b.n	801762c <dir_next+0x4c>
	...

080176f8 <dir_find>:
{
 80176f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80176fc:	b087      	sub	sp, #28
 80176fe:	4604      	mov	r4, r0
	FATFS *fs = dp->obj.fs;
 8017700:	6806      	ldr	r6, [r0, #0]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8017702:	2100      	movs	r1, #0
 8017704:	f7ff fe62 	bl	80173cc <dir_sdi>
	if (res != FR_OK) return res;
 8017708:	4603      	mov	r3, r0
 801770a:	2800      	cmp	r0, #0
 801770c:	f040 80c5 	bne.w	801789a <dir_find+0x1a2>
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8017710:	f04f 33ff 	mov.w	r3, #4294967295
 8017714:	6323      	str	r3, [r4, #48]	@ 0x30
 8017716:	f04f 08ff 	mov.w	r8, #255	@ 0xff
 801771a:	46c1      	mov	r9, r8
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 801771c:	469a      	mov	sl, r3
 801771e:	46c3      	mov	fp, r8
		res = dir_next(dp, 0);	/* Next entry */
 8017720:	2700      	movs	r7, #0
 8017722:	e00a      	b.n	801773a <dir_find+0x42>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8017724:	f8c4 a030 	str.w	sl, [r4, #48]	@ 0x30
 8017728:	46d9      	mov	r9, fp
		res = dir_next(dp, 0);	/* Next entry */
 801772a:	4639      	mov	r1, r7
 801772c:	4620      	mov	r0, r4
 801772e:	f7ff ff57 	bl	80175e0 <dir_next>
	} while (res == FR_OK);
 8017732:	4603      	mov	r3, r0
 8017734:	2800      	cmp	r0, #0
 8017736:	f040 80b0 	bne.w	801789a <dir_find+0x1a2>
		res = move_window(fs, dp->sect);
 801773a:	69e1      	ldr	r1, [r4, #28]
 801773c:	4630      	mov	r0, r6
 801773e:	f7ff fcbf 	bl	80170c0 <move_window>
		if (res != FR_OK) break;
 8017742:	4603      	mov	r3, r0
 8017744:	2800      	cmp	r0, #0
 8017746:	f040 80a8 	bne.w	801789a <dir_find+0x1a2>
		c = dp->dir[DIR_Name];
 801774a:	6a25      	ldr	r5, [r4, #32]
 801774c:	782b      	ldrb	r3, [r5, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 801774e:	2b00      	cmp	r3, #0
 8017750:	f000 80a2 	beq.w	8017898 <dir_find+0x1a0>
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8017754:	7aea      	ldrb	r2, [r5, #11]
 8017756:	f002 013f 	and.w	r1, r2, #63	@ 0x3f
 801775a:	71a1      	strb	r1, [r4, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 801775c:	2be5      	cmp	r3, #229	@ 0xe5
 801775e:	d0e1      	beq.n	8017724 <dir_find+0x2c>
 8017760:	f012 0f08 	tst.w	r2, #8
 8017764:	d015      	beq.n	8017792 <dir_find+0x9a>
 8017766:	290f      	cmp	r1, #15
 8017768:	d1dc      	bne.n	8017724 <dir_find+0x2c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 801776a:	f894 202f 	ldrb.w	r2, [r4, #47]	@ 0x2f
 801776e:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8017772:	d1da      	bne.n	801772a <dir_find+0x32>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8017774:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8017778:	d02e      	beq.n	80177d8 <dir_find+0xe0>
						sum = dp->dir[LDIR_Chksum];
 801777a:	f895 800d 	ldrb.w	r8, [r5, #13]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 801777e:	f003 03bf 	and.w	r3, r3, #191	@ 0xbf
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8017782:	6962      	ldr	r2, [r4, #20]
 8017784:	6322      	str	r2, [r4, #48]	@ 0x30
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8017786:	7b6a      	ldrb	r2, [r5, #13]
 8017788:	4542      	cmp	r2, r8
 801778a:	d029      	beq.n	80177e0 <dir_find+0xe8>
 801778c:	f04f 09ff 	mov.w	r9, #255	@ 0xff
 8017790:	e7cb      	b.n	801772a <dir_find+0x32>
			if (a == AM_LFN) {			/* An LFN entry is found */
 8017792:	290f      	cmp	r1, #15
 8017794:	d0e9      	beq.n	801776a <dir_find+0x72>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8017796:	f1b9 0f00 	cmp.w	r9, #0
 801779a:	d104      	bne.n	80177a6 <dir_find+0xae>
 801779c:	4628      	mov	r0, r5
 801779e:	f7ff fc08 	bl	8016fb2 <sum_sfn>
 80177a2:	4540      	cmp	r0, r8
 80177a4:	d07d      	beq.n	80178a2 <dir_find+0x1aa>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80177a6:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
 80177aa:	f013 0301 	ands.w	r3, r3, #1
 80177ae:	d10f      	bne.n	80177d0 <dir_find+0xd8>
 80177b0:	f104 0124 	add.w	r1, r4, #36	@ 0x24
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80177b4:	462a      	mov	r2, r5
		r = *d++ - *s++;
 80177b6:	f812 cb01 	ldrb.w	ip, [r2], #1
 80177ba:	f811 0b01 	ldrb.w	r0, [r1], #1
	} while (--cnt && r == 0);
 80177be:	f1c2 0e0b 	rsb	lr, r2, #11
 80177c2:	eb15 0f0e 	cmn.w	r5, lr
 80177c6:	d001      	beq.n	80177cc <dir_find+0xd4>
 80177c8:	4584      	cmp	ip, r0
 80177ca:	d0f4      	beq.n	80177b6 <dir_find+0xbe>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80177cc:	4584      	cmp	ip, r0
 80177ce:	d064      	beq.n	801789a <dir_find+0x1a2>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80177d0:	f8c4 a030 	str.w	sl, [r4, #48]	@ 0x30
 80177d4:	46d9      	mov	r9, fp
 80177d6:	e7a8      	b.n	801772a <dir_find+0x32>
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80177d8:	4599      	cmp	r9, r3
 80177da:	d0d4      	beq.n	8017786 <dir_find+0x8e>
 80177dc:	46d9      	mov	r9, fp
 80177de:	e7a4      	b.n	801772a <dir_find+0x32>
	rv = rv << 8 | ptr[0];
 80177e0:	7ee9      	ldrb	r1, [r5, #27]
 80177e2:	7eaa      	ldrb	r2, [r5, #26]
	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80177e4:	ea52 2201 	orrs.w	r2, r2, r1, lsl #8
 80177e8:	d153      	bne.n	8017892 <dir_find+0x19a>
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80177ea:	6932      	ldr	r2, [r6, #16]
 80177ec:	9201      	str	r2, [sp, #4]
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80177ee:	782a      	ldrb	r2, [r5, #0]
 80177f0:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80177f4:	3a01      	subs	r2, #1
 80177f6:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 80177fa:	eb02 0281 	add.w	r2, r2, r1, lsl #2
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80177fe:	f8df 90ac 	ldr.w	r9, [pc, #172]	@ 80178ac <dir_find+0x1b4>
 8017802:	2001      	movs	r0, #1
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8017804:	f8cd 8008 	str.w	r8, [sp, #8]
 8017808:	9603      	str	r6, [sp, #12]
 801780a:	9305      	str	r3, [sp, #20]
 801780c:	4616      	mov	r6, r2
 801780e:	9404      	str	r4, [sp, #16]
 8017810:	e006      	b.n	8017820 <dir_find+0x128>
 8017812:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017816:	429c      	cmp	r4, r3
 8017818:	d134      	bne.n	8017884 <dir_find+0x18c>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 801781a:	4b23      	ldr	r3, [pc, #140]	@ (80178a8 <dir_find+0x1b0>)
 801781c:	4599      	cmp	r9, r3
 801781e:	d01a      	beq.n	8017856 <dir_find+0x15e>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8017820:	f819 3b01 	ldrb.w	r3, [r9], #1
 8017824:	18ea      	adds	r2, r5, r3
	rv = rv << 8 | ptr[0];
 8017826:	7852      	ldrb	r2, [r2, #1]
 8017828:	5cec      	ldrb	r4, [r5, r3]
 801782a:	ea44 2402 	orr.w	r4, r4, r2, lsl #8
		if (wc) {
 801782e:	2800      	cmp	r0, #0
 8017830:	d0ef      	beq.n	8017812 <dir_find+0x11a>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8017832:	2efe      	cmp	r6, #254	@ 0xfe
 8017834:	d826      	bhi.n	8017884 <dir_find+0x18c>
 8017836:	4620      	mov	r0, r4
 8017838:	f001 f87a 	bl	8018930 <ff_wtoupper>
 801783c:	4680      	mov	r8, r0
 801783e:	1c73      	adds	r3, r6, #1
 8017840:	9300      	str	r3, [sp, #0]
 8017842:	9b01      	ldr	r3, [sp, #4]
 8017844:	f833 0016 	ldrh.w	r0, [r3, r6, lsl #1]
 8017848:	f001 f872 	bl	8018930 <ff_wtoupper>
 801784c:	4580      	cmp	r8, r0
 801784e:	d119      	bne.n	8017884 <dir_find+0x18c>
			wc = uc;
 8017850:	4620      	mov	r0, r4
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8017852:	9e00      	ldr	r6, [sp, #0]
 8017854:	e7e1      	b.n	801781a <dir_find+0x122>
	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8017856:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801785a:	9b05      	ldr	r3, [sp, #20]
 801785c:	4631      	mov	r1, r6
 801785e:	9e03      	ldr	r6, [sp, #12]
 8017860:	9c04      	ldr	r4, [sp, #16]
 8017862:	782a      	ldrb	r2, [r5, #0]
 8017864:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8017868:	d000      	beq.n	801786c <dir_find+0x174>
 801786a:	b918      	cbnz	r0, 8017874 <dir_find+0x17c>
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 801786c:	3b01      	subs	r3, #1
 801786e:	fa5f f983 	uxtb.w	r9, r3
 8017872:	e75a      	b.n	801772a <dir_find+0x32>
 8017874:	9a01      	ldr	r2, [sp, #4]
 8017876:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 801787a:	2a00      	cmp	r2, #0
 801787c:	d0f6      	beq.n	801786c <dir_find+0x174>
 801787e:	f04f 09ff 	mov.w	r9, #255	@ 0xff
 8017882:	e752      	b.n	801772a <dir_find+0x32>
 8017884:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8017888:	9e03      	ldr	r6, [sp, #12]
 801788a:	9c04      	ldr	r4, [sp, #16]
 801788c:	f04f 09ff 	mov.w	r9, #255	@ 0xff
 8017890:	e74b      	b.n	801772a <dir_find+0x32>
 8017892:	f04f 09ff 	mov.w	r9, #255	@ 0xff
 8017896:	e748      	b.n	801772a <dir_find+0x32>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8017898:	2304      	movs	r3, #4
}
 801789a:	4618      	mov	r0, r3
 801789c:	b007      	add	sp, #28
 801789e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		res = move_window(fs, dp->sect);
 80178a2:	464b      	mov	r3, r9
 80178a4:	e7f9      	b.n	801789a <dir_find+0x1a2>
 80178a6:	bf00      	nop
 80178a8:	080257f5 	.word	0x080257f5
 80178ac:	080257e8 	.word	0x080257e8

080178b0 <dir_register>:
{
 80178b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80178b4:	b08b      	sub	sp, #44	@ 0x2c
	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 80178b6:	f890 302f 	ldrb.w	r3, [r0, #47]	@ 0x2f
 80178ba:	f013 0fa0 	tst.w	r3, #160	@ 0xa0
 80178be:	f040 812d 	bne.w	8017b1c <dir_register+0x26c>
 80178c2:	4604      	mov	r4, r0
	FATFS *fs = dp->obj.fs;
 80178c4:	6805      	ldr	r5, [r0, #0]
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 80178c6:	692b      	ldr	r3, [r5, #16]
 80178c8:	881a      	ldrh	r2, [r3, #0]
 80178ca:	b1e2      	cbz	r2, 8017906 <dir_register+0x56>
 80178cc:	f04f 0a00 	mov.w	sl, #0
 80178d0:	f10a 0a01 	add.w	sl, sl, #1
 80178d4:	f833 2f02 	ldrh.w	r2, [r3, #2]!
 80178d8:	2a00      	cmp	r2, #0
 80178da:	d1f9      	bne.n	80178d0 <dir_register+0x20>
	mem_cpy(sn, dp->fn, 12);
 80178dc:	f104 0624 	add.w	r6, r4, #36	@ 0x24
 80178e0:	220c      	movs	r2, #12
 80178e2:	4631      	mov	r1, r6
 80178e4:	a807      	add	r0, sp, #28
 80178e6:	f7ff fa54 	bl	8016d92 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80178ea:	f89d b027 	ldrb.w	fp, [sp, #39]	@ 0x27
 80178ee:	f01b 0f01 	tst.w	fp, #1
 80178f2:	f000 8139 	beq.w	8017b68 <dir_register+0x2b8>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 80178f6:	2340      	movs	r3, #64	@ 0x40
 80178f8:	f884 302f 	strb.w	r3, [r4, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 80178fc:	f04f 0901 	mov.w	r9, #1
				if (sr & 0x10000) sr ^= 0x11021;
 8017900:	f8df 8288 	ldr.w	r8, [pc, #648]	@ 8017b8c <dir_register+0x2dc>
 8017904:	e04c      	b.n	80179a0 <dir_register+0xf0>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8017906:	f04f 0a00 	mov.w	sl, #0
 801790a:	e7e7      	b.n	80178dc <dir_register+0x2c>
 801790c:	464b      	mov	r3, r9
 801790e:	af07      	add	r7, sp, #28
		seq = (UINT)sr;
 8017910:	2207      	movs	r2, #7
 8017912:	e002      	b.n	801791a <dir_register+0x6a>
 8017914:	464b      	mov	r3, r9
 8017916:	e7fa      	b.n	801790e <dir_register+0x5e>
		seq /= 16;
 8017918:	460b      	mov	r3, r1
		c = (BYTE)((seq % 16) + '0');
 801791a:	f003 000f 	and.w	r0, r3, #15
 801791e:	f100 0130 	add.w	r1, r0, #48	@ 0x30
		if (c > '9') c += 7;
 8017922:	2939      	cmp	r1, #57	@ 0x39
 8017924:	bf88      	it	hi
 8017926:	f100 0137 	addhi.w	r1, r0, #55	@ 0x37
		ns[i--] = c;
 801792a:	3a01      	subs	r2, #1
 801792c:	f807 1d01 	strb.w	r1, [r7, #-1]!
		seq /= 16;
 8017930:	0919      	lsrs	r1, r3, #4
	} while (seq);
 8017932:	2b0f      	cmp	r3, #15
 8017934:	d8f0      	bhi.n	8017918 <dir_register+0x68>
	ns[i] = '~';
 8017936:	217e      	movs	r1, #126	@ 0x7e
 8017938:	f102 0328 	add.w	r3, r2, #40	@ 0x28
 801793c:	446b      	add	r3, sp
 801793e:	f803 1c14 	strb.w	r1, [r3, #-20]
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8017942:	b172      	cbz	r2, 8017962 <dir_register+0xb2>
 8017944:	f104 0123 	add.w	r1, r4, #35	@ 0x23
 8017948:	2300      	movs	r3, #0
 801794a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801794e:	2820      	cmp	r0, #32
 8017950:	d003      	beq.n	801795a <dir_register+0xaa>
 8017952:	3301      	adds	r3, #1
 8017954:	429a      	cmp	r2, r3
 8017956:	d1f8      	bne.n	801794a <dir_register+0x9a>
 8017958:	461a      	mov	r2, r3
 801795a:	3323      	adds	r3, #35	@ 0x23
 801795c:	4423      	add	r3, r4
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 801795e:	2720      	movs	r7, #32
 8017960:	e00e      	b.n	8017980 <dir_register+0xd0>
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8017962:	4613      	mov	r3, r2
 8017964:	e7f9      	b.n	801795a <dir_register+0xaa>
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8017966:	f102 0128 	add.w	r1, r2, #40	@ 0x28
 801796a:	4469      	add	r1, sp
 801796c:	f811 1c14 	ldrb.w	r1, [r1, #-20]
 8017970:	3201      	adds	r2, #1
 8017972:	1c58      	adds	r0, r3, #1
 8017974:	7059      	strb	r1, [r3, #1]
	} while (j < 8);
 8017976:	3b22      	subs	r3, #34	@ 0x22
 8017978:	1b1b      	subs	r3, r3, r4
 801797a:	2b07      	cmp	r3, #7
 801797c:	d804      	bhi.n	8017988 <dir_register+0xd8>
 801797e:	4603      	mov	r3, r0
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8017980:	2a07      	cmp	r2, #7
 8017982:	d9f0      	bls.n	8017966 <dir_register+0xb6>
 8017984:	4639      	mov	r1, r7
 8017986:	e7f4      	b.n	8017972 <dir_register+0xc2>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8017988:	4620      	mov	r0, r4
 801798a:	f7ff feb5 	bl	80176f8 <dir_find>
			if (res != FR_OK) break;
 801798e:	4607      	mov	r7, r0
 8017990:	2800      	cmp	r0, #0
 8017992:	f040 80e5 	bne.w	8017b60 <dir_register+0x2b0>
		for (n = 1; n < 100; n++) {
 8017996:	f109 0901 	add.w	r9, r9, #1
 801799a:	f1b9 0f64 	cmp.w	r9, #100	@ 0x64
 801799e:	d01e      	beq.n	80179de <dir_register+0x12e>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 80179a0:	692f      	ldr	r7, [r5, #16]
	mem_cpy(dst, src, 11);
 80179a2:	220b      	movs	r2, #11
 80179a4:	a907      	add	r1, sp, #28
 80179a6:	4630      	mov	r0, r6
 80179a8:	f7ff f9f3 	bl	8016d92 <mem_cpy>
	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80179ac:	f1b9 0f05 	cmp.w	r9, #5
 80179b0:	d9ac      	bls.n	801790c <dir_register+0x5c>
		while (*lfn) {	/* Create a CRC */
 80179b2:	883a      	ldrh	r2, [r7, #0]
 80179b4:	2a00      	cmp	r2, #0
 80179b6:	d0ad      	beq.n	8017914 <dir_register+0x64>
		sr = seq;
 80179b8:	464b      	mov	r3, r9
 80179ba:	2110      	movs	r1, #16
				sr = (sr << 1) + (wc & 1);
 80179bc:	f002 0001 	and.w	r0, r2, #1
 80179c0:	eb00 0343 	add.w	r3, r0, r3, lsl #1
				wc >>= 1;
 80179c4:	0852      	lsrs	r2, r2, #1
				if (sr & 0x10000) sr ^= 0x11021;
 80179c6:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80179ca:	bf18      	it	ne
 80179cc:	ea83 0308 	eorne.w	r3, r3, r8
			for (i = 0; i < 16; i++) {
 80179d0:	3901      	subs	r1, #1
 80179d2:	d1f3      	bne.n	80179bc <dir_register+0x10c>
		while (*lfn) {	/* Create a CRC */
 80179d4:	f837 2f02 	ldrh.w	r2, [r7, #2]!
 80179d8:	2a00      	cmp	r2, #0
 80179da:	d1ee      	bne.n	80179ba <dir_register+0x10a>
 80179dc:	e797      	b.n	801790e <dir_register+0x5e>
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 80179de:	2707      	movs	r7, #7
 80179e0:	e09d      	b.n	8017b1e <dir_register+0x26e>
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 80179e2:	f04f 0901 	mov.w	r9, #1
	FATFS *fs = dp->obj.fs;
 80179e6:	f8d4 a000 	ldr.w	sl, [r4]
	res = dir_sdi(dp, 0);
 80179ea:	2100      	movs	r1, #0
 80179ec:	4620      	mov	r0, r4
 80179ee:	f7ff fced 	bl	80173cc <dir_sdi>
	if (res == FR_OK) {
 80179f2:	4607      	mov	r7, r0
 80179f4:	b9e8      	cbnz	r0, 8017a32 <dir_register+0x182>
		n = 0;
 80179f6:	f04f 0800 	mov.w	r8, #0
			res = dir_next(dp, 1);
 80179fa:	f04f 0b01 	mov.w	fp, #1
 80179fe:	e009      	b.n	8017a14 <dir_register+0x164>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8017a00:	f108 0801 	add.w	r8, r8, #1
 8017a04:	45c1      	cmp	r9, r8
 8017a06:	d018      	beq.n	8017a3a <dir_register+0x18a>
			res = dir_next(dp, 1);
 8017a08:	4659      	mov	r1, fp
 8017a0a:	4620      	mov	r0, r4
 8017a0c:	f7ff fde8 	bl	80175e0 <dir_next>
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8017a10:	4607      	mov	r7, r0
 8017a12:	b970      	cbnz	r0, 8017a32 <dir_register+0x182>
			res = move_window(fs, dp->sect);
 8017a14:	69e1      	ldr	r1, [r4, #28]
 8017a16:	4650      	mov	r0, sl
 8017a18:	f7ff fb52 	bl	80170c0 <move_window>
			if (res != FR_OK) break;
 8017a1c:	4607      	mov	r7, r0
 8017a1e:	b940      	cbnz	r0, 8017a32 <dir_register+0x182>
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8017a20:	6a23      	ldr	r3, [r4, #32]
 8017a22:	781b      	ldrb	r3, [r3, #0]
 8017a24:	2be5      	cmp	r3, #229	@ 0xe5
 8017a26:	d0eb      	beq.n	8017a00 <dir_register+0x150>
 8017a28:	2b00      	cmp	r3, #0
 8017a2a:	d0e9      	beq.n	8017a00 <dir_register+0x150>
				n = 0;					/* Not a blank entry. Restart to search */
 8017a2c:	f04f 0800 	mov.w	r8, #0
 8017a30:	e7ea      	b.n	8017a08 <dir_register+0x158>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8017a32:	2f04      	cmp	r7, #4
 8017a34:	d077      	beq.n	8017b26 <dir_register+0x276>
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8017a36:	2f00      	cmp	r7, #0
 8017a38:	d171      	bne.n	8017b1e <dir_register+0x26e>
 8017a3a:	f1b9 0a01 	subs.w	sl, r9, #1
 8017a3e:	d119      	bne.n	8017a74 <dir_register+0x1c4>
		res = move_window(fs, dp->sect);
 8017a40:	69e1      	ldr	r1, [r4, #28]
 8017a42:	4628      	mov	r0, r5
 8017a44:	f7ff fb3c 	bl	80170c0 <move_window>
		if (res == FR_OK) {
 8017a48:	4607      	mov	r7, r0
 8017a4a:	2800      	cmp	r0, #0
 8017a4c:	d167      	bne.n	8017b1e <dir_register+0x26e>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8017a4e:	2220      	movs	r2, #32
 8017a50:	2100      	movs	r1, #0
 8017a52:	6a20      	ldr	r0, [r4, #32]
 8017a54:	f7ff f9a7 	bl	8016da6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8017a58:	220b      	movs	r2, #11
 8017a5a:	4631      	mov	r1, r6
 8017a5c:	6a20      	ldr	r0, [r4, #32]
 8017a5e:	f7ff f998 	bl	8016d92 <mem_cpy>
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8017a62:	6a22      	ldr	r2, [r4, #32]
 8017a64:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
 8017a68:	f003 0318 	and.w	r3, r3, #24
 8017a6c:	7313      	strb	r3, [r2, #12]
			fs->wflag = 1;
 8017a6e:	2301      	movs	r3, #1
 8017a70:	70eb      	strb	r3, [r5, #3]
 8017a72:	e054      	b.n	8017b1e <dir_register+0x26e>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8017a74:	6961      	ldr	r1, [r4, #20]
 8017a76:	eba1 114a 	sub.w	r1, r1, sl, lsl #5
 8017a7a:	4620      	mov	r0, r4
 8017a7c:	f7ff fca6 	bl	80173cc <dir_sdi>
		if (res == FR_OK) {
 8017a80:	4607      	mov	r7, r0
 8017a82:	2800      	cmp	r0, #0
 8017a84:	d14b      	bne.n	8017b1e <dir_register+0x26e>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8017a86:	4630      	mov	r0, r6
 8017a88:	f7ff fa93 	bl	8016fb2 <sum_sfn>
 8017a8c:	9001      	str	r0, [sp, #4]
	dir[LDIR_Type] = 0;
 8017a8e:	f04f 0b00 	mov.w	fp, #0
 8017a92:	9602      	str	r6, [sp, #8]
 8017a94:	e019      	b.n	8017aca <dir_register+0x21a>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8017a96:	4638      	mov	r0, r7
 8017a98:	e04e      	b.n	8017b38 <dir_register+0x288>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8017a9a:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8017a9e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017aa2:	4293      	cmp	r3, r2
 8017aa4:	d002      	beq.n	8017aac <dir_register+0x1fc>
 8017aa6:	f83e 3010 	ldrh.w	r3, [lr, r0, lsl #1]
 8017aaa:	b90b      	cbnz	r3, 8017ab0 <dir_register+0x200>
 8017aac:	f049 0940 	orr.w	r9, r9, #64	@ 0x40
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8017ab0:	f881 9000 	strb.w	r9, [r1]
				fs->wflag = 1;
 8017ab4:	2301      	movs	r3, #1
 8017ab6:	70eb      	strb	r3, [r5, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8017ab8:	4659      	mov	r1, fp
 8017aba:	4620      	mov	r0, r4
 8017abc:	f7ff fd90 	bl	80175e0 <dir_next>
			} while (res == FR_OK && --nent);
 8017ac0:	4607      	mov	r7, r0
 8017ac2:	bb60      	cbnz	r0, 8017b1e <dir_register+0x26e>
 8017ac4:	f1ba 0a01 	subs.w	sl, sl, #1
 8017ac8:	d026      	beq.n	8017b18 <dir_register+0x268>
				res = move_window(fs, dp->sect);
 8017aca:	69e1      	ldr	r1, [r4, #28]
 8017acc:	4628      	mov	r0, r5
 8017ace:	f7ff faf7 	bl	80170c0 <move_window>
				if (res != FR_OK) break;
 8017ad2:	4607      	mov	r7, r0
 8017ad4:	bb18      	cbnz	r0, 8017b1e <dir_register+0x26e>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8017ad6:	f8d5 e010 	ldr.w	lr, [r5, #16]
 8017ada:	6a21      	ldr	r1, [r4, #32]
 8017adc:	fa5f f98a 	uxtb.w	r9, sl
	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8017ae0:	9b01      	ldr	r3, [sp, #4]
 8017ae2:	734b      	strb	r3, [r1, #13]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8017ae4:	f04f 030f 	mov.w	r3, #15
 8017ae8:	72cb      	strb	r3, [r1, #11]
	dir[LDIR_Type] = 0;
 8017aea:	f881 b00c 	strb.w	fp, [r1, #12]
	*ptr++ = (BYTE)val; val >>= 8;
 8017aee:	f881 b01a 	strb.w	fp, [r1, #26]
	*ptr++ = (BYTE)val;
 8017af2:	f881 b01b 	strb.w	fp, [r1, #27]
	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8017af6:	f109 30ff 	add.w	r0, r9, #4294967295
 8017afa:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8017afe:	eb00 0083 	add.w	r0, r0, r3, lsl #2
	s = wc = 0;
 8017b02:	4a20      	ldr	r2, [pc, #128]	@ (8017b84 <dir_register+0x2d4>)
 8017b04:	f102 0c0d 	add.w	ip, r2, #13
 8017b08:	465b      	mov	r3, fp
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8017b0a:	f64f 76ff 	movw	r6, #65535	@ 0xffff
	*ptr++ = (BYTE)val; val >>= 8;
 8017b0e:	f04f 08ff 	mov.w	r8, #255	@ 0xff
 8017b12:	f8cd a00c 	str.w	sl, [sp, #12]
 8017b16:	e012      	b.n	8017b3e <dir_register+0x28e>
 8017b18:	9e02      	ldr	r6, [sp, #8]
 8017b1a:	e791      	b.n	8017a40 <dir_register+0x190>
	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8017b1c:	2706      	movs	r7, #6
}
 8017b1e:	4638      	mov	r0, r7
 8017b20:	b00b      	add	sp, #44	@ 0x2c
 8017b22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8017b26:	2707      	movs	r7, #7
 8017b28:	e7f9      	b.n	8017b1e <dir_register+0x26e>
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8017b2a:	7817      	ldrb	r7, [r2, #0]
 8017b2c:	eb01 0a07 	add.w	sl, r1, r7
	*ptr++ = (BYTE)val; val >>= 8;
 8017b30:	f801 8007 	strb.w	r8, [r1, r7]
	*ptr++ = (BYTE)val;
 8017b34:	f88a 8001 	strb.w	r8, [sl, #1]
	} while (++s < 13);
 8017b38:	3201      	adds	r2, #1
 8017b3a:	4562      	cmp	r2, ip
 8017b3c:	d0ad      	beq.n	8017a9a <dir_register+0x1ea>
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8017b3e:	42b3      	cmp	r3, r6
 8017b40:	d0f3      	beq.n	8017b2a <dir_register+0x27a>
 8017b42:	1c47      	adds	r7, r0, #1
 8017b44:	f83e 3010 	ldrh.w	r3, [lr, r0, lsl #1]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8017b48:	7810      	ldrb	r0, [r2, #0]
 8017b4a:	eb01 0a00 	add.w	sl, r1, r0
	*ptr++ = (BYTE)val; val >>= 8;
 8017b4e:	540b      	strb	r3, [r1, r0]
 8017b50:	0a18      	lsrs	r0, r3, #8
	*ptr++ = (BYTE)val;
 8017b52:	f88a 0001 	strb.w	r0, [sl, #1]
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8017b56:	2b00      	cmp	r3, #0
 8017b58:	d19d      	bne.n	8017a96 <dir_register+0x1e6>
 8017b5a:	4638      	mov	r0, r7
 8017b5c:	4633      	mov	r3, r6
 8017b5e:	e7eb      	b.n	8017b38 <dir_register+0x288>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8017b60:	2804      	cmp	r0, #4
 8017b62:	d1dc      	bne.n	8017b1e <dir_register+0x26e>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8017b64:	f884 b02f 	strb.w	fp, [r4, #47]	@ 0x2f
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8017b68:	f01b 0f02 	tst.w	fp, #2
 8017b6c:	f43f af39 	beq.w	80179e2 <dir_register+0x132>
 8017b70:	f10a 090c 	add.w	r9, sl, #12
 8017b74:	4b04      	ldr	r3, [pc, #16]	@ (8017b88 <dir_register+0x2d8>)
 8017b76:	fba3 3909 	umull	r3, r9, r3, r9
 8017b7a:	ea4f 0999 	mov.w	r9, r9, lsr #2
 8017b7e:	f109 0901 	add.w	r9, r9, #1
 8017b82:	e730      	b.n	80179e6 <dir_register+0x136>
 8017b84:	080257e8 	.word	0x080257e8
 8017b88:	4ec4ec4f 	.word	0x4ec4ec4f
 8017b8c:	00011021 	.word	0x00011021

08017b90 <check_fs>:
{
 8017b90:	b538      	push	{r3, r4, r5, lr}
 8017b92:	4604      	mov	r4, r0
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8017b94:	2300      	movs	r3, #0
 8017b96:	70c3      	strb	r3, [r0, #3]
 8017b98:	f04f 33ff 	mov.w	r3, #4294967295
 8017b9c:	6343      	str	r3, [r0, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8017b9e:	f7ff fa8f 	bl	80170c0 <move_window>
 8017ba2:	bb48      	cbnz	r0, 8017bf8 <check_fs+0x68>
 8017ba4:	4605      	mov	r5, r0
	rv = rv << 8 | ptr[0];
 8017ba6:	f894 2237 	ldrb.w	r2, [r4, #567]	@ 0x237
 8017baa:	f894 3236 	ldrb.w	r3, [r4, #566]	@ 0x236
 8017bae:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8017bb2:	b21b      	sxth	r3, r3
 8017bb4:	4a13      	ldr	r2, [pc, #76]	@ (8017c04 <check_fs+0x74>)
 8017bb6:	4293      	cmp	r3, r2
 8017bb8:	d120      	bne.n	8017bfc <check_fs+0x6c>
	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8017bba:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8017bbe:	2be9      	cmp	r3, #233	@ 0xe9
 8017bc0:	d007      	beq.n	8017bd2 <check_fs+0x42>
 8017bc2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8017bc4:	f003 13ff 	and.w	r3, r3, #16711935	@ 0xff00ff
 8017bc8:	4a0f      	ldr	r2, [pc, #60]	@ (8017c08 <check_fs+0x78>)
 8017bca:	4293      	cmp	r3, r2
 8017bcc:	d001      	beq.n	8017bd2 <check_fs+0x42>
	return 2;
 8017bce:	2502      	movs	r5, #2
 8017bd0:	e015      	b.n	8017bfe <check_fs+0x6e>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8017bd2:	f104 006e 	add.w	r0, r4, #110	@ 0x6e
 8017bd6:	f7ff f8c9 	bl	8016d6c <ld_dword>
 8017bda:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8017bde:	4b0b      	ldr	r3, [pc, #44]	@ (8017c0c <check_fs+0x7c>)
 8017be0:	4298      	cmp	r0, r3
 8017be2:	d00c      	beq.n	8017bfe <check_fs+0x6e>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8017be4:	f104 008a 	add.w	r0, r4, #138	@ 0x8a
 8017be8:	f7ff f8c0 	bl	8016d6c <ld_dword>
 8017bec:	4d08      	ldr	r5, [pc, #32]	@ (8017c10 <check_fs+0x80>)
 8017bee:	1b45      	subs	r5, r0, r5
 8017bf0:	bf18      	it	ne
 8017bf2:	2501      	movne	r5, #1
 8017bf4:	006d      	lsls	r5, r5, #1
 8017bf6:	e002      	b.n	8017bfe <check_fs+0x6e>
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8017bf8:	2504      	movs	r5, #4
 8017bfa:	e000      	b.n	8017bfe <check_fs+0x6e>
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8017bfc:	2503      	movs	r5, #3
}
 8017bfe:	4628      	mov	r0, r5
 8017c00:	bd38      	pop	{r3, r4, r5, pc}
 8017c02:	bf00      	nop
 8017c04:	ffffaa55 	.word	0xffffaa55
 8017c08:	009000eb 	.word	0x009000eb
 8017c0c:	00544146 	.word	0x00544146
 8017c10:	33544146 	.word	0x33544146

08017c14 <find_volume>:
{
 8017c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017c18:	b087      	sub	sp, #28
 8017c1a:	460e      	mov	r6, r1
 8017c1c:	4614      	mov	r4, r2
	*rfs = 0;
 8017c1e:	2300      	movs	r3, #0
 8017c20:	600b      	str	r3, [r1, #0]
	vol = get_ldnumber(path);
 8017c22:	f7ff f9d5 	bl	8016fd0 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8017c26:	1e07      	subs	r7, r0, #0
 8017c28:	f2c0 812f 	blt.w	8017e8a <find_volume+0x276>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8017c2c:	4bad      	ldr	r3, [pc, #692]	@ (8017ee4 <find_volume+0x2d0>)
 8017c2e:	f853 5027 	ldr.w	r5, [r3, r7, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8017c32:	2d00      	cmp	r5, #0
 8017c34:	f000 812e 	beq.w	8017e94 <find_volume+0x280>
	*rfs = fs;							/* Return pointer to the file system object */
 8017c38:	6035      	str	r5, [r6, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8017c3a:	f004 04fe 	and.w	r4, r4, #254	@ 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 8017c3e:	782b      	ldrb	r3, [r5, #0]
 8017c40:	b16b      	cbz	r3, 8017c5e <find_volume+0x4a>
		stat = disk_status(fs->drv);
 8017c42:	7868      	ldrb	r0, [r5, #1]
 8017c44:	f7ff f846 	bl	8016cd4 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8017c48:	f010 0f01 	tst.w	r0, #1
 8017c4c:	d107      	bne.n	8017c5e <find_volume+0x4a>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8017c4e:	2c00      	cmp	r4, #0
 8017c50:	f000 811c 	beq.w	8017e8c <find_volume+0x278>
				return FR_WRITE_PROTECTED;
 8017c54:	f010 0404 	ands.w	r4, r0, #4
 8017c58:	bf18      	it	ne
 8017c5a:	240a      	movne	r4, #10
 8017c5c:	e116      	b.n	8017e8c <find_volume+0x278>
	fs->fs_type = 0;					/* Clear the file system object */
 8017c5e:	2300      	movs	r3, #0
 8017c60:	702b      	strb	r3, [r5, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8017c62:	b2f8      	uxtb	r0, r7
 8017c64:	7068      	strb	r0, [r5, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8017c66:	f7ff f841 	bl	8016cec <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8017c6a:	f010 0f01 	tst.w	r0, #1
 8017c6e:	f040 8113 	bne.w	8017e98 <find_volume+0x284>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8017c72:	b11c      	cbz	r4, 8017c7c <find_volume+0x68>
 8017c74:	f010 0f04 	tst.w	r0, #4
 8017c78:	f040 8110 	bne.w	8017e9c <find_volume+0x288>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8017c7c:	f105 020c 	add.w	r2, r5, #12
 8017c80:	2102      	movs	r1, #2
 8017c82:	7868      	ldrb	r0, [r5, #1]
 8017c84:	f7ff f864 	bl	8016d50 <disk_ioctl>
 8017c88:	4604      	mov	r4, r0
 8017c8a:	2800      	cmp	r0, #0
 8017c8c:	f040 8108 	bne.w	8017ea0 <find_volume+0x28c>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8017c90:	89aa      	ldrh	r2, [r5, #12]
 8017c92:	f5a2 7300 	sub.w	r3, r2, #512	@ 0x200
 8017c96:	b29b      	uxth	r3, r3
 8017c98:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8017c9c:	f200 8102 	bhi.w	8017ea4 <find_volume+0x290>
 8017ca0:	1e53      	subs	r3, r2, #1
 8017ca2:	4213      	tst	r3, r2
 8017ca4:	d001      	beq.n	8017caa <find_volume+0x96>
 8017ca6:	2401      	movs	r4, #1
 8017ca8:	e0f0      	b.n	8017e8c <find_volume+0x278>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8017caa:	2100      	movs	r1, #0
 8017cac:	4628      	mov	r0, r5
 8017cae:	f7ff ff6f 	bl	8017b90 <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8017cb2:	2802      	cmp	r0, #2
 8017cb4:	f000 808a 	beq.w	8017dcc <find_volume+0x1b8>
	bsect = 0;
 8017cb8:	2600      	movs	r6, #0
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8017cba:	2804      	cmp	r0, #4
 8017cbc:	f000 80f4 	beq.w	8017ea8 <find_volume+0x294>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8017cc0:	2801      	cmp	r0, #1
 8017cc2:	f200 80f3 	bhi.w	8017eac <find_volume+0x298>
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8017cc6:	f8b5 a00c 	ldrh.w	sl, [r5, #12]
	rv = rv << 8 | ptr[0];
 8017cca:	f895 2044 	ldrb.w	r2, [r5, #68]	@ 0x44
 8017cce:	f895 3043 	ldrb.w	r3, [r5, #67]	@ 0x43
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8017cd2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8017cd6:	459a      	cmp	sl, r3
 8017cd8:	f040 80ea 	bne.w	8017eb0 <find_volume+0x29c>
	rv = rv << 8 | ptr[0];
 8017cdc:	f895 304f 	ldrb.w	r3, [r5, #79]	@ 0x4f
 8017ce0:	f895 704e 	ldrb.w	r7, [r5, #78]	@ 0x4e
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8017ce4:	ea57 2703 	orrs.w	r7, r7, r3, lsl #8
 8017ce8:	d104      	bne.n	8017cf4 <find_volume+0xe0>
 8017cea:	f105 005c 	add.w	r0, r5, #92	@ 0x5c
 8017cee:	f7ff f83d 	bl	8016d6c <ld_dword>
 8017cf2:	4607      	mov	r7, r0
		fs->fsize = fasize;
 8017cf4:	622f      	str	r7, [r5, #32]
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8017cf6:	f895 9048 	ldrb.w	r9, [r5, #72]	@ 0x48
 8017cfa:	f885 9002 	strb.w	r9, [r5, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8017cfe:	f109 33ff 	add.w	r3, r9, #4294967295
 8017d02:	b2db      	uxtb	r3, r3
 8017d04:	2b01      	cmp	r3, #1
 8017d06:	f200 80d5 	bhi.w	8017eb4 <find_volume+0x2a0>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8017d0a:	f895 b045 	ldrb.w	fp, [r5, #69]	@ 0x45
 8017d0e:	f8a5 b00a 	strh.w	fp, [r5, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8017d12:	f1bb 0f00 	cmp.w	fp, #0
 8017d16:	f000 80cf 	beq.w	8017eb8 <find_volume+0x2a4>
 8017d1a:	f10b 33ff 	add.w	r3, fp, #4294967295
 8017d1e:	ea13 0f0b 	tst.w	r3, fp
 8017d22:	f040 80cb 	bne.w	8017ebc <find_volume+0x2a8>
	rv = rv << 8 | ptr[0];
 8017d26:	f895 304a 	ldrb.w	r3, [r5, #74]	@ 0x4a
 8017d2a:	f895 8049 	ldrb.w	r8, [r5, #73]	@ 0x49
 8017d2e:	ea48 2803 	orr.w	r8, r8, r3, lsl #8
 8017d32:	fa0f f388 	sxth.w	r3, r8
 8017d36:	9301      	str	r3, [sp, #4]
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8017d38:	f8a5 8008 	strh.w	r8, [r5, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8017d3c:	ea4f 125a 	mov.w	r2, sl, lsr #5
 8017d40:	9200      	str	r2, [sp, #0]
 8017d42:	fbb8 f3f2 	udiv	r3, r8, r2
 8017d46:	fb02 8313 	mls	r3, r2, r3, r8
 8017d4a:	b29b      	uxth	r3, r3
 8017d4c:	2b00      	cmp	r3, #0
 8017d4e:	f040 80b7 	bne.w	8017ec0 <find_volume+0x2ac>
	rv = rv << 8 | ptr[0];
 8017d52:	f895 304c 	ldrb.w	r3, [r5, #76]	@ 0x4c
 8017d56:	f895 004b 	ldrb.w	r0, [r5, #75]	@ 0x4b
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8017d5a:	ea50 2003 	orrs.w	r0, r0, r3, lsl #8
 8017d5e:	d103      	bne.n	8017d68 <find_volume+0x154>
 8017d60:	f105 0058 	add.w	r0, r5, #88	@ 0x58
 8017d64:	f7ff f802 	bl	8016d6c <ld_dword>
	rv = rv << 8 | ptr[0];
 8017d68:	f895 3047 	ldrb.w	r3, [r5, #71]	@ 0x47
 8017d6c:	f895 2046 	ldrb.w	r2, [r5, #70]	@ 0x46
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8017d70:	ea52 2203 	orrs.w	r2, r2, r3, lsl #8
 8017d74:	f000 80a6 	beq.w	8017ec4 <find_volume+0x2b0>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8017d78:	fb07 f909 	mul.w	r9, r7, r9
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8017d7c:	9b00      	ldr	r3, [sp, #0]
 8017d7e:	fbb8 f3f3 	udiv	r3, r8, r3
 8017d82:	4413      	add	r3, r2
 8017d84:	444b      	add	r3, r9
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8017d86:	4298      	cmp	r0, r3
 8017d88:	f0c0 809e 	bcc.w	8017ec8 <find_volume+0x2b4>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8017d8c:	1ac0      	subs	r0, r0, r3
 8017d8e:	fbb0 f1fb 	udiv	r1, r0, fp
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8017d92:	4558      	cmp	r0, fp
 8017d94:	f0c0 809a 	bcc.w	8017ecc <find_volume+0x2b8>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8017d98:	f64f 70f5 	movw	r0, #65525	@ 0xfff5
 8017d9c:	4281      	cmp	r1, r0
 8017d9e:	f200 80a9 	bhi.w	8017ef4 <find_volume+0x2e0>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8017da2:	f640 70f5 	movw	r0, #4085	@ 0xff5
 8017da6:	4281      	cmp	r1, r0
 8017da8:	f240 80d6 	bls.w	8017f58 <find_volume+0x344>
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8017dac:	3102      	adds	r1, #2
 8017dae:	61e9      	str	r1, [r5, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8017db0:	626e      	str	r6, [r5, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8017db2:	4432      	add	r2, r6
 8017db4:	62aa      	str	r2, [r5, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8017db6:	4433      	add	r3, r6
 8017db8:	632b      	str	r3, [r5, #48]	@ 0x30
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8017dba:	f1b8 0f00 	cmp.w	r8, #0
 8017dbe:	f000 808d 	beq.w	8017edc <find_volume+0x2c8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8017dc2:	eb09 0302 	add.w	r3, r9, r2
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8017dc6:	004a      	lsls	r2, r1, #1
 8017dc8:	2102      	movs	r1, #2
 8017dca:	e0d8      	b.n	8017f7e <find_volume+0x36a>
 8017dcc:	af02      	add	r7, sp, #8
 8017dce:	f505 76ff 	add.w	r6, r5, #510	@ 0x1fe
 8017dd2:	f205 293e 	addw	r9, r5, #574	@ 0x23e
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8017dd6:	46b8      	mov	r8, r7
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8017dd8:	f04f 0a00 	mov.w	sl, #0
 8017ddc:	e005      	b.n	8017dea <find_volume+0x1d6>
 8017dde:	4650      	mov	r0, sl
 8017de0:	f848 0b04 	str.w	r0, [r8], #4
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8017de4:	3610      	adds	r6, #16
 8017de6:	454e      	cmp	r6, r9
 8017de8:	d007      	beq.n	8017dfa <find_volume+0x1e6>
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8017dea:	f816 3c04 	ldrb.w	r3, [r6, #-4]
 8017dee:	2b00      	cmp	r3, #0
 8017df0:	d0f5      	beq.n	8017dde <find_volume+0x1ca>
 8017df2:	4630      	mov	r0, r6
 8017df4:	f7fe ffba 	bl	8016d6c <ld_dword>
 8017df8:	e7f2      	b.n	8017de0 <find_volume+0x1cc>
 8017dfa:	f107 0810 	add.w	r8, r7, #16
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8017dfe:	f04f 0903 	mov.w	r9, #3
 8017e02:	e009      	b.n	8017e18 <find_volume+0x204>
 8017e04:	4631      	mov	r1, r6
 8017e06:	4628      	mov	r0, r5
 8017e08:	f7ff fec2 	bl	8017b90 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8017e0c:	2801      	cmp	r0, #1
 8017e0e:	f67f af5a 	bls.w	8017cc6 <find_volume+0xb2>
 8017e12:	45b8      	cmp	r8, r7
 8017e14:	f43f af51 	beq.w	8017cba <find_volume+0xa6>
			bsect = br[i];
 8017e18:	f857 6b04 	ldr.w	r6, [r7], #4
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8017e1c:	2e00      	cmp	r6, #0
 8017e1e:	d1f1      	bne.n	8017e04 <find_volume+0x1f0>
 8017e20:	4648      	mov	r0, r9
 8017e22:	e7f6      	b.n	8017e12 <find_volume+0x1fe>
			&& move_window(fs, bsect + 1) == FR_OK)
 8017e24:	1c71      	adds	r1, r6, #1
 8017e26:	4628      	mov	r0, r5
 8017e28:	f7ff f94a 	bl	80170c0 <move_window>
 8017e2c:	bb58      	cbnz	r0, 8017e86 <find_volume+0x272>
			fs->fsi_flag = 0;
 8017e2e:	2300      	movs	r3, #0
 8017e30:	712b      	strb	r3, [r5, #4]
	rv = rv << 8 | ptr[0];
 8017e32:	f895 2237 	ldrb.w	r2, [r5, #567]	@ 0x237
 8017e36:	f895 3236 	ldrb.w	r3, [r5, #566]	@ 0x236
 8017e3a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8017e3e:	b21b      	sxth	r3, r3
 8017e40:	4a29      	ldr	r2, [pc, #164]	@ (8017ee8 <find_volume+0x2d4>)
 8017e42:	4293      	cmp	r3, r2
 8017e44:	d001      	beq.n	8017e4a <find_volume+0x236>
		fmt = FS_FAT32;
 8017e46:	2103      	movs	r1, #3
 8017e48:	e0a7      	b.n	8017f9a <find_volume+0x386>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8017e4a:	f105 0038 	add.w	r0, r5, #56	@ 0x38
 8017e4e:	f7fe ff8d 	bl	8016d6c <ld_dword>
 8017e52:	4b26      	ldr	r3, [pc, #152]	@ (8017eec <find_volume+0x2d8>)
 8017e54:	4298      	cmp	r0, r3
 8017e56:	d001      	beq.n	8017e5c <find_volume+0x248>
		fmt = FS_FAT32;
 8017e58:	2103      	movs	r1, #3
 8017e5a:	e09e      	b.n	8017f9a <find_volume+0x386>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8017e5c:	f505 7007 	add.w	r0, r5, #540	@ 0x21c
 8017e60:	f7fe ff84 	bl	8016d6c <ld_dword>
 8017e64:	4b22      	ldr	r3, [pc, #136]	@ (8017ef0 <find_volume+0x2dc>)
 8017e66:	4298      	cmp	r0, r3
 8017e68:	d001      	beq.n	8017e6e <find_volume+0x25a>
		fmt = FS_FAT32;
 8017e6a:	2103      	movs	r1, #3
 8017e6c:	e095      	b.n	8017f9a <find_volume+0x386>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8017e6e:	f505 7008 	add.w	r0, r5, #544	@ 0x220
 8017e72:	f7fe ff7b 	bl	8016d6c <ld_dword>
 8017e76:	61a8      	str	r0, [r5, #24]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8017e78:	f505 7009 	add.w	r0, r5, #548	@ 0x224
 8017e7c:	f7fe ff76 	bl	8016d6c <ld_dword>
 8017e80:	6168      	str	r0, [r5, #20]
		fmt = FS_FAT32;
 8017e82:	2103      	movs	r1, #3
 8017e84:	e089      	b.n	8017f9a <find_volume+0x386>
 8017e86:	2103      	movs	r1, #3
 8017e88:	e087      	b.n	8017f9a <find_volume+0x386>
	if (vol < 0) return FR_INVALID_DRIVE;
 8017e8a:	240b      	movs	r4, #11
}
 8017e8c:	4620      	mov	r0, r4
 8017e8e:	b007      	add	sp, #28
 8017e90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8017e94:	240c      	movs	r4, #12
 8017e96:	e7f9      	b.n	8017e8c <find_volume+0x278>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8017e98:	2403      	movs	r4, #3
 8017e9a:	e7f7      	b.n	8017e8c <find_volume+0x278>
		return FR_WRITE_PROTECTED;
 8017e9c:	240a      	movs	r4, #10
 8017e9e:	e7f5      	b.n	8017e8c <find_volume+0x278>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8017ea0:	2401      	movs	r4, #1
 8017ea2:	e7f3      	b.n	8017e8c <find_volume+0x278>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8017ea4:	2401      	movs	r4, #1
 8017ea6:	e7f1      	b.n	8017e8c <find_volume+0x278>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8017ea8:	2401      	movs	r4, #1
 8017eaa:	e7ef      	b.n	8017e8c <find_volume+0x278>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8017eac:	240d      	movs	r4, #13
 8017eae:	e7ed      	b.n	8017e8c <find_volume+0x278>
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8017eb0:	240d      	movs	r4, #13
 8017eb2:	e7eb      	b.n	8017e8c <find_volume+0x278>
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8017eb4:	240d      	movs	r4, #13
 8017eb6:	e7e9      	b.n	8017e8c <find_volume+0x278>
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8017eb8:	240d      	movs	r4, #13
 8017eba:	e7e7      	b.n	8017e8c <find_volume+0x278>
 8017ebc:	240d      	movs	r4, #13
 8017ebe:	e7e5      	b.n	8017e8c <find_volume+0x278>
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8017ec0:	240d      	movs	r4, #13
 8017ec2:	e7e3      	b.n	8017e8c <find_volume+0x278>
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8017ec4:	240d      	movs	r4, #13
 8017ec6:	e7e1      	b.n	8017e8c <find_volume+0x278>
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8017ec8:	240d      	movs	r4, #13
 8017eca:	e7df      	b.n	8017e8c <find_volume+0x278>
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8017ecc:	240d      	movs	r4, #13
 8017ece:	e7dd      	b.n	8017e8c <find_volume+0x278>
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8017ed0:	240d      	movs	r4, #13
 8017ed2:	e7db      	b.n	8017e8c <find_volume+0x278>
 8017ed4:	240d      	movs	r4, #13
 8017ed6:	e7d9      	b.n	8017e8c <find_volume+0x278>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8017ed8:	240d      	movs	r4, #13
 8017eda:	e7d7      	b.n	8017e8c <find_volume+0x278>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8017edc:	240d      	movs	r4, #13
 8017ede:	e7d5      	b.n	8017e8c <find_volume+0x278>
 8017ee0:	240d      	movs	r4, #13
 8017ee2:	e7d3      	b.n	8017e8c <find_volume+0x278>
 8017ee4:	2400ba2c 	.word	0x2400ba2c
 8017ee8:	ffffaa55 	.word	0xffffaa55
 8017eec:	41615252 	.word	0x41615252
 8017ef0:	61417272 	.word	0x61417272
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8017ef4:	f101 0802 	add.w	r8, r1, #2
 8017ef8:	f8c5 801c 	str.w	r8, [r5, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8017efc:	626e      	str	r6, [r5, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8017efe:	4432      	add	r2, r6
 8017f00:	62aa      	str	r2, [r5, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8017f02:	4433      	add	r3, r6
 8017f04:	632b      	str	r3, [r5, #48]	@ 0x30
	rv = rv << 8 | ptr[0];
 8017f06:	f895 3063 	ldrb.w	r3, [r5, #99]	@ 0x63
 8017f0a:	f895 2062 	ldrb.w	r2, [r5, #98]	@ 0x62
 8017f0e:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8017f12:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8017f16:	4313      	orrs	r3, r2
 8017f18:	d1de      	bne.n	8017ed8 <find_volume+0x2c4>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8017f1a:	f105 0064 	add.w	r0, r5, #100	@ 0x64
 8017f1e:	f7fe ff25 	bl	8016d6c <ld_dword>
 8017f22:	62e8      	str	r0, [r5, #44]	@ 0x2c
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8017f24:	f10a 33ff 	add.w	r3, sl, #4294967295
 8017f28:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 8017f2c:	fbb3 f3fa 	udiv	r3, r3, sl
 8017f30:	42bb      	cmp	r3, r7
 8017f32:	d8cd      	bhi.n	8017ed0 <find_volume+0x2bc>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8017f34:	f04f 33ff 	mov.w	r3, #4294967295
 8017f38:	61ab      	str	r3, [r5, #24]
 8017f3a:	616b      	str	r3, [r5, #20]
		fs->fsi_flag = 0x80;
 8017f3c:	2380      	movs	r3, #128	@ 0x80
 8017f3e:	712b      	strb	r3, [r5, #4]
	rv = rv << 8 | ptr[0];
 8017f40:	f895 2069 	ldrb.w	r2, [r5, #105]	@ 0x69
 8017f44:	f895 3068 	ldrb.w	r3, [r5, #104]	@ 0x68
 8017f48:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8017f4c:	b21b      	sxth	r3, r3
 8017f4e:	2b01      	cmp	r3, #1
 8017f50:	f43f af68 	beq.w	8017e24 <find_volume+0x210>
		fmt = FS_FAT32;
 8017f54:	2103      	movs	r1, #3
 8017f56:	e020      	b.n	8017f9a <find_volume+0x386>
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8017f58:	3102      	adds	r1, #2
 8017f5a:	61e9      	str	r1, [r5, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8017f5c:	626e      	str	r6, [r5, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8017f5e:	4432      	add	r2, r6
 8017f60:	62aa      	str	r2, [r5, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8017f62:	4433      	add	r3, r6
 8017f64:	632b      	str	r3, [r5, #48]	@ 0x30
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8017f66:	f1b8 0f00 	cmp.w	r8, #0
 8017f6a:	d0b9      	beq.n	8017ee0 <find_volume+0x2cc>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8017f6c:	eb09 0302 	add.w	r3, r9, r2
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8017f70:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8017f74:	f001 0101 	and.w	r1, r1, #1
 8017f78:	eb01 0252 	add.w	r2, r1, r2, lsr #1
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8017f7c:	2101      	movs	r1, #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8017f7e:	62eb      	str	r3, [r5, #44]	@ 0x2c
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8017f80:	f10a 33ff 	add.w	r3, sl, #4294967295
 8017f84:	4413      	add	r3, r2
 8017f86:	fbb3 f3fa 	udiv	r3, r3, sl
 8017f8a:	429f      	cmp	r7, r3
 8017f8c:	d3a2      	bcc.n	8017ed4 <find_volume+0x2c0>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8017f8e:	f04f 33ff 	mov.w	r3, #4294967295
 8017f92:	61ab      	str	r3, [r5, #24]
 8017f94:	616b      	str	r3, [r5, #20]
		fs->fsi_flag = 0x80;
 8017f96:	2380      	movs	r3, #128	@ 0x80
 8017f98:	712b      	strb	r3, [r5, #4]
	fs->fs_type = fmt;		/* FAT sub-type */
 8017f9a:	7029      	strb	r1, [r5, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8017f9c:	4a05      	ldr	r2, [pc, #20]	@ (8017fb4 <find_volume+0x3a0>)
 8017f9e:	8813      	ldrh	r3, [r2, #0]
 8017fa0:	3301      	adds	r3, #1
 8017fa2:	b29b      	uxth	r3, r3
 8017fa4:	8013      	strh	r3, [r2, #0]
 8017fa6:	80eb      	strh	r3, [r5, #6]
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8017fa8:	4b03      	ldr	r3, [pc, #12]	@ (8017fb8 <find_volume+0x3a4>)
 8017faa:	612b      	str	r3, [r5, #16]
	clear_lock(fs);
 8017fac:	4628      	mov	r0, r5
 8017fae:	f7fe ffc7 	bl	8016f40 <clear_lock>
	return FR_OK;
 8017fb2:	e76b      	b.n	8017e8c <find_volume+0x278>
 8017fb4:	2400ba28 	.word	0x2400ba28
 8017fb8:	2400b808 	.word	0x2400b808

08017fbc <ld_clust>:
{
 8017fbc:	4602      	mov	r2, r0
	rv = rv << 8 | ptr[0];
 8017fbe:	7ec8      	ldrb	r0, [r1, #27]
 8017fc0:	7e8b      	ldrb	r3, [r1, #26]
	cl = ld_word(dir + DIR_FstClusLO);
 8017fc2:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
	if (fs->fs_type == FS_FAT32) {
 8017fc6:	7813      	ldrb	r3, [r2, #0]
 8017fc8:	2b03      	cmp	r3, #3
 8017fca:	d000      	beq.n	8017fce <ld_clust+0x12>
}
 8017fcc:	4770      	bx	lr
	rv = rv << 8 | ptr[0];
 8017fce:	7d4a      	ldrb	r2, [r1, #21]
 8017fd0:	7d0b      	ldrb	r3, [r1, #20]
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8017fd2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8017fd6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
	return cl;
 8017fda:	e7f7      	b.n	8017fcc <ld_clust+0x10>

08017fdc <follow_path>:
{
 8017fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017fe0:	b083      	sub	sp, #12
 8017fe2:	4606      	mov	r6, r0
 8017fe4:	468a      	mov	sl, r1
	FATFS *fs = obj->fs;
 8017fe6:	6803      	ldr	r3, [r0, #0]
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8017fe8:	780a      	ldrb	r2, [r1, #0]
 8017fea:	2a2f      	cmp	r2, #47	@ 0x2f
 8017fec:	d001      	beq.n	8017ff2 <follow_path+0x16>
 8017fee:	2a5c      	cmp	r2, #92	@ 0x5c
 8017ff0:	d105      	bne.n	8017ffe <follow_path+0x22>
 8017ff2:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
 8017ff6:	2a2f      	cmp	r2, #47	@ 0x2f
 8017ff8:	d0fb      	beq.n	8017ff2 <follow_path+0x16>
 8017ffa:	2a5c      	cmp	r2, #92	@ 0x5c
 8017ffc:	d0f9      	beq.n	8017ff2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8017ffe:	2200      	movs	r2, #0
 8018000:	60b2      	str	r2, [r6, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8018002:	f89a 2000 	ldrb.w	r2, [sl]
 8018006:	2a1f      	cmp	r2, #31
 8018008:	d901      	bls.n	801800e <follow_path+0x32>
 801800a:	9301      	str	r3, [sp, #4]
 801800c:	e104      	b.n	8018218 <follow_path+0x23c>
		dp->fn[NSFLAG] = NS_NONAME;
 801800e:	2380      	movs	r3, #128	@ 0x80
 8018010:	f886 302f 	strb.w	r3, [r6, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8018014:	2100      	movs	r1, #0
 8018016:	4630      	mov	r0, r6
 8018018:	f7ff f9d8 	bl	80173cc <dir_sdi>
 801801c:	4601      	mov	r1, r0
}
 801801e:	4608      	mov	r0, r1
 8018020:	b003      	add	sp, #12
 8018022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8018026:	eb0a 0304 	add.w	r3, sl, r4
 801802a:	f81a 1004 	ldrb.w	r1, [sl, r4]
 801802e:	292f      	cmp	r1, #47	@ 0x2f
 8018030:	d001      	beq.n	8018036 <follow_path+0x5a>
 8018032:	295c      	cmp	r1, #92	@ 0x5c
 8018034:	d135      	bne.n	80180a2 <follow_path+0xc6>
 8018036:	461c      	mov	r4, r3
 8018038:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 801803c:	292f      	cmp	r1, #47	@ 0x2f
 801803e:	d0fa      	beq.n	8018036 <follow_path+0x5a>
 8018040:	295c      	cmp	r1, #92	@ 0x5c
 8018042:	d0f8      	beq.n	8018036 <follow_path+0x5a>
 8018044:	f1c5 0301 	rsb	r3, r5, #1
 8018048:	4423      	add	r3, r4
 801804a:	4614      	mov	r4, r2
	*path = &p[si];						/* Return pointer to the next segment */
 801804c:	449a      	add	sl, r3
	while (di) {						/* Snip off trailing spaces and dots if exist */
 801804e:	2c00      	cmp	r4, #0
 8018050:	f000 8148 	beq.w	80182e4 <follow_path+0x308>
 8018054:	eb0b 0244 	add.w	r2, fp, r4, lsl #1
 8018058:	e029      	b.n	80180ae <follow_path+0xd2>
		lfn[di++] = w;					/* Store the Unicode character */
 801805a:	f828 2f02 	strh.w	r2, [r8, #2]!
		w = p[si++];					/* Get a character */
 801805e:	1c63      	adds	r3, r4, #1
 8018060:	f817 0f01 	ldrb.w	r0, [r7, #1]!
		if (w < ' ') break;				/* Break if end of the path name */
 8018064:	281f      	cmp	r0, #31
 8018066:	d9f1      	bls.n	801804c <follow_path+0x70>
 8018068:	461c      	mov	r4, r3
 801806a:	1e62      	subs	r2, r4, #1
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 801806c:	282f      	cmp	r0, #47	@ 0x2f
 801806e:	d0da      	beq.n	8018026 <follow_path+0x4a>
 8018070:	285c      	cmp	r0, #92	@ 0x5c
 8018072:	d0d8      	beq.n	8018026 <follow_path+0x4a>
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8018074:	f5b4 7f80 	cmp.w	r4, #256	@ 0x100
 8018078:	f000 813b 	beq.w	80182f2 <follow_path+0x316>
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 801807c:	4649      	mov	r1, r9
 801807e:	f000 fc3b 	bl	80188f8 <ff_convert>
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8018082:	4602      	mov	r2, r0
 8018084:	2800      	cmp	r0, #0
 8018086:	f000 8134 	beq.w	80182f2 <follow_path+0x316>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 801808a:	287f      	cmp	r0, #127	@ 0x7f
 801808c:	d8e5      	bhi.n	801805a <follow_path+0x7e>
	while (*str && *str != chr) str++;
 801808e:	2322      	movs	r3, #34	@ 0x22
 8018090:	499a      	ldr	r1, [pc, #616]	@ (80182fc <follow_path+0x320>)
 8018092:	429a      	cmp	r2, r3
 8018094:	f000 812d 	beq.w	80182f2 <follow_path+0x316>
 8018098:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801809c:	2b00      	cmp	r3, #0
 801809e:	d1f8      	bne.n	8018092 <follow_path+0xb6>
 80180a0:	e7db      	b.n	801805a <follow_path+0x7e>
		w = p[si++];					/* Get a character */
 80180a2:	4623      	mov	r3, r4
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80180a4:	4614      	mov	r4, r2
 80180a6:	e7d1      	b.n	801804c <follow_path+0x70>
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80180a8:	3c01      	subs	r4, #1
 80180aa:	f000 811f 	beq.w	80182ec <follow_path+0x310>
		w = lfn[di - 1];
 80180ae:	f832 3d02 	ldrh.w	r3, [r2, #-2]!
		if (w != ' ' && w != '.') break;
 80180b2:	2b20      	cmp	r3, #32
 80180b4:	d0f8      	beq.n	80180a8 <follow_path+0xcc>
 80180b6:	2b2e      	cmp	r3, #46	@ 0x2e
 80180b8:	d0f6      	beq.n	80180a8 <follow_path+0xcc>
	lfn[di] = 0;						/* LFN is created */
 80180ba:	eb0b 0744 	add.w	r7, fp, r4, lsl #1
 80180be:	2300      	movs	r3, #0
 80180c0:	f82b 3014 	strh.w	r3, [fp, r4, lsl #1]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80180c4:	281f      	cmp	r0, #31
 80180c6:	bf8c      	ite	hi
 80180c8:	2000      	movhi	r0, #0
 80180ca:	2001      	movls	r0, #1
 80180cc:	0085      	lsls	r5, r0, #2
	mem_set(dp->fn, ' ', 11);
 80180ce:	220b      	movs	r2, #11
 80180d0:	2120      	movs	r1, #32
 80180d2:	f106 0024 	add.w	r0, r6, #36	@ 0x24
 80180d6:	f7fe fe66 	bl	8016da6 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80180da:	f8bb 3000 	ldrh.w	r3, [fp]
 80180de:	2b20      	cmp	r3, #32
 80180e0:	d002      	beq.n	80180e8 <follow_path+0x10c>
 80180e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80180e4:	f040 8107 	bne.w	80182f6 <follow_path+0x31a>
 80180e8:	4659      	mov	r1, fp
 80180ea:	2200      	movs	r2, #0
 80180ec:	3201      	adds	r2, #1
 80180ee:	f831 3f02 	ldrh.w	r3, [r1, #2]!
 80180f2:	2b20      	cmp	r3, #32
 80180f4:	d0fa      	beq.n	80180ec <follow_path+0x110>
 80180f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80180f8:	d0f8      	beq.n	80180ec <follow_path+0x110>
	if (si) cf |= NS_LOSS | NS_LFN;
 80180fa:	b10a      	cbz	r2, 8018100 <follow_path+0x124>
 80180fc:	f045 0503 	orr.w	r5, r5, #3
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8018100:	f837 3d02 	ldrh.w	r3, [r7, #-2]!
 8018104:	2b2e      	cmp	r3, #46	@ 0x2e
 8018106:	d001      	beq.n	801810c <follow_path+0x130>
 8018108:	3c01      	subs	r4, #1
 801810a:	d1f9      	bne.n	8018100 <follow_path+0x124>
		w = lfn[si++];					/* Get an LFN character */
 801810c:	1c57      	adds	r7, r2, #1
 801810e:	f83b 0012 	ldrh.w	r0, [fp, r2, lsl #1]
		if (!w) break;					/* Break on end of the LFN */
 8018112:	2800      	cmp	r0, #0
 8018114:	f000 80e0 	beq.w	80182d8 <follow_path+0x2fc>
 8018118:	2300      	movs	r3, #0
 801811a:	9300      	str	r3, [sp, #0]
 801811c:	f04f 0908 	mov.w	r9, #8
 8018120:	4698      	mov	r8, r3
 8018122:	e006      	b.n	8018132 <follow_path+0x156>
			cf |= NS_LOSS | NS_LFN; continue;
 8018124:	f045 0503 	orr.w	r5, r5, #3
		w = lfn[si++];					/* Get an LFN character */
 8018128:	463b      	mov	r3, r7
 801812a:	1c5f      	adds	r7, r3, #1
 801812c:	f83b 0013 	ldrh.w	r0, [fp, r3, lsl #1]
		if (!w) break;					/* Break on end of the LFN */
 8018130:	b388      	cbz	r0, 8018196 <follow_path+0x1ba>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8018132:	2820      	cmp	r0, #32
 8018134:	d0f6      	beq.n	8018124 <follow_path+0x148>
 8018136:	282e      	cmp	r0, #46	@ 0x2e
 8018138:	d101      	bne.n	801813e <follow_path+0x162>
 801813a:	42bc      	cmp	r4, r7
 801813c:	d1f2      	bne.n	8018124 <follow_path+0x148>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
 801813e:	45c8      	cmp	r8, r9
 8018140:	d220      	bcs.n	8018184 <follow_path+0x1a8>
 8018142:	42bc      	cmp	r4, r7
 8018144:	d01e      	beq.n	8018184 <follow_path+0x1a8>
		if (w >= 0x80) {				/* Non ASCII character */
 8018146:	287f      	cmp	r0, #127	@ 0x7f
 8018148:	f200 8088 	bhi.w	801825c <follow_path+0x280>
		if (!w) break;					/* Break on end of the LFN */
 801814c:	232b      	movs	r3, #43	@ 0x2b
 801814e:	4a6c      	ldr	r2, [pc, #432]	@ (8018300 <follow_path+0x324>)
	while (*str && *str != chr) str++;
 8018150:	4283      	cmp	r3, r0
 8018152:	f000 8094 	beq.w	801827e <follow_path+0x2a2>
 8018156:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 801815a:	2b00      	cmp	r3, #0
 801815c:	d1f8      	bne.n	8018150 <follow_path+0x174>
				if (IsUpper(w)) {		/* ASCII large capital */
 801815e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8018162:	b29b      	uxth	r3, r3
 8018164:	2b19      	cmp	r3, #25
 8018166:	f240 8095 	bls.w	8018294 <follow_path+0x2b8>
					if (IsLower(w)) {	/* ASCII small capital */
 801816a:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801816e:	b29b      	uxth	r3, r3
 8018170:	2b19      	cmp	r3, #25
 8018172:	f200 8087 	bhi.w	8018284 <follow_path+0x2a8>
						b |= 1; w -= 0x20;
 8018176:	9b00      	ldr	r3, [sp, #0]
 8018178:	f043 0301 	orr.w	r3, r3, #1
 801817c:	9300      	str	r3, [sp, #0]
 801817e:	3820      	subs	r0, #32
 8018180:	b280      	uxth	r0, r0
 8018182:	e07f      	b.n	8018284 <follow_path+0x2a8>
			if (ni == 11) {				/* Long extension */
 8018184:	f1b9 0f0b 	cmp.w	r9, #11
 8018188:	d054      	beq.n	8018234 <follow_path+0x258>
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 801818a:	42bc      	cmp	r4, r7
 801818c:	bf18      	it	ne
 801818e:	f045 0503 	orrne.w	r5, r5, #3
			if (si > di) break;			/* No extension */
 8018192:	42bc      	cmp	r4, r7
 8018194:	d258      	bcs.n	8018248 <follow_path+0x26c>
	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8018196:	f896 3024 	ldrb.w	r3, [r6, #36]	@ 0x24
 801819a:	2be5      	cmp	r3, #229	@ 0xe5
 801819c:	d050      	beq.n	8018240 <follow_path+0x264>
	if (ni == 8) b <<= 2;
 801819e:	f1b9 0f08 	cmp.w	r9, #8
 80181a2:	f000 8081 	beq.w	80182a8 <follow_path+0x2cc>
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 80181a6:	9b00      	ldr	r3, [sp, #0]
 80181a8:	f003 020c 	and.w	r2, r3, #12
 80181ac:	2a0c      	cmp	r2, #12
 80181ae:	d003      	beq.n	80181b8 <follow_path+0x1dc>
 80181b0:	f003 0303 	and.w	r3, r3, #3
 80181b4:	2b03      	cmp	r3, #3
 80181b6:	d101      	bne.n	80181bc <follow_path+0x1e0>
 80181b8:	f045 0502 	orr.w	r5, r5, #2
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 80181bc:	f015 0f02 	tst.w	r5, #2
 80181c0:	d10a      	bne.n	80181d8 <follow_path+0x1fc>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80181c2:	9b00      	ldr	r3, [sp, #0]
 80181c4:	f003 0303 	and.w	r3, r3, #3
 80181c8:	2b01      	cmp	r3, #1
 80181ca:	bf08      	it	eq
 80181cc:	f045 0510 	orreq.w	r5, r5, #16
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80181d0:	2a04      	cmp	r2, #4
 80181d2:	bf08      	it	eq
 80181d4:	f045 0508 	orreq.w	r5, r5, #8
	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80181d8:	f886 502f 	strb.w	r5, [r6, #47]	@ 0x2f
			res = dir_find(dp);				/* Find an object with the segment name */
 80181dc:	4630      	mov	r0, r6
 80181de:	f7ff fa8b 	bl	80176f8 <dir_find>
			ns = dp->fn[NSFLAG];
 80181e2:	f896 202f 	ldrb.w	r2, [r6, #47]	@ 0x2f
			if (res != FR_OK) {				/* Failed to find the object */
 80181e6:	4601      	mov	r1, r0
 80181e8:	2800      	cmp	r0, #0
 80181ea:	d16a      	bne.n	80182c2 <follow_path+0x2e6>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80181ec:	f012 0f04 	tst.w	r2, #4
 80181f0:	f47f af15 	bne.w	801801e <follow_path+0x42>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80181f4:	79b3      	ldrb	r3, [r6, #6]
 80181f6:	f013 0f10 	tst.w	r3, #16
 80181fa:	d06b      	beq.n	80182d4 <follow_path+0x2f8>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80181fc:	9c01      	ldr	r4, [sp, #4]
 80181fe:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 8018202:	89a2      	ldrh	r2, [r4, #12]
 8018204:	6973      	ldr	r3, [r6, #20]
 8018206:	fbb3 f0f2 	udiv	r0, r3, r2
 801820a:	fb02 3310 	mls	r3, r2, r0, r3
 801820e:	4419      	add	r1, r3
 8018210:	4620      	mov	r0, r4
 8018212:	f7ff fed3 	bl	8017fbc <ld_clust>
 8018216:	60b0      	str	r0, [r6, #8]
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8018218:	6833      	ldr	r3, [r6, #0]
 801821a:	f8d3 b010 	ldr.w	fp, [r3, #16]
		w = p[si++];					/* Get a character */
 801821e:	f89a 0000 	ldrb.w	r0, [sl]
		if (w < ' ') break;				/* Break if end of the path name */
 8018222:	281f      	cmp	r0, #31
 8018224:	d95e      	bls.n	80182e4 <follow_path+0x308>
 8018226:	f1ab 0802 	sub.w	r8, fp, #2
 801822a:	4655      	mov	r5, sl
 801822c:	4657      	mov	r7, sl
		w = p[si++];					/* Get a character */
 801822e:	2401      	movs	r4, #1
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8018230:	46a1      	mov	r9, r4
 8018232:	e71a      	b.n	801806a <follow_path+0x8e>
				cf |= NS_LOSS | NS_LFN; break;
 8018234:	f045 0503 	orr.w	r5, r5, #3
	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8018238:	f896 3024 	ldrb.w	r3, [r6, #36]	@ 0x24
 801823c:	2be5      	cmp	r3, #229	@ 0xe5
 801823e:	d1b2      	bne.n	80181a6 <follow_path+0x1ca>
 8018240:	2305      	movs	r3, #5
 8018242:	f886 3024 	strb.w	r3, [r6, #36]	@ 0x24
 8018246:	e7aa      	b.n	801819e <follow_path+0x1c2>
			b <<= 2; continue;
 8018248:	9b00      	ldr	r3, [sp, #0]
 801824a:	009b      	lsls	r3, r3, #2
 801824c:	b2db      	uxtb	r3, r3
 801824e:	9300      	str	r3, [sp, #0]
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8018250:	4623      	mov	r3, r4
 8018252:	f04f 090b 	mov.w	r9, #11
 8018256:	f04f 0808 	mov.w	r8, #8
			b <<= 2; continue;
 801825a:	e766      	b.n	801812a <follow_path+0x14e>
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 801825c:	2100      	movs	r1, #0
 801825e:	f000 fb4b 	bl	80188f8 <ff_convert>
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8018262:	4603      	mov	r3, r0
 8018264:	b910      	cbnz	r0, 801826c <follow_path+0x290>
			cf |= NS_LFN;				/* Force create LFN entry */
 8018266:	f045 0502 	orr.w	r5, r5, #2
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 801826a:	e008      	b.n	801827e <follow_path+0x2a2>
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 801826c:	4a25      	ldr	r2, [pc, #148]	@ (8018304 <follow_path+0x328>)
 801826e:	4413      	add	r3, r2
 8018270:	f813 0c80 	ldrb.w	r0, [r3, #-128]
			cf |= NS_LFN;				/* Force create LFN entry */
 8018274:	f045 0502 	orr.w	r5, r5, #2
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8018278:	2800      	cmp	r0, #0
 801827a:	f47f af67 	bne.w	801814c <follow_path+0x170>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 801827e:	f045 0503 	orr.w	r5, r5, #3
 8018282:	205f      	movs	r0, #95	@ 0x5f
		dp->fn[i++] = (BYTE)w;
 8018284:	eb06 0308 	add.w	r3, r6, r8
 8018288:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 801828c:	463b      	mov	r3, r7
		dp->fn[i++] = (BYTE)w;
 801828e:	f108 0801 	add.w	r8, r8, #1
 8018292:	e74a      	b.n	801812a <follow_path+0x14e>
					b |= 2;
 8018294:	9b00      	ldr	r3, [sp, #0]
 8018296:	f043 0302 	orr.w	r3, r3, #2
 801829a:	9300      	str	r3, [sp, #0]
 801829c:	e7f2      	b.n	8018284 <follow_path+0x2a8>
	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 801829e:	2300      	movs	r3, #0
 80182a0:	9300      	str	r3, [sp, #0]
 80182a2:	f04f 0908 	mov.w	r9, #8
 80182a6:	e7cb      	b.n	8018240 <follow_path+0x264>
	if (ni == 8) b <<= 2;
 80182a8:	9b00      	ldr	r3, [sp, #0]
 80182aa:	009a      	lsls	r2, r3, #2
 80182ac:	b2d3      	uxtb	r3, r2
 80182ae:	9300      	str	r3, [sp, #0]
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 80182b0:	f002 020c 	and.w	r2, r2, #12
 80182b4:	2a0c      	cmp	r2, #12
 80182b6:	f43f af7f 	beq.w	80181b8 <follow_path+0x1dc>
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 80182ba:	f015 0f02 	tst.w	r5, #2
 80182be:	d087      	beq.n	80181d0 <follow_path+0x1f4>
 80182c0:	e78a      	b.n	80181d8 <follow_path+0x1fc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80182c2:	2804      	cmp	r0, #4
 80182c4:	f47f aeab 	bne.w	801801e <follow_path+0x42>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80182c8:	f012 0f04 	tst.w	r2, #4
 80182cc:	bf14      	ite	ne
 80182ce:	4601      	movne	r1, r0
 80182d0:	2105      	moveq	r1, #5
 80182d2:	e6a4      	b.n	801801e <follow_path+0x42>
				res = FR_NO_PATH; break;
 80182d4:	2105      	movs	r1, #5
 80182d6:	e6a2      	b.n	801801e <follow_path+0x42>
	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80182d8:	f896 3024 	ldrb.w	r3, [r6, #36]	@ 0x24
 80182dc:	2be5      	cmp	r3, #229	@ 0xe5
 80182de:	d0de      	beq.n	801829e <follow_path+0x2c2>
 80182e0:	2200      	movs	r2, #0
 80182e2:	e7ea      	b.n	80182ba <follow_path+0x2de>
	lfn[di] = 0;						/* LFN is created */
 80182e4:	2300      	movs	r3, #0
 80182e6:	f8ab 3000 	strh.w	r3, [fp]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 80182ea:	e002      	b.n	80182f2 <follow_path+0x316>
	lfn[di] = 0;						/* LFN is created */
 80182ec:	2300      	movs	r3, #0
 80182ee:	f8ab 3000 	strh.w	r3, [fp]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80182f2:	2106      	movs	r1, #6
	return res;
 80182f4:	e693      	b.n	801801e <follow_path+0x42>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80182f6:	2200      	movs	r2, #0
 80182f8:	e702      	b.n	8018100 <follow_path+0x124>
 80182fa:	bf00      	nop
 80182fc:	08025530 	.word	0x08025530
 8018300:	0802553c 	.word	0x0802553c
 8018304:	080257f8 	.word	0x080257f8

08018308 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8018308:	b570      	push	{r4, r5, r6, lr}
 801830a:	b084      	sub	sp, #16
 801830c:	9001      	str	r0, [sp, #4]
 801830e:	9100      	str	r1, [sp, #0]
 8018310:	4616      	mov	r6, r2
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8018312:	9103      	str	r1, [sp, #12]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8018314:	a803      	add	r0, sp, #12
 8018316:	f7fe fe5b 	bl	8016fd0 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 801831a:	1e04      	subs	r4, r0, #0
 801831c:	db18      	blt.n	8018350 <f_mount+0x48>
	cfs = FatFs[vol];					/* Pointer to fs object */
 801831e:	4b11      	ldr	r3, [pc, #68]	@ (8018364 <f_mount+0x5c>)
 8018320:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]

	if (cfs) {
 8018324:	b125      	cbz	r5, 8018330 <f_mount+0x28>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8018326:	4628      	mov	r0, r5
 8018328:	f7fe fe0a 	bl	8016f40 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801832c:	2300      	movs	r3, #0
 801832e:	702b      	strb	r3, [r5, #0]
	}

	if (fs) {
 8018330:	9b01      	ldr	r3, [sp, #4]
 8018332:	b18b      	cbz	r3, 8018358 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8018334:	2200      	movs	r2, #0
 8018336:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8018338:	4a0a      	ldr	r2, [pc, #40]	@ (8018364 <f_mount+0x5c>)
 801833a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 801833e:	2e01      	cmp	r6, #1
 8018340:	d108      	bne.n	8018354 <f_mount+0x4c>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8018342:	2200      	movs	r2, #0
 8018344:	a901      	add	r1, sp, #4
 8018346:	4668      	mov	r0, sp
 8018348:	f7ff fc64 	bl	8017c14 <find_volume>
	LEAVE_FF(fs, res);
}
 801834c:	b004      	add	sp, #16
 801834e:	bd70      	pop	{r4, r5, r6, pc}
	if (vol < 0) return FR_INVALID_DRIVE;
 8018350:	200b      	movs	r0, #11
 8018352:	e7fb      	b.n	801834c <f_mount+0x44>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8018354:	2000      	movs	r0, #0
 8018356:	e7f9      	b.n	801834c <f_mount+0x44>
	FatFs[vol] = fs;					/* Register new fs object */
 8018358:	2000      	movs	r0, #0
 801835a:	4b02      	ldr	r3, [pc, #8]	@ (8018364 <f_mount+0x5c>)
 801835c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8018360:	e7f4      	b.n	801834c <f_mount+0x44>
 8018362:	bf00      	nop
 8018364:	2400ba2c 	.word	0x2400ba2c

08018368 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8018368:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801836c:	b093      	sub	sp, #76	@ 0x4c
 801836e:	9101      	str	r1, [sp, #4]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8018370:	2800      	cmp	r0, #0
 8018372:	f000 8116 	beq.w	80185a2 <f_open+0x23a>
 8018376:	4614      	mov	r4, r2
 8018378:	4606      	mov	r6, r0

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 801837a:	f002 073f 	and.w	r7, r2, #63	@ 0x3f
	res = find_volume(&path, &fs, mode);
 801837e:	463a      	mov	r2, r7
 8018380:	a903      	add	r1, sp, #12
 8018382:	a801      	add	r0, sp, #4
 8018384:	f7ff fc46 	bl	8017c14 <find_volume>
	if (res == FR_OK) {
 8018388:	4605      	mov	r5, r0
 801838a:	b128      	cbz	r0, 8018398 <f_open+0x30>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 801838c:	2300      	movs	r3, #0
 801838e:	6033      	str	r3, [r6, #0]

	LEAVE_FF(fs, res);
}
 8018390:	4628      	mov	r0, r5
 8018392:	b013      	add	sp, #76	@ 0x4c
 8018394:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		dj.obj.fs = fs;
 8018398:	f8dd 800c 	ldr.w	r8, [sp, #12]
 801839c:	f8cd 8010 	str.w	r8, [sp, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 80183a0:	9901      	ldr	r1, [sp, #4]
 80183a2:	a804      	add	r0, sp, #16
 80183a4:	f7ff fe1a 	bl	8017fdc <follow_path>
		if (res == FR_OK) {
 80183a8:	4603      	mov	r3, r0
 80183aa:	2800      	cmp	r0, #0
 80183ac:	f040 80fe 	bne.w	80185ac <f_open+0x244>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80183b0:	f99d 303f 	ldrsb.w	r3, [sp, #63]	@ 0x3f
 80183b4:	2b00      	cmp	r3, #0
 80183b6:	f2c0 80ff 	blt.w	80185b8 <f_open+0x250>
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80183ba:	f014 0f3e 	tst.w	r4, #62	@ 0x3e
 80183be:	bf14      	ite	ne
 80183c0:	2101      	movne	r1, #1
 80183c2:	2100      	moveq	r1, #0
 80183c4:	a804      	add	r0, sp, #16
 80183c6:	f7fe fcf5 	bl	8016db4 <chk_lock>
 80183ca:	4603      	mov	r3, r0
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80183cc:	f014 0f1c 	tst.w	r4, #28
 80183d0:	d110      	bne.n	80183f4 <f_open+0x8c>
			if (res == FR_OK) {					/* Following succeeded */
 80183d2:	2800      	cmp	r0, #0
 80183d4:	f040 80e1 	bne.w	801859a <f_open+0x232>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80183d8:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80183dc:	f013 0f10 	tst.w	r3, #16
 80183e0:	f040 80dd 	bne.w	801859e <f_open+0x236>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80183e4:	f014 0f02 	tst.w	r4, #2
 80183e8:	d026      	beq.n	8018438 <f_open+0xd0>
 80183ea:	f013 0f01 	tst.w	r3, #1
 80183ee:	d023      	beq.n	8018438 <f_open+0xd0>
						res = FR_DENIED;
 80183f0:	2507      	movs	r5, #7
 80183f2:	e7cb      	b.n	801838c <f_open+0x24>
			if (res != FR_OK) {					/* No file, create new */
 80183f4:	b950      	cbnz	r0, 801840c <f_open+0xa4>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80183f6:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80183fa:	f013 0f11 	tst.w	r3, #17
 80183fe:	f040 80ca 	bne.w	8018596 <f_open+0x22e>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8018402:	f014 0f04 	tst.w	r4, #4
 8018406:	d014      	beq.n	8018432 <f_open+0xca>
 8018408:	2508      	movs	r5, #8
 801840a:	e7bf      	b.n	801838c <f_open+0x24>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 801840c:	2b04      	cmp	r3, #4
 801840e:	f040 80d5 	bne.w	80185bc <f_open+0x254>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8018412:	4b6b      	ldr	r3, [pc, #428]	@ (80185c0 <f_open+0x258>)
 8018414:	681b      	ldr	r3, [r3, #0]
 8018416:	b123      	cbz	r3, 8018422 <f_open+0xba>
 8018418:	4b69      	ldr	r3, [pc, #420]	@ (80185c0 <f_open+0x258>)
 801841a:	691b      	ldr	r3, [r3, #16]
 801841c:	b10b      	cbz	r3, 8018422 <f_open+0xba>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 801841e:	2512      	movs	r5, #18
 8018420:	e7b4      	b.n	801838c <f_open+0x24>
 8018422:	a804      	add	r0, sp, #16
 8018424:	f7ff fa44 	bl	80178b0 <dir_register>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8018428:	2800      	cmp	r0, #0
 801842a:	f040 80b2 	bne.w	8018592 <f_open+0x22a>
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 801842e:	f047 0708 	orr.w	r7, r7, #8
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8018432:	f017 0f08 	tst.w	r7, #8
 8018436:	d110      	bne.n	801845a <f_open+0xf2>
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8018438:	f8d8 3034 	ldr.w	r3, [r8, #52]	@ 0x34
 801843c:	6273      	str	r3, [r6, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 801843e:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8018440:	62b4      	str	r4, [r6, #40]	@ 0x28
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8018442:	2f01      	cmp	r7, #1
 8018444:	bf94      	ite	ls
 8018446:	2100      	movls	r1, #0
 8018448:	2101      	movhi	r1, #1
 801844a:	a804      	add	r0, sp, #16
 801844c:	f7fe fcf8 	bl	8016e40 <inc_lock>
 8018450:	6130      	str	r0, [r6, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8018452:	2800      	cmp	r0, #0
 8018454:	d13f      	bne.n	80184d6 <f_open+0x16e>
 8018456:	2502      	movs	r5, #2
 8018458:	e798      	b.n	801838c <f_open+0x24>
				dw = GET_FATTIME();
 801845a:	f7f8 fadf 	bl	8010a1c <get_fattime>
 801845e:	4681      	mov	r9, r0
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8018460:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8018462:	4601      	mov	r1, r0
 8018464:	f104 000e 	add.w	r0, r4, #14
 8018468:	f7fe fc8b 	bl	8016d82 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 801846c:	4649      	mov	r1, r9
 801846e:	f104 0016 	add.w	r0, r4, #22
 8018472:	f7fe fc86 	bl	8016d82 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8018476:	2320      	movs	r3, #32
 8018478:	72e3      	strb	r3, [r4, #11]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 801847a:	4621      	mov	r1, r4
 801847c:	4640      	mov	r0, r8
 801847e:	f7ff fd9d 	bl	8017fbc <ld_clust>
 8018482:	4681      	mov	r9, r0
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8018484:	2200      	movs	r2, #0
 8018486:	4621      	mov	r1, r4
 8018488:	4640      	mov	r0, r8
 801848a:	f7fe ff13 	bl	80172b4 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 801848e:	2100      	movs	r1, #0
 8018490:	f104 001c 	add.w	r0, r4, #28
 8018494:	f7fe fc75 	bl	8016d82 <st_dword>
					fs->wflag = 1;
 8018498:	2301      	movs	r3, #1
 801849a:	f888 3003 	strb.w	r3, [r8, #3]
					if (cl) {							/* Remove the cluster chain if exist */
 801849e:	f1b9 0f00 	cmp.w	r9, #0
 80184a2:	d102      	bne.n	80184aa <f_open+0x142>
				mode |= FA_MODIFIED;
 80184a4:	f047 0740 	orr.w	r7, r7, #64	@ 0x40
 80184a8:	e7c6      	b.n	8018438 <f_open+0xd0>
						dw = fs->winsect;
 80184aa:	f8d8 4034 	ldr.w	r4, [r8, #52]	@ 0x34
						res = remove_chain(&dj.obj, cl, 0);
 80184ae:	2200      	movs	r2, #0
 80184b0:	4649      	mov	r1, r9
 80184b2:	a804      	add	r0, sp, #16
 80184b4:	f7ff f84b 	bl	801754e <remove_chain>
						if (res == FR_OK) {
 80184b8:	b108      	cbz	r0, 80184be <f_open+0x156>
						res = remove_chain(&dj.obj, cl, 0);
 80184ba:	4605      	mov	r5, r0
 80184bc:	e766      	b.n	801838c <f_open+0x24>
							res = move_window(fs, dw);
 80184be:	4621      	mov	r1, r4
 80184c0:	4640      	mov	r0, r8
 80184c2:	f7fe fdfd 	bl	80170c0 <move_window>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80184c6:	f109 33ff 	add.w	r3, r9, #4294967295
 80184ca:	f8c8 3014 	str.w	r3, [r8, #20]
		if (res == FR_OK) {
 80184ce:	2800      	cmp	r0, #0
 80184d0:	d0e8      	beq.n	80184a4 <f_open+0x13c>
							res = move_window(fs, dw);
 80184d2:	4605      	mov	r5, r0
 80184d4:	e75a      	b.n	801838c <f_open+0x24>
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80184d6:	4621      	mov	r1, r4
 80184d8:	4640      	mov	r0, r8
 80184da:	f7ff fd6f 	bl	8017fbc <ld_clust>
 80184de:	60b0      	str	r0, [r6, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80184e0:	f104 001c 	add.w	r0, r4, #28
 80184e4:	f7fe fc42 	bl	8016d6c <ld_dword>
 80184e8:	60f0      	str	r0, [r6, #12]
			fp->cltbl = 0;			/* Disable fast seek mode */
 80184ea:	2100      	movs	r1, #0
 80184ec:	62f1      	str	r1, [r6, #44]	@ 0x2c
			fp->obj.fs = fs;	 	/* Validate the file object */
 80184ee:	f8c6 8000 	str.w	r8, [r6]
			fp->obj.id = fs->id;
 80184f2:	f8b8 3006 	ldrh.w	r3, [r8, #6]
 80184f6:	80b3      	strh	r3, [r6, #4]
			fp->flag = mode;		/* Set file access mode */
 80184f8:	7537      	strb	r7, [r6, #20]
			fp->err = 0;			/* Clear error flag */
 80184fa:	7571      	strb	r1, [r6, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80184fc:	6231      	str	r1, [r6, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80184fe:	61b1      	str	r1, [r6, #24]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8018500:	f106 0930 	add.w	r9, r6, #48	@ 0x30
 8018504:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8018508:	4648      	mov	r0, r9
 801850a:	f7fe fc4c 	bl	8016da6 <mem_set>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 801850e:	f017 0f20 	tst.w	r7, #32
 8018512:	f43f af3d 	beq.w	8018390 <f_open+0x28>
 8018516:	68f4      	ldr	r4, [r6, #12]
 8018518:	2c00      	cmp	r4, #0
 801851a:	f43f af39 	beq.w	8018390 <f_open+0x28>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 801851e:	61b4      	str	r4, [r6, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8018520:	f8b8 700a 	ldrh.w	r7, [r8, #10]
 8018524:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8018528:	fb03 f707 	mul.w	r7, r3, r7
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 801852c:	68b1      	ldr	r1, [r6, #8]
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801852e:	42bc      	cmp	r4, r7
 8018530:	d813      	bhi.n	801855a <f_open+0x1f2>
 8018532:	460b      	mov	r3, r1
				fp->clust = clst;
 8018534:	61f3      	str	r3, [r6, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8018536:	f8b8 700c 	ldrh.w	r7, [r8, #12]
 801853a:	fbb4 f3f7 	udiv	r3, r4, r7
 801853e:	fb07 4313 	mls	r3, r7, r3, r4
 8018542:	2b00      	cmp	r3, #0
 8018544:	f43f af24 	beq.w	8018390 <f_open+0x28>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8018548:	4640      	mov	r0, r8
 801854a:	f7fe fd0d 	bl	8016f68 <clust2sect>
 801854e:	b988      	cbnz	r0, 8018574 <f_open+0x20c>
						res = FR_INT_ERR;
 8018550:	2502      	movs	r5, #2
 8018552:	e71b      	b.n	801838c <f_open+0x24>
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8018554:	1be4      	subs	r4, r4, r7
 8018556:	42a7      	cmp	r7, r4
 8018558:	d20a      	bcs.n	8018570 <f_open+0x208>
					clst = get_fat(&fp->obj, clst);
 801855a:	4630      	mov	r0, r6
 801855c:	f7fe feb7 	bl	80172ce <get_fat>
 8018560:	4601      	mov	r1, r0
					if (clst <= 1) res = FR_INT_ERR;
 8018562:	2801      	cmp	r0, #1
 8018564:	d91f      	bls.n	80185a6 <f_open+0x23e>
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8018566:	f1b0 3fff 	cmp.w	r0, #4294967295
 801856a:	d1f3      	bne.n	8018554 <f_open+0x1ec>
 801856c:	2501      	movs	r5, #1
 801856e:	e01b      	b.n	80185a8 <f_open+0x240>
 8018570:	4603      	mov	r3, r0
 8018572:	e7df      	b.n	8018534 <f_open+0x1cc>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8018574:	fbb4 f2f7 	udiv	r2, r4, r7
 8018578:	4402      	add	r2, r0
 801857a:	6232      	str	r2, [r6, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 801857c:	2301      	movs	r3, #1
 801857e:	4649      	mov	r1, r9
 8018580:	f898 0001 	ldrb.w	r0, [r8, #1]
 8018584:	f7fe fbc8 	bl	8016d18 <disk_read>
 8018588:	2800      	cmp	r0, #0
 801858a:	f43f af01 	beq.w	8018390 <f_open+0x28>
 801858e:	2501      	movs	r5, #1
 8018590:	e6fc      	b.n	801838c <f_open+0x24>
 8018592:	4605      	mov	r5, r0
 8018594:	e6fa      	b.n	801838c <f_open+0x24>
					res = FR_DENIED;
 8018596:	2507      	movs	r5, #7
 8018598:	e6f8      	b.n	801838c <f_open+0x24>
 801859a:	4605      	mov	r5, r0
 801859c:	e6f6      	b.n	801838c <f_open+0x24>
					res = FR_NO_FILE;
 801859e:	2504      	movs	r5, #4
 80185a0:	e6f4      	b.n	801838c <f_open+0x24>
	if (!fp) return FR_INVALID_OBJECT;
 80185a2:	2509      	movs	r5, #9
 80185a4:	e6f4      	b.n	8018390 <f_open+0x28>
					if (clst <= 1) res = FR_INT_ERR;
 80185a6:	2502      	movs	r5, #2
				fp->clust = clst;
 80185a8:	61f1      	str	r1, [r6, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80185aa:	e6ef      	b.n	801838c <f_open+0x24>
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80185ac:	f014 0f1c 	tst.w	r4, #28
 80185b0:	f47f af2c 	bne.w	801840c <f_open+0xa4>
		res = follow_path(&dj, path);	/* Follow the file path */
 80185b4:	4605      	mov	r5, r0
 80185b6:	e6e9      	b.n	801838c <f_open+0x24>
				res = FR_INVALID_NAME;
 80185b8:	2506      	movs	r5, #6
 80185ba:	e6e7      	b.n	801838c <f_open+0x24>
 80185bc:	461d      	mov	r5, r3
 80185be:	e6e5      	b.n	801838c <f_open+0x24>
 80185c0:	2400ba08 	.word	0x2400ba08

080185c4 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 80185c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80185c8:	b087      	sub	sp, #28
 80185ca:	4604      	mov	r4, r0
 80185cc:	460f      	mov	r7, r1
 80185ce:	4693      	mov	fp, r2
 80185d0:	4698      	mov	r8, r3
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;


	*br = 0;	/* Clear read byte counter */
 80185d2:	2300      	movs	r3, #0
 80185d4:	f8c8 3000 	str.w	r3, [r8]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80185d8:	a905      	add	r1, sp, #20
 80185da:	f7fe fd21 	bl	8017020 <validate>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80185de:	4681      	mov	r9, r0
 80185e0:	2800      	cmp	r0, #0
 80185e2:	f040 80b4 	bne.w	801874e <f_read+0x18a>
 80185e6:	f894 9015 	ldrb.w	r9, [r4, #21]
 80185ea:	f1b9 0f00 	cmp.w	r9, #0
 80185ee:	f040 80ae 	bne.w	801874e <f_read+0x18a>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80185f2:	7d23      	ldrb	r3, [r4, #20]
 80185f4:	f013 0a01 	ands.w	sl, r3, #1
 80185f8:	f000 80c8 	beq.w	801878c <f_read+0x1c8>
	remain = fp->obj.objsize - fp->fptr;
 80185fc:	68e2      	ldr	r2, [r4, #12]
 80185fe:	69a3      	ldr	r3, [r4, #24]
 8018600:	1ad2      	subs	r2, r2, r3
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8018602:	4593      	cmp	fp, r2
 8018604:	bf28      	it	cs
 8018606:	4693      	movcs	fp, r2

	for ( ;  btr;								/* Repeat until all data read */
 8018608:	f1bb 0f00 	cmp.w	fp, #0
 801860c:	f000 809f 	beq.w	801874e <f_read+0x18a>
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8018610:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8018614:	9301      	str	r3, [sp, #4]
 8018616:	f8cd a008 	str.w	sl, [sp, #8]
 801861a:	f8cd 900c 	str.w	r9, [sp, #12]
 801861e:	46ba      	mov	sl, r7
 8018620:	e05b      	b.n	80186da <f_read+0x116>
					if (fp->cltbl) {
 8018622:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8018624:	b11b      	cbz	r3, 801862e <f_read+0x6a>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8018626:	4620      	mov	r0, r4
 8018628:	f7fe fcaa 	bl	8016f80 <clmt_clust>
 801862c:	e067      	b.n	80186fe <f_read+0x13a>
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 801862e:	69e1      	ldr	r1, [r4, #28]
 8018630:	4620      	mov	r0, r4
 8018632:	f7fe fe4c 	bl	80172ce <get_fat>
 8018636:	e062      	b.n	80186fe <f_read+0x13a>
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8018638:	f04f 0902 	mov.w	r9, #2
 801863c:	f884 9015 	strb.w	r9, [r4, #21]
 8018640:	e085      	b.n	801874e <f_read+0x18a>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8018642:	f8dd a008 	ldr.w	sl, [sp, #8]
 8018646:	2301      	movs	r3, #1
 8018648:	7563      	strb	r3, [r4, #21]
 801864a:	46d1      	mov	r9, sl
 801864c:	e07f      	b.n	801874e <f_read+0x18a>
			if (!sect) ABORT(fs, FR_INT_ERR);
 801864e:	f04f 0902 	mov.w	r9, #2
 8018652:	f884 9015 	strb.w	r9, [r4, #21]
 8018656:	e07a      	b.n	801874e <f_read+0x18a>
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8018658:	f994 3014 	ldrsb.w	r3, [r4, #20]
 801865c:	2b00      	cmp	r3, #0
 801865e:	db03      	blt.n	8018668 <f_read+0xa4>
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8018660:	89ad      	ldrh	r5, [r5, #12]
 8018662:	fb09 f505 	mul.w	r5, r9, r5
				continue;
 8018666:	e02c      	b.n	80186c2 <f_read+0xfe>
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8018668:	6a23      	ldr	r3, [r4, #32]
 801866a:	1bdb      	subs	r3, r3, r7
 801866c:	454b      	cmp	r3, r9
 801866e:	d2f7      	bcs.n	8018660 <f_read+0x9c>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8018670:	89aa      	ldrh	r2, [r5, #12]
 8018672:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8018676:	fb02 a003 	mla	r0, r2, r3, sl
 801867a:	f7fe fb8a 	bl	8016d92 <mem_cpy>
 801867e:	e7ef      	b.n	8018660 <f_read+0x9c>
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8018680:	6a22      	ldr	r2, [r4, #32]
 8018682:	42ba      	cmp	r2, r7
 8018684:	d00c      	beq.n	80186a0 <f_read+0xdc>
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8018686:	f994 3014 	ldrsb.w	r3, [r4, #20]
 801868a:	2b00      	cmp	r3, #0
 801868c:	db63      	blt.n	8018756 <f_read+0x192>
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 801868e:	2301      	movs	r3, #1
 8018690:	463a      	mov	r2, r7
 8018692:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8018696:	7868      	ldrb	r0, [r5, #1]
 8018698:	f7fe fb3e 	bl	8016d18 <disk_read>
 801869c:	2800      	cmp	r0, #0
 801869e:	d16c      	bne.n	801877a <f_read+0x1b6>
			fp->sect = sect;
 80186a0:	6227      	str	r7, [r4, #32]
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80186a2:	89ad      	ldrh	r5, [r5, #12]
 80186a4:	69a1      	ldr	r1, [r4, #24]
 80186a6:	fbb1 f3f5 	udiv	r3, r1, r5
 80186aa:	fb05 1113 	mls	r1, r5, r3, r1
 80186ae:	1a6d      	subs	r5, r5, r1
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80186b0:	455d      	cmp	r5, fp
 80186b2:	bf28      	it	cs
 80186b4:	465d      	movcs	r5, fp
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80186b6:	462a      	mov	r2, r5
 80186b8:	9b01      	ldr	r3, [sp, #4]
 80186ba:	4419      	add	r1, r3
 80186bc:	4650      	mov	r0, sl
 80186be:	f7fe fb68 	bl	8016d92 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80186c2:	44aa      	add	sl, r5
 80186c4:	69a3      	ldr	r3, [r4, #24]
 80186c6:	442b      	add	r3, r5
 80186c8:	61a3      	str	r3, [r4, #24]
 80186ca:	f8d8 3000 	ldr.w	r3, [r8]
 80186ce:	442b      	add	r3, r5
 80186d0:	f8c8 3000 	str.w	r3, [r8]
	for ( ;  btr;								/* Repeat until all data read */
 80186d4:	ebbb 0b05 	subs.w	fp, fp, r5
 80186d8:	d055      	beq.n	8018786 <f_read+0x1c2>
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80186da:	69a1      	ldr	r1, [r4, #24]
 80186dc:	9d05      	ldr	r5, [sp, #20]
 80186de:	89ab      	ldrh	r3, [r5, #12]
 80186e0:	fbb1 f2f3 	udiv	r2, r1, r3
 80186e4:	fb03 1212 	mls	r2, r3, r2, r1
 80186e8:	2a00      	cmp	r2, #0
 80186ea:	d1da      	bne.n	80186a2 <f_read+0xde>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80186ec:	896e      	ldrh	r6, [r5, #10]
 80186ee:	3e01      	subs	r6, #1
 80186f0:	fbb1 f3f3 	udiv	r3, r1, r3
			if (csect == 0) {					/* On the cluster boundary? */
 80186f4:	401e      	ands	r6, r3
 80186f6:	d108      	bne.n	801870a <f_read+0x146>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80186f8:	2900      	cmp	r1, #0
 80186fa:	d192      	bne.n	8018622 <f_read+0x5e>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 80186fc:	68a0      	ldr	r0, [r4, #8]
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80186fe:	2801      	cmp	r0, #1
 8018700:	d99a      	bls.n	8018638 <f_read+0x74>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8018702:	f1b0 3fff 	cmp.w	r0, #4294967295
 8018706:	d09c      	beq.n	8018642 <f_read+0x7e>
				fp->clust = clst;				/* Update current cluster */
 8018708:	61e0      	str	r0, [r4, #28]
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801870a:	69e1      	ldr	r1, [r4, #28]
 801870c:	4628      	mov	r0, r5
 801870e:	f7fe fc2b 	bl	8016f68 <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 8018712:	4607      	mov	r7, r0
 8018714:	2800      	cmp	r0, #0
 8018716:	d09a      	beq.n	801864e <f_read+0x8a>
			sect += csect;
 8018718:	4437      	add	r7, r6
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 801871a:	f8b5 900c 	ldrh.w	r9, [r5, #12]
			if (cc) {							/* Read maximum contiguous sectors directly */
 801871e:	45d9      	cmp	r9, fp
 8018720:	d8ae      	bhi.n	8018680 <f_read+0xbc>
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8018722:	fbbb f9f9 	udiv	r9, fp, r9
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8018726:	896b      	ldrh	r3, [r5, #10]
 8018728:	eb06 0209 	add.w	r2, r6, r9
 801872c:	429a      	cmp	r2, r3
					cc = fs->csize - csect;
 801872e:	bf88      	it	hi
 8018730:	eba3 0906 	subhi.w	r9, r3, r6
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8018734:	464b      	mov	r3, r9
 8018736:	463a      	mov	r2, r7
 8018738:	4651      	mov	r1, sl
 801873a:	7868      	ldrb	r0, [r5, #1]
 801873c:	f7fe faec 	bl	8016d18 <disk_read>
 8018740:	2800      	cmp	r0, #0
 8018742:	d089      	beq.n	8018658 <f_read+0x94>
 8018744:	f8dd a008 	ldr.w	sl, [sp, #8]
 8018748:	2301      	movs	r3, #1
 801874a:	7563      	strb	r3, [r4, #21]
 801874c:	46d1      	mov	r9, sl
#endif
	}

	LEAVE_FF(fs, FR_OK);
}
 801874e:	4648      	mov	r0, r9
 8018750:	b007      	add	sp, #28
 8018752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8018756:	2301      	movs	r3, #1
 8018758:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 801875c:	7868      	ldrb	r0, [r5, #1]
 801875e:	f7fe fae9 	bl	8016d34 <disk_write>
 8018762:	b920      	cbnz	r0, 801876e <f_read+0x1aa>
					fp->flag &= (BYTE)~FA_DIRTY;
 8018764:	7d23      	ldrb	r3, [r4, #20]
 8018766:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801876a:	7523      	strb	r3, [r4, #20]
 801876c:	e78f      	b.n	801868e <f_read+0xca>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801876e:	f8dd a008 	ldr.w	sl, [sp, #8]
 8018772:	2301      	movs	r3, #1
 8018774:	7563      	strb	r3, [r4, #21]
 8018776:	46d1      	mov	r9, sl
 8018778:	e7e9      	b.n	801874e <f_read+0x18a>
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 801877a:	f8dd a008 	ldr.w	sl, [sp, #8]
 801877e:	2301      	movs	r3, #1
 8018780:	7563      	strb	r3, [r4, #21]
 8018782:	46d1      	mov	r9, sl
 8018784:	e7e3      	b.n	801874e <f_read+0x18a>
 8018786:	f8dd 900c 	ldr.w	r9, [sp, #12]
 801878a:	e7e0      	b.n	801874e <f_read+0x18a>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 801878c:	f04f 0907 	mov.w	r9, #7
 8018790:	e7dd      	b.n	801874e <f_read+0x18a>

08018792 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8018792:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018794:	b083      	sub	sp, #12
 8018796:	4604      	mov	r4, r0
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8018798:	a901      	add	r1, sp, #4
 801879a:	f7fe fc41 	bl	8017020 <validate>
	if (res == FR_OK) {
 801879e:	b978      	cbnz	r0, 80187c0 <f_sync+0x2e>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80187a0:	7d23      	ldrb	r3, [r4, #20]
 80187a2:	f013 0040 	ands.w	r0, r3, #64	@ 0x40
 80187a6:	d00b      	beq.n	80187c0 <f_sync+0x2e>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80187a8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80187ac:	d10a      	bne.n	80187c4 <f_sync+0x32>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
				fp->flag &= (BYTE)~FA_DIRTY;
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80187ae:	f7f8 f935 	bl	8010a1c <get_fattime>
 80187b2:	4605      	mov	r5, r0
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80187b4:	9e01      	ldr	r6, [sp, #4]
 80187b6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80187b8:	4630      	mov	r0, r6
 80187ba:	f7fe fc81 	bl	80170c0 <move_window>
				if (res == FR_OK) {
 80187be:	b178      	cbz	r0, 80187e0 <f_sync+0x4e>
			}
		}
	}

	LEAVE_FF(fs, res);
}
 80187c0:	b003      	add	sp, #12
 80187c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80187c4:	2301      	movs	r3, #1
 80187c6:	6a22      	ldr	r2, [r4, #32]
 80187c8:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 80187cc:	9801      	ldr	r0, [sp, #4]
 80187ce:	7840      	ldrb	r0, [r0, #1]
 80187d0:	f7fe fab0 	bl	8016d34 <disk_write>
 80187d4:	bb28      	cbnz	r0, 8018822 <f_sync+0x90>
				fp->flag &= (BYTE)~FA_DIRTY;
 80187d6:	7d23      	ldrb	r3, [r4, #20]
 80187d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80187dc:	7523      	strb	r3, [r4, #20]
 80187de:	e7e6      	b.n	80187ae <f_sync+0x1c>
					dir = fp->dir_ptr;
 80187e0:	6aa7      	ldr	r7, [r4, #40]	@ 0x28
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80187e2:	7afb      	ldrb	r3, [r7, #11]
 80187e4:	f043 0320 	orr.w	r3, r3, #32
 80187e8:	72fb      	strb	r3, [r7, #11]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80187ea:	68a2      	ldr	r2, [r4, #8]
 80187ec:	4639      	mov	r1, r7
 80187ee:	6820      	ldr	r0, [r4, #0]
 80187f0:	f7fe fd60 	bl	80172b4 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80187f4:	68e1      	ldr	r1, [r4, #12]
 80187f6:	f107 001c 	add.w	r0, r7, #28
 80187fa:	f7fe fac2 	bl	8016d82 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80187fe:	4629      	mov	r1, r5
 8018800:	f107 0016 	add.w	r0, r7, #22
 8018804:	f7fe fabd 	bl	8016d82 <st_dword>
	*ptr++ = (BYTE)val; val >>= 8;
 8018808:	2300      	movs	r3, #0
 801880a:	74bb      	strb	r3, [r7, #18]
	*ptr++ = (BYTE)val;
 801880c:	74fb      	strb	r3, [r7, #19]
					fs->wflag = 1;
 801880e:	2301      	movs	r3, #1
 8018810:	70f3      	strb	r3, [r6, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8018812:	4630      	mov	r0, r6
 8018814:	f7fe fc6e 	bl	80170f4 <sync_fs>
					fp->flag &= (BYTE)~FA_MODIFIED;
 8018818:	7d23      	ldrb	r3, [r4, #20]
 801881a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801881e:	7523      	strb	r3, [r4, #20]
 8018820:	e7ce      	b.n	80187c0 <f_sync+0x2e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8018822:	2001      	movs	r0, #1
 8018824:	e7cc      	b.n	80187c0 <f_sync+0x2e>

08018826 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8018826:	b510      	push	{r4, lr}
 8018828:	b082      	sub	sp, #8
 801882a:	4604      	mov	r4, r0
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801882c:	f7ff ffb1 	bl	8018792 <f_sync>
	if (res == FR_OK)
 8018830:	b108      	cbz	r0, 8018836 <f_close+0x10>
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 8018832:	b002      	add	sp, #8
 8018834:	bd10      	pop	{r4, pc}
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8018836:	a901      	add	r1, sp, #4
 8018838:	4620      	mov	r0, r4
 801883a:	f7fe fbf1 	bl	8017020 <validate>
		if (res == FR_OK) {
 801883e:	2800      	cmp	r0, #0
 8018840:	d1f7      	bne.n	8018832 <f_close+0xc>
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8018842:	6920      	ldr	r0, [r4, #16]
 8018844:	f7fe fb5a 	bl	8016efc <dec_lock>
			if (res == FR_OK)
 8018848:	2800      	cmp	r0, #0
 801884a:	d1f2      	bne.n	8018832 <f_close+0xc>
				fp->obj.fs = 0;			/* Invalidate file object */
 801884c:	6020      	str	r0, [r4, #0]
 801884e:	e7f0      	b.n	8018832 <f_close+0xc>

08018850 <FATFS_LinkDriverEx>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 8018850:	4b13      	ldr	r3, [pc, #76]	@ (80188a0 <FATFS_LinkDriverEx+0x50>)
 8018852:	7a5b      	ldrb	r3, [r3, #9]
 8018854:	bb13      	cbnz	r3, 801889c <FATFS_LinkDriverEx+0x4c>
{
 8018856:	b510      	push	{r4, lr}
 8018858:	4604      	mov	r4, r0
 801885a:	f003 00ff 	and.w	r0, r3, #255	@ 0xff
  {
    disk.is_initialized[disk.nbr] = 0;
 801885e:	4b10      	ldr	r3, [pc, #64]	@ (80188a0 <FATFS_LinkDriverEx+0x50>)
 8018860:	f893 c009 	ldrb.w	ip, [r3, #9]
 8018864:	fa5f fc8c 	uxtb.w	ip, ip
 8018868:	f04f 0e00 	mov.w	lr, #0
 801886c:	f803 e00c 	strb.w	lr, [r3, ip]
    disk.drv[disk.nbr] = drv;
 8018870:	f893 c009 	ldrb.w	ip, [r3, #9]
 8018874:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
 8018878:	f8cc 4004 	str.w	r4, [ip, #4]
    disk.lun[disk.nbr] = lun;
 801887c:	7a5c      	ldrb	r4, [r3, #9]
 801887e:	441c      	add	r4, r3
 8018880:	7222      	strb	r2, [r4, #8]
    DiskNum = disk.nbr++;
 8018882:	7a5a      	ldrb	r2, [r3, #9]
 8018884:	1c54      	adds	r4, r2, #1
 8018886:	b2e4      	uxtb	r4, r4
 8018888:	725c      	strb	r4, [r3, #9]
    path[0] = DiskNum + '0';
 801888a:	3230      	adds	r2, #48	@ 0x30
 801888c:	700a      	strb	r2, [r1, #0]
    path[1] = ':';
 801888e:	233a      	movs	r3, #58	@ 0x3a
 8018890:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 8018892:	232f      	movs	r3, #47	@ 0x2f
 8018894:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 8018896:	f881 e003 	strb.w	lr, [r1, #3]
    ret = 0;
  }

  return ret;
}
 801889a:	bd10      	pop	{r4, pc}
  uint8_t ret = 1;
 801889c:	2001      	movs	r0, #1
}
 801889e:	4770      	bx	lr
 80188a0:	2400ba30 	.word	0x2400ba30

080188a4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80188a4:	b508      	push	{r3, lr}
  return FATFS_LinkDriverEx(drv, path, 0);
 80188a6:	2200      	movs	r2, #0
 80188a8:	f7ff ffd2 	bl	8018850 <FATFS_LinkDriverEx>
}
 80188ac:	bd08      	pop	{r3, pc}
	...

080188b0 <FATFS_UnLinkDriverEx>:
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{
  uint8_t DiskNum = 0;
  uint8_t ret = 1;

  if(disk.nbr >= 1)
 80188b0:	4b0d      	ldr	r3, [pc, #52]	@ (80188e8 <FATFS_UnLinkDriverEx+0x38>)
 80188b2:	7a5b      	ldrb	r3, [r3, #9]
 80188b4:	b19b      	cbz	r3, 80188de <FATFS_UnLinkDriverEx+0x2e>
  {
    DiskNum = path[0] - '0';
 80188b6:	7803      	ldrb	r3, [r0, #0]
 80188b8:	3b30      	subs	r3, #48	@ 0x30
    if(disk.drv[DiskNum] != 0)
 80188ba:	b2db      	uxtb	r3, r3
 80188bc:	4a0a      	ldr	r2, [pc, #40]	@ (80188e8 <FATFS_UnLinkDriverEx+0x38>)
 80188be:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80188c2:	6852      	ldr	r2, [r2, #4]
 80188c4:	b16a      	cbz	r2, 80188e2 <FATFS_UnLinkDriverEx+0x32>
    {
      disk.drv[DiskNum] = 0;
 80188c6:	4a08      	ldr	r2, [pc, #32]	@ (80188e8 <FATFS_UnLinkDriverEx+0x38>)
 80188c8:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 80188cc:	2000      	movs	r0, #0
 80188ce:	6048      	str	r0, [r1, #4]
      disk.lun[DiskNum] = 0;
 80188d0:	4413      	add	r3, r2
 80188d2:	7218      	strb	r0, [r3, #8]
      disk.nbr--;
 80188d4:	7a53      	ldrb	r3, [r2, #9]
 80188d6:	3b01      	subs	r3, #1
 80188d8:	b2db      	uxtb	r3, r3
 80188da:	7253      	strb	r3, [r2, #9]
      ret = 0;
 80188dc:	4770      	bx	lr
  uint8_t ret = 1;
 80188de:	2001      	movs	r0, #1
 80188e0:	4770      	bx	lr
 80188e2:	2001      	movs	r0, #1
    }
  }

  return ret;
}
 80188e4:	4770      	bx	lr
 80188e6:	bf00      	nop
 80188e8:	2400ba30 	.word	0x2400ba30

080188ec <FATFS_UnLinkDriver>:
  *         drivers.
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriver(char *path)
{
 80188ec:	b508      	push	{r3, lr}
  return FATFS_UnLinkDriverEx(path, 0);
 80188ee:	2100      	movs	r1, #0
 80188f0:	f7ff ffde 	bl	80188b0 <FATFS_UnLinkDriverEx>
}
 80188f4:	bd08      	pop	{r3, pc}
	...

080188f8 <ff_convert>:
)
{
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 80188f8:	287f      	cmp	r0, #127	@ 0x7f
 80188fa:	d916      	bls.n	801892a <ff_convert+0x32>
		c = chr;

	} else {
		if (dir) {		/* OEM code to Unicode */
 80188fc:	b131      	cbz	r1, 801890c <ff_convert+0x14>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 80188fe:	28ff      	cmp	r0, #255	@ 0xff
 8018900:	d812      	bhi.n	8018928 <ff_convert+0x30>
 8018902:	3880      	subs	r0, #128	@ 0x80
 8018904:	4b09      	ldr	r3, [pc, #36]	@ (801892c <ff_convert+0x34>)
 8018906:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 801890a:	4770      	bx	lr
 801890c:	4a07      	ldr	r2, [pc, #28]	@ (801892c <ff_convert+0x34>)

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 801890e:	2300      	movs	r3, #0
				if (chr == Tbl[c]) break;
 8018910:	f832 1b02 	ldrh.w	r1, [r2], #2
 8018914:	4281      	cmp	r1, r0
 8018916:	d003      	beq.n	8018920 <ff_convert+0x28>
			for (c = 0; c < 0x80; c++) {
 8018918:	3301      	adds	r3, #1
 801891a:	b29b      	uxth	r3, r3
 801891c:	2b80      	cmp	r3, #128	@ 0x80
 801891e:	d1f7      	bne.n	8018910 <ff_convert+0x18>
			}
			c = (c + 0x80) & 0xFF;
 8018920:	f103 0080 	add.w	r0, r3, #128	@ 0x80
 8018924:	b2c0      	uxtb	r0, r0
 8018926:	4770      	bx	lr
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8018928:	2000      	movs	r0, #0
		}
	}

	return c;
}
 801892a:	4770      	bx	lr
 801892c:	08025b28 	.word	0x08025b28

08018930 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8018930:	b530      	push	{r4, r5, lr}
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8018932:	4b23      	ldr	r3, [pc, #140]	@ (80189c0 <ff_wtoupper+0x90>)
 8018934:	4a23      	ldr	r2, [pc, #140]	@ (80189c4 <ff_wtoupper+0x94>)
 8018936:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 801893a:	bf38      	it	cc
 801893c:	4613      	movcc	r3, r2
	for (;;) {
		bc = *p++;								/* Get block base */
		if (!bc || chr < bc) break;
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
		if (chr < bc + nc) {	/* In the block? */
 801893e:	4605      	mov	r5, r0
 8018940:	3304      	adds	r3, #4
		bc = *p++;								/* Get block base */
 8018942:	469e      	mov	lr, r3
 8018944:	f833 1c04 	ldrh.w	r1, [r3, #-4]
		if (!bc || chr < bc) break;
 8018948:	1e4a      	subs	r2, r1, #1
 801894a:	b292      	uxth	r2, r2
 801894c:	4290      	cmp	r0, r2
 801894e:	d919      	bls.n	8018984 <ff_wtoupper+0x54>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8018950:	f833 2c02 	ldrh.w	r2, [r3, #-2]
 8018954:	0a14      	lsrs	r4, r2, #8
 8018956:	b2d2      	uxtb	r2, r2
		if (chr < bc + nc) {	/* In the block? */
 8018958:	eb02 0c01 	add.w	ip, r2, r1
 801895c:	4560      	cmp	r0, ip
 801895e:	db05      	blt.n	801896c <ff_wtoupper+0x3c>
			case 7: chr -= 80; break;				/* Shift -80 */
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
			}
			break;
		}
		if (!cmd) p += nc;
 8018960:	3304      	adds	r3, #4
 8018962:	2c00      	cmp	r4, #0
 8018964:	d1ed      	bne.n	8018942 <ff_wtoupper+0x12>
 8018966:	eb0e 0342 	add.w	r3, lr, r2, lsl #1
 801896a:	e7e9      	b.n	8018940 <ff_wtoupper+0x10>
			switch (cmd) {
 801896c:	2c08      	cmp	r4, #8
 801896e:	d809      	bhi.n	8018984 <ff_wtoupper+0x54>
 8018970:	e8df f004 	tbb	[pc, r4]
 8018974:	120f0905 	.word	0x120f0905
 8018978:	1e1b1815 	.word	0x1e1b1815
 801897c:	21          	.byte	0x21
 801897d:	00          	.byte	0x00
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 801897e:	1a6d      	subs	r5, r5, r1
 8018980:	f83e 0015 	ldrh.w	r0, [lr, r5, lsl #1]
	}

	return chr;
}
 8018984:	bd30      	pop	{r4, r5, pc}
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8018986:	1a43      	subs	r3, r0, r1
 8018988:	f003 0301 	and.w	r3, r3, #1
 801898c:	1ac3      	subs	r3, r0, r3
 801898e:	b298      	uxth	r0, r3
 8018990:	e7f8      	b.n	8018984 <ff_wtoupper+0x54>
			case 2: chr -= 16; break;				/* Shift -16 */
 8018992:	3810      	subs	r0, #16
 8018994:	b280      	uxth	r0, r0
 8018996:	e7f5      	b.n	8018984 <ff_wtoupper+0x54>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8018998:	3820      	subs	r0, #32
 801899a:	b280      	uxth	r0, r0
 801899c:	e7f2      	b.n	8018984 <ff_wtoupper+0x54>
			case 4:	chr -= 48; break;				/* Shift -48 */
 801899e:	3830      	subs	r0, #48	@ 0x30
 80189a0:	b280      	uxth	r0, r0
 80189a2:	e7ef      	b.n	8018984 <ff_wtoupper+0x54>
			case 5:	chr -= 26; break;				/* Shift -26 */
 80189a4:	381a      	subs	r0, #26
 80189a6:	b280      	uxth	r0, r0
 80189a8:	e7ec      	b.n	8018984 <ff_wtoupper+0x54>
			case 6:	chr += 8; break;				/* Shift +8 */
 80189aa:	3008      	adds	r0, #8
 80189ac:	b280      	uxth	r0, r0
 80189ae:	e7e9      	b.n	8018984 <ff_wtoupper+0x54>
			case 7: chr -= 80; break;				/* Shift -80 */
 80189b0:	3850      	subs	r0, #80	@ 0x50
 80189b2:	b280      	uxth	r0, r0
 80189b4:	e7e6      	b.n	8018984 <ff_wtoupper+0x54>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80189b6:	f5a0 50e3 	sub.w	r0, r0, #7264	@ 0x1c60
 80189ba:	b280      	uxth	r0, r0
 80189bc:	e7e2      	b.n	8018984 <ff_wtoupper+0x54>
 80189be:	bf00      	nop
 80189c0:	08025878 	.word	0x08025878
 80189c4:	08025934 	.word	0x08025934

080189c8 <v_RGB_Enable_Duty>:

#define RGB_DUTY_VAL	10
int i_rgb_duty_en;

void v_RGB_Enable_Duty(){
	i_rgb_duty_en = 1;
 80189c8:	4b01      	ldr	r3, [pc, #4]	@ (80189d0 <v_RGB_Enable_Duty+0x8>)
 80189ca:	2201      	movs	r2, #1
 80189cc:	601a      	str	r2, [r3, #0]
}
 80189ce:	4770      	bx	lr
 80189d0:	2400ba48 	.word	0x2400ba48

080189d4 <v_RGB_Disable_Duty>:

void v_RGB_Disable_Duty(){
	i_rgb_duty_en = 0;
 80189d4:	4b01      	ldr	r3, [pc, #4]	@ (80189dc <v_RGB_Disable_Duty+0x8>)
 80189d6:	2200      	movs	r2, #0
 80189d8:	601a      	str	r2, [r3, #0]
}
 80189da:	4770      	bx	lr
 80189dc:	2400ba48 	.word	0x2400ba48

080189e0 <v_RGB_Done_Handler>:
/*
 *
 * note
 * - 100ms tick
 */
void v_RGB_Done_Handler(){
 80189e0:	b508      	push	{r3, lr}
	static int act, on;
	static uint32_t tick;
	if(tick < 99){
 80189e2:	4b20      	ldr	r3, [pc, #128]	@ (8018a64 <v_RGB_Done_Handler+0x84>)
 80189e4:	681b      	ldr	r3, [r3, #0]
 80189e6:	2b62      	cmp	r3, #98	@ 0x62
 80189e8:	d80d      	bhi.n	8018a06 <v_RGB_Done_Handler+0x26>
		++tick;
 80189ea:	3301      	adds	r3, #1
 80189ec:	4a1d      	ldr	r2, [pc, #116]	@ (8018a64 <v_RGB_Done_Handler+0x84>)
 80189ee:	6013      	str	r3, [r2, #0]
	else{
		tick = 0;
		act = 1;
		on = 1;
	}
	if(on && tick >= RGB_DUTY_VAL){
 80189f0:	4b1d      	ldr	r3, [pc, #116]	@ (8018a68 <v_RGB_Done_Handler+0x88>)
 80189f2:	681b      	ldr	r3, [r3, #0]
 80189f4:	b983      	cbnz	r3, 8018a18 <v_RGB_Done_Handler+0x38>
		act = 1;
		on = 0;
	}

	if(i_rgb_duty_en){
 80189f6:	4b1d      	ldr	r3, [pc, #116]	@ (8018a6c <v_RGB_Done_Handler+0x8c>)
 80189f8:	681b      	ldr	r3, [r3, #0]
 80189fa:	2b00      	cmp	r3, #0
 80189fc:	d02b      	beq.n	8018a56 <v_RGB_Done_Handler+0x76>
		if(act){
 80189fe:	4b1c      	ldr	r3, [pc, #112]	@ (8018a70 <v_RGB_Done_Handler+0x90>)
 8018a00:	681b      	ldr	r3, [r3, #0]
 8018a02:	b9b3      	cbnz	r3, 8018a32 <v_RGB_Done_Handler+0x52>
		}
	}
	else{
		v_Tim4_Ch2_Out(u16_pwmArrOn, RGB_TOTAL_CNT * 24 + 1);
	}
}
 8018a04:	bd08      	pop	{r3, pc}
		tick = 0;
 8018a06:	4b17      	ldr	r3, [pc, #92]	@ (8018a64 <v_RGB_Done_Handler+0x84>)
 8018a08:	2200      	movs	r2, #0
 8018a0a:	601a      	str	r2, [r3, #0]
		act = 1;
 8018a0c:	2301      	movs	r3, #1
 8018a0e:	4a18      	ldr	r2, [pc, #96]	@ (8018a70 <v_RGB_Done_Handler+0x90>)
 8018a10:	6013      	str	r3, [r2, #0]
		on = 1;
 8018a12:	4a15      	ldr	r2, [pc, #84]	@ (8018a68 <v_RGB_Done_Handler+0x88>)
 8018a14:	6013      	str	r3, [r2, #0]
	if(on && tick >= RGB_DUTY_VAL){
 8018a16:	e7ee      	b.n	80189f6 <v_RGB_Done_Handler+0x16>
 8018a18:	4b12      	ldr	r3, [pc, #72]	@ (8018a64 <v_RGB_Done_Handler+0x84>)
 8018a1a:	681b      	ldr	r3, [r3, #0]
 8018a1c:	2b09      	cmp	r3, #9
 8018a1e:	d9ea      	bls.n	80189f6 <v_RGB_Done_Handler+0x16>
		act = 1;
 8018a20:	4b13      	ldr	r3, [pc, #76]	@ (8018a70 <v_RGB_Done_Handler+0x90>)
 8018a22:	2201      	movs	r2, #1
 8018a24:	601a      	str	r2, [r3, #0]
		on = 0;
 8018a26:	4b10      	ldr	r3, [pc, #64]	@ (8018a68 <v_RGB_Done_Handler+0x88>)
 8018a28:	2200      	movs	r2, #0
 8018a2a:	601a      	str	r2, [r3, #0]
	if(i_rgb_duty_en){
 8018a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8018a6c <v_RGB_Done_Handler+0x8c>)
 8018a2e:	681b      	ldr	r3, [r3, #0]
 8018a30:	b18b      	cbz	r3, 8018a56 <v_RGB_Done_Handler+0x76>
			act = 0;
 8018a32:	4b0f      	ldr	r3, [pc, #60]	@ (8018a70 <v_RGB_Done_Handler+0x90>)
 8018a34:	2200      	movs	r2, #0
 8018a36:	601a      	str	r2, [r3, #0]
			if(on){
 8018a38:	4b0b      	ldr	r3, [pc, #44]	@ (8018a68 <v_RGB_Done_Handler+0x88>)
 8018a3a:	681b      	ldr	r3, [r3, #0]
 8018a3c:	b12b      	cbz	r3, 8018a4a <v_RGB_Done_Handler+0x6a>
				v_Tim4_Ch2_Out(u16_pwmArrOn, RGB_TOTAL_CNT * 24 + 1);
 8018a3e:	f240 11c9 	movw	r1, #457	@ 0x1c9
 8018a42:	480c      	ldr	r0, [pc, #48]	@ (8018a74 <v_RGB_Done_Handler+0x94>)
 8018a44:	f001 fb60 	bl	801a108 <v_Tim4_Ch2_Out>
 8018a48:	e7dc      	b.n	8018a04 <v_RGB_Done_Handler+0x24>
				v_Tim4_Ch2_Out(u16_pwmArrOff, RGB_TOTAL_CNT * 24 + 1);
 8018a4a:	f240 11c9 	movw	r1, #457	@ 0x1c9
 8018a4e:	480a      	ldr	r0, [pc, #40]	@ (8018a78 <v_RGB_Done_Handler+0x98>)
 8018a50:	f001 fb5a 	bl	801a108 <v_Tim4_Ch2_Out>
 8018a54:	e7d6      	b.n	8018a04 <v_RGB_Done_Handler+0x24>
		v_Tim4_Ch2_Out(u16_pwmArrOn, RGB_TOTAL_CNT * 24 + 1);
 8018a56:	f240 11c9 	movw	r1, #457	@ 0x1c9
 8018a5a:	4806      	ldr	r0, [pc, #24]	@ (8018a74 <v_RGB_Done_Handler+0x94>)
 8018a5c:	f001 fb54 	bl	801a108 <v_Tim4_Ch2_Out>
}
 8018a60:	e7d0      	b.n	8018a04 <v_RGB_Done_Handler+0x24>
 8018a62:	bf00      	nop
 8018a64:	2400ba44 	.word	0x2400ba44
 8018a68:	2400ba3c 	.word	0x2400ba3c
 8018a6c:	2400ba48 	.word	0x2400ba48
 8018a70:	2400ba40 	.word	0x2400ba40
 8018a74:	2400bde4 	.word	0x2400bde4
 8018a78:	2400ba50 	.word	0x2400ba50

08018a7c <v_RGB_PWM_Out>:
 * - modify	: -
 * note
 * - rgb pwm output
 */
void v_RGB_PWM_Out(){
	if(b_rgbAct){
 8018a7c:	4b1d      	ldr	r3, [pc, #116]	@ (8018af4 <v_RGB_PWM_Out+0x78>)
 8018a7e:	781b      	ldrb	r3, [r3, #0]
 8018a80:	b3bb      	cbz	r3, 8018af2 <v_RGB_PWM_Out+0x76>
void v_RGB_PWM_Out(){
 8018a82:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		b_rgbAct = false;
 8018a86:	f04f 0800 	mov.w	r8, #0
 8018a8a:	4b1a      	ldr	r3, [pc, #104]	@ (8018af4 <v_RGB_PWM_Out+0x78>)
 8018a8c:	f883 8000 	strb.w	r8, [r3]
		for(uint16_t i=0; i<RGB_TOTAL_CNT; i++){
 8018a90:	4f19      	ldr	r7, [pc, #100]	@ (8018af8 <v_RGB_PWM_Out+0x7c>)
 8018a92:	f107 0a72 	add.w	sl, r7, #114	@ 0x72
			if(u16_rgbArr[i][0] & 0x0100){
				u16_rgbArr[i][0] &= ~0x0100;
				for(uint16_t h=0, j=0; h<3; h++){
 8018a96:	46c3      	mov	fp, r8
					for(int16_t k=7; k>-1; j++, k--){
						//bit reverse..
						u16_pwmArrOn[i*24 + j] = u16_pwmBit[(u16_rgbArr[i][h] >> k) & 0x01];
 8018a98:	4d18      	ldr	r5, [pc, #96]	@ (8018afc <v_RGB_PWM_Out+0x80>)
 8018a9a:	4c19      	ldr	r4, [pc, #100]	@ (8018b00 <v_RGB_PWM_Out+0x84>)
 8018a9c:	e004      	b.n	8018aa8 <v_RGB_PWM_Out+0x2c>
		for(uint16_t i=0; i<RGB_TOTAL_CNT; i++){
 8018a9e:	3706      	adds	r7, #6
 8018aa0:	f108 0818 	add.w	r8, r8, #24
 8018aa4:	4557      	cmp	r7, sl
 8018aa6:	d022      	beq.n	8018aee <v_RGB_PWM_Out+0x72>
			if(u16_rgbArr[i][0] & 0x0100){
 8018aa8:	883b      	ldrh	r3, [r7, #0]
 8018aaa:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8018aae:	d0f6      	beq.n	8018a9e <v_RGB_PWM_Out+0x22>
				u16_rgbArr[i][0] &= ~0x0100;
 8018ab0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8018ab4:	803b      	strh	r3, [r7, #0]
						u16_pwmArrOn[i*24 + j] = u16_pwmBit[(u16_rgbArr[i][h] >> k) & 0x01];
 8018ab6:	46c6      	mov	lr, r8
 8018ab8:	46b9      	mov	r9, r7
				for(uint16_t h=0, j=0; h<3; h++){
 8018aba:	465e      	mov	r6, fp
						u16_pwmArrOn[i*24 + j] = u16_pwmBit[(u16_rgbArr[i][h] >> k) & 0x01];
 8018abc:	f839 cb02 	ldrh.w	ip, [r9], #2
 8018ac0:	2307      	movs	r3, #7
 8018ac2:	18f0      	adds	r0, r6, r3
 8018ac4:	b280      	uxth	r0, r0
 8018ac6:	1ac2      	subs	r2, r0, r3
 8018ac8:	fa1e f282 	uxtah	r2, lr, r2
 8018acc:	fa4c f103 	asr.w	r1, ip, r3
 8018ad0:	f001 0101 	and.w	r1, r1, #1
 8018ad4:	f834 1011 	ldrh.w	r1, [r4, r1, lsl #1]
 8018ad8:	f825 1012 	strh.w	r1, [r5, r2, lsl #1]
					for(int16_t k=7; k>-1; j++, k--){
 8018adc:	3b01      	subs	r3, #1
 8018ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018ae2:	d1f0      	bne.n	8018ac6 <v_RGB_PWM_Out+0x4a>
 8018ae4:	3608      	adds	r6, #8
 8018ae6:	b2b6      	uxth	r6, r6
				for(uint16_t h=0, j=0; h<3; h++){
 8018ae8:	2e18      	cmp	r6, #24
 8018aea:	d1e7      	bne.n	8018abc <v_RGB_PWM_Out+0x40>
 8018aec:	e7d7      	b.n	8018a9e <v_RGB_PWM_Out+0x22>
				}
			}
		}
		//v_Tim4_Ch2_Out(u16_pwmArrOn, RGB_TOTAL_CNT * 24);
	}
}
 8018aee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018af2:	4770      	bx	lr
 8018af4:	2400ba4c 	.word	0x2400ba4c
 8018af8:	2400c178 	.word	0x2400c178
 8018afc:	2400bde4 	.word	0x2400bde4
 8018b00:	240000cc 	.word	0x240000cc

08018b04 <b_RGB_Set_Color>:
 * - u8_R	: red color
 * - u8_G	: green color
 * - u8_B	: blue color
 */
bool b_RGB_Set_Color(uint8_t u8_idx, uint8_t u8_R, uint8_t u8_G, uint8_t u8_B){
	if(u8_idx >= RGB_TOTAL_CNT){return false;}
 8018b04:	2812      	cmp	r0, #18
 8018b06:	d813      	bhi.n	8018b30 <b_RGB_Set_Color+0x2c>
bool b_RGB_Set_Color(uint8_t u8_idx, uint8_t u8_R, uint8_t u8_G, uint8_t u8_B){
 8018b08:	b530      	push	{r4, r5, lr}
	/*
	u16_rgbArr[u8_idx][0] = u8_G | 0x0100;
	u16_rgbArr[u8_idx][1] = u8_R;
	u16_rgbArr[u8_idx][2] = u8_B;
	*/
	u16_rgbArr[u8_idx][0] = gamma_lut[u8_G] | 0x0100;
 8018b0a:	4c0a      	ldr	r4, [pc, #40]	@ (8018b34 <b_RGB_Set_Color+0x30>)
 8018b0c:	eb00 0c40 	add.w	ip, r0, r0, lsl #1
 8018b10:	eb04 0e4c 	add.w	lr, r4, ip, lsl #1
 8018b14:	4d08      	ldr	r5, [pc, #32]	@ (8018b38 <b_RGB_Set_Color+0x34>)
 8018b16:	5caa      	ldrb	r2, [r5, r2]
 8018b18:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8018b1c:	f824 201c 	strh.w	r2, [r4, ip, lsl #1]
	u16_rgbArr[u8_idx][1] = gamma_lut[u8_R];
 8018b20:	5c6a      	ldrb	r2, [r5, r1]
 8018b22:	f8ae 2002 	strh.w	r2, [lr, #2]
	u16_rgbArr[u8_idx][2] = gamma_lut[u8_B];
 8018b26:	5ceb      	ldrb	r3, [r5, r3]
 8018b28:	f8ae 3004 	strh.w	r3, [lr, #4]
	return true;
 8018b2c:	2001      	movs	r0, #1
}
 8018b2e:	bd30      	pop	{r4, r5, pc}
	if(u8_idx >= RGB_TOTAL_CNT){return false;}
 8018b30:	2000      	movs	r0, #0
}
 8018b32:	4770      	bx	lr
 8018b34:	2400c178 	.word	0x2400c178
 8018b38:	08025c28 	.word	0x08025c28

08018b3c <v_RGB_Set_Top>:


void v_RGB_Set_Top(uint8_t u8_R, uint8_t u8_G, uint8_t u8_B){
 8018b3c:	b570      	push	{r4, r5, r6, lr}
 8018b3e:	4604      	mov	r4, r0
 8018b40:	460d      	mov	r5, r1
 8018b42:	4616      	mov	r6, r2
	b_RGB_Set_Color(RGB_TOP_2, R, G, B);
	b_RGB_Set_Color(RGB_TOP_3, R, G, B);
	b_RGB_Set_Color(RGB_TOP_4, R, G, B);
	b_RGB_Set_Color(RGB_TOP_5, R, G, B);
#else
	b_RGB_Set_Color(RGB_TOP_1, R, G, B);
 8018b44:	4613      	mov	r3, r2
 8018b46:	460a      	mov	r2, r1
 8018b48:	4601      	mov	r1, r0
 8018b4a:	2000      	movs	r0, #0
 8018b4c:	f7ff ffda 	bl	8018b04 <b_RGB_Set_Color>
	b_RGB_Set_Color(RGB_TOP_2, R, G, B);
 8018b50:	4633      	mov	r3, r6
 8018b52:	462a      	mov	r2, r5
 8018b54:	4621      	mov	r1, r4
 8018b56:	2001      	movs	r0, #1
 8018b58:	f7ff ffd4 	bl	8018b04 <b_RGB_Set_Color>
	b_RGB_Set_Color(RGB_TOP_3, R, G, B);
 8018b5c:	4633      	mov	r3, r6
 8018b5e:	462a      	mov	r2, r5
 8018b60:	4621      	mov	r1, r4
 8018b62:	2002      	movs	r0, #2
 8018b64:	f7ff ffce 	bl	8018b04 <b_RGB_Set_Color>
	b_RGB_Set_Color(RGB_TOP_4, R, G, B);
 8018b68:	4633      	mov	r3, r6
 8018b6a:	462a      	mov	r2, r5
 8018b6c:	4621      	mov	r1, r4
 8018b6e:	2003      	movs	r0, #3
 8018b70:	f7ff ffc8 	bl	8018b04 <b_RGB_Set_Color>
	b_RGB_Set_Color(RGB_TOP_5, R, G, B);
 8018b74:	4633      	mov	r3, r6
 8018b76:	462a      	mov	r2, r5
 8018b78:	4621      	mov	r1, r4
 8018b7a:	2004      	movs	r0, #4
 8018b7c:	f7ff ffc2 	bl	8018b04 <b_RGB_Set_Color>
#endif
	b_rgbAct = true;
 8018b80:	4b01      	ldr	r3, [pc, #4]	@ (8018b88 <v_RGB_Set_Top+0x4c>)
 8018b82:	2201      	movs	r2, #1
 8018b84:	701a      	strb	r2, [r3, #0]
}
 8018b86:	bd70      	pop	{r4, r5, r6, pc}
 8018b88:	2400ba4c 	.word	0x2400ba4c

08018b8c <v_RGB_Set_Bot>:

void v_RGB_Set_Bot(uint8_t u8_R, uint8_t u8_G, uint8_t u8_B){
 8018b8c:	b570      	push	{r4, r5, r6, lr}
 8018b8e:	4604      	mov	r4, r0
 8018b90:	460d      	mov	r5, r1
 8018b92:	4616      	mov	r6, r2
	b_RGB_Set_Color(RGB_BOT_2, R, G, B);
	b_RGB_Set_Color(RGB_BOT_3, R, G, B);
	b_RGB_Set_Color(RGB_BOT_4, R, G, B);
	b_RGB_Set_Color(RGB_BOT_5, R, G, B);
#else
	b_RGB_Set_Color(RGB_BOT_1, R, G, B);
 8018b94:	4613      	mov	r3, r2
 8018b96:	460a      	mov	r2, r1
 8018b98:	4601      	mov	r1, r0
 8018b9a:	2005      	movs	r0, #5
 8018b9c:	f7ff ffb2 	bl	8018b04 <b_RGB_Set_Color>
	b_RGB_Set_Color(RGB_BOT_2, R, G, B);
 8018ba0:	4633      	mov	r3, r6
 8018ba2:	462a      	mov	r2, r5
 8018ba4:	4621      	mov	r1, r4
 8018ba6:	2006      	movs	r0, #6
 8018ba8:	f7ff ffac 	bl	8018b04 <b_RGB_Set_Color>
	b_RGB_Set_Color(RGB_BOT_3, R, G, B);
 8018bac:	4633      	mov	r3, r6
 8018bae:	462a      	mov	r2, r5
 8018bb0:	4621      	mov	r1, r4
 8018bb2:	2007      	movs	r0, #7
 8018bb4:	f7ff ffa6 	bl	8018b04 <b_RGB_Set_Color>
	b_RGB_Set_Color(RGB_BOT_4, R, G, B);
 8018bb8:	4633      	mov	r3, r6
 8018bba:	462a      	mov	r2, r5
 8018bbc:	4621      	mov	r1, r4
 8018bbe:	2008      	movs	r0, #8
 8018bc0:	f7ff ffa0 	bl	8018b04 <b_RGB_Set_Color>
	b_RGB_Set_Color(RGB_BOT_5, R, G, B);
 8018bc4:	4633      	mov	r3, r6
 8018bc6:	462a      	mov	r2, r5
 8018bc8:	4621      	mov	r1, r4
 8018bca:	2009      	movs	r0, #9
 8018bcc:	f7ff ff9a 	bl	8018b04 <b_RGB_Set_Color>
#endif
	b_rgbAct = true;
 8018bd0:	4b01      	ldr	r3, [pc, #4]	@ (8018bd8 <v_RGB_Set_Bot+0x4c>)
 8018bd2:	2201      	movs	r2, #1
 8018bd4:	701a      	strb	r2, [r3, #0]
}
 8018bd6:	bd70      	pop	{r4, r5, r6, pc}
 8018bd8:	2400ba4c 	.word	0x2400ba4c

08018bdc <v_RGB_Set_Cool>:

void v_RGB_Set_Cool(uint16_t u16_lv){
 8018bdc:	b508      	push	{r3, lr}
	uint8_t R = 0x87, G = 0xCE, B = 0xEB;
	if(u16_lv < 1){
 8018bde:	b1b0      	cbz	r0, 8018c0e <v_RGB_Set_Cool+0x32>
		b_RGB_Set_Color(RGB_COOL_1, 0, 0, 0);
		b_RGB_Set_Color(RGB_COOL_2, 0, 0, 0);
		b_RGB_Set_Color(RGB_COOL_3, 0, 0, 0);
	}
	else if(u16_lv < 2){
 8018be0:	2801      	cmp	r0, #1
 8018be2:	d92a      	bls.n	8018c3a <v_RGB_Set_Cool+0x5e>
		b_RGB_Set_Color(RGB_COOL_1, 0, 0, 0);
		b_RGB_Set_Color(RGB_COOL_2, 0, 0, 0);
		b_RGB_Set_Color(RGB_COOL_3, R, G, B);
	}
	else if(u16_lv < 3){
 8018be4:	2802      	cmp	r0, #2
 8018be6:	d83b      	bhi.n	8018c60 <v_RGB_Set_Cool+0x84>
		b_RGB_Set_Color(RGB_COOL_1, 0, 0, 0);
 8018be8:	2300      	movs	r3, #0
 8018bea:	461a      	mov	r2, r3
 8018bec:	4619      	mov	r1, r3
 8018bee:	200d      	movs	r0, #13
 8018bf0:	f7ff ff88 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_COOL_2, R, G, B);
 8018bf4:	23eb      	movs	r3, #235	@ 0xeb
 8018bf6:	22ce      	movs	r2, #206	@ 0xce
 8018bf8:	2187      	movs	r1, #135	@ 0x87
 8018bfa:	200e      	movs	r0, #14
 8018bfc:	f7ff ff82 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_COOL_3, R, G, B);
 8018c00:	23eb      	movs	r3, #235	@ 0xeb
 8018c02:	22ce      	movs	r2, #206	@ 0xce
 8018c04:	2187      	movs	r1, #135	@ 0x87
 8018c06:	200f      	movs	r0, #15
 8018c08:	f7ff ff7c 	bl	8018b04 <b_RGB_Set_Color>
 8018c0c:	e011      	b.n	8018c32 <v_RGB_Set_Cool+0x56>
		b_RGB_Set_Color(RGB_COOL_1, 0, 0, 0);
 8018c0e:	2300      	movs	r3, #0
 8018c10:	461a      	mov	r2, r3
 8018c12:	4619      	mov	r1, r3
 8018c14:	200d      	movs	r0, #13
 8018c16:	f7ff ff75 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_COOL_2, 0, 0, 0);
 8018c1a:	2300      	movs	r3, #0
 8018c1c:	461a      	mov	r2, r3
 8018c1e:	4619      	mov	r1, r3
 8018c20:	200e      	movs	r0, #14
 8018c22:	f7ff ff6f 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_COOL_3, 0, 0, 0);
 8018c26:	2300      	movs	r3, #0
 8018c28:	461a      	mov	r2, r3
 8018c2a:	4619      	mov	r1, r3
 8018c2c:	200f      	movs	r0, #15
 8018c2e:	f7ff ff69 	bl	8018b04 <b_RGB_Set_Color>
	else{
		b_RGB_Set_Color(RGB_COOL_1, R, G, B);
		b_RGB_Set_Color(RGB_COOL_2, R, G, B);
		b_RGB_Set_Color(RGB_COOL_3, R, G, B);
	}
	b_rgbAct = true;
 8018c32:	4b15      	ldr	r3, [pc, #84]	@ (8018c88 <v_RGB_Set_Cool+0xac>)
 8018c34:	2201      	movs	r2, #1
 8018c36:	701a      	strb	r2, [r3, #0]
}
 8018c38:	bd08      	pop	{r3, pc}
		b_RGB_Set_Color(RGB_COOL_1, 0, 0, 0);
 8018c3a:	2300      	movs	r3, #0
 8018c3c:	461a      	mov	r2, r3
 8018c3e:	4619      	mov	r1, r3
 8018c40:	200d      	movs	r0, #13
 8018c42:	f7ff ff5f 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_COOL_2, 0, 0, 0);
 8018c46:	2300      	movs	r3, #0
 8018c48:	461a      	mov	r2, r3
 8018c4a:	4619      	mov	r1, r3
 8018c4c:	200e      	movs	r0, #14
 8018c4e:	f7ff ff59 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_COOL_3, R, G, B);
 8018c52:	23eb      	movs	r3, #235	@ 0xeb
 8018c54:	22ce      	movs	r2, #206	@ 0xce
 8018c56:	2187      	movs	r1, #135	@ 0x87
 8018c58:	200f      	movs	r0, #15
 8018c5a:	f7ff ff53 	bl	8018b04 <b_RGB_Set_Color>
 8018c5e:	e7e8      	b.n	8018c32 <v_RGB_Set_Cool+0x56>
		b_RGB_Set_Color(RGB_COOL_1, R, G, B);
 8018c60:	23eb      	movs	r3, #235	@ 0xeb
 8018c62:	22ce      	movs	r2, #206	@ 0xce
 8018c64:	2187      	movs	r1, #135	@ 0x87
 8018c66:	200d      	movs	r0, #13
 8018c68:	f7ff ff4c 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_COOL_2, R, G, B);
 8018c6c:	23eb      	movs	r3, #235	@ 0xeb
 8018c6e:	22ce      	movs	r2, #206	@ 0xce
 8018c70:	2187      	movs	r1, #135	@ 0x87
 8018c72:	200e      	movs	r0, #14
 8018c74:	f7ff ff46 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_COOL_3, R, G, B);
 8018c78:	23eb      	movs	r3, #235	@ 0xeb
 8018c7a:	22ce      	movs	r2, #206	@ 0xce
 8018c7c:	2187      	movs	r1, #135	@ 0x87
 8018c7e:	200f      	movs	r0, #15
 8018c80:	f7ff ff40 	bl	8018b04 <b_RGB_Set_Color>
 8018c84:	e7d5      	b.n	8018c32 <v_RGB_Set_Cool+0x56>
 8018c86:	bf00      	nop
 8018c88:	2400ba4c 	.word	0x2400ba4c

08018c8c <v_RGB_Set_Heat>:

void v_RGB_Set_Heat(uint16_t u16_lv){
 8018c8c:	b508      	push	{r3, lr}
	uint8_t R = 0x87, G = 0xCE, B = 0xEB;
	if(u16_lv < 1){
 8018c8e:	b1b0      	cbz	r0, 8018cbe <v_RGB_Set_Heat+0x32>
		b_RGB_Set_Color(RGB_HEAT_1, 0, 0, 0);
		b_RGB_Set_Color(RGB_HEAT_2, 0, 0, 0);
		b_RGB_Set_Color(RGB_HEAT_3, 0, 0, 0);
	}
	else if(u16_lv < 2){
 8018c90:	2801      	cmp	r0, #1
 8018c92:	d92a      	bls.n	8018cea <v_RGB_Set_Heat+0x5e>
		b_RGB_Set_Color(RGB_HEAT_1, 0, 0, 0);
		b_RGB_Set_Color(RGB_HEAT_2, 0, 0, 0);
		b_RGB_Set_Color(RGB_HEAT_3, R, G, B);
	}
	else if(u16_lv < 3){
 8018c94:	2802      	cmp	r0, #2
 8018c96:	d83b      	bhi.n	8018d10 <v_RGB_Set_Heat+0x84>
		b_RGB_Set_Color(RGB_HEAT_1, 0, 0, 0);
 8018c98:	2300      	movs	r3, #0
 8018c9a:	461a      	mov	r2, r3
 8018c9c:	4619      	mov	r1, r3
 8018c9e:	200a      	movs	r0, #10
 8018ca0:	f7ff ff30 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_HEAT_2, R, G, B);
 8018ca4:	23eb      	movs	r3, #235	@ 0xeb
 8018ca6:	22ce      	movs	r2, #206	@ 0xce
 8018ca8:	2187      	movs	r1, #135	@ 0x87
 8018caa:	200b      	movs	r0, #11
 8018cac:	f7ff ff2a 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_HEAT_3, R, G, B);
 8018cb0:	23eb      	movs	r3, #235	@ 0xeb
 8018cb2:	22ce      	movs	r2, #206	@ 0xce
 8018cb4:	2187      	movs	r1, #135	@ 0x87
 8018cb6:	200c      	movs	r0, #12
 8018cb8:	f7ff ff24 	bl	8018b04 <b_RGB_Set_Color>
 8018cbc:	e011      	b.n	8018ce2 <v_RGB_Set_Heat+0x56>
		b_RGB_Set_Color(RGB_HEAT_1, 0, 0, 0);
 8018cbe:	2300      	movs	r3, #0
 8018cc0:	461a      	mov	r2, r3
 8018cc2:	4619      	mov	r1, r3
 8018cc4:	200a      	movs	r0, #10
 8018cc6:	f7ff ff1d 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_HEAT_2, 0, 0, 0);
 8018cca:	2300      	movs	r3, #0
 8018ccc:	461a      	mov	r2, r3
 8018cce:	4619      	mov	r1, r3
 8018cd0:	200b      	movs	r0, #11
 8018cd2:	f7ff ff17 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_HEAT_3, 0, 0, 0);
 8018cd6:	2300      	movs	r3, #0
 8018cd8:	461a      	mov	r2, r3
 8018cda:	4619      	mov	r1, r3
 8018cdc:	200c      	movs	r0, #12
 8018cde:	f7ff ff11 	bl	8018b04 <b_RGB_Set_Color>
	else{
		b_RGB_Set_Color(RGB_HEAT_1, R, G, B);
		b_RGB_Set_Color(RGB_HEAT_2, R, G, B);
		b_RGB_Set_Color(RGB_HEAT_3, R, G, B);
	}
	b_rgbAct = true;
 8018ce2:	4b15      	ldr	r3, [pc, #84]	@ (8018d38 <v_RGB_Set_Heat+0xac>)
 8018ce4:	2201      	movs	r2, #1
 8018ce6:	701a      	strb	r2, [r3, #0]
}
 8018ce8:	bd08      	pop	{r3, pc}
		b_RGB_Set_Color(RGB_HEAT_1, 0, 0, 0);
 8018cea:	2300      	movs	r3, #0
 8018cec:	461a      	mov	r2, r3
 8018cee:	4619      	mov	r1, r3
 8018cf0:	200a      	movs	r0, #10
 8018cf2:	f7ff ff07 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_HEAT_2, 0, 0, 0);
 8018cf6:	2300      	movs	r3, #0
 8018cf8:	461a      	mov	r2, r3
 8018cfa:	4619      	mov	r1, r3
 8018cfc:	200b      	movs	r0, #11
 8018cfe:	f7ff ff01 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_HEAT_3, R, G, B);
 8018d02:	23eb      	movs	r3, #235	@ 0xeb
 8018d04:	22ce      	movs	r2, #206	@ 0xce
 8018d06:	2187      	movs	r1, #135	@ 0x87
 8018d08:	200c      	movs	r0, #12
 8018d0a:	f7ff fefb 	bl	8018b04 <b_RGB_Set_Color>
 8018d0e:	e7e8      	b.n	8018ce2 <v_RGB_Set_Heat+0x56>
		b_RGB_Set_Color(RGB_HEAT_1, R, G, B);
 8018d10:	23eb      	movs	r3, #235	@ 0xeb
 8018d12:	22ce      	movs	r2, #206	@ 0xce
 8018d14:	2187      	movs	r1, #135	@ 0x87
 8018d16:	200a      	movs	r0, #10
 8018d18:	f7ff fef4 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_HEAT_2, R, G, B);
 8018d1c:	23eb      	movs	r3, #235	@ 0xeb
 8018d1e:	22ce      	movs	r2, #206	@ 0xce
 8018d20:	2187      	movs	r1, #135	@ 0x87
 8018d22:	200b      	movs	r0, #11
 8018d24:	f7ff feee 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_HEAT_3, R, G, B);
 8018d28:	23eb      	movs	r3, #235	@ 0xeb
 8018d2a:	22ce      	movs	r2, #206	@ 0xce
 8018d2c:	2187      	movs	r1, #135	@ 0x87
 8018d2e:	200c      	movs	r0, #12
 8018d30:	f7ff fee8 	bl	8018b04 <b_RGB_Set_Color>
 8018d34:	e7d5      	b.n	8018ce2 <v_RGB_Set_Heat+0x56>
 8018d36:	bf00      	nop
 8018d38:	2400ba4c 	.word	0x2400ba4c

08018d3c <v_RGB_Set_Bat>:

void v_RGB_Set_Bat(uint16_t u16_lv){
 8018d3c:	b508      	push	{r3, lr}
	uint8_t R=0xCC, G=0xFF, B=0x00;
	if(u16_lv < 1){
 8018d3e:	b1b0      	cbz	r0, 8018d6e <v_RGB_Set_Bat+0x32>
		b_RGB_Set_Color(RGB_BAT_1, 0, 0, 0);
		b_RGB_Set_Color(RGB_BAT_2, 0, 0, 0);
		b_RGB_Set_Color(RGB_BAT_3, 0, 0, 0);
	}
	else if(u16_lv < 2){
 8018d40:	2801      	cmp	r0, #1
 8018d42:	d92a      	bls.n	8018d9a <v_RGB_Set_Bat+0x5e>
		b_RGB_Set_Color(RGB_BAT_1, 0, 0, 0);
		b_RGB_Set_Color(RGB_BAT_2, 0, 0, 0);
		b_RGB_Set_Color(RGB_BAT_3, R, G, B);
	}
	else if(u16_lv < 3){
 8018d44:	2802      	cmp	r0, #2
 8018d46:	d83b      	bhi.n	8018dc0 <v_RGB_Set_Bat+0x84>
		b_RGB_Set_Color(RGB_BAT_1, 0, 0, 0);
 8018d48:	2300      	movs	r3, #0
 8018d4a:	461a      	mov	r2, r3
 8018d4c:	4619      	mov	r1, r3
 8018d4e:	2010      	movs	r0, #16
 8018d50:	f7ff fed8 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_BAT_2, R, G, B);
 8018d54:	2300      	movs	r3, #0
 8018d56:	22ff      	movs	r2, #255	@ 0xff
 8018d58:	21cc      	movs	r1, #204	@ 0xcc
 8018d5a:	2011      	movs	r0, #17
 8018d5c:	f7ff fed2 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_BAT_3, R, G, B);
 8018d60:	2300      	movs	r3, #0
 8018d62:	22ff      	movs	r2, #255	@ 0xff
 8018d64:	21cc      	movs	r1, #204	@ 0xcc
 8018d66:	2012      	movs	r0, #18
 8018d68:	f7ff fecc 	bl	8018b04 <b_RGB_Set_Color>
 8018d6c:	e011      	b.n	8018d92 <v_RGB_Set_Bat+0x56>
		b_RGB_Set_Color(RGB_BAT_1, 0, 0, 0);
 8018d6e:	2300      	movs	r3, #0
 8018d70:	461a      	mov	r2, r3
 8018d72:	4619      	mov	r1, r3
 8018d74:	2010      	movs	r0, #16
 8018d76:	f7ff fec5 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_BAT_2, 0, 0, 0);
 8018d7a:	2300      	movs	r3, #0
 8018d7c:	461a      	mov	r2, r3
 8018d7e:	4619      	mov	r1, r3
 8018d80:	2011      	movs	r0, #17
 8018d82:	f7ff febf 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_BAT_3, 0, 0, 0);
 8018d86:	2300      	movs	r3, #0
 8018d88:	461a      	mov	r2, r3
 8018d8a:	4619      	mov	r1, r3
 8018d8c:	2012      	movs	r0, #18
 8018d8e:	f7ff feb9 	bl	8018b04 <b_RGB_Set_Color>
	else{
		b_RGB_Set_Color(RGB_BAT_1, R, G, B);
		b_RGB_Set_Color(RGB_BAT_2, R, G, B);
		b_RGB_Set_Color(RGB_BAT_3, R, G, B);
	}
	b_rgbAct = true;
 8018d92:	4b15      	ldr	r3, [pc, #84]	@ (8018de8 <v_RGB_Set_Bat+0xac>)
 8018d94:	2201      	movs	r2, #1
 8018d96:	701a      	strb	r2, [r3, #0]
}
 8018d98:	bd08      	pop	{r3, pc}
		b_RGB_Set_Color(RGB_BAT_1, 0, 0, 0);
 8018d9a:	2300      	movs	r3, #0
 8018d9c:	461a      	mov	r2, r3
 8018d9e:	4619      	mov	r1, r3
 8018da0:	2010      	movs	r0, #16
 8018da2:	f7ff feaf 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_BAT_2, 0, 0, 0);
 8018da6:	2300      	movs	r3, #0
 8018da8:	461a      	mov	r2, r3
 8018daa:	4619      	mov	r1, r3
 8018dac:	2011      	movs	r0, #17
 8018dae:	f7ff fea9 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_BAT_3, R, G, B);
 8018db2:	2300      	movs	r3, #0
 8018db4:	22ff      	movs	r2, #255	@ 0xff
 8018db6:	21cc      	movs	r1, #204	@ 0xcc
 8018db8:	2012      	movs	r0, #18
 8018dba:	f7ff fea3 	bl	8018b04 <b_RGB_Set_Color>
 8018dbe:	e7e8      	b.n	8018d92 <v_RGB_Set_Bat+0x56>
		b_RGB_Set_Color(RGB_BAT_1, R, G, B);
 8018dc0:	2300      	movs	r3, #0
 8018dc2:	22ff      	movs	r2, #255	@ 0xff
 8018dc4:	21cc      	movs	r1, #204	@ 0xcc
 8018dc6:	2010      	movs	r0, #16
 8018dc8:	f7ff fe9c 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_BAT_2, R, G, B);
 8018dcc:	2300      	movs	r3, #0
 8018dce:	22ff      	movs	r2, #255	@ 0xff
 8018dd0:	21cc      	movs	r1, #204	@ 0xcc
 8018dd2:	2011      	movs	r0, #17
 8018dd4:	f7ff fe96 	bl	8018b04 <b_RGB_Set_Color>
		b_RGB_Set_Color(RGB_BAT_3, R, G, B);
 8018dd8:	2300      	movs	r3, #0
 8018dda:	22ff      	movs	r2, #255	@ 0xff
 8018ddc:	21cc      	movs	r1, #204	@ 0xcc
 8018dde:	2012      	movs	r0, #18
 8018de0:	f7ff fe90 	bl	8018b04 <b_RGB_Set_Color>
 8018de4:	e7d5      	b.n	8018d92 <v_RGB_Set_Bat+0x56>
 8018de6:	bf00      	nop
 8018de8:	2400ba4c 	.word	0x2400ba4c

08018dec <v_RGB_Clear>:

void v_RGB_Refresh_Enable(){
	b_rgbAct = true;
}

void v_RGB_Clear(){
 8018dec:	b538      	push	{r3, r4, r5, lr}
	for(int i=0; i<RGB_TOTAL_CNT; i++){
 8018dee:	2400      	movs	r4, #0
		b_RGB_Set_Color(i, 0, 0, 0);
 8018df0:	4625      	mov	r5, r4
 8018df2:	462b      	mov	r3, r5
 8018df4:	462a      	mov	r2, r5
 8018df6:	4629      	mov	r1, r5
 8018df8:	b2e0      	uxtb	r0, r4
 8018dfa:	f7ff fe83 	bl	8018b04 <b_RGB_Set_Color>
	for(int i=0; i<RGB_TOTAL_CNT; i++){
 8018dfe:	3401      	adds	r4, #1
 8018e00:	2c13      	cmp	r4, #19
 8018e02:	d1f6      	bne.n	8018df2 <v_RGB_Clear+0x6>
	}
	b_rgbAct = true;
 8018e04:	4b01      	ldr	r3, [pc, #4]	@ (8018e0c <v_RGB_Clear+0x20>)
 8018e06:	2201      	movs	r2, #1
 8018e08:	701a      	strb	r2, [r3, #0]
}
 8018e0a:	bd38      	pop	{r3, r4, r5, pc}
 8018e0c:	2400ba4c 	.word	0x2400ba4c

08018e10 <v_RGB_Init>:
void v_RGB_Init(){
 8018e10:	b508      	push	{r3, lr}
	v_RGB_Clear();
 8018e12:	f7ff ffeb 	bl	8018dec <v_RGB_Clear>
	i_rgb_duty_en = 1;
 8018e16:	4b0b      	ldr	r3, [pc, #44]	@ (8018e44 <v_RGB_Init+0x34>)
 8018e18:	2201      	movs	r2, #1
 8018e1a:	601a      	str	r2, [r3, #0]
		u16_pwmArrOn[i] = u16_pwmBit[0];
 8018e1c:	4b0a      	ldr	r3, [pc, #40]	@ (8018e48 <v_RGB_Init+0x38>)
 8018e1e:	8819      	ldrh	r1, [r3, #0]
 8018e20:	4b0a      	ldr	r3, [pc, #40]	@ (8018e4c <v_RGB_Init+0x3c>)
 8018e22:	4a0b      	ldr	r2, [pc, #44]	@ (8018e50 <v_RGB_Init+0x40>)
 8018e24:	f503 7064 	add.w	r0, r3, #912	@ 0x390
 8018e28:	f823 1f02 	strh.w	r1, [r3, #2]!
		u16_pwmArrOff[i] = u16_pwmBit[0];
 8018e2c:	f822 1f02 	strh.w	r1, [r2, #2]!
	for(int i=0; i<RGB_TOTAL_CNT * 24; i++){
 8018e30:	4283      	cmp	r3, r0
 8018e32:	d1f9      	bne.n	8018e28 <v_RGB_Init+0x18>
	u16_pwmArrOn[RGB_TOTAL_CNT * 24] = 0;
 8018e34:	2300      	movs	r3, #0
 8018e36:	4a07      	ldr	r2, [pc, #28]	@ (8018e54 <v_RGB_Init+0x44>)
 8018e38:	f8a2 3390 	strh.w	r3, [r2, #912]	@ 0x390
	u16_pwmArrOff[RGB_TOTAL_CNT * 24] = 0;
 8018e3c:	4a06      	ldr	r2, [pc, #24]	@ (8018e58 <v_RGB_Init+0x48>)
 8018e3e:	f8a2 3390 	strh.w	r3, [r2, #912]	@ 0x390
}
 8018e42:	bd08      	pop	{r3, pc}
 8018e44:	2400ba48 	.word	0x2400ba48
 8018e48:	240000cc 	.word	0x240000cc
 8018e4c:	2400bde2 	.word	0x2400bde2
 8018e50:	2400ba4e 	.word	0x2400ba4e
 8018e54:	2400bde4 	.word	0x2400bde4
 8018e58:	2400ba50 	.word	0x2400ba50

08018e5c <HAL_ADC_ConvCpltCallback>:
 * date
 * - create	: 25.04.30
 * - modify	: -
 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
	if(hadc->Instance == p_adc1->Instance){
 8018e5c:	6803      	ldr	r3, [r0, #0]
 8018e5e:	4a0b      	ldr	r2, [pc, #44]	@ (8018e8c <HAL_ADC_ConvCpltCallback+0x30>)
 8018e60:	6812      	ldr	r2, [r2, #0]
 8018e62:	6812      	ldr	r2, [r2, #0]
 8018e64:	4293      	cmp	r3, r2
 8018e66:	d005      	beq.n	8018e74 <HAL_ADC_ConvCpltCallback+0x18>
		//CH 3 EA
		adcCpltMask |= ADC_CPLT_ADC1;
	}
	else if(hadc->Instance == p_adc3->Instance){
 8018e68:	4a09      	ldr	r2, [pc, #36]	@ (8018e90 <HAL_ADC_ConvCpltCallback+0x34>)
 8018e6a:	6812      	ldr	r2, [r2, #0]
 8018e6c:	6812      	ldr	r2, [r2, #0]
 8018e6e:	4293      	cmp	r3, r2
 8018e70:	d006      	beq.n	8018e80 <HAL_ADC_ConvCpltCallback+0x24>
		//CH 3 EA
		adcCpltMask |= ADC_CPLT_ADC3;
	}
}
 8018e72:	4770      	bx	lr
		adcCpltMask |= ADC_CPLT_ADC1;
 8018e74:	4a07      	ldr	r2, [pc, #28]	@ (8018e94 <HAL_ADC_ConvCpltCallback+0x38>)
 8018e76:	8813      	ldrh	r3, [r2, #0]
 8018e78:	f043 0301 	orr.w	r3, r3, #1
 8018e7c:	8013      	strh	r3, [r2, #0]
 8018e7e:	4770      	bx	lr
		adcCpltMask |= ADC_CPLT_ADC3;
 8018e80:	4a04      	ldr	r2, [pc, #16]	@ (8018e94 <HAL_ADC_ConvCpltCallback+0x38>)
 8018e82:	8813      	ldrh	r3, [r2, #0]
 8018e84:	f043 0302 	orr.w	r3, r3, #2
 8018e88:	8013      	strh	r3, [r2, #0]
}
 8018e8a:	e7f2      	b.n	8018e72 <HAL_ADC_ConvCpltCallback+0x16>
 8018e8c:	240000d8 	.word	0x240000d8
 8018e90:	240000d4 	.word	0x240000d4
 8018e94:	2400c228 	.word	0x2400c228

08018e98 <v_ADC_Init>:
 * brief	: adc driver initialize
 * date
 * - create	: 25.04.15
 * - modify	: 25.04.16
 */
void v_ADC_Init(){
 8018e98:	b508      	push	{r3, lr}
	HAL_StatusTypeDef stat = HAL_OK;
	//ADC1 calibration
	stat = HAL_ADC_Stop(p_adc1);
 8018e9a:	4b21      	ldr	r3, [pc, #132]	@ (8018f20 <v_ADC_Init+0x88>)
 8018e9c:	6818      	ldr	r0, [r3, #0]
 8018e9e:	f7eb f8f5 	bl	800408c <HAL_ADC_Stop>
	if(stat != HAL_OK){adc_init_failed++;}
 8018ea2:	b118      	cbz	r0, 8018eac <v_ADC_Init+0x14>
 8018ea4:	4a1f      	ldr	r2, [pc, #124]	@ (8018f24 <v_ADC_Init+0x8c>)
 8018ea6:	6813      	ldr	r3, [r2, #0]
 8018ea8:	3301      	adds	r3, #1
 8018eaa:	6013      	str	r3, [r2, #0]
	stat = HAL_ADCEx_Calibration_Start(p_adc1, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED);
 8018eac:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8018eb0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8018eb4:	4b1a      	ldr	r3, [pc, #104]	@ (8018f20 <v_ADC_Init+0x88>)
 8018eb6:	6818      	ldr	r0, [r3, #0]
 8018eb8:	f7eb faf2 	bl	80044a0 <HAL_ADCEx_Calibration_Start>
	if(stat != HAL_OK){adc_init_failed++;}
 8018ebc:	b118      	cbz	r0, 8018ec6 <v_ADC_Init+0x2e>
 8018ebe:	4a19      	ldr	r2, [pc, #100]	@ (8018f24 <v_ADC_Init+0x8c>)
 8018ec0:	6813      	ldr	r3, [r2, #0]
 8018ec2:	3301      	adds	r3, #1
 8018ec4:	6013      	str	r3, [r2, #0]
	//ADC3 calibration
	stat = HAL_ADC_Stop(p_adc3);
 8018ec6:	4b18      	ldr	r3, [pc, #96]	@ (8018f28 <v_ADC_Init+0x90>)
 8018ec8:	6818      	ldr	r0, [r3, #0]
 8018eca:	f7eb f8df 	bl	800408c <HAL_ADC_Stop>
	if(stat != HAL_OK){adc_init_failed++;}
 8018ece:	b118      	cbz	r0, 8018ed8 <v_ADC_Init+0x40>
 8018ed0:	4a14      	ldr	r2, [pc, #80]	@ (8018f24 <v_ADC_Init+0x8c>)
 8018ed2:	6813      	ldr	r3, [r2, #0]
 8018ed4:	3301      	adds	r3, #1
 8018ed6:	6013      	str	r3, [r2, #0]
	stat = HAL_ADCEx_Calibration_Start(p_adc3, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED);
 8018ed8:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8018edc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8018ee0:	4b11      	ldr	r3, [pc, #68]	@ (8018f28 <v_ADC_Init+0x90>)
 8018ee2:	6818      	ldr	r0, [r3, #0]
 8018ee4:	f7eb fadc 	bl	80044a0 <HAL_ADCEx_Calibration_Start>
	if(stat != HAL_OK){adc_init_failed++;}
 8018ee8:	b118      	cbz	r0, 8018ef2 <v_ADC_Init+0x5a>
 8018eea:	4a0e      	ldr	r2, [pc, #56]	@ (8018f24 <v_ADC_Init+0x8c>)
 8018eec:	6813      	ldr	r3, [r2, #0]
 8018eee:	3301      	adds	r3, #1
 8018ef0:	6013      	str	r3, [r2, #0]


	stat = HAL_ADC_Start_DMA(p_adc1, (uint32_t*)u16_adc1_raw, ADC1_CH_CNT);
 8018ef2:	2203      	movs	r2, #3
 8018ef4:	490d      	ldr	r1, [pc, #52]	@ (8018f2c <v_ADC_Init+0x94>)
 8018ef6:	4b0a      	ldr	r3, [pc, #40]	@ (8018f20 <v_ADC_Init+0x88>)
 8018ef8:	6818      	ldr	r0, [r3, #0]
 8018efa:	f7ea ffdb 	bl	8003eb4 <HAL_ADC_Start_DMA>
	if(stat != HAL_OK){adc_init_failed++;}
 8018efe:	b118      	cbz	r0, 8018f08 <v_ADC_Init+0x70>
 8018f00:	4a08      	ldr	r2, [pc, #32]	@ (8018f24 <v_ADC_Init+0x8c>)
 8018f02:	6813      	ldr	r3, [r2, #0]
 8018f04:	3301      	adds	r3, #1
 8018f06:	6013      	str	r3, [r2, #0]
	stat = HAL_ADC_Start_DMA(p_adc3, (uint32_t*)u16_adc3_raw, ADC3_CH_CNT);
 8018f08:	2203      	movs	r2, #3
 8018f0a:	4909      	ldr	r1, [pc, #36]	@ (8018f30 <v_ADC_Init+0x98>)
 8018f0c:	4b06      	ldr	r3, [pc, #24]	@ (8018f28 <v_ADC_Init+0x90>)
 8018f0e:	6818      	ldr	r0, [r3, #0]
 8018f10:	f7ea ffd0 	bl	8003eb4 <HAL_ADC_Start_DMA>
	if(stat != HAL_OK){adc_init_failed++;}
 8018f14:	b118      	cbz	r0, 8018f1e <v_ADC_Init+0x86>
 8018f16:	4a03      	ldr	r2, [pc, #12]	@ (8018f24 <v_ADC_Init+0x8c>)
 8018f18:	6813      	ldr	r3, [r2, #0]
 8018f1a:	3301      	adds	r3, #1
 8018f1c:	6013      	str	r3, [r2, #0]
}
 8018f1e:	bd08      	pop	{r3, pc}
 8018f20:	240000d8 	.word	0x240000d8
 8018f24:	2400c224 	.word	0x2400c224
 8018f28:	240000d4 	.word	0x240000d4
 8018f2c:	30006418 	.word	0x30006418
 8018f30:	30006410 	.word	0x30006410
 8018f34:	00000000 	.word	0x00000000

08018f38 <f_ADC_Get_CoolFanCurr>:
 * date
 * - create	: 25.04.30
 * - modify	: -
 */
float f_ADC_Get_CoolFanCurr(){
	float V = (float)(u16_adcAvg[ADC_POS_COOLFAN] * f_refVolt) / u16_resol;
 8018f38:	4b0d      	ldr	r3, [pc, #52]	@ (8018f70 <f_ADC_Get_CoolFanCurr+0x38>)
 8018f3a:	881b      	ldrh	r3, [r3, #0]
 8018f3c:	ee07 3a90 	vmov	s15, r3
 8018f40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018f44:	4b0b      	ldr	r3, [pc, #44]	@ (8018f74 <f_ADC_Get_CoolFanCurr+0x3c>)
 8018f46:	ed93 7a00 	vldr	s14, [r3]
 8018f4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8018f4e:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8018f78 <f_ADC_Get_CoolFanCurr+0x40>
 8018f52:	ee87 7aa6 	vdiv.f32	s14, s15, s13
	float I = V / 0.1;
 8018f56:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8018f5a:	ed9f 6b03 	vldr	d6, [pc, #12]	@ 8018f68 <f_ADC_Get_CoolFanCurr+0x30>
 8018f5e:	ee87 0b06 	vdiv.f64	d0, d7, d6
	return I;
}
 8018f62:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8018f66:	4770      	bx	lr
 8018f68:	9999999a 	.word	0x9999999a
 8018f6c:	3fb99999 	.word	0x3fb99999
 8018f70:	2400c230 	.word	0x2400c230
 8018f74:	2400c22c 	.word	0x2400c22c
 8018f78:	457ff000 	.word	0x457ff000
 8018f7c:	00000000 	.word	0x00000000

08018f80 <f_ADC_Get_FanCurr>:
 * date
 * - create	: 25.04.30
 * - modify	: -
 */
float f_ADC_Get_FanCurr(){
	float V = (float)(u16_adcAvg[ADC_POS_FAN] * f_refVolt) / u16_resol;
 8018f80:	4b0d      	ldr	r3, [pc, #52]	@ (8018fb8 <f_ADC_Get_FanCurr+0x38>)
 8018f82:	88db      	ldrh	r3, [r3, #6]
 8018f84:	ee07 3a90 	vmov	s15, r3
 8018f88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8018fbc <f_ADC_Get_FanCurr+0x3c>)
 8018f8e:	ed93 7a00 	vldr	s14, [r3]
 8018f92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8018f96:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8018fc0 <f_ADC_Get_FanCurr+0x40>
 8018f9a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
	float I = V / 0.1;
 8018f9e:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8018fa2:	ed9f 6b03 	vldr	d6, [pc, #12]	@ 8018fb0 <f_ADC_Get_FanCurr+0x30>
 8018fa6:	ee87 0b06 	vdiv.f64	d0, d7, d6
	return I;
}
 8018faa:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8018fae:	4770      	bx	lr
 8018fb0:	9999999a 	.word	0x9999999a
 8018fb4:	3fb99999 	.word	0x3fb99999
 8018fb8:	2400c230 	.word	0x2400c230
 8018fbc:	2400c22c 	.word	0x2400c22c
 8018fc0:	457ff000 	.word	0x457ff000
 8018fc4:	00000000 	.word	0x00000000

08018fc8 <f_ADC_Get_HeatPadCurr>:
 * date
 * - create	: 25.04.30
 * - modify	: -
 */
float f_ADC_Get_HeatPadCurr(){
	float V = (float)(u16_adcAvg[ADC_POS_HEATPAD] * f_refVolt) / u16_resol;
 8018fc8:	4b0d      	ldr	r3, [pc, #52]	@ (8019000 <f_ADC_Get_HeatPadCurr+0x38>)
 8018fca:	891b      	ldrh	r3, [r3, #8]
 8018fcc:	ee07 3a90 	vmov	s15, r3
 8018fd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018fd4:	4b0b      	ldr	r3, [pc, #44]	@ (8019004 <f_ADC_Get_HeatPadCurr+0x3c>)
 8018fd6:	ed93 7a00 	vldr	s14, [r3]
 8018fda:	ee67 7a87 	vmul.f32	s15, s15, s14
 8018fde:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8019008 <f_ADC_Get_HeatPadCurr+0x40>
 8018fe2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
	float I = V / 0.1;
 8018fe6:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8018fea:	ed9f 6b03 	vldr	d6, [pc, #12]	@ 8018ff8 <f_ADC_Get_HeatPadCurr+0x30>
 8018fee:	ee87 0b06 	vdiv.f64	d0, d7, d6
	return I;
}
 8018ff2:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8018ff6:	4770      	bx	lr
 8018ff8:	9999999a 	.word	0x9999999a
 8018ffc:	3fb99999 	.word	0x3fb99999
 8019000:	2400c230 	.word	0x2400c230
 8019004:	2400c22c 	.word	0x2400c22c
 8019008:	457ff000 	.word	0x457ff000
 801900c:	00000000 	.word	0x00000000

08019010 <f_ADC_Get_HeaterCurr>:
 * date
 * - create	: 25.04.30
 * - modify	: -
 */
float f_ADC_Get_HeaterCurr(){
	float V = (float)(u16_adcAvg[ADC_POS_HEATER] * f_refVolt) / u16_resol;
 8019010:	4b0f      	ldr	r3, [pc, #60]	@ (8019050 <f_ADC_Get_HeaterCurr+0x40>)
 8019012:	885b      	ldrh	r3, [r3, #2]
 8019014:	ee07 3a90 	vmov	s15, r3
 8019018:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801901c:	4b0d      	ldr	r3, [pc, #52]	@ (8019054 <f_ADC_Get_HeaterCurr+0x44>)
 801901e:	ed93 7a00 	vldr	s14, [r3]
 8019022:	ee67 7a87 	vmul.f32	s15, s15, s14
 8019026:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8019058 <f_ADC_Get_HeaterCurr+0x48>
 801902a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
	float I = V / (0.05);	//0.001 * 50
	//float I = V * 50;
	heaterVolt = V;
 801902e:	4b0b      	ldr	r3, [pc, #44]	@ (801905c <f_ADC_Get_HeaterCurr+0x4c>)
 8019030:	ed83 7a00 	vstr	s14, [r3]
	float I = V / (0.05);	//0.001 * 50
 8019034:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8019038:	ed9f 6b03 	vldr	d6, [pc, #12]	@ 8019048 <f_ADC_Get_HeaterCurr+0x38>
 801903c:	ee87 0b06 	vdiv.f64	d0, d7, d6

	return I;
}
 8019040:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8019044:	4770      	bx	lr
 8019046:	bf00      	nop
 8019048:	9999999a 	.word	0x9999999a
 801904c:	3fa99999 	.word	0x3fa99999
 8019050:	2400c230 	.word	0x2400c230
 8019054:	2400c22c 	.word	0x2400c22c
 8019058:	457ff000 	.word	0x457ff000
 801905c:	2400c20c 	.word	0x2400c20c

08019060 <f_ADC_Get_BatVolt>:
 * date
 * - create	: 25.04.30
 * - modify	: -
 */
float f_ADC_Get_BatVolt(){
	float V = (float)(u16_adcAvg[ADC_POS_BATTERY] * f_refVolt) / u16_resol;
 8019060:	4b09      	ldr	r3, [pc, #36]	@ (8019088 <f_ADC_Get_BatVolt+0x28>)
 8019062:	889b      	ldrh	r3, [r3, #4]
 8019064:	ee07 3a90 	vmov	s15, r3
 8019068:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801906c:	4b07      	ldr	r3, [pc, #28]	@ (801908c <f_ADC_Get_BatVolt+0x2c>)
 801906e:	ed93 7a00 	vldr	s14, [r3]
 8019072:	ee67 7a87 	vmul.f32	s15, s15, s14
 8019076:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8019090 <f_ADC_Get_BatVolt+0x30>
 801907a:	ee87 0a87 	vdiv.f32	s0, s15, s14
	return (V * 16);
}
 801907e:	eef3 7a00 	vmov.f32	s15, #48	@ 0x41800000  16.0
 8019082:	ee20 0a27 	vmul.f32	s0, s0, s15
 8019086:	4770      	bx	lr
 8019088:	2400c230 	.word	0x2400c230
 801908c:	2400c22c 	.word	0x2400c22c
 8019090:	457ff000 	.word	0x457ff000
 8019094:	00000000 	.word	0x00000000

08019098 <f_ADC_Get_RefVolt>:
 */
float f_ADC_Get_RefVolt(){
#ifdef ADC_VREF_FIXED
	float V = ADC_VREF_FIXED;
#else
	float V = (float)(3.3 * *pu16_refVoltCal) / u16_adcAvg[ADC_POS_REFVOLT];
 8019098:	4b0d      	ldr	r3, [pc, #52]	@ (80190d0 <f_ADC_Get_RefVolt+0x38>)
 801909a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801909e:	ee00 3a10 	vmov	s0, r3
 80190a2:	eeb8 0bc0 	vcvt.f64.s32	d0, s0
 80190a6:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 80190c8 <f_ADC_Get_RefVolt+0x30>
 80190aa:	ee20 0b07 	vmul.f64	d0, d0, d7
 80190ae:	eef7 7bc0 	vcvt.f32.f64	s15, d0
 80190b2:	4b08      	ldr	r3, [pc, #32]	@ (80190d4 <f_ADC_Get_RefVolt+0x3c>)
 80190b4:	895b      	ldrh	r3, [r3, #10]
 80190b6:	ee00 3a10 	vmov	s0, r3
 80190ba:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
#endif
	return V;
}
 80190be:	ee87 0a80 	vdiv.f32	s0, s15, s0
 80190c2:	4770      	bx	lr
 80190c4:	f3af 8000 	nop.w
 80190c8:	66666666 	.word	0x66666666
 80190cc:	400a6666 	.word	0x400a6666
 80190d0:	1ff1e800 	.word	0x1ff1e800
 80190d4:	2400c230 	.word	0x2400c230

080190d8 <v_ADC_Handler>:
void v_ADC_Handler(){
 80190d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if(adcCpltMask == ADC_PROC_RDY && _b_Tim_Is_OVR(u32_Tim_1msGet(), timRef, ADC_ITV_MS)){
 80190dc:	4b3b      	ldr	r3, [pc, #236]	@ (80191cc <v_ADC_Handler+0xf4>)
 80190de:	881b      	ldrh	r3, [r3, #0]
 80190e0:	2b03      	cmp	r3, #3
 80190e2:	d001      	beq.n	80190e8 <v_ADC_Handler+0x10>
}
 80190e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if(adcCpltMask == ADC_PROC_RDY && _b_Tim_Is_OVR(u32_Tim_1msGet(), timRef, ADC_ITV_MS)){
 80190e8:	f000 ff32 	bl	8019f50 <u32_Tim_1msGet>
 80190ec:	2201      	movs	r2, #1
 80190ee:	4b38      	ldr	r3, [pc, #224]	@ (80191d0 <v_ADC_Handler+0xf8>)
 80190f0:	6819      	ldr	r1, [r3, #0]
 80190f2:	f004 fb19 	bl	801d728 <_b_Tim_Is_OVR>
 80190f6:	2800      	cmp	r0, #0
 80190f8:	d0f4      	beq.n	80190e4 <v_ADC_Handler+0xc>
		timRef = u32_Tim_1msGet();
 80190fa:	f000 ff29 	bl	8019f50 <u32_Tim_1msGet>
 80190fe:	4b34      	ldr	r3, [pc, #208]	@ (80191d0 <v_ADC_Handler+0xf8>)
 8019100:	6018      	str	r0, [r3, #0]
		adcCpltMask = 0;
 8019102:	4b32      	ldr	r3, [pc, #200]	@ (80191cc <v_ADC_Handler+0xf4>)
 8019104:	2200      	movs	r2, #0
 8019106:	801a      	strh	r2, [r3, #0]
	if(bufCnt < ADC_SAMP_CNT){++bufCnt;}
 8019108:	4b32      	ldr	r3, [pc, #200]	@ (80191d4 <v_ADC_Handler+0xfc>)
 801910a:	881b      	ldrh	r3, [r3, #0]
 801910c:	2b63      	cmp	r3, #99	@ 0x63
 801910e:	d802      	bhi.n	8019116 <v_ADC_Handler+0x3e>
 8019110:	3301      	adds	r3, #1
 8019112:	4a30      	ldr	r2, [pc, #192]	@ (80191d4 <v_ADC_Handler+0xfc>)
 8019114:	8013      	strh	r3, [r2, #0]
		last[ch] = u16_adcRaw[ch][rawIn];
 8019116:	4b30      	ldr	r3, [pc, #192]	@ (80191d8 <v_ADC_Handler+0x100>)
 8019118:	881e      	ldrh	r6, [r3, #0]
		u16_adcAvg[ch] = sum[ch] / bufCnt;
 801911a:	4b2e      	ldr	r3, [pc, #184]	@ (80191d4 <v_ADC_Handler+0xfc>)
 801911c:	881d      	ldrh	r5, [r3, #0]
 801911e:	482f      	ldr	r0, [pc, #188]	@ (80191dc <v_ADC_Handler+0x104>)
 8019120:	4c2f      	ldr	r4, [pc, #188]	@ (80191e0 <v_ADC_Handler+0x108>)
 8019122:	4b30      	ldr	r3, [pc, #192]	@ (80191e4 <v_ADC_Handler+0x10c>)
 8019124:	eb03 0e46 	add.w	lr, r3, r6, lsl #1
 8019128:	2100      	movs	r1, #0
 801912a:	460a      	mov	r2, r1
			u16_adcRaw[ch][rawIn] = u16_adc3_raw[ch - ADC1_CH_CNT];
 801912c:	f8df 80e0 	ldr.w	r8, [pc, #224]	@ 8019210 <v_ADC_Handler+0x138>
			u16_adcRaw[ch][rawIn] = u16_adc1_raw[ch];
 8019130:	4f2d      	ldr	r7, [pc, #180]	@ (80191e8 <v_ADC_Handler+0x110>)
		last[ch] = u16_adcRaw[ch][rawIn];
 8019132:	f83e 9011 	ldrh.w	r9, [lr, r1, lsl #1]
		if(ch < ADC1_CH_CNT){
 8019136:	b293      	uxth	r3, r2
 8019138:	2b02      	cmp	r3, #2
			u16_adcRaw[ch][rawIn] = u16_adc1_raw[ch];
 801913a:	bf94      	ite	ls
 801913c:	f837 c012 	ldrhls.w	ip, [r7, r2, lsl #1]
			u16_adcRaw[ch][rawIn] = u16_adc3_raw[ch - ADC1_CH_CNT];
 8019140:	f838 c012 	ldrhhi.w	ip, [r8, r2, lsl #1]
 8019144:	f82e c011 	strh.w	ip, [lr, r1, lsl #1]
		sum[ch] += u16_adcRaw[ch][rawIn];
 8019148:	6803      	ldr	r3, [r0, #0]
		sum[ch] -= last[ch];
 801914a:	eba3 0309 	sub.w	r3, r3, r9
 801914e:	4463      	add	r3, ip
 8019150:	f840 3b04 	str.w	r3, [r0], #4
		u16_adcAvg[ch] = sum[ch] / bufCnt;
 8019154:	fbb3 f3f5 	udiv	r3, r3, r5
 8019158:	f824 3b02 	strh.w	r3, [r4], #2
	for(uint16_t ch=0; ch<ADC_CH_CNT; ++ch){
 801915c:	3201      	adds	r2, #1
 801915e:	3164      	adds	r1, #100	@ 0x64
 8019160:	2a06      	cmp	r2, #6
 8019162:	d1e6      	bne.n	8019132 <v_ADC_Handler+0x5a>
	if(rawIn < ADC_SAMP_CNT - 1){++rawIn;}
 8019164:	2e62      	cmp	r6, #98	@ 0x62
 8019166:	d82e      	bhi.n	80191c6 <v_ADC_Handler+0xee>
 8019168:	3601      	adds	r6, #1
 801916a:	b2b6      	uxth	r6, r6
 801916c:	4b1a      	ldr	r3, [pc, #104]	@ (80191d8 <v_ADC_Handler+0x100>)
 801916e:	801e      	strh	r6, [r3, #0]
		f_refVolt = f_ADC_Get_RefVolt();
 8019170:	f7ff ff92 	bl	8019098 <f_ADC_Get_RefVolt>
 8019174:	4b1d      	ldr	r3, [pc, #116]	@ (80191ec <v_ADC_Handler+0x114>)
 8019176:	ed83 0a00 	vstr	s0, [r3]
	f_curr_coolfan = f_ADC_Get_CoolFanCurr();
 801917a:	f7ff fedd 	bl	8018f38 <f_ADC_Get_CoolFanCurr>
 801917e:	4b1c      	ldr	r3, [pc, #112]	@ (80191f0 <v_ADC_Handler+0x118>)
 8019180:	ed83 0a00 	vstr	s0, [r3]
	f_curr_fan = f_ADC_Get_FanCurr();
 8019184:	f7ff fefc 	bl	8018f80 <f_ADC_Get_FanCurr>
 8019188:	4b1a      	ldr	r3, [pc, #104]	@ (80191f4 <v_ADC_Handler+0x11c>)
 801918a:	ed83 0a00 	vstr	s0, [r3]
	f_curr_heatpad = f_ADC_Get_HeatPadCurr();
 801918e:	f7ff ff1b 	bl	8018fc8 <f_ADC_Get_HeatPadCurr>
 8019192:	4b19      	ldr	r3, [pc, #100]	@ (80191f8 <v_ADC_Handler+0x120>)
 8019194:	ed83 0a00 	vstr	s0, [r3]
	f_curr_heater = f_ADC_Get_HeaterCurr();
 8019198:	f7ff ff3a 	bl	8019010 <f_ADC_Get_HeaterCurr>
 801919c:	4b17      	ldr	r3, [pc, #92]	@ (80191fc <v_ADC_Handler+0x124>)
 801919e:	ed83 0a00 	vstr	s0, [r3]
	f_vbat = f_ADC_Get_BatVolt();
 80191a2:	f7ff ff5d 	bl	8019060 <f_ADC_Get_BatVolt>
 80191a6:	4b16      	ldr	r3, [pc, #88]	@ (8019200 <v_ADC_Handler+0x128>)
 80191a8:	ed83 0a00 	vstr	s0, [r3]
		HAL_ADC_Start_DMA(p_adc1, (uint32_t*)u16_adc1_raw, ADC1_CH_CNT);
 80191ac:	2203      	movs	r2, #3
 80191ae:	490e      	ldr	r1, [pc, #56]	@ (80191e8 <v_ADC_Handler+0x110>)
 80191b0:	4b14      	ldr	r3, [pc, #80]	@ (8019204 <v_ADC_Handler+0x12c>)
 80191b2:	6818      	ldr	r0, [r3, #0]
 80191b4:	f7ea fe7e 	bl	8003eb4 <HAL_ADC_Start_DMA>
		HAL_ADC_Start_DMA(p_adc3, (uint32_t*)u16_adc3_raw, ADC3_CH_CNT);
 80191b8:	2203      	movs	r2, #3
 80191ba:	4913      	ldr	r1, [pc, #76]	@ (8019208 <v_ADC_Handler+0x130>)
 80191bc:	4b13      	ldr	r3, [pc, #76]	@ (801920c <v_ADC_Handler+0x134>)
 80191be:	6818      	ldr	r0, [r3, #0]
 80191c0:	f7ea fe78 	bl	8003eb4 <HAL_ADC_Start_DMA>
}
 80191c4:	e78e      	b.n	80190e4 <v_ADC_Handler+0xc>
	else						{rawIn = 0;}
 80191c6:	2600      	movs	r6, #0
 80191c8:	e7d0      	b.n	801916c <v_ADC_Handler+0x94>
 80191ca:	bf00      	nop
 80191cc:	2400c228 	.word	0x2400c228
 80191d0:	2400c208 	.word	0x2400c208
 80191d4:	2400c206 	.word	0x2400c206
 80191d8:	2400c204 	.word	0x2400c204
 80191dc:	2400c1ec 	.word	0x2400c1ec
 80191e0:	2400c230 	.word	0x2400c230
 80191e4:	2400c23c 	.word	0x2400c23c
 80191e8:	30006418 	.word	0x30006418
 80191ec:	2400c22c 	.word	0x2400c22c
 80191f0:	2400c220 	.word	0x2400c220
 80191f4:	2400c21c 	.word	0x2400c21c
 80191f8:	2400c218 	.word	0x2400c218
 80191fc:	2400c214 	.word	0x2400c214
 8019200:	2400c210 	.word	0x2400c210
 8019204:	240000d8 	.word	0x240000d8
 8019208:	30006410 	.word	0x30006410
 801920c:	240000d4 	.word	0x240000d4
 8019210:	3000640a 	.word	0x3000640a

08019214 <i_I2C_BufIn>:
	uint16_t u16_max;
	uint16_t u16_ovf;
} x_I2C_BUF_t;


int i_I2C_BufIn(x_I2C_BUF_t* px, uint8_t u8_addr, uint16_t u16_reg, uint8_t* pu8_arr, uint16_t u16_len, bool b_rd){
 8019214:	b570      	push	{r4, r5, r6, lr}
 8019216:	4604      	mov	r4, r0
 8019218:	f8bd c010 	ldrh.w	ip, [sp, #16]
 801921c:	f89d 5014 	ldrb.w	r5, [sp, #20]
	px->comm[px->u16_in].u8_addr = u8_addr;
 8019220:	f8b0 0202 	ldrh.w	r0, [r0, #514]	@ 0x202
 8019224:	eb00 0640 	add.w	r6, r0, r0, lsl #1
 8019228:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801922c:	f804 1026 	strb.w	r1, [r4, r6, lsl #2]
	px->comm[px->u16_in].u16_reg = u16_reg;
 8019230:	f8ae 2002 	strh.w	r2, [lr, #2]
	px->comm[px->u16_in].u16_len = u16_len;
 8019234:	f8ae c008 	strh.w	ip, [lr, #8]
	if(b_rd == false){
 8019238:	b9a5      	cbnz	r5, 8019264 <i_I2C_BufIn+0x50>
		if(px->u16_arrOut + u16_len < I2C_BUF_ARR_SIZE){
 801923a:	f8b4 2200 	ldrh.w	r2, [r4, #512]	@ 0x200
 801923e:	eb02 010c 	add.w	r1, r2, ip
 8019242:	297f      	cmp	r1, #127	@ 0x7f
 8019244:	dc23      	bgt.n	801928e <i_I2C_BufIn+0x7a>
			px->comm[px->u16_in].pu8_arr = px->u8_arr + px->u16_arrOut;
 8019246:	f504 71c0 	add.w	r1, r4, #384	@ 0x180
 801924a:	4411      	add	r1, r2
			px->u16_arrOut += u16_len;
 801924c:	4462      	add	r2, ip
 801924e:	b292      	uxth	r2, r2
			px->comm[px->u16_in].pu8_arr = px->u8_arr + px->u16_arrOut;
 8019250:	f8ce 1004 	str.w	r1, [lr, #4]
			px->u16_arrOut += u16_len;
 8019254:	f8a4 2200 	strh.w	r2, [r4, #512]	@ 0x200
		else{
			//default
			px->comm[px->u16_in].pu8_arr = px->u8_arr;
			px->u16_arrOut = u16_len;
		}
		memcpy(px->comm[px->u16_in].pu8_arr, pu8_arr, u16_len);
 8019258:	4662      	mov	r2, ip
 801925a:	4619      	mov	r1, r3
 801925c:	f8de 0004 	ldr.w	r0, [lr, #4]
 8019260:	f008 f891 	bl	8021386 <memcpy>
	}
	px->comm[px->u16_in].b_rd = b_rd;
 8019264:	f8b4 3202 	ldrh.w	r3, [r4, #514]	@ 0x202
 8019268:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 801926c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8019270:	7295      	strb	r5, [r2, #10]
	px->u16_in = (px->u16_in + 1) & I2C_COMM_ARR_MASK;
 8019272:	3301      	adds	r3, #1
 8019274:	f003 031f 	and.w	r3, r3, #31
 8019278:	f8a4 3202 	strh.w	r3, [r4, #514]	@ 0x202
	if(px->u16_cnt < I2C_COMM_ARR_SIZE){
 801927c:	f8b4 3206 	ldrh.w	r3, [r4, #518]	@ 0x206
 8019280:	2b1f      	cmp	r3, #31
 8019282:	d808      	bhi.n	8019296 <i_I2C_BufIn+0x82>
		px->u16_cnt++;
 8019284:	3301      	adds	r3, #1
 8019286:	f8a4 3206 	strh.w	r3, [r4, #518]	@ 0x206
		return COMM_STAT_OK;
 801928a:	2001      	movs	r0, #1
	else{
		px->u16_out = (px->u16_out + 1) & I2C_COMM_ARR_MASK;
		px->u16_ovf++;
		return COMM_STAT_FIFO_FULL;
	}
}
 801928c:	bd70      	pop	{r4, r5, r6, pc}
			px->comm[px->u16_in].pu8_arr = px->u8_arr;
 801928e:	f504 71c0 	add.w	r1, r4, #384	@ 0x180
 8019292:	4662      	mov	r2, ip
 8019294:	e7dc      	b.n	8019250 <i_I2C_BufIn+0x3c>
		px->u16_out = (px->u16_out + 1) & I2C_COMM_ARR_MASK;
 8019296:	f8b4 3204 	ldrh.w	r3, [r4, #516]	@ 0x204
 801929a:	3301      	adds	r3, #1
 801929c:	f003 031f 	and.w	r3, r3, #31
 80192a0:	f8a4 3204 	strh.w	r3, [r4, #516]	@ 0x204
		px->u16_ovf++;
 80192a4:	f8b4 320a 	ldrh.w	r3, [r4, #522]	@ 0x20a
 80192a8:	3301      	adds	r3, #1
 80192aa:	f8a4 320a 	strh.w	r3, [r4, #522]	@ 0x20a
		return COMM_STAT_FIFO_FULL;
 80192ae:	2007      	movs	r0, #7
 80192b0:	e7ec      	b.n	801928c <i_I2C_BufIn+0x78>

080192b2 <x_I2C_BufOut>:


x_I2C_COMM_t x_I2C_BufOut(x_I2C_BUF_t* px){
 80192b2:	b510      	push	{r4, lr}
 80192b4:	b084      	sub	sp, #16
 80192b6:	4603      	mov	r3, r0
	x_I2C_COMM_t comm = {0,};
 80192b8:	2200      	movs	r2, #0
 80192ba:	9201      	str	r2, [sp, #4]
 80192bc:	9202      	str	r2, [sp, #8]
 80192be:	9203      	str	r2, [sp, #12]
	if(px->u16_cnt){
 80192c0:	f8b1 2206 	ldrh.w	r2, [r1, #518]	@ 0x206
 80192c4:	b93a      	cbnz	r2, 80192d6 <x_I2C_BufOut+0x24>
		px->u16_cnt--;
		memcpy(&comm, &px->comm[px->u16_out], sizeof(x_I2C_COMM_t));
		px->u16_out = (px->u16_out + 1) & I2C_COMM_ARR_MASK;
	}
	return comm;
 80192c6:	aa04      	add	r2, sp, #16
 80192c8:	e912 0007 	ldmdb	r2, {r0, r1, r2}
 80192cc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
}
 80192d0:	4618      	mov	r0, r3
 80192d2:	b004      	add	sp, #16
 80192d4:	bd10      	pop	{r4, pc}
 80192d6:	468c      	mov	ip, r1
		px->u16_cnt--;
 80192d8:	3a01      	subs	r2, #1
 80192da:	f8a1 2206 	strh.w	r2, [r1, #518]	@ 0x206
		memcpy(&comm, &px->comm[px->u16_out], sizeof(x_I2C_COMM_t));
 80192de:	f8b1 e204 	ldrh.w	lr, [r1, #516]	@ 0x204
 80192e2:	eb0e 014e 	add.w	r1, lr, lr, lsl #1
 80192e6:	eb0c 0281 	add.w	r2, ip, r1, lsl #2
 80192ea:	ac01      	add	r4, sp, #4
 80192ec:	f85c 0021 	ldr.w	r0, [ip, r1, lsl #2]
 80192f0:	6851      	ldr	r1, [r2, #4]
 80192f2:	6892      	ldr	r2, [r2, #8]
 80192f4:	c407      	stmia	r4!, {r0, r1, r2}
		px->u16_out = (px->u16_out + 1) & I2C_COMM_ARR_MASK;
 80192f6:	f10e 0e01 	add.w	lr, lr, #1
 80192fa:	f00e 0e1f 	and.w	lr, lr, #31
 80192fe:	f8ac e204 	strh.w	lr, [ip, #516]	@ 0x204
 8019302:	e7e0      	b.n	80192c6 <x_I2C_BufOut+0x14>

08019304 <v_I2C_Deinit>:




void v_I2C_Deinit(){
 8019304:	b508      	push	{r3, lr}
	HAL_I2C_DeInit(p_i2c1);
 8019306:	4806      	ldr	r0, [pc, #24]	@ (8019320 <v_I2C_Deinit+0x1c>)
 8019308:	f7ee fa1e 	bl	8007748 <HAL_I2C_DeInit>
	HAL_I2C_DeInit(p_i2c2);
 801930c:	4805      	ldr	r0, [pc, #20]	@ (8019324 <v_I2C_Deinit+0x20>)
 801930e:	f7ee fa1b 	bl	8007748 <HAL_I2C_DeInit>
	HAL_I2C_DeInit(p_i2c4);
 8019312:	4805      	ldr	r0, [pc, #20]	@ (8019328 <v_I2C_Deinit+0x24>)
 8019314:	f7ee fa18 	bl	8007748 <HAL_I2C_DeInit>
	HAL_I2C_DeInit(p_i2c5);
 8019318:	4804      	ldr	r0, [pc, #16]	@ (801932c <v_I2C_Deinit+0x28>)
 801931a:	f7ee fa15 	bl	8007748 <HAL_I2C_DeInit>
}
 801931e:	bd08      	pop	{r3, pc}
 8019320:	24001424 	.word	0x24001424
 8019324:	240013d0 	.word	0x240013d0
 8019328:	2400137c 	.word	0x2400137c
 801932c:	24001328 	.word	0x24001328

08019330 <i_I2C1_Write>:
static uint16_t u16_i2c1_rdCnt;
static x_I2C_BUF_t i2c1_buf;



int i_I2C1_Write(uint8_t u8_addr, uint16_t u16_reg, uint8_t* pu8_arr, uint16_t u16_len){
 8019330:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019332:	b083      	sub	sp, #12
 8019334:	4605      	mov	r5, r0
 8019336:	460e      	mov	r6, r1
 8019338:	4611      	mov	r1, r2
 801933a:	461c      	mov	r4, r3
	if(e_comm_i2c1 == COMM_STAT_READY){
 801933c:	4b15      	ldr	r3, [pc, #84]	@ (8019394 <i_I2C1_Write+0x64>)
 801933e:	781b      	ldrb	r3, [r3, #0]
 8019340:	b9d3      	cbnz	r3, 8019378 <i_I2C1_Write+0x48>
		if(u16_len + 1 < I2C1_WR_SIZE){
 8019342:	2c1e      	cmp	r4, #30
 8019344:	d904      	bls.n	8019350 <i_I2C1_Write+0x20>
 8019346:	2005      	movs	r0, #5
				if(ret == HAL_BUSY)	{e_comm_i2c1 = COMM_STAT_BUSY;}
				else				{e_comm_i2c1 = COMM_STAT_ERR;}
			}
		}
		else{
			e_comm_i2c1 = COMM_STAT_ERR_LEN;
 8019348:	4b12      	ldr	r3, [pc, #72]	@ (8019394 <i_I2C1_Write+0x64>)
 801934a:	7018      	strb	r0, [r3, #0]
	}
	else{
		e_comm_i2c1 = i_I2C_BufIn(&i2c1_buf, u8_addr, u16_reg, pu8_arr, u16_len, false);
	}
	return e_comm_i2c1;
}
 801934c:	b003      	add	sp, #12
 801934e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			u8_i2c1_addr = u8_addr;
 8019350:	4b11      	ldr	r3, [pc, #68]	@ (8019398 <i_I2C1_Write+0x68>)
 8019352:	7018      	strb	r0, [r3, #0]
			memcpy(u8_i2c1_wrArr, pu8_arr, u16_len);
 8019354:	4f11      	ldr	r7, [pc, #68]	@ (801939c <i_I2C1_Write+0x6c>)
 8019356:	4622      	mov	r2, r4
 8019358:	4638      	mov	r0, r7
 801935a:	f008 f814 	bl	8021386 <memcpy>
			HAL_StatusTypeDef ret = HAL_I2C_Mem_Write_DMA(p_i2c1, u8_i2c1_addr, u16_reg, I2C_MEMADD_SIZE_8BIT, u8_i2c1_wrArr, u16_len);
 801935e:	9401      	str	r4, [sp, #4]
 8019360:	9700      	str	r7, [sp, #0]
 8019362:	2301      	movs	r3, #1
 8019364:	4632      	mov	r2, r6
 8019366:	4629      	mov	r1, r5
 8019368:	480d      	ldr	r0, [pc, #52]	@ (80193a0 <i_I2C1_Write+0x70>)
 801936a:	f7ee fc07 	bl	8007b7c <HAL_I2C_Mem_Write_DMA>
			if(ret == HAL_OK)		{e_comm_i2c1 = COMM_STAT_OK;}
 801936e:	b170      	cbz	r0, 801938e <i_I2C1_Write+0x5e>
				if(ret == HAL_BUSY)	{e_comm_i2c1 = COMM_STAT_BUSY;}
 8019370:	2802      	cmp	r0, #2
 8019372:	bf18      	it	ne
 8019374:	2003      	movne	r0, #3
 8019376:	e7e7      	b.n	8019348 <i_I2C1_Write+0x18>
		e_comm_i2c1 = i_I2C_BufIn(&i2c1_buf, u8_addr, u16_reg, pu8_arr, u16_len, false);
 8019378:	2300      	movs	r3, #0
 801937a:	9301      	str	r3, [sp, #4]
 801937c:	9400      	str	r4, [sp, #0]
 801937e:	4613      	mov	r3, r2
 8019380:	4632      	mov	r2, r6
 8019382:	4601      	mov	r1, r0
 8019384:	4807      	ldr	r0, [pc, #28]	@ (80193a4 <i_I2C1_Write+0x74>)
 8019386:	f7ff ff45 	bl	8019214 <i_I2C_BufIn>
 801938a:	b2c0      	uxtb	r0, r0
 801938c:	e7dc      	b.n	8019348 <i_I2C1_Write+0x18>
 801938e:	2001      	movs	r0, #1
 8019390:	e7da      	b.n	8019348 <i_I2C1_Write+0x18>
 8019392:	bf00      	nop
 8019394:	2400cd23 	.word	0x2400cd23
 8019398:	2400cd22 	.word	0x2400cd22
 801939c:	300064c0 	.word	0x300064c0
 80193a0:	24001424 	.word	0x24001424
 80193a4:	2400cb14 	.word	0x2400cb14

080193a8 <i_I2C1_Read>:



int i_I2C1_Read(uint8_t u8_addr, uint16_t u16_reg, uint16_t u16_len){
 80193a8:	b500      	push	{lr}
 80193aa:	b083      	sub	sp, #12
	if(e_comm_i2c1 == COMM_STAT_READY){
 80193ac:	4b14      	ldr	r3, [pc, #80]	@ (8019400 <i_I2C1_Read+0x58>)
 80193ae:	781b      	ldrb	r3, [r3, #0]
 80193b0:	b9cb      	cbnz	r3, 80193e6 <i_I2C1_Read+0x3e>
		if(I2C1_WR_SIZE > 0 && I2C1_RD_SIZE >= u16_len){
 80193b2:	2a20      	cmp	r2, #32
 80193b4:	d905      	bls.n	80193c2 <i_I2C1_Read+0x1a>
 80193b6:	2005      	movs	r0, #5
				if(ret == HAL_BUSY)	{e_comm_i2c1 = COMM_STAT_BUSY;}
				else				{e_comm_i2c1 = COMM_STAT_ERR;}
			}
		}
		else{
			e_comm_i2c1 = COMM_STAT_ERR_LEN;
 80193b8:	4b11      	ldr	r3, [pc, #68]	@ (8019400 <i_I2C1_Read+0x58>)
 80193ba:	7018      	strb	r0, [r3, #0]
	}
	else{
		e_comm_i2c1 = i_I2C_BufIn(&i2c1_buf, u8_addr, u16_reg, NULL, u16_len, true);
	}
	return e_comm_i2c1;
}
 80193bc:	b003      	add	sp, #12
 80193be:	f85d fb04 	ldr.w	pc, [sp], #4
			u8_i2c1_addr = u8_addr;
 80193c2:	4b10      	ldr	r3, [pc, #64]	@ (8019404 <i_I2C1_Read+0x5c>)
 80193c4:	7018      	strb	r0, [r3, #0]
			u16_i2c1_rdCnt = u16_len;
 80193c6:	4b10      	ldr	r3, [pc, #64]	@ (8019408 <i_I2C1_Read+0x60>)
 80193c8:	801a      	strh	r2, [r3, #0]
			HAL_StatusTypeDef ret = HAL_I2C_Mem_Read_DMA(p_i2c1, u8_i2c1_addr, u16_reg, I2C_MEMADD_SIZE_8BIT, u8_i2c1_rdArr, u16_len);
 80193ca:	9201      	str	r2, [sp, #4]
 80193cc:	4b0f      	ldr	r3, [pc, #60]	@ (801940c <i_I2C1_Read+0x64>)
 80193ce:	9300      	str	r3, [sp, #0]
 80193d0:	2301      	movs	r3, #1
 80193d2:	460a      	mov	r2, r1
 80193d4:	4601      	mov	r1, r0
 80193d6:	480e      	ldr	r0, [pc, #56]	@ (8019410 <i_I2C1_Read+0x68>)
 80193d8:	f7ee fc6a 	bl	8007cb0 <HAL_I2C_Mem_Read_DMA>
			if(ret == HAL_OK)		{e_comm_i2c1 = COMM_STAT_OK;}
 80193dc:	b170      	cbz	r0, 80193fc <i_I2C1_Read+0x54>
				if(ret == HAL_BUSY)	{e_comm_i2c1 = COMM_STAT_BUSY;}
 80193de:	2802      	cmp	r0, #2
 80193e0:	bf18      	it	ne
 80193e2:	2003      	movne	r0, #3
 80193e4:	e7e8      	b.n	80193b8 <i_I2C1_Read+0x10>
		e_comm_i2c1 = i_I2C_BufIn(&i2c1_buf, u8_addr, u16_reg, NULL, u16_len, true);
 80193e6:	2301      	movs	r3, #1
 80193e8:	9301      	str	r3, [sp, #4]
 80193ea:	9200      	str	r2, [sp, #0]
 80193ec:	2300      	movs	r3, #0
 80193ee:	460a      	mov	r2, r1
 80193f0:	4601      	mov	r1, r0
 80193f2:	4808      	ldr	r0, [pc, #32]	@ (8019414 <i_I2C1_Read+0x6c>)
 80193f4:	f7ff ff0e 	bl	8019214 <i_I2C_BufIn>
 80193f8:	b2c0      	uxtb	r0, r0
 80193fa:	e7dd      	b.n	80193b8 <i_I2C1_Read+0x10>
 80193fc:	2001      	movs	r0, #1
 80193fe:	e7db      	b.n	80193b8 <i_I2C1_Read+0x10>
 8019400:	2400cd23 	.word	0x2400cd23
 8019404:	2400cd22 	.word	0x2400cd22
 8019408:	2400cd20 	.word	0x2400cd20
 801940c:	300064a0 	.word	0x300064a0
 8019410:	24001424 	.word	0x24001424
 8019414:	2400cb14 	.word	0x2400cb14

08019418 <i_I2C2_Write>:
static uint8_t u8_i2c2_addr;
static uint16_t u16_i2c2_rdCnt;
static x_I2C_BUF_t i2c2_buf;


int i_I2C2_Write(uint8_t u8_addr, uint16_t u16_reg, uint8_t* pu8_arr, uint16_t u16_len){
 8019418:	b5f0      	push	{r4, r5, r6, r7, lr}
 801941a:	b083      	sub	sp, #12
 801941c:	4605      	mov	r5, r0
 801941e:	460e      	mov	r6, r1
 8019420:	4611      	mov	r1, r2
 8019422:	461c      	mov	r4, r3
	if(e_comm_i2c2 == COMM_STAT_READY){
 8019424:	4b15      	ldr	r3, [pc, #84]	@ (801947c <i_I2C2_Write+0x64>)
 8019426:	781b      	ldrb	r3, [r3, #0]
 8019428:	b9d3      	cbnz	r3, 8019460 <i_I2C2_Write+0x48>
		if(u16_len + 1 < I2C2_WR_SIZE){
 801942a:	2c1e      	cmp	r4, #30
 801942c:	d904      	bls.n	8019438 <i_I2C2_Write+0x20>
 801942e:	2005      	movs	r0, #5
				if(ret == HAL_BUSY)	{e_comm_i2c2 = COMM_STAT_BUSY;}
				else				{e_comm_i2c2 = COMM_STAT_ERR;}
			}
		}
		else{
			e_comm_i2c2 = COMM_STAT_ERR_LEN;
 8019430:	4b12      	ldr	r3, [pc, #72]	@ (801947c <i_I2C2_Write+0x64>)
 8019432:	7018      	strb	r0, [r3, #0]
	}
	else{
		e_comm_i2c2 = i_I2C_BufIn(&i2c2_buf, u8_addr, u16_reg, pu8_arr, u16_len, false);
	}
	return e_comm_i2c2;
}
 8019434:	b003      	add	sp, #12
 8019436:	bdf0      	pop	{r4, r5, r6, r7, pc}
			u8_i2c2_addr = u8_addr;
 8019438:	4b11      	ldr	r3, [pc, #68]	@ (8019480 <i_I2C2_Write+0x68>)
 801943a:	7018      	strb	r0, [r3, #0]
			memcpy(u8_i2c2_wrArr, pu8_arr, u16_len);
 801943c:	4f11      	ldr	r7, [pc, #68]	@ (8019484 <i_I2C2_Write+0x6c>)
 801943e:	4622      	mov	r2, r4
 8019440:	4638      	mov	r0, r7
 8019442:	f007 ffa0 	bl	8021386 <memcpy>
			HAL_StatusTypeDef ret = HAL_I2C_Mem_Write_DMA(p_i2c2, u8_i2c2_addr, u16_reg, I2C_MEMADD_SIZE_8BIT, u8_i2c2_wrArr, u16_len);
 8019446:	9401      	str	r4, [sp, #4]
 8019448:	9700      	str	r7, [sp, #0]
 801944a:	2301      	movs	r3, #1
 801944c:	4632      	mov	r2, r6
 801944e:	4629      	mov	r1, r5
 8019450:	480d      	ldr	r0, [pc, #52]	@ (8019488 <i_I2C2_Write+0x70>)
 8019452:	f7ee fb93 	bl	8007b7c <HAL_I2C_Mem_Write_DMA>
			if(ret == HAL_OK)		{e_comm_i2c2 = COMM_STAT_OK;}
 8019456:	b170      	cbz	r0, 8019476 <i_I2C2_Write+0x5e>
				if(ret == HAL_BUSY)	{e_comm_i2c2 = COMM_STAT_BUSY;}
 8019458:	2802      	cmp	r0, #2
 801945a:	bf18      	it	ne
 801945c:	2003      	movne	r0, #3
 801945e:	e7e7      	b.n	8019430 <i_I2C2_Write+0x18>
		e_comm_i2c2 = i_I2C_BufIn(&i2c2_buf, u8_addr, u16_reg, pu8_arr, u16_len, false);
 8019460:	2300      	movs	r3, #0
 8019462:	9301      	str	r3, [sp, #4]
 8019464:	9400      	str	r4, [sp, #0]
 8019466:	4613      	mov	r3, r2
 8019468:	4632      	mov	r2, r6
 801946a:	4601      	mov	r1, r0
 801946c:	4807      	ldr	r0, [pc, #28]	@ (801948c <i_I2C2_Write+0x74>)
 801946e:	f7ff fed1 	bl	8019214 <i_I2C_BufIn>
 8019472:	b2c0      	uxtb	r0, r0
 8019474:	e7dc      	b.n	8019430 <i_I2C2_Write+0x18>
 8019476:	2001      	movs	r0, #1
 8019478:	e7da      	b.n	8019430 <i_I2C2_Write+0x18>
 801947a:	bf00      	nop
 801947c:	2400cb13 	.word	0x2400cb13
 8019480:	2400cb12 	.word	0x2400cb12
 8019484:	30006480 	.word	0x30006480
 8019488:	240013d0 	.word	0x240013d0
 801948c:	2400c904 	.word	0x2400c904

08019490 <i_I2C2_Read>:


int i_I2C2_Read(uint8_t u8_addr, uint16_t u16_reg, uint16_t u16_len){
 8019490:	b500      	push	{lr}
 8019492:	b083      	sub	sp, #12
	if(e_comm_i2c2 == COMM_STAT_READY){
 8019494:	4b14      	ldr	r3, [pc, #80]	@ (80194e8 <i_I2C2_Read+0x58>)
 8019496:	781b      	ldrb	r3, [r3, #0]
 8019498:	b9cb      	cbnz	r3, 80194ce <i_I2C2_Read+0x3e>
		if(I2C2_WR_SIZE > 0 && I2C2_RD_SIZE >= u16_len){
 801949a:	2a20      	cmp	r2, #32
 801949c:	d905      	bls.n	80194aa <i_I2C2_Read+0x1a>
 801949e:	2005      	movs	r0, #5
				if(ret == HAL_BUSY)	{e_comm_i2c2 = COMM_STAT_BUSY;}
				else				{e_comm_i2c2 = COMM_STAT_ERR;}
			}
		}
		else{
			e_comm_i2c2 = COMM_STAT_ERR_LEN;
 80194a0:	4b11      	ldr	r3, [pc, #68]	@ (80194e8 <i_I2C2_Read+0x58>)
 80194a2:	7018      	strb	r0, [r3, #0]
	}
	else{
		e_comm_i2c2 = i_I2C_BufIn(&i2c2_buf, u8_addr, u16_reg, NULL, u16_len, true);
	}
	return e_comm_i2c2;
}
 80194a4:	b003      	add	sp, #12
 80194a6:	f85d fb04 	ldr.w	pc, [sp], #4
			u8_i2c2_addr = u8_addr;
 80194aa:	4b10      	ldr	r3, [pc, #64]	@ (80194ec <i_I2C2_Read+0x5c>)
 80194ac:	7018      	strb	r0, [r3, #0]
			u16_i2c2_rdCnt = u16_len;
 80194ae:	4b10      	ldr	r3, [pc, #64]	@ (80194f0 <i_I2C2_Read+0x60>)
 80194b0:	801a      	strh	r2, [r3, #0]
			HAL_StatusTypeDef ret = HAL_I2C_Mem_Read_DMA(p_i2c2, u8_i2c2_addr, u16_reg, I2C_MEMADD_SIZE_8BIT, u8_i2c2_rdArr, u16_len);
 80194b2:	9201      	str	r2, [sp, #4]
 80194b4:	4b0f      	ldr	r3, [pc, #60]	@ (80194f4 <i_I2C2_Read+0x64>)
 80194b6:	9300      	str	r3, [sp, #0]
 80194b8:	2301      	movs	r3, #1
 80194ba:	460a      	mov	r2, r1
 80194bc:	4601      	mov	r1, r0
 80194be:	480e      	ldr	r0, [pc, #56]	@ (80194f8 <i_I2C2_Read+0x68>)
 80194c0:	f7ee fbf6 	bl	8007cb0 <HAL_I2C_Mem_Read_DMA>
			if(ret == HAL_OK)		{e_comm_i2c2 = COMM_STAT_OK;}
 80194c4:	b170      	cbz	r0, 80194e4 <i_I2C2_Read+0x54>
				if(ret == HAL_BUSY)	{e_comm_i2c2 = COMM_STAT_BUSY;}
 80194c6:	2802      	cmp	r0, #2
 80194c8:	bf18      	it	ne
 80194ca:	2003      	movne	r0, #3
 80194cc:	e7e8      	b.n	80194a0 <i_I2C2_Read+0x10>
		e_comm_i2c2 = i_I2C_BufIn(&i2c2_buf, u8_addr, u16_reg, NULL, u16_len, true);
 80194ce:	2301      	movs	r3, #1
 80194d0:	9301      	str	r3, [sp, #4]
 80194d2:	9200      	str	r2, [sp, #0]
 80194d4:	2300      	movs	r3, #0
 80194d6:	460a      	mov	r2, r1
 80194d8:	4601      	mov	r1, r0
 80194da:	4808      	ldr	r0, [pc, #32]	@ (80194fc <i_I2C2_Read+0x6c>)
 80194dc:	f7ff fe9a 	bl	8019214 <i_I2C_BufIn>
 80194e0:	b2c0      	uxtb	r0, r0
 80194e2:	e7dd      	b.n	80194a0 <i_I2C2_Read+0x10>
 80194e4:	2001      	movs	r0, #1
 80194e6:	e7db      	b.n	80194a0 <i_I2C2_Read+0x10>
 80194e8:	2400cb13 	.word	0x2400cb13
 80194ec:	2400cb12 	.word	0x2400cb12
 80194f0:	2400cb10 	.word	0x2400cb10
 80194f4:	30006460 	.word	0x30006460
 80194f8:	240013d0 	.word	0x240013d0
 80194fc:	2400c904 	.word	0x2400c904

08019500 <i_I2C4_Write>:
static e_COMM_STAT_t e_comm_i2c4;

uint32_t i2c4_ok, i2c4_busy, i2c4_err;
bool b_i2c4_rdDone, b_i2c4_wrDone;
#define I2C4_CHG	0
int i_I2C4_Write(uint8_t u8_addr, uint16_t u16_reg, uint8_t* pu8_data, uint16_t u16_len){
 8019500:	b510      	push	{r4, lr}
 8019502:	b084      	sub	sp, #16
#if I2C4_CHG
	HAL_StatusTypeDef ret = HAL_I2C_Mem_Write_DMA(p_i2c4, u8_addr, u16_reg, I2C_MEMADD_SIZE_16BIT, pu8_data, u16_len);
#else
	HAL_StatusTypeDef ret = HAL_I2C_Mem_Write(p_i2c4, u8_addr, u16_reg, I2C_MEMADD_SIZE_16BIT, pu8_data, u16_len * 2, 10);
 8019504:	240a      	movs	r4, #10
 8019506:	9402      	str	r4, [sp, #8]
 8019508:	005b      	lsls	r3, r3, #1
 801950a:	b29b      	uxth	r3, r3
 801950c:	9301      	str	r3, [sp, #4]
 801950e:	9200      	str	r2, [sp, #0]
 8019510:	2302      	movs	r3, #2
 8019512:	460a      	mov	r2, r1
 8019514:	4601      	mov	r1, r0
 8019516:	4808      	ldr	r0, [pc, #32]	@ (8019538 <i_I2C4_Write+0x38>)
 8019518:	f7ee f930 	bl	800777c <HAL_I2C_Mem_Write>
#endif
	if(ret == HAL_OK)		{e_comm_i2c4 = COMM_STAT_OK;}
 801951c:	b148      	cbz	r0, 8019532 <i_I2C4_Write+0x32>
 801951e:	4603      	mov	r3, r0
	else{
		if(ret == HAL_BUSY)	{e_comm_i2c4 = COMM_STAT_BUSY;}
 8019520:	2802      	cmp	r0, #2
 8019522:	bf0c      	ite	eq
 8019524:	4603      	moveq	r3, r0
 8019526:	2303      	movne	r3, #3
	if(ret == HAL_OK)		{e_comm_i2c4 = COMM_STAT_OK;}
 8019528:	4a04      	ldr	r2, [pc, #16]	@ (801953c <i_I2C4_Write+0x3c>)
 801952a:	7013      	strb	r3, [r2, #0]
		else				{e_comm_i2c4 = COMM_STAT_ERR;}
	}

	//timeout set && done event wait
	return e_comm_i2c4;
}
 801952c:	4618      	mov	r0, r3
 801952e:	b004      	add	sp, #16
 8019530:	bd10      	pop	{r4, pc}
 8019532:	2301      	movs	r3, #1
 8019534:	e7f8      	b.n	8019528 <i_I2C4_Write+0x28>
 8019536:	bf00      	nop
 8019538:	2400137c 	.word	0x2400137c
 801953c:	2400c902 	.word	0x2400c902

08019540 <i_I2C4_Read>:


int i_I2C4_Read(uint8_t u8_addr, uint16_t u16_reg, uint8_t* pu8_data, uint16_t u16_len){
 8019540:	b510      	push	{r4, lr}
 8019542:	b084      	sub	sp, #16
#if I2C4_CHG
	HAL_StatusTypeDef ret = HAL_I2C_Mem_Read_DMA(p_i2c4, u8_addr, u16_reg, I2C_MEMADD_SIZE_16BIT, pu8_data, u16_len);
#else
	HAL_StatusTypeDef ret = HAL_I2C_Mem_Read(p_i2c4, u8_addr, u16_reg, I2C_MEMADD_SIZE_16BIT, pu8_data, u16_len * 2, HAL_MAX_DELAY);
 8019544:	f04f 34ff 	mov.w	r4, #4294967295
 8019548:	9402      	str	r4, [sp, #8]
 801954a:	005b      	lsls	r3, r3, #1
 801954c:	b29b      	uxth	r3, r3
 801954e:	9301      	str	r3, [sp, #4]
 8019550:	9200      	str	r2, [sp, #0]
 8019552:	2302      	movs	r3, #2
 8019554:	460a      	mov	r2, r1
 8019556:	4601      	mov	r1, r0
 8019558:	4807      	ldr	r0, [pc, #28]	@ (8019578 <i_I2C4_Read+0x38>)
 801955a:	f7ee fa0d 	bl	8007978 <HAL_I2C_Mem_Read>
#endif
	if(ret == HAL_OK)		{e_comm_i2c4 = COMM_STAT_OK;}
 801955e:	b148      	cbz	r0, 8019574 <i_I2C4_Read+0x34>
 8019560:	4603      	mov	r3, r0
	else{
		if(ret == HAL_BUSY)	{e_comm_i2c4 = COMM_STAT_BUSY;}
 8019562:	2802      	cmp	r0, #2
 8019564:	bf0c      	ite	eq
 8019566:	4603      	moveq	r3, r0
 8019568:	2303      	movne	r3, #3
	if(ret == HAL_OK)		{e_comm_i2c4 = COMM_STAT_OK;}
 801956a:	4a04      	ldr	r2, [pc, #16]	@ (801957c <i_I2C4_Read+0x3c>)
 801956c:	7013      	strb	r3, [r2, #0]
		else				{e_comm_i2c4 = COMM_STAT_ERR;}
	}
	return e_comm_i2c4;
}
 801956e:	4618      	mov	r0, r3
 8019570:	b004      	add	sp, #16
 8019572:	bd10      	pop	{r4, pc}
 8019574:	2301      	movs	r3, #1
 8019576:	e7f8      	b.n	801956a <i_I2C4_Read+0x2a>
 8019578:	2400137c 	.word	0x2400137c
 801957c:	2400c902 	.word	0x2400c902

08019580 <v_I2C4_Set_Comm_Ready>:

static uint8_t u8_i2c4_wrArr[I2C4_WR_SIZE] __attribute__((section(".my_nocache_d3")));
static uint8_t u8_i2c4_rdArr[I2C4_RD_SIZE] __attribute__((section(".my_nocache_d3")));

void v_I2C4_Set_Comm_Ready(){
	e_comm_i2c4 = COMM_STAT_READY;
 8019580:	4b01      	ldr	r3, [pc, #4]	@ (8019588 <v_I2C4_Set_Comm_Ready+0x8>)
 8019582:	2200      	movs	r2, #0
 8019584:	701a      	strb	r2, [r3, #0]
}
 8019586:	4770      	bx	lr
 8019588:	2400c902 	.word	0x2400c902

0801958c <i_I2C4_Write_DMA>:

int i_I2C4_Write_DMA(uint8_t u8_addr, uint16_t u16_reg, uint8_t* pu8_arr, uint16_t u16_len){
 801958c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801958e:	b083      	sub	sp, #12
 8019590:	461c      	mov	r4, r3
	if(e_comm_i2c4 == COMM_STAT_READY){
 8019592:	4b14      	ldr	r3, [pc, #80]	@ (80195e4 <i_I2C4_Write_DMA+0x58>)
 8019594:	781b      	ldrb	r3, [r3, #0]
 8019596:	b93b      	cbnz	r3, 80195a8 <i_I2C4_Write_DMA+0x1c>
 8019598:	4605      	mov	r5, r0
 801959a:	460e      	mov	r6, r1
 801959c:	4611      	mov	r1, r2
		if(u16_len + 1 < I2C4_WR_SIZE){
 801959e:	2c1e      	cmp	r4, #30
 80195a0:	d906      	bls.n	80195b0 <i_I2C4_Write_DMA+0x24>
				if(ret == HAL_BUSY)	{e_comm_i2c4 = COMM_STAT_BUSY;}
				else				{e_comm_i2c4 = COMM_STAT_ERR;}
			}
		}
		else{
			e_comm_i2c4 = COMM_STAT_ERR_LEN;
 80195a2:	4b10      	ldr	r3, [pc, #64]	@ (80195e4 <i_I2C4_Write_DMA+0x58>)
 80195a4:	2205      	movs	r2, #5
 80195a6:	701a      	strb	r2, [r3, #0]
		}
	}
	return e_comm_i2c4;
}
 80195a8:	4b0e      	ldr	r3, [pc, #56]	@ (80195e4 <i_I2C4_Write_DMA+0x58>)
 80195aa:	7818      	ldrb	r0, [r3, #0]
 80195ac:	b003      	add	sp, #12
 80195ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
			memcpy(u8_i2c4_wrArr, pu8_arr, u16_len);
 80195b0:	4f0d      	ldr	r7, [pc, #52]	@ (80195e8 <i_I2C4_Write_DMA+0x5c>)
 80195b2:	4622      	mov	r2, r4
 80195b4:	4638      	mov	r0, r7
 80195b6:	f007 fee6 	bl	8021386 <memcpy>
			HAL_StatusTypeDef ret = HAL_I2C_Mem_Write_DMA(p_i2c4, u8_i2c4_addr, u16_reg, I2C_MEMADD_SIZE_16BIT, u8_i2c4_wrArr, u16_len);
 80195ba:	9401      	str	r4, [sp, #4]
 80195bc:	9700      	str	r7, [sp, #0]
 80195be:	2302      	movs	r3, #2
 80195c0:	4632      	mov	r2, r6
 80195c2:	4629      	mov	r1, r5
 80195c4:	4809      	ldr	r0, [pc, #36]	@ (80195ec <i_I2C4_Write_DMA+0x60>)
 80195c6:	f7ee fad9 	bl	8007b7c <HAL_I2C_Mem_Write_DMA>
			if(ret == HAL_OK)		{e_comm_i2c4 = COMM_STAT_OK;}
 80195ca:	b918      	cbnz	r0, 80195d4 <i_I2C4_Write_DMA+0x48>
 80195cc:	4b05      	ldr	r3, [pc, #20]	@ (80195e4 <i_I2C4_Write_DMA+0x58>)
 80195ce:	2201      	movs	r2, #1
 80195d0:	701a      	strb	r2, [r3, #0]
 80195d2:	e7e9      	b.n	80195a8 <i_I2C4_Write_DMA+0x1c>
				if(ret == HAL_BUSY)	{e_comm_i2c4 = COMM_STAT_BUSY;}
 80195d4:	2802      	cmp	r0, #2
 80195d6:	4b03      	ldr	r3, [pc, #12]	@ (80195e4 <i_I2C4_Write_DMA+0x58>)
 80195d8:	bf0c      	ite	eq
 80195da:	2202      	moveq	r2, #2
				else				{e_comm_i2c4 = COMM_STAT_ERR;}
 80195dc:	2203      	movne	r2, #3
 80195de:	701a      	strb	r2, [r3, #0]
 80195e0:	e7e2      	b.n	80195a8 <i_I2C4_Write_DMA+0x1c>
 80195e2:	bf00      	nop
 80195e4:	2400c902 	.word	0x2400c902
 80195e8:	38003100 	.word	0x38003100
 80195ec:	2400137c 	.word	0x2400137c

080195f0 <i_I2C4_Read_DMA>:


int i_I2C4_Read_DMA(uint8_t u8_addr, uint16_t u16_reg, uint16_t u16_len){
	if(e_comm_i2c4 == COMM_STAT_READY){
 80195f0:	4b14      	ldr	r3, [pc, #80]	@ (8019644 <i_I2C4_Read_DMA+0x54>)
 80195f2:	781b      	ldrb	r3, [r3, #0]
 80195f4:	b92b      	cbnz	r3, 8019602 <i_I2C4_Read_DMA+0x12>
		if(I2C4_WR_SIZE > 0 && I2C4_RD_SIZE >= u16_len){
 80195f6:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 80195fa:	d905      	bls.n	8019608 <i_I2C4_Read_DMA+0x18>
				if(ret == HAL_BUSY)	{e_comm_i2c4 = COMM_STAT_BUSY;}
				else				{e_comm_i2c4 = COMM_STAT_ERR;}
			}
		}
		else{
			e_comm_i2c4 = COMM_STAT_ERR_LEN;
 80195fc:	4b11      	ldr	r3, [pc, #68]	@ (8019644 <i_I2C4_Read_DMA+0x54>)
 80195fe:	2205      	movs	r2, #5
 8019600:	701a      	strb	r2, [r3, #0]
		}
	}
	return e_comm_i2c4;
}
 8019602:	4b10      	ldr	r3, [pc, #64]	@ (8019644 <i_I2C4_Read_DMA+0x54>)
 8019604:	7818      	ldrb	r0, [r3, #0]
 8019606:	4770      	bx	lr
int i_I2C4_Read_DMA(uint8_t u8_addr, uint16_t u16_reg, uint16_t u16_len){
 8019608:	b500      	push	{lr}
 801960a:	b083      	sub	sp, #12
			u16_i2c4_rdCnt = u16_len;
 801960c:	4b0e      	ldr	r3, [pc, #56]	@ (8019648 <i_I2C4_Read_DMA+0x58>)
 801960e:	801a      	strh	r2, [r3, #0]
			HAL_StatusTypeDef ret = HAL_I2C_Mem_Read_DMA(p_i2c4, u8_i2c4_addr, u16_reg, I2C_MEMADD_SIZE_16BIT, u8_i2c4_rdArr, u16_len);
 8019610:	9201      	str	r2, [sp, #4]
 8019612:	4b0e      	ldr	r3, [pc, #56]	@ (801964c <i_I2C4_Read_DMA+0x5c>)
 8019614:	9300      	str	r3, [sp, #0]
 8019616:	2302      	movs	r3, #2
 8019618:	460a      	mov	r2, r1
 801961a:	4601      	mov	r1, r0
 801961c:	480c      	ldr	r0, [pc, #48]	@ (8019650 <i_I2C4_Read_DMA+0x60>)
 801961e:	f7ee fb47 	bl	8007cb0 <HAL_I2C_Mem_Read_DMA>
			if(ret == HAL_OK)		{e_comm_i2c4 = COMM_STAT_OK;}
 8019622:	b938      	cbnz	r0, 8019634 <i_I2C4_Read_DMA+0x44>
 8019624:	4b07      	ldr	r3, [pc, #28]	@ (8019644 <i_I2C4_Read_DMA+0x54>)
 8019626:	2201      	movs	r2, #1
 8019628:	701a      	strb	r2, [r3, #0]
}
 801962a:	4b06      	ldr	r3, [pc, #24]	@ (8019644 <i_I2C4_Read_DMA+0x54>)
 801962c:	7818      	ldrb	r0, [r3, #0]
 801962e:	b003      	add	sp, #12
 8019630:	f85d fb04 	ldr.w	pc, [sp], #4
				if(ret == HAL_BUSY)	{e_comm_i2c4 = COMM_STAT_BUSY;}
 8019634:	2802      	cmp	r0, #2
 8019636:	4b03      	ldr	r3, [pc, #12]	@ (8019644 <i_I2C4_Read_DMA+0x54>)
 8019638:	bf0c      	ite	eq
 801963a:	2202      	moveq	r2, #2
				else				{e_comm_i2c4 = COMM_STAT_ERR;}
 801963c:	2203      	movne	r2, #3
 801963e:	701a      	strb	r2, [r3, #0]
 8019640:	e7f3      	b.n	801962a <i_I2C4_Read_DMA+0x3a>
 8019642:	bf00      	nop
 8019644:	2400c902 	.word	0x2400c902
 8019648:	2400c900 	.word	0x2400c900
 801964c:	38003000 	.word	0x38003000
 8019650:	2400137c 	.word	0x2400137c

08019654 <i_I2C5_Write>:
static uint8_t u8_i2c5_addr;
static uint16_t u16_i2c5_rdCnt;
static x_I2C_BUF_t i2c5_buf;


int i_I2C5_Write(uint8_t u8_addr, uint16_t u16_reg, uint8_t* pu8_arr, uint16_t u16_len){
 8019654:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019656:	b083      	sub	sp, #12
 8019658:	4605      	mov	r5, r0
 801965a:	460e      	mov	r6, r1
 801965c:	4611      	mov	r1, r2
 801965e:	461c      	mov	r4, r3
	if(e_comm_i2c5 == COMM_STAT_READY){
 8019660:	4b14      	ldr	r3, [pc, #80]	@ (80196b4 <i_I2C5_Write+0x60>)
 8019662:	781b      	ldrb	r3, [r3, #0]
 8019664:	b9c3      	cbnz	r3, 8019698 <i_I2C5_Write+0x44>
		if(u16_len + 1 < I2C5_WR_SIZE){
 8019666:	2c1e      	cmp	r4, #30
 8019668:	d904      	bls.n	8019674 <i_I2C5_Write+0x20>
 801966a:	2005      	movs	r0, #5
				if(ret == HAL_BUSY)	{e_comm_i2c5 = COMM_STAT_BUSY;}
				else				{e_comm_i2c5 = COMM_STAT_ERR;}
			}
		}
		else{
			e_comm_i2c5 = COMM_STAT_ERR_LEN;
 801966c:	4b11      	ldr	r3, [pc, #68]	@ (80196b4 <i_I2C5_Write+0x60>)
 801966e:	7018      	strb	r0, [r3, #0]
	}
	else{
		e_comm_i2c5 = i_I2C_BufIn(&i2c5_buf, u8_addr, u16_reg, pu8_arr, u16_len, false);
	}
	return e_comm_i2c5;
}
 8019670:	b003      	add	sp, #12
 8019672:	bdf0      	pop	{r4, r5, r6, r7, pc}
			memcpy(u8_i2c5_wrArr, pu8_arr, u16_len);
 8019674:	4f10      	ldr	r7, [pc, #64]	@ (80196b8 <i_I2C5_Write+0x64>)
 8019676:	4622      	mov	r2, r4
 8019678:	4638      	mov	r0, r7
 801967a:	f007 fe84 	bl	8021386 <memcpy>
			HAL_StatusTypeDef ret = HAL_I2C_Mem_Write_DMA(p_i2c5, u8_i2c5_addr, u16_reg, I2C_MEMADD_SIZE_8BIT, u8_i2c5_wrArr, u16_len);
 801967e:	9401      	str	r4, [sp, #4]
 8019680:	9700      	str	r7, [sp, #0]
 8019682:	2301      	movs	r3, #1
 8019684:	4632      	mov	r2, r6
 8019686:	4629      	mov	r1, r5
 8019688:	480c      	ldr	r0, [pc, #48]	@ (80196bc <i_I2C5_Write+0x68>)
 801968a:	f7ee fa77 	bl	8007b7c <HAL_I2C_Mem_Write_DMA>
			if(ret == HAL_OK)		{e_comm_i2c5 = COMM_STAT_OK;}
 801968e:	b170      	cbz	r0, 80196ae <i_I2C5_Write+0x5a>
				if(ret == HAL_BUSY)	{e_comm_i2c5 = COMM_STAT_BUSY;}
 8019690:	2802      	cmp	r0, #2
 8019692:	bf18      	it	ne
 8019694:	2003      	movne	r0, #3
 8019696:	e7e9      	b.n	801966c <i_I2C5_Write+0x18>
		e_comm_i2c5 = i_I2C_BufIn(&i2c5_buf, u8_addr, u16_reg, pu8_arr, u16_len, false);
 8019698:	2300      	movs	r3, #0
 801969a:	9301      	str	r3, [sp, #4]
 801969c:	9400      	str	r4, [sp, #0]
 801969e:	4613      	mov	r3, r2
 80196a0:	4632      	mov	r2, r6
 80196a2:	4601      	mov	r1, r0
 80196a4:	4806      	ldr	r0, [pc, #24]	@ (80196c0 <i_I2C5_Write+0x6c>)
 80196a6:	f7ff fdb5 	bl	8019214 <i_I2C_BufIn>
 80196aa:	b2c0      	uxtb	r0, r0
 80196ac:	e7de      	b.n	801966c <i_I2C5_Write+0x18>
 80196ae:	2001      	movs	r0, #1
 80196b0:	e7dc      	b.n	801966c <i_I2C5_Write+0x18>
 80196b2:	bf00      	nop
 80196b4:	2400c8fe 	.word	0x2400c8fe
 80196b8:	30006440 	.word	0x30006440
 80196bc:	24001328 	.word	0x24001328
 80196c0:	2400c6f0 	.word	0x2400c6f0

080196c4 <i_I2C5_Read>:


int i_I2C5_Read(uint8_t u8_addr, uint16_t u16_reg, uint16_t u16_len){
 80196c4:	b500      	push	{lr}
 80196c6:	b083      	sub	sp, #12
	if(e_comm_i2c5 == COMM_STAT_READY){
 80196c8:	4b13      	ldr	r3, [pc, #76]	@ (8019718 <i_I2C5_Read+0x54>)
 80196ca:	781b      	ldrb	r3, [r3, #0]
 80196cc:	b9bb      	cbnz	r3, 80196fe <i_I2C5_Read+0x3a>
		if(I2C5_WR_SIZE > 0 && I2C5_RD_SIZE >= u16_len){
 80196ce:	2a20      	cmp	r2, #32
 80196d0:	d905      	bls.n	80196de <i_I2C5_Read+0x1a>
 80196d2:	2005      	movs	r0, #5
				if(ret == HAL_BUSY)	{e_comm_i2c5 = COMM_STAT_BUSY;}
				else				{e_comm_i2c5 = COMM_STAT_ERR;}
			}
		}
		else{
			e_comm_i2c5 = COMM_STAT_ERR_LEN;
 80196d4:	4b10      	ldr	r3, [pc, #64]	@ (8019718 <i_I2C5_Read+0x54>)
 80196d6:	7018      	strb	r0, [r3, #0]
	}
	else{
		e_comm_i2c5 = i_I2C_BufIn(&i2c5_buf, u8_addr, u16_reg, NULL, u16_len, true);
	}
	return e_comm_i2c5;
}
 80196d8:	b003      	add	sp, #12
 80196da:	f85d fb04 	ldr.w	pc, [sp], #4
			u16_i2c5_rdCnt = u16_len;
 80196de:	4b0f      	ldr	r3, [pc, #60]	@ (801971c <i_I2C5_Read+0x58>)
 80196e0:	801a      	strh	r2, [r3, #0]
			HAL_StatusTypeDef ret = HAL_I2C_Mem_Read_DMA(p_i2c5, u8_i2c5_addr, u16_reg, I2C_MEMADD_SIZE_8BIT, u8_i2c5_rdArr, u16_len);
 80196e2:	9201      	str	r2, [sp, #4]
 80196e4:	4b0e      	ldr	r3, [pc, #56]	@ (8019720 <i_I2C5_Read+0x5c>)
 80196e6:	9300      	str	r3, [sp, #0]
 80196e8:	2301      	movs	r3, #1
 80196ea:	460a      	mov	r2, r1
 80196ec:	4601      	mov	r1, r0
 80196ee:	480d      	ldr	r0, [pc, #52]	@ (8019724 <i_I2C5_Read+0x60>)
 80196f0:	f7ee fade 	bl	8007cb0 <HAL_I2C_Mem_Read_DMA>
			if(ret == HAL_OK)		{e_comm_i2c5 = COMM_STAT_OK;}
 80196f4:	b170      	cbz	r0, 8019714 <i_I2C5_Read+0x50>
				if(ret == HAL_BUSY)	{e_comm_i2c5 = COMM_STAT_BUSY;}
 80196f6:	2802      	cmp	r0, #2
 80196f8:	bf18      	it	ne
 80196fa:	2003      	movne	r0, #3
 80196fc:	e7ea      	b.n	80196d4 <i_I2C5_Read+0x10>
		e_comm_i2c5 = i_I2C_BufIn(&i2c5_buf, u8_addr, u16_reg, NULL, u16_len, true);
 80196fe:	2301      	movs	r3, #1
 8019700:	9301      	str	r3, [sp, #4]
 8019702:	9200      	str	r2, [sp, #0]
 8019704:	2300      	movs	r3, #0
 8019706:	460a      	mov	r2, r1
 8019708:	4601      	mov	r1, r0
 801970a:	4807      	ldr	r0, [pc, #28]	@ (8019728 <i_I2C5_Read+0x64>)
 801970c:	f7ff fd82 	bl	8019214 <i_I2C_BufIn>
 8019710:	b2c0      	uxtb	r0, r0
 8019712:	e7df      	b.n	80196d4 <i_I2C5_Read+0x10>
 8019714:	2001      	movs	r0, #1
 8019716:	e7dd      	b.n	80196d4 <i_I2C5_Read+0x10>
 8019718:	2400c8fe 	.word	0x2400c8fe
 801971c:	2400c8fc 	.word	0x2400c8fc
 8019720:	30006420 	.word	0x30006420
 8019724:	24001328 	.word	0x24001328
 8019728:	2400c6f0 	.word	0x2400c6f0

0801972c <HAL_I2C_MasterTxCpltCallback>:
 * - modify	: -
 */
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c){
	//queue

}
 801972c:	4770      	bx	lr

0801972e <HAL_I2C_MasterRxCpltCallback>:
 * - modify	: -
 */
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c){
	//queue

}
 801972e:	4770      	bx	lr

08019730 <HAL_I2C_ErrorCallback>:


uint32_t i2c_error;
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c){
	i2c_error++;
 8019730:	4a02      	ldr	r2, [pc, #8]	@ (801973c <HAL_I2C_ErrorCallback+0xc>)
 8019732:	6813      	ldr	r3, [r2, #0]
 8019734:	3301      	adds	r3, #1
 8019736:	6013      	str	r3, [r2, #0]
	if(hi2c == p_i2c2){

	}
}
 8019738:	4770      	bx	lr
 801973a:	bf00      	nop
 801973c:	2400c6ec 	.word	0x2400c6ec

08019740 <HAL_I2C_MemTxCpltCallback>:




void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c){
 8019740:	b510      	push	{r4, lr}
 8019742:	b084      	sub	sp, #16
	if(hi2c == p_i2c1){
 8019744:	4b48      	ldr	r3, [pc, #288]	@ (8019868 <HAL_I2C_MemTxCpltCallback+0x128>)
 8019746:	4298      	cmp	r0, r3
 8019748:	d01d      	beq.n	8019786 <HAL_I2C_MemTxCpltCallback+0x46>
		}
		else if(u8_i2c1_addr == ADDR_TOF1){

		}
	}
	else if(hi2c == p_i2c2){
 801974a:	4b48      	ldr	r3, [pc, #288]	@ (801986c <HAL_I2C_MemTxCpltCallback+0x12c>)
 801974c:	4298      	cmp	r0, r3
 801974e:	d03c      	beq.n	80197ca <HAL_I2C_MemTxCpltCallback+0x8a>
		}
		else{

		}
	}
	else if(hi2c == p_i2c4){
 8019750:	4b47      	ldr	r3, [pc, #284]	@ (8019870 <HAL_I2C_MemTxCpltCallback+0x130>)
 8019752:	4298      	cmp	r0, r3
 8019754:	d04d      	beq.n	80197f2 <HAL_I2C_MemTxCpltCallback+0xb2>
		e_comm_i2c4 = COMM_STAT_READY;
		v_Temp_IR_WR_Done();
	}
	else if(hi2c == p_i2c5){
 8019756:	4b47      	ldr	r3, [pc, #284]	@ (8019874 <HAL_I2C_MemTxCpltCallback+0x134>)
 8019758:	4298      	cmp	r0, r3
 801975a:	d050      	beq.n	80197fe <HAL_I2C_MemTxCpltCallback+0xbe>
		e_comm_i2c5 = COMM_STAT_READY;
		v_Codec_WrDone();
	}


	if(e_comm_i2c1 == COMM_STAT_READY){
 801975c:	4b46      	ldr	r3, [pc, #280]	@ (8019878 <HAL_I2C_MemTxCpltCallback+0x138>)
 801975e:	781b      	ldrb	r3, [r3, #0]
 8019760:	b1d3      	cbz	r3, 8019798 <HAL_I2C_MemTxCpltCallback+0x58>
				i_I2C1_Write(comm.u8_addr, comm.u16_reg, comm.pu8_arr, comm.u16_len);
			}
		}
	}
	//queue
	if(e_comm_i2c2 == COMM_STAT_READY){
 8019762:	4b46      	ldr	r3, [pc, #280]	@ (801987c <HAL_I2C_MemTxCpltCallback+0x13c>)
 8019764:	781b      	ldrb	r3, [r3, #0]
 8019766:	b923      	cbnz	r3, 8019772 <HAL_I2C_MemTxCpltCallback+0x32>
		if(i2c2_buf.u16_cnt){
 8019768:	4b45      	ldr	r3, [pc, #276]	@ (8019880 <HAL_I2C_MemTxCpltCallback+0x140>)
 801976a:	f8b3 3206 	ldrh.w	r3, [r3, #518]	@ 0x206
 801976e:	2b00      	cmp	r3, #0
 8019770:	d14f      	bne.n	8019812 <HAL_I2C_MemTxCpltCallback+0xd2>
			else{
				i_I2C2_Write(comm.u8_addr, comm.u16_reg, comm.pu8_arr, comm.u16_len);
			}
		}
	}
	if(e_comm_i2c5 == COMM_STAT_READY){
 8019772:	4b44      	ldr	r3, [pc, #272]	@ (8019884 <HAL_I2C_MemTxCpltCallback+0x144>)
 8019774:	781b      	ldrb	r3, [r3, #0]
 8019776:	b923      	cbnz	r3, 8019782 <HAL_I2C_MemTxCpltCallback+0x42>
#if I2C5_CHG
		if(i2c5_buf.u16_cnt){
 8019778:	4b43      	ldr	r3, [pc, #268]	@ (8019888 <HAL_I2C_MemTxCpltCallback+0x148>)
 801977a:	f8b3 3206 	ldrh.w	r3, [r3, #518]	@ 0x206
 801977e:	2b00      	cmp	r3, #0
 8019780:	d15c      	bne.n	801983c <HAL_I2C_MemTxCpltCallback+0xfc>
				i_I2C5_Write(comm.u8_addr, comm.u16_reg, comm.pu8_arr, comm.u16_len);
			}
		}
#endif
	}
}
 8019782:	b004      	add	sp, #16
 8019784:	bd10      	pop	{r4, pc}
		e_comm_i2c1 = COMM_STAT_READY;
 8019786:	4b3c      	ldr	r3, [pc, #240]	@ (8019878 <HAL_I2C_MemTxCpltCallback+0x138>)
 8019788:	2200      	movs	r2, #0
 801978a:	701a      	strb	r2, [r3, #0]
		if(u8_i2c1_addr == ADDR_TEMP_INDOOR || u8_i2c1_addr == ADDR_TEMP_OUTDOOR){
 801978c:	4b3f      	ldr	r3, [pc, #252]	@ (801988c <HAL_I2C_MemTxCpltCallback+0x14c>)
 801978e:	7818      	ldrb	r0, [r3, #0]
 8019790:	f000 03fd 	and.w	r3, r0, #253	@ 0xfd
 8019794:	2b90      	cmp	r3, #144	@ 0x90
 8019796:	d015      	beq.n	80197c4 <HAL_I2C_MemTxCpltCallback+0x84>
		if(i2c1_buf.u16_cnt){
 8019798:	4b3d      	ldr	r3, [pc, #244]	@ (8019890 <HAL_I2C_MemTxCpltCallback+0x150>)
 801979a:	f8b3 3206 	ldrh.w	r3, [r3, #518]	@ 0x206
 801979e:	2b00      	cmp	r3, #0
 80197a0:	d0df      	beq.n	8019762 <HAL_I2C_MemTxCpltCallback+0x22>
			x_I2C_COMM_t comm = x_I2C_BufOut(&i2c1_buf);
 80197a2:	493b      	ldr	r1, [pc, #236]	@ (8019890 <HAL_I2C_MemTxCpltCallback+0x150>)
 80197a4:	a801      	add	r0, sp, #4
 80197a6:	f7ff fd84 	bl	80192b2 <x_I2C_BufOut>
 80197aa:	f89d 0004 	ldrb.w	r0, [sp, #4]
 80197ae:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 80197b2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
			if(comm.b_rd){
 80197b6:	f89d 400e 	ldrb.w	r4, [sp, #14]
 80197ba:	b334      	cbz	r4, 801980a <HAL_I2C_MemTxCpltCallback+0xca>
				i_I2C1_Read(comm.u8_addr, comm.u16_reg, comm.u16_len);
 80197bc:	461a      	mov	r2, r3
 80197be:	f7ff fdf3 	bl	80193a8 <i_I2C1_Read>
 80197c2:	e7ce      	b.n	8019762 <HAL_I2C_MemTxCpltCallback+0x22>
			v_AS6221_Write_DoneHandler(u8_i2c1_addr);
 80197c4:	f7e7 f922 	bl	8000a0c <v_AS6221_Write_DoneHandler>
 80197c8:	e7c8      	b.n	801975c <HAL_I2C_MemTxCpltCallback+0x1c>
		if(u8_i2c2_addr == ADDR_FSR_LEFT || u8_i2c2_addr == ADDR_FSR_RIGHT){
 80197ca:	4b32      	ldr	r3, [pc, #200]	@ (8019894 <HAL_I2C_MemTxCpltCallback+0x154>)
 80197cc:	7818      	ldrb	r0, [r3, #0]
 80197ce:	f000 03fd 	and.w	r3, r0, #253	@ 0xfd
 80197d2:	2b90      	cmp	r3, #144	@ 0x90
 80197d4:	d007      	beq.n	80197e6 <HAL_I2C_MemTxCpltCallback+0xa6>
		else if(u8_i2c2_addr == ADDR_IMU_LEFT || u8_i2c2_addr == ADDR_IMU_RIGHT){
 80197d6:	2bd0      	cmp	r3, #208	@ 0xd0
 80197d8:	d1c0      	bne.n	801975c <HAL_I2C_MemTxCpltCallback+0x1c>
			e_comm_i2c2 = COMM_STAT_READY;
 80197da:	4b28      	ldr	r3, [pc, #160]	@ (801987c <HAL_I2C_MemTxCpltCallback+0x13c>)
 80197dc:	2200      	movs	r2, #0
 80197de:	701a      	strb	r2, [r3, #0]
			v_IMU_WR_Done(u8_i2c2_addr);
 80197e0:	f7f7 fc12 	bl	8011008 <v_IMU_WR_Done>
 80197e4:	e7ba      	b.n	801975c <HAL_I2C_MemTxCpltCallback+0x1c>
			e_comm_i2c2 = COMM_STAT_READY;
 80197e6:	4b25      	ldr	r3, [pc, #148]	@ (801987c <HAL_I2C_MemTxCpltCallback+0x13c>)
 80197e8:	2200      	movs	r2, #0
 80197ea:	701a      	strb	r2, [r3, #0]
			v_ADS111X_WrDone(u8_i2c2_addr);
 80197ec:	f7e6 ffd6 	bl	800079c <v_ADS111X_WrDone>
 80197f0:	e7b4      	b.n	801975c <HAL_I2C_MemTxCpltCallback+0x1c>
		e_comm_i2c4 = COMM_STAT_READY;
 80197f2:	4b29      	ldr	r3, [pc, #164]	@ (8019898 <HAL_I2C_MemTxCpltCallback+0x158>)
 80197f4:	2200      	movs	r2, #0
 80197f6:	701a      	strb	r2, [r3, #0]
		v_Temp_IR_WR_Done();
 80197f8:	f7fc ffc6 	bl	8016788 <v_Temp_IR_WR_Done>
 80197fc:	e7ae      	b.n	801975c <HAL_I2C_MemTxCpltCallback+0x1c>
		e_comm_i2c5 = COMM_STAT_READY;
 80197fe:	4b21      	ldr	r3, [pc, #132]	@ (8019884 <HAL_I2C_MemTxCpltCallback+0x144>)
 8019800:	2200      	movs	r2, #0
 8019802:	701a      	strb	r2, [r3, #0]
		v_Codec_WrDone();
 8019804:	f7f6 fd2c 	bl	8010260 <v_Codec_WrDone>
 8019808:	e7a8      	b.n	801975c <HAL_I2C_MemTxCpltCallback+0x1c>
				i_I2C1_Write(comm.u8_addr, comm.u16_reg, comm.pu8_arr, comm.u16_len);
 801980a:	9a02      	ldr	r2, [sp, #8]
 801980c:	f7ff fd90 	bl	8019330 <i_I2C1_Write>
 8019810:	e7a7      	b.n	8019762 <HAL_I2C_MemTxCpltCallback+0x22>
			x_I2C_COMM_t comm = x_I2C_BufOut(&i2c2_buf);
 8019812:	491b      	ldr	r1, [pc, #108]	@ (8019880 <HAL_I2C_MemTxCpltCallback+0x140>)
 8019814:	a801      	add	r0, sp, #4
 8019816:	f7ff fd4c 	bl	80192b2 <x_I2C_BufOut>
 801981a:	f89d 0004 	ldrb.w	r0, [sp, #4]
 801981e:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 8019822:	f8bd 300c 	ldrh.w	r3, [sp, #12]
			if(comm.b_rd){
 8019826:	f89d 400e 	ldrb.w	r4, [sp, #14]
 801982a:	b11c      	cbz	r4, 8019834 <HAL_I2C_MemTxCpltCallback+0xf4>
				i_I2C2_Read(comm.u8_addr, comm.u16_reg, comm.u16_len);
 801982c:	461a      	mov	r2, r3
 801982e:	f7ff fe2f 	bl	8019490 <i_I2C2_Read>
 8019832:	e79e      	b.n	8019772 <HAL_I2C_MemTxCpltCallback+0x32>
				i_I2C2_Write(comm.u8_addr, comm.u16_reg, comm.pu8_arr, comm.u16_len);
 8019834:	9a02      	ldr	r2, [sp, #8]
 8019836:	f7ff fdef 	bl	8019418 <i_I2C2_Write>
 801983a:	e79a      	b.n	8019772 <HAL_I2C_MemTxCpltCallback+0x32>
			x_I2C_COMM_t comm = x_I2C_BufOut(&i2c5_buf);
 801983c:	4912      	ldr	r1, [pc, #72]	@ (8019888 <HAL_I2C_MemTxCpltCallback+0x148>)
 801983e:	a801      	add	r0, sp, #4
 8019840:	f7ff fd37 	bl	80192b2 <x_I2C_BufOut>
 8019844:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8019848:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 801984c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
			if(comm.b_rd){
 8019850:	f89d 400e 	ldrb.w	r4, [sp, #14]
 8019854:	b11c      	cbz	r4, 801985e <HAL_I2C_MemTxCpltCallback+0x11e>
				i_I2C5_Read(comm.u8_addr, comm.u16_reg, comm.u16_len);
 8019856:	461a      	mov	r2, r3
 8019858:	f7ff ff34 	bl	80196c4 <i_I2C5_Read>
 801985c:	e791      	b.n	8019782 <HAL_I2C_MemTxCpltCallback+0x42>
				i_I2C5_Write(comm.u8_addr, comm.u16_reg, comm.pu8_arr, comm.u16_len);
 801985e:	9a02      	ldr	r2, [sp, #8]
 8019860:	f7ff fef8 	bl	8019654 <i_I2C5_Write>
}
 8019864:	e78d      	b.n	8019782 <HAL_I2C_MemTxCpltCallback+0x42>
 8019866:	bf00      	nop
 8019868:	24001424 	.word	0x24001424
 801986c:	240013d0 	.word	0x240013d0
 8019870:	2400137c 	.word	0x2400137c
 8019874:	24001328 	.word	0x24001328
 8019878:	2400cd23 	.word	0x2400cd23
 801987c:	2400cb13 	.word	0x2400cb13
 8019880:	2400c904 	.word	0x2400c904
 8019884:	2400c8fe 	.word	0x2400c8fe
 8019888:	2400c6f0 	.word	0x2400c6f0
 801988c:	2400cd22 	.word	0x2400cd22
 8019890:	2400cb14 	.word	0x2400cb14
 8019894:	2400cb12 	.word	0x2400cb12
 8019898:	2400c902 	.word	0x2400c902

0801989c <HAL_I2C_MemRxCpltCallback>:


void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c){
 801989c:	b530      	push	{r4, r5, lr}
 801989e:	b085      	sub	sp, #20
	if(hi2c == p_i2c1){
 80198a0:	4b55      	ldr	r3, [pc, #340]	@ (80199f8 <HAL_I2C_MemRxCpltCallback+0x15c>)
 80198a2:	4298      	cmp	r0, r3
 80198a4:	d022      	beq.n	80198ec <HAL_I2C_MemRxCpltCallback+0x50>

		}
		u8_i2c1_addr = 0;
		u16_i2c1_rdCnt = 0;
	}
	else if(hi2c == p_i2c2){
 80198a6:	4b55      	ldr	r3, [pc, #340]	@ (80199fc <HAL_I2C_MemRxCpltCallback+0x160>)
 80198a8:	4298      	cmp	r0, r3
 80198aa:	d034      	beq.n	8019916 <HAL_I2C_MemRxCpltCallback+0x7a>

		}
		u8_i2c2_addr = 0;
		u16_i2c2_rdCnt = 0;
	}
	else if(hi2c == p_i2c4){
 80198ac:	4b54      	ldr	r3, [pc, #336]	@ (8019a00 <HAL_I2C_MemRxCpltCallback+0x164>)
 80198ae:	4298      	cmp	r0, r3
 80198b0:	d04e      	beq.n	8019950 <HAL_I2C_MemRxCpltCallback+0xb4>
		e_comm_i2c4 = COMM_STAT_READY;
		v_Temp_IR_RD_Done(u8_i2c4_rdArr, u16_i2c4_rdCnt);
		u8_i2c4_addr = 0;
		u16_i2c4_rdCnt = 0;
	}
	else if(hi2c == p_i2c5){
 80198b2:	4b54      	ldr	r3, [pc, #336]	@ (8019a04 <HAL_I2C_MemRxCpltCallback+0x168>)
 80198b4:	4298      	cmp	r0, r3
 80198b6:	d055      	beq.n	8019964 <HAL_I2C_MemRxCpltCallback+0xc8>
		u8_i2c5_addr = 0;
		u16_i2c5_rdCnt = 0;
#endif
	}

	if(e_comm_i2c1 == COMM_STAT_READY){
 80198b8:	4b53      	ldr	r3, [pc, #332]	@ (8019a08 <HAL_I2C_MemRxCpltCallback+0x16c>)
 80198ba:	781b      	ldrb	r3, [r3, #0]
 80198bc:	b923      	cbnz	r3, 80198c8 <HAL_I2C_MemRxCpltCallback+0x2c>
		if(i2c1_buf.u16_cnt){
 80198be:	4b53      	ldr	r3, [pc, #332]	@ (8019a0c <HAL_I2C_MemRxCpltCallback+0x170>)
 80198c0:	f8b3 3206 	ldrh.w	r3, [r3, #518]	@ 0x206
 80198c4:	2b00      	cmp	r3, #0
 80198c6:	d157      	bne.n	8019978 <HAL_I2C_MemRxCpltCallback+0xdc>
				i_I2C1_Write(comm.u8_addr, comm.u16_reg, comm.pu8_arr, comm.u16_len);
			}
		}
	}
	//queue
	if(e_comm_i2c2 == COMM_STAT_READY){
 80198c8:	4b51      	ldr	r3, [pc, #324]	@ (8019a10 <HAL_I2C_MemRxCpltCallback+0x174>)
 80198ca:	781b      	ldrb	r3, [r3, #0]
 80198cc:	b923      	cbnz	r3, 80198d8 <HAL_I2C_MemRxCpltCallback+0x3c>
		if(i2c2_buf.u16_cnt){
 80198ce:	4b51      	ldr	r3, [pc, #324]	@ (8019a14 <HAL_I2C_MemRxCpltCallback+0x178>)
 80198d0:	f8b3 3206 	ldrh.w	r3, [r3, #518]	@ 0x206
 80198d4:	2b00      	cmp	r3, #0
 80198d6:	d164      	bne.n	80199a2 <HAL_I2C_MemRxCpltCallback+0x106>
				i_I2C2_Write(comm.u8_addr, comm.u16_reg, comm.pu8_arr, comm.u16_len);
			}
		}
	}
#if I2C5_CHG
	if(e_comm_i2c5 == COMM_STAT_READY){
 80198d8:	4b4f      	ldr	r3, [pc, #316]	@ (8019a18 <HAL_I2C_MemRxCpltCallback+0x17c>)
 80198da:	781b      	ldrb	r3, [r3, #0]
 80198dc:	b923      	cbnz	r3, 80198e8 <HAL_I2C_MemRxCpltCallback+0x4c>
		if(i2c5_buf.u16_cnt){
 80198de:	4b4f      	ldr	r3, [pc, #316]	@ (8019a1c <HAL_I2C_MemRxCpltCallback+0x180>)
 80198e0:	f8b3 3206 	ldrh.w	r3, [r3, #518]	@ 0x206
 80198e4:	2b00      	cmp	r3, #0
 80198e6:	d171      	bne.n	80199cc <HAL_I2C_MemRxCpltCallback+0x130>
				i_I2C5_Write(comm.u8_addr, comm.u16_reg, comm.pu8_arr, comm.u16_len);
			}
		}
	}
#endif
}
 80198e8:	b005      	add	sp, #20
 80198ea:	bd30      	pop	{r4, r5, pc}
		e_comm_i2c1 = COMM_STAT_READY;
 80198ec:	4b46      	ldr	r3, [pc, #280]	@ (8019a08 <HAL_I2C_MemRxCpltCallback+0x16c>)
 80198ee:	2200      	movs	r2, #0
 80198f0:	701a      	strb	r2, [r3, #0]
		if(u8_i2c1_addr == ADDR_TEMP_INDOOR || u8_i2c1_addr == ADDR_TEMP_OUTDOOR){
 80198f2:	4b4b      	ldr	r3, [pc, #300]	@ (8019a20 <HAL_I2C_MemRxCpltCallback+0x184>)
 80198f4:	7818      	ldrb	r0, [r3, #0]
 80198f6:	f000 03fd 	and.w	r3, r0, #253	@ 0xfd
 80198fa:	2b90      	cmp	r3, #144	@ 0x90
 80198fc:	d005      	beq.n	801990a <HAL_I2C_MemRxCpltCallback+0x6e>
		u8_i2c1_addr = 0;
 80198fe:	2300      	movs	r3, #0
 8019900:	4a47      	ldr	r2, [pc, #284]	@ (8019a20 <HAL_I2C_MemRxCpltCallback+0x184>)
 8019902:	7013      	strb	r3, [r2, #0]
		u16_i2c1_rdCnt = 0;
 8019904:	4a47      	ldr	r2, [pc, #284]	@ (8019a24 <HAL_I2C_MemRxCpltCallback+0x188>)
 8019906:	8013      	strh	r3, [r2, #0]
 8019908:	e7d6      	b.n	80198b8 <HAL_I2C_MemRxCpltCallback+0x1c>
			v_AS6221_Read_DoneHandler(u8_i2c1_addr, u8_i2c1_rdArr, u16_i2c1_rdCnt);
 801990a:	4b46      	ldr	r3, [pc, #280]	@ (8019a24 <HAL_I2C_MemRxCpltCallback+0x188>)
 801990c:	881a      	ldrh	r2, [r3, #0]
 801990e:	4946      	ldr	r1, [pc, #280]	@ (8019a28 <HAL_I2C_MemRxCpltCallback+0x18c>)
 8019910:	f7e7 f888 	bl	8000a24 <v_AS6221_Read_DoneHandler>
 8019914:	e7f3      	b.n	80198fe <HAL_I2C_MemRxCpltCallback+0x62>
		e_comm_i2c2 = COMM_STAT_READY;
 8019916:	4b3e      	ldr	r3, [pc, #248]	@ (8019a10 <HAL_I2C_MemRxCpltCallback+0x174>)
 8019918:	2200      	movs	r2, #0
 801991a:	701a      	strb	r2, [r3, #0]
		if(u8_i2c2_addr == ADDR_FSR_LEFT || u8_i2c2_addr == ADDR_FSR_RIGHT){
 801991c:	4b43      	ldr	r3, [pc, #268]	@ (8019a2c <HAL_I2C_MemRxCpltCallback+0x190>)
 801991e:	7818      	ldrb	r0, [r3, #0]
 8019920:	f000 03fd 	and.w	r3, r0, #253	@ 0xfd
 8019924:	2b90      	cmp	r3, #144	@ 0x90
 8019926:	d007      	beq.n	8019938 <HAL_I2C_MemRxCpltCallback+0x9c>
		else if(u8_i2c2_addr == ADDR_IMU_LEFT || u8_i2c2_addr == ADDR_IMU_RIGHT){
 8019928:	2bd0      	cmp	r3, #208	@ 0xd0
 801992a:	d00b      	beq.n	8019944 <HAL_I2C_MemRxCpltCallback+0xa8>
		u8_i2c2_addr = 0;
 801992c:	2300      	movs	r3, #0
 801992e:	4a3f      	ldr	r2, [pc, #252]	@ (8019a2c <HAL_I2C_MemRxCpltCallback+0x190>)
 8019930:	7013      	strb	r3, [r2, #0]
		u16_i2c2_rdCnt = 0;
 8019932:	4a3f      	ldr	r2, [pc, #252]	@ (8019a30 <HAL_I2C_MemRxCpltCallback+0x194>)
 8019934:	8013      	strh	r3, [r2, #0]
 8019936:	e7bf      	b.n	80198b8 <HAL_I2C_MemRxCpltCallback+0x1c>
			v_ADS111X_RdDone(u8_i2c2_addr, u8_i2c2_rdArr, u16_i2c2_rdCnt);
 8019938:	4b3d      	ldr	r3, [pc, #244]	@ (8019a30 <HAL_I2C_MemRxCpltCallback+0x194>)
 801993a:	881a      	ldrh	r2, [r3, #0]
 801993c:	493d      	ldr	r1, [pc, #244]	@ (8019a34 <HAL_I2C_MemRxCpltCallback+0x198>)
 801993e:	f7e6 fed5 	bl	80006ec <v_ADS111X_RdDone>
 8019942:	e7f3      	b.n	801992c <HAL_I2C_MemRxCpltCallback+0x90>
			v_IMU_RD_Done(u8_i2c2_addr, u8_i2c2_rdArr, u16_i2c2_rdCnt);
 8019944:	4b3a      	ldr	r3, [pc, #232]	@ (8019a30 <HAL_I2C_MemRxCpltCallback+0x194>)
 8019946:	881a      	ldrh	r2, [r3, #0]
 8019948:	493a      	ldr	r1, [pc, #232]	@ (8019a34 <HAL_I2C_MemRxCpltCallback+0x198>)
 801994a:	f7f7 fb2b 	bl	8010fa4 <v_IMU_RD_Done>
 801994e:	e7ed      	b.n	801992c <HAL_I2C_MemRxCpltCallback+0x90>
		e_comm_i2c4 = COMM_STAT_READY;
 8019950:	2500      	movs	r5, #0
 8019952:	4b39      	ldr	r3, [pc, #228]	@ (8019a38 <HAL_I2C_MemRxCpltCallback+0x19c>)
 8019954:	701d      	strb	r5, [r3, #0]
		v_Temp_IR_RD_Done(u8_i2c4_rdArr, u16_i2c4_rdCnt);
 8019956:	4c39      	ldr	r4, [pc, #228]	@ (8019a3c <HAL_I2C_MemRxCpltCallback+0x1a0>)
 8019958:	8821      	ldrh	r1, [r4, #0]
 801995a:	4839      	ldr	r0, [pc, #228]	@ (8019a40 <HAL_I2C_MemRxCpltCallback+0x1a4>)
 801995c:	f7fc ff1a 	bl	8016794 <v_Temp_IR_RD_Done>
		u16_i2c4_rdCnt = 0;
 8019960:	8025      	strh	r5, [r4, #0]
 8019962:	e7a9      	b.n	80198b8 <HAL_I2C_MemRxCpltCallback+0x1c>
		e_comm_i2c5 = COMM_STAT_READY;
 8019964:	2500      	movs	r5, #0
 8019966:	4b2c      	ldr	r3, [pc, #176]	@ (8019a18 <HAL_I2C_MemRxCpltCallback+0x17c>)
 8019968:	701d      	strb	r5, [r3, #0]
		v_Codec_RdDone(u8_i2c5_rdArr, u16_i2c5_rdCnt);
 801996a:	4c36      	ldr	r4, [pc, #216]	@ (8019a44 <HAL_I2C_MemRxCpltCallback+0x1a8>)
 801996c:	8821      	ldrh	r1, [r4, #0]
 801996e:	4836      	ldr	r0, [pc, #216]	@ (8019a48 <HAL_I2C_MemRxCpltCallback+0x1ac>)
 8019970:	f7f6 fc82 	bl	8010278 <v_Codec_RdDone>
		u16_i2c5_rdCnt = 0;
 8019974:	8025      	strh	r5, [r4, #0]
 8019976:	e79f      	b.n	80198b8 <HAL_I2C_MemRxCpltCallback+0x1c>
			x_I2C_COMM_t comm = x_I2C_BufOut(&i2c1_buf);
 8019978:	4924      	ldr	r1, [pc, #144]	@ (8019a0c <HAL_I2C_MemRxCpltCallback+0x170>)
 801997a:	a801      	add	r0, sp, #4
 801997c:	f7ff fc99 	bl	80192b2 <x_I2C_BufOut>
 8019980:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8019984:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 8019988:	f8bd 300c 	ldrh.w	r3, [sp, #12]
			if(comm.b_rd){
 801998c:	f89d 400e 	ldrb.w	r4, [sp, #14]
 8019990:	b11c      	cbz	r4, 801999a <HAL_I2C_MemRxCpltCallback+0xfe>
				i_I2C1_Read(comm.u8_addr, comm.u16_reg, comm.u16_len);
 8019992:	461a      	mov	r2, r3
 8019994:	f7ff fd08 	bl	80193a8 <i_I2C1_Read>
 8019998:	e796      	b.n	80198c8 <HAL_I2C_MemRxCpltCallback+0x2c>
				i_I2C1_Write(comm.u8_addr, comm.u16_reg, comm.pu8_arr, comm.u16_len);
 801999a:	9a02      	ldr	r2, [sp, #8]
 801999c:	f7ff fcc8 	bl	8019330 <i_I2C1_Write>
 80199a0:	e792      	b.n	80198c8 <HAL_I2C_MemRxCpltCallback+0x2c>
			x_I2C_COMM_t comm = x_I2C_BufOut(&i2c2_buf);
 80199a2:	491c      	ldr	r1, [pc, #112]	@ (8019a14 <HAL_I2C_MemRxCpltCallback+0x178>)
 80199a4:	a801      	add	r0, sp, #4
 80199a6:	f7ff fc84 	bl	80192b2 <x_I2C_BufOut>
 80199aa:	f89d 0004 	ldrb.w	r0, [sp, #4]
 80199ae:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 80199b2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
			if(comm.b_rd){
 80199b6:	f89d 400e 	ldrb.w	r4, [sp, #14]
 80199ba:	b11c      	cbz	r4, 80199c4 <HAL_I2C_MemRxCpltCallback+0x128>
				i_I2C2_Read(comm.u8_addr, comm.u16_reg, comm.u16_len);
 80199bc:	461a      	mov	r2, r3
 80199be:	f7ff fd67 	bl	8019490 <i_I2C2_Read>
 80199c2:	e789      	b.n	80198d8 <HAL_I2C_MemRxCpltCallback+0x3c>
				i_I2C2_Write(comm.u8_addr, comm.u16_reg, comm.pu8_arr, comm.u16_len);
 80199c4:	9a02      	ldr	r2, [sp, #8]
 80199c6:	f7ff fd27 	bl	8019418 <i_I2C2_Write>
 80199ca:	e785      	b.n	80198d8 <HAL_I2C_MemRxCpltCallback+0x3c>
			x_I2C_COMM_t comm = x_I2C_BufOut(&i2c5_buf);
 80199cc:	4913      	ldr	r1, [pc, #76]	@ (8019a1c <HAL_I2C_MemRxCpltCallback+0x180>)
 80199ce:	a801      	add	r0, sp, #4
 80199d0:	f7ff fc6f 	bl	80192b2 <x_I2C_BufOut>
 80199d4:	f89d 0004 	ldrb.w	r0, [sp, #4]
 80199d8:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 80199dc:	f8bd 300c 	ldrh.w	r3, [sp, #12]
			if(comm.b_rd){
 80199e0:	f89d 400e 	ldrb.w	r4, [sp, #14]
 80199e4:	b11c      	cbz	r4, 80199ee <HAL_I2C_MemRxCpltCallback+0x152>
				i_I2C5_Read(comm.u8_addr, comm.u16_reg, comm.u16_len);
 80199e6:	461a      	mov	r2, r3
 80199e8:	f7ff fe6c 	bl	80196c4 <i_I2C5_Read>
 80199ec:	e77c      	b.n	80198e8 <HAL_I2C_MemRxCpltCallback+0x4c>
				i_I2C5_Write(comm.u8_addr, comm.u16_reg, comm.pu8_arr, comm.u16_len);
 80199ee:	9a02      	ldr	r2, [sp, #8]
 80199f0:	f7ff fe30 	bl	8019654 <i_I2C5_Write>
}
 80199f4:	e778      	b.n	80198e8 <HAL_I2C_MemRxCpltCallback+0x4c>
 80199f6:	bf00      	nop
 80199f8:	24001424 	.word	0x24001424
 80199fc:	240013d0 	.word	0x240013d0
 8019a00:	2400137c 	.word	0x2400137c
 8019a04:	24001328 	.word	0x24001328
 8019a08:	2400cd23 	.word	0x2400cd23
 8019a0c:	2400cb14 	.word	0x2400cb14
 8019a10:	2400cb13 	.word	0x2400cb13
 8019a14:	2400c904 	.word	0x2400c904
 8019a18:	2400c8fe 	.word	0x2400c8fe
 8019a1c:	2400c6f0 	.word	0x2400c6f0
 8019a20:	2400cd22 	.word	0x2400cd22
 8019a24:	2400cd20 	.word	0x2400cd20
 8019a28:	300064a0 	.word	0x300064a0
 8019a2c:	2400cb12 	.word	0x2400cb12
 8019a30:	2400cb10 	.word	0x2400cb10
 8019a34:	30006460 	.word	0x30006460
 8019a38:	2400c902 	.word	0x2400c902
 8019a3c:	2400c900 	.word	0x2400c900
 8019a40:	38003000 	.word	0x38003000
 8019a44:	2400c8fc 	.word	0x2400c8fc
 8019a48:	30006420 	.word	0x30006420

08019a4c <v_IO_Enable_12V>:
}

/*
 * brief	: 12VA enable
 */
void v_IO_Enable_12V(){
 8019a4c:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(DO_12VA_EN_GPIO_Port, DO_12VA_EN_Pin, GPIO_PIN_SET);
 8019a4e:	2201      	movs	r2, #1
 8019a50:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8019a54:	4801      	ldr	r0, [pc, #4]	@ (8019a5c <v_IO_Enable_12V+0x10>)
 8019a56:	f7ed fc1b 	bl	8007290 <HAL_GPIO_WritePin>
}
 8019a5a:	bd08      	pop	{r3, pc}
 8019a5c:	58020800 	.word	0x58020800

08019a60 <v_IO_Disable_12V>:

void v_IO_Disable_12V(){
 8019a60:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(DO_12VA_EN_GPIO_Port, DO_12VA_EN_Pin, GPIO_PIN_RESET);
 8019a62:	2200      	movs	r2, #0
 8019a64:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8019a68:	4801      	ldr	r0, [pc, #4]	@ (8019a70 <v_IO_Disable_12V+0x10>)
 8019a6a:	f7ed fc11 	bl	8007290 <HAL_GPIO_WritePin>
}
 8019a6e:	bd08      	pop	{r3, pc}
 8019a70:	58020800 	.word	0x58020800

08019a74 <v_IO_Enable_Fan>:
}

/*
 * brief	: fan enable
 */
void v_IO_Enable_Fan(){
 8019a74:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(DO_FAN_EN_GPIO_Port, DO_FAN_EN_Pin, GPIO_PIN_SET);
 8019a76:	2201      	movs	r2, #1
 8019a78:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8019a7c:	4801      	ldr	r0, [pc, #4]	@ (8019a84 <v_IO_Enable_Fan+0x10>)
 8019a7e:	f7ed fc07 	bl	8007290 <HAL_GPIO_WritePin>
}
 8019a82:	bd08      	pop	{r3, pc}
 8019a84:	58020800 	.word	0x58020800

08019a88 <v_IO_Init>:
	HAL_GPIO_WritePin(DO_FAN_EN_GPIO_Port, DO_FAN_EN_Pin, GPIO_PIN_RESET);
}



void v_IO_Init(){
 8019a88:	b510      	push	{r4, lr}
	v_IO_LED_Disable();
}

static void v_IO_LED_Disable(){
	HAL_GPIO_WritePin(DO_EXT_IO1_GPIO_Port, DO_EXT_IO1_Pin, GPIO_PIN_SET);
 8019a8a:	4c0b      	ldr	r4, [pc, #44]	@ (8019ab8 <v_IO_Init+0x30>)
 8019a8c:	2201      	movs	r2, #1
 8019a8e:	4611      	mov	r1, r2
 8019a90:	4620      	mov	r0, r4
 8019a92:	f7ed fbfd 	bl	8007290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DO_EXT_IO2_GPIO_Port, DO_EXT_IO2_Pin, GPIO_PIN_SET);
 8019a96:	2201      	movs	r2, #1
 8019a98:	2102      	movs	r1, #2
 8019a9a:	4620      	mov	r0, r4
 8019a9c:	f7ed fbf8 	bl	8007290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DO_EXT_IO3_GPIO_Port, DO_EXT_IO3_Pin, GPIO_PIN_SET);
 8019aa0:	2201      	movs	r2, #1
 8019aa2:	2104      	movs	r1, #4
 8019aa4:	4620      	mov	r0, r4
 8019aa6:	f7ed fbf3 	bl	8007290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DO_EXT_IO4_GPIO_Port, DO_EXT_IO4_Pin, GPIO_PIN_RESET);
 8019aaa:	2200      	movs	r2, #0
 8019aac:	2108      	movs	r1, #8
 8019aae:	4620      	mov	r0, r4
 8019ab0:	f7ed fbee 	bl	8007290 <HAL_GPIO_WritePin>
}
 8019ab4:	bd10      	pop	{r4, pc}
 8019ab6:	bf00      	nop
 8019ab8:	58020c00 	.word	0x58020c00

08019abc <v_AUDIO_Init>:
}




void v_AUDIO_Init(){
 8019abc:	b530      	push	{r4, r5, lr}
 8019abe:	b087      	sub	sp, #28
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8019ac0:	4b2a      	ldr	r3, [pc, #168]	@ (8019b6c <v_AUDIO_Init+0xb0>)
 8019ac2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8019ac6:	f042 0210 	orr.w	r2, r2, #16
 8019aca:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8019ace:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8019ad2:	f003 0310 	and.w	r3, r3, #16
 8019ad6:	9300      	str	r3, [sp, #0]
 8019ad8:	9b00      	ldr	r3, [sp, #0]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8019ada:	2500      	movs	r5, #0
 8019adc:	9503      	str	r5, [sp, #12]
 8019ade:	9504      	str	r5, [sp, #16]
 8019ae0:	9505      	str	r5, [sp, #20]

	// 1. SCL, SDA GPIO Output 
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | DO_I2C5_ADD_Pin;
 8019ae2:	f640 037c 	movw	r3, #2172	@ 0x87c
 8019ae6:	9301      	str	r3, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;	//
 8019ae8:	2301      	movs	r3, #1
 8019aea:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_DeInit(GPIOE, GPIO_PIN_2);
 8019aec:	4c20      	ldr	r4, [pc, #128]	@ (8019b70 <v_AUDIO_Init+0xb4>)
 8019aee:	2104      	movs	r1, #4
 8019af0:	4620      	mov	r0, r4
 8019af2:	f7ed fb1b 	bl	800712c <HAL_GPIO_DeInit>
	HAL_GPIO_DeInit(GPIOE, GPIO_PIN_3);
 8019af6:	2108      	movs	r1, #8
 8019af8:	4620      	mov	r0, r4
 8019afa:	f7ed fb17 	bl	800712c <HAL_GPIO_DeInit>
	HAL_GPIO_DeInit(GPIOE, GPIO_PIN_4);
 8019afe:	2110      	movs	r1, #16
 8019b00:	4620      	mov	r0, r4
 8019b02:	f7ed fb13 	bl	800712c <HAL_GPIO_DeInit>
	HAL_GPIO_DeInit(GPIOE, GPIO_PIN_5);
 8019b06:	2120      	movs	r1, #32
 8019b08:	4620      	mov	r0, r4
 8019b0a:	f7ed fb0f 	bl	800712c <HAL_GPIO_DeInit>
	HAL_GPIO_DeInit(GPIOE, GPIO_PIN_6);
 8019b0e:	2140      	movs	r1, #64	@ 0x40
 8019b10:	4620      	mov	r0, r4
 8019b12:	f7ed fb0b 	bl	800712c <HAL_GPIO_DeInit>
	HAL_GPIO_DeInit(GPIOE, DO_I2C5_ADD_Pin);
 8019b16:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8019b1a:	4620      	mov	r0, r4
 8019b1c:	f7ed fb06 	bl	800712c <HAL_GPIO_DeInit>
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8019b20:	a901      	add	r1, sp, #4
 8019b22:	4620      	mov	r0, r4
 8019b24:	f7ed fa06 	bl	8006f34 <HAL_GPIO_Init>


	HAL_GPIO_WritePin(DO_I2C5_ADD_GPIO_Port, DO_I2C5_ADD_Pin, GPIO_PIN_RESET);
 8019b28:	462a      	mov	r2, r5
 8019b2a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8019b2e:	4620      	mov	r0, r4
 8019b30:	f7ed fbae 	bl	8007290 <HAL_GPIO_WritePin>
	//AUDIO
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_RESET);
 8019b34:	462a      	mov	r2, r5
 8019b36:	2104      	movs	r1, #4
 8019b38:	4620      	mov	r0, r4
 8019b3a:	f7ed fba9 	bl	8007290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8019b3e:	462a      	mov	r2, r5
 8019b40:	2108      	movs	r1, #8
 8019b42:	4620      	mov	r0, r4
 8019b44:	f7ed fba4 	bl	8007290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8019b48:	462a      	mov	r2, r5
 8019b4a:	2110      	movs	r1, #16
 8019b4c:	4620      	mov	r0, r4
 8019b4e:	f7ed fb9f 	bl	8007290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_RESET);
 8019b52:	462a      	mov	r2, r5
 8019b54:	2120      	movs	r1, #32
 8019b56:	4620      	mov	r0, r4
 8019b58:	f7ed fb9a 	bl	8007290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 8019b5c:	462a      	mov	r2, r5
 8019b5e:	2140      	movs	r1, #64	@ 0x40
 8019b60:	4620      	mov	r0, r4
 8019b62:	f7ed fb95 	bl	8007290 <HAL_GPIO_WritePin>
}
 8019b66:	b007      	add	sp, #28
 8019b68:	bd30      	pop	{r4, r5, pc}
 8019b6a:	bf00      	nop
 8019b6c:	58024400 	.word	0x58024400
 8019b70:	58021000 	.word	0x58021000

08019b74 <v_I2C1_Pin_Deinit>:


void v_I2C1_Pin_Deinit(){
 8019b74:	b530      	push	{r4, r5, lr}
 8019b76:	b087      	sub	sp, #28
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8019b78:	4b16      	ldr	r3, [pc, #88]	@ (8019bd4 <v_I2C1_Pin_Deinit+0x60>)
 8019b7a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8019b7e:	f042 0202 	orr.w	r2, r2, #2
 8019b82:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8019b86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8019b8a:	f003 0302 	and.w	r3, r3, #2
 8019b8e:	9300      	str	r3, [sp, #0]
 8019b90:	9b00      	ldr	r3, [sp, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8019b92:	2500      	movs	r5, #0
 8019b94:	9503      	str	r5, [sp, #12]
 8019b96:	9504      	str	r5, [sp, #16]
 8019b98:	9505      	str	r5, [sp, #20]

	//	PB6, PB7
	GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8019b9a:	23c0      	movs	r3, #192	@ 0xc0
 8019b9c:	9301      	str	r3, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;	//
 8019b9e:	2301      	movs	r3, #1
 8019ba0:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8019ba2:	4c0d      	ldr	r4, [pc, #52]	@ (8019bd8 <v_I2C1_Pin_Deinit+0x64>)
 8019ba4:	2140      	movs	r1, #64	@ 0x40
 8019ba6:	4620      	mov	r0, r4
 8019ba8:	f7ed fac0 	bl	800712c <HAL_GPIO_DeInit>
	HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8019bac:	2180      	movs	r1, #128	@ 0x80
 8019bae:	4620      	mov	r0, r4
 8019bb0:	f7ed fabc 	bl	800712c <HAL_GPIO_DeInit>
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8019bb4:	a901      	add	r1, sp, #4
 8019bb6:	4620      	mov	r0, r4
 8019bb8:	f7ed f9bc 	bl	8006f34 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8019bbc:	462a      	mov	r2, r5
 8019bbe:	2140      	movs	r1, #64	@ 0x40
 8019bc0:	4620      	mov	r0, r4
 8019bc2:	f7ed fb65 	bl	8007290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8019bc6:	462a      	mov	r2, r5
 8019bc8:	2180      	movs	r1, #128	@ 0x80
 8019bca:	4620      	mov	r0, r4
 8019bcc:	f7ed fb60 	bl	8007290 <HAL_GPIO_WritePin>
}
 8019bd0:	b007      	add	sp, #28
 8019bd2:	bd30      	pop	{r4, r5, pc}
 8019bd4:	58024400 	.word	0x58024400
 8019bd8:	58020400 	.word	0x58020400

08019bdc <v_I2C2_Pin_Deinit>:

void v_I2C2_Pin_Deinit(){
 8019bdc:	b530      	push	{r4, r5, lr}
 8019bde:	b087      	sub	sp, #28
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8019be0:	4b19      	ldr	r3, [pc, #100]	@ (8019c48 <v_I2C2_Pin_Deinit+0x6c>)
 8019be2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8019be6:	f042 0202 	orr.w	r2, r2, #2
 8019bea:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8019bee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8019bf2:	f003 0302 	and.w	r3, r3, #2
 8019bf6:	9300      	str	r3, [sp, #0]
 8019bf8:	9b00      	ldr	r3, [sp, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8019bfa:	2500      	movs	r5, #0
 8019bfc:	9503      	str	r5, [sp, #12]
 8019bfe:	9504      	str	r5, [sp, #16]
 8019c00:	9505      	str	r5, [sp, #20]

	//	PB10, PB11
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_11;
 8019c02:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8019c06:	9301      	str	r3, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;	//
 8019c08:	2301      	movs	r3, #1
 8019c0a:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8019c0c:	4c0f      	ldr	r4, [pc, #60]	@ (8019c4c <v_I2C2_Pin_Deinit+0x70>)
 8019c0e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8019c12:	4620      	mov	r0, r4
 8019c14:	f7ed fa8a 	bl	800712c <HAL_GPIO_DeInit>
	HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8019c18:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8019c1c:	4620      	mov	r0, r4
 8019c1e:	f7ed fa85 	bl	800712c <HAL_GPIO_DeInit>
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8019c22:	a901      	add	r1, sp, #4
 8019c24:	4620      	mov	r0, r4
 8019c26:	f7ed f985 	bl	8006f34 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8019c2a:	462a      	mov	r2, r5
 8019c2c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8019c30:	4620      	mov	r0, r4
 8019c32:	f7ed fb2d 	bl	8007290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8019c36:	462a      	mov	r2, r5
 8019c38:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8019c3c:	4620      	mov	r0, r4
 8019c3e:	f7ed fb27 	bl	8007290 <HAL_GPIO_WritePin>
}
 8019c42:	b007      	add	sp, #28
 8019c44:	bd30      	pop	{r4, r5, pc}
 8019c46:	bf00      	nop
 8019c48:	58024400 	.word	0x58024400
 8019c4c:	58020400 	.word	0x58020400

08019c50 <v_I2C3_Pin_Deinit>:

void v_I2C3_Pin_Deinit(){
 8019c50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019c54:	b088      	sub	sp, #32
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8019c56:	4b22      	ldr	r3, [pc, #136]	@ (8019ce0 <v_I2C3_Pin_Deinit+0x90>)
 8019c58:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8019c5c:	f042 0201 	orr.w	r2, r2, #1
 8019c60:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8019c64:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8019c68:	f002 0201 	and.w	r2, r2, #1
 8019c6c:	9201      	str	r2, [sp, #4]
 8019c6e:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8019c70:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8019c74:	f042 0204 	orr.w	r2, r2, #4
 8019c78:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8019c7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8019c80:	f003 0304 	and.w	r3, r3, #4
 8019c84:	9302      	str	r3, [sp, #8]
 8019c86:	9b02      	ldr	r3, [sp, #8]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8019c88:	2400      	movs	r4, #0
 8019c8a:	9405      	str	r4, [sp, #20]
 8019c8c:	9406      	str	r4, [sp, #24]
 8019c8e:	9407      	str	r4, [sp, #28]

	//	PA8
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 8019c90:	f44f 7880 	mov.w	r8, #256	@ 0x100
 8019c94:	f8cd 800c 	str.w	r8, [sp, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;	//
 8019c98:	2301      	movs	r3, #1
 8019c9a:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 8019c9c:	4f11      	ldr	r7, [pc, #68]	@ (8019ce4 <v_I2C3_Pin_Deinit+0x94>)
 8019c9e:	4641      	mov	r1, r8
 8019ca0:	4638      	mov	r0, r7
 8019ca2:	f7ed fa43 	bl	800712c <HAL_GPIO_DeInit>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8019ca6:	a903      	add	r1, sp, #12
 8019ca8:	4638      	mov	r0, r7
 8019caa:	f7ed f943 	bl	8006f34 <HAL_GPIO_Init>
	//	PC9
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8019cae:	f44f 7600 	mov.w	r6, #512	@ 0x200
 8019cb2:	9603      	str	r6, [sp, #12]
	HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 8019cb4:	4d0c      	ldr	r5, [pc, #48]	@ (8019ce8 <v_I2C3_Pin_Deinit+0x98>)
 8019cb6:	4631      	mov	r1, r6
 8019cb8:	4628      	mov	r0, r5
 8019cba:	f7ed fa37 	bl	800712c <HAL_GPIO_DeInit>
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8019cbe:	a903      	add	r1, sp, #12
 8019cc0:	4628      	mov	r0, r5
 8019cc2:	f7ed f937 	bl	8006f34 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8019cc6:	4622      	mov	r2, r4
 8019cc8:	4641      	mov	r1, r8
 8019cca:	4638      	mov	r0, r7
 8019ccc:	f7ed fae0 	bl	8007290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8019cd0:	4622      	mov	r2, r4
 8019cd2:	4631      	mov	r1, r6
 8019cd4:	4628      	mov	r0, r5
 8019cd6:	f7ed fadb 	bl	8007290 <HAL_GPIO_WritePin>
}
 8019cda:	b008      	add	sp, #32
 8019cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019ce0:	58024400 	.word	0x58024400
 8019ce4:	58020000 	.word	0x58020000
 8019ce8:	58020800 	.word	0x58020800

08019cec <v_I2C4_Pin_Deinit>:

void v_I2C4_Pin_Deinit(){
 8019cec:	b530      	push	{r4, r5, lr}
 8019cee:	b087      	sub	sp, #28
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8019cf0:	4b19      	ldr	r3, [pc, #100]	@ (8019d58 <v_I2C4_Pin_Deinit+0x6c>)
 8019cf2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8019cf6:	f042 0202 	orr.w	r2, r2, #2
 8019cfa:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8019cfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8019d02:	f003 0302 	and.w	r3, r3, #2
 8019d06:	9300      	str	r3, [sp, #0]
 8019d08:	9b00      	ldr	r3, [sp, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8019d0a:	2500      	movs	r5, #0
 8019d0c:	9503      	str	r5, [sp, #12]
 8019d0e:	9504      	str	r5, [sp, #16]
 8019d10:	9505      	str	r5, [sp, #20]

	//	PB8, PB9
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8019d12:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8019d16:	9301      	str	r3, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;	//
 8019d18:	2301      	movs	r3, #1
 8019d1a:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8019d1c:	4c0f      	ldr	r4, [pc, #60]	@ (8019d5c <v_I2C4_Pin_Deinit+0x70>)
 8019d1e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8019d22:	4620      	mov	r0, r4
 8019d24:	f7ed fa02 	bl	800712c <HAL_GPIO_DeInit>
	HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8019d28:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8019d2c:	4620      	mov	r0, r4
 8019d2e:	f7ed f9fd 	bl	800712c <HAL_GPIO_DeInit>
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8019d32:	a901      	add	r1, sp, #4
 8019d34:	4620      	mov	r0, r4
 8019d36:	f7ed f8fd 	bl	8006f34 <HAL_GPIO_Init>



	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8019d3a:	462a      	mov	r2, r5
 8019d3c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8019d40:	4620      	mov	r0, r4
 8019d42:	f7ed faa5 	bl	8007290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8019d46:	462a      	mov	r2, r5
 8019d48:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8019d4c:	4620      	mov	r0, r4
 8019d4e:	f7ed fa9f 	bl	8007290 <HAL_GPIO_WritePin>


}
 8019d52:	b007      	add	sp, #28
 8019d54:	bd30      	pop	{r4, r5, pc}
 8019d56:	bf00      	nop
 8019d58:	58024400 	.word	0x58024400
 8019d5c:	58020400 	.word	0x58020400

08019d60 <v_I2C5_Pin_Deinit>:

void v_I2C5_Pin_Deinit(){
 8019d60:	b530      	push	{r4, r5, lr}
 8019d62:	b087      	sub	sp, #28
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8019d64:	4b19      	ldr	r3, [pc, #100]	@ (8019dcc <v_I2C5_Pin_Deinit+0x6c>)
 8019d66:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8019d6a:	f042 0202 	orr.w	r2, r2, #2
 8019d6e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8019d72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8019d76:	f003 0302 	and.w	r3, r3, #2
 8019d7a:	9300      	str	r3, [sp, #0]
 8019d7c:	9b00      	ldr	r3, [sp, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8019d7e:	2500      	movs	r5, #0
 8019d80:	9503      	str	r5, [sp, #12]
 8019d82:	9504      	str	r5, [sp, #16]
 8019d84:	9505      	str	r5, [sp, #20]

	//	PC10, PC11
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_11;
 8019d86:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8019d8a:	9301      	str	r3, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;	//
 8019d8c:	2301      	movs	r3, #1
 8019d8e:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10);
 8019d90:	4c0f      	ldr	r4, [pc, #60]	@ (8019dd0 <v_I2C5_Pin_Deinit+0x70>)
 8019d92:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8019d96:	4620      	mov	r0, r4
 8019d98:	f7ed f9c8 	bl	800712c <HAL_GPIO_DeInit>
	HAL_GPIO_DeInit(GPIOC, GPIO_PIN_11);
 8019d9c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8019da0:	4620      	mov	r0, r4
 8019da2:	f7ed f9c3 	bl	800712c <HAL_GPIO_DeInit>
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8019da6:	a901      	add	r1, sp, #4
 8019da8:	4620      	mov	r0, r4
 8019daa:	f7ed f8c3 	bl	8006f34 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 8019dae:	462a      	mov	r2, r5
 8019db0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8019db4:	4620      	mov	r0, r4
 8019db6:	f7ed fa6b 	bl	8007290 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET);
 8019dba:	462a      	mov	r2, r5
 8019dbc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8019dc0:	4620      	mov	r0, r4
 8019dc2:	f7ed fa65 	bl	8007290 <HAL_GPIO_WritePin>
}
 8019dc6:	b007      	add	sp, #28
 8019dc8:	bd30      	pop	{r4, r5, pc}
 8019dca:	bf00      	nop
 8019dcc:	58024400 	.word	0x58024400
 8019dd0:	58020800 	.word	0x58020800

08019dd4 <v_IO_PWR_WakeUp_Enable>:



void v_IO_PWR_WakeUp_Enable(){
 8019dd4:	b510      	push	{r4, lr}
 8019dd6:	b086      	sub	sp, #24
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8019dd8:	2300      	movs	r3, #0
 8019dda:	9303      	str	r3, [sp, #12]
 8019ddc:	9304      	str	r3, [sp, #16]
 8019dde:	9305      	str	r3, [sp, #20]

	GPIO_InitStruct.Pin = EXTI14_PWR_Pin;
 8019de0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8019de4:	9101      	str	r1, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8019de6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8019dea:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_DeInit(EXTI14_PWR_GPIO_Port, EXTI14_PWR_Pin);
 8019dec:	4c04      	ldr	r4, [pc, #16]	@ (8019e00 <v_IO_PWR_WakeUp_Enable+0x2c>)
 8019dee:	4620      	mov	r0, r4
 8019df0:	f7ed f99c 	bl	800712c <HAL_GPIO_DeInit>
	HAL_GPIO_Init(EXTI14_PWR_GPIO_Port, &GPIO_InitStruct);
 8019df4:	a901      	add	r1, sp, #4
 8019df6:	4620      	mov	r0, r4
 8019df8:	f7ed f89c 	bl	8006f34 <HAL_GPIO_Init>
}
 8019dfc:	b006      	add	sp, #24
 8019dfe:	bd10      	pop	{r4, pc}
 8019e00:	58020c00 	.word	0x58020c00

08019e04 <v_IO_PWR_WakeUp_Disable>:

void v_IO_PWR_WakeUp_Disable(){
 8019e04:	b510      	push	{r4, lr}
 8019e06:	b086      	sub	sp, #24
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8019e08:	2300      	movs	r3, #0
 8019e0a:	9302      	str	r3, [sp, #8]
 8019e0c:	9303      	str	r3, [sp, #12]
 8019e0e:	9304      	str	r3, [sp, #16]
 8019e10:	9305      	str	r3, [sp, #20]

	GPIO_InitStruct.Pin = EXTI14_PWR_Pin;
 8019e12:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8019e16:	9101      	str	r1, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_DeInit(EXTI14_PWR_GPIO_Port, EXTI14_PWR_Pin);
 8019e18:	4c04      	ldr	r4, [pc, #16]	@ (8019e2c <v_IO_PWR_WakeUp_Disable+0x28>)
 8019e1a:	4620      	mov	r0, r4
 8019e1c:	f7ed f986 	bl	800712c <HAL_GPIO_DeInit>
	HAL_GPIO_Init(EXTI14_PWR_GPIO_Port, &GPIO_InitStruct);
 8019e20:	a901      	add	r1, sp, #4
 8019e22:	4620      	mov	r0, r4
 8019e24:	f7ed f886 	bl	8006f34 <HAL_GPIO_Init>
}
 8019e28:	b006      	add	sp, #24
 8019e2a:	bd10      	pop	{r4, pc}
 8019e2c:	58020c00 	.word	0x58020c00

08019e30 <disk_reinitialize>:
#include "myDiskio.h"

extern Disk_drvTypeDef disk;

DSTATUS disk_reinitialize(BYTE pdrv)
{
 8019e30:	4603      	mov	r3, r0
	disk.is_initialized[pdrv] = 0;
 8019e32:	2000      	movs	r0, #0
 8019e34:	4a01      	ldr	r2, [pc, #4]	@ (8019e3c <disk_reinitialize+0xc>)
 8019e36:	54d0      	strb	r0, [r2, r3]
	return RES_OK;
}
 8019e38:	4770      	bx	lr
 8019e3a:	bf00      	nop
 8019e3c:	2400ba30 	.word	0x2400ba30

08019e40 <v_SD_Init>:
 * - modify	: -
 *
 */
void v_SD_Init(){

}
 8019e40:	4770      	bx	lr
	...

08019e44 <b_IsMountSD>:
 * date
 * - create	: 25.06.25
 */
bool b_IsMountSD(){
	return b_SdMount;
}
 8019e44:	4b01      	ldr	r3, [pc, #4]	@ (8019e4c <b_IsMountSD+0x8>)
 8019e46:	7818      	ldrb	r0, [r3, #0]
 8019e48:	4770      	bx	lr
 8019e4a:	bf00      	nop
 8019e4c:	2400cd24 	.word	0x2400cd24

08019e50 <b_MountSD>:
/*
 * brief	: sd card mount
 * date
 * - create	: 25.06.25
 */
bool b_MountSD(){
 8019e50:	b510      	push	{r4, lr}
	if(BSP_SD_IsDetected() == SD_PRESENT){
 8019e52:	f7f6 fe19 	bl	8010a88 <BSP_SD_IsDetected>
 8019e56:	2801      	cmp	r0, #1
 8019e58:	d005      	beq.n	8019e66 <b_MountSD+0x16>
			HAL_SD_ConfigWideBusOperation(p_sd, SDMMC_BUS_WIDE_4B);
#endif
		}
	}
	else{
		b_SdMount = false;
 8019e5a:	4b21      	ldr	r3, [pc, #132]	@ (8019ee0 <b_MountSD+0x90>)
 8019e5c:	2200      	movs	r2, #0
 8019e5e:	701a      	strb	r2, [r3, #0]
	}
	return b_SdMount;
 8019e60:	4b1f      	ldr	r3, [pc, #124]	@ (8019ee0 <b_MountSD+0x90>)
 8019e62:	7818      	ldrb	r0, [r3, #0]
}
 8019e64:	bd10      	pop	{r4, pc}
		p_sd->Init.ClockDiv = (SDMMC_CK / (2 * 400000)) - 2;  // : 96MHz  ClockDiv = 119
 8019e66:	4b1f      	ldr	r3, [pc, #124]	@ (8019ee4 <b_MountSD+0x94>)
 8019e68:	6818      	ldr	r0, [r3, #0]
 8019e6a:	23ee      	movs	r3, #238	@ 0xee
 8019e6c:	6143      	str	r3, [r0, #20]
		if(HAL_SD_Init(p_sd) != HAL_OK){
 8019e6e:	f7f2 fe8b 	bl	800cb88 <HAL_SD_Init>
 8019e72:	b990      	cbnz	r0, 8019e9a <b_MountSD+0x4a>
		disk_reinitialize(p_fatFs->drv);
 8019e74:	4c1c      	ldr	r4, [pc, #112]	@ (8019ee8 <b_MountSD+0x98>)
 8019e76:	7860      	ldrb	r0, [r4, #1]
 8019e78:	f7ff ffda 	bl	8019e30 <disk_reinitialize>
		res = f_mount(p_fatFs, p_path, 1);
 8019e7c:	2201      	movs	r2, #1
 8019e7e:	491b      	ldr	r1, [pc, #108]	@ (8019eec <b_MountSD+0x9c>)
 8019e80:	4620      	mov	r0, r4
 8019e82:	f7fe fa41 	bl	8018308 <f_mount>
		if(res != FR_OK){
 8019e86:	b178      	cbz	r0, 8019ea8 <b_MountSD+0x58>
			v_printf_poll("mount fail\r");
 8019e88:	4819      	ldr	r0, [pc, #100]	@ (8019ef0 <b_MountSD+0xa0>)
 8019e8a:	f000 faf9 	bl	801a480 <v_printf_poll>
			MX_FATFS_DeInit();
 8019e8e:	f7f6 fdc7 	bl	8010a20 <MX_FATFS_DeInit>
			b_SdMount = false;
 8019e92:	4b13      	ldr	r3, [pc, #76]	@ (8019ee0 <b_MountSD+0x90>)
 8019e94:	2200      	movs	r2, #0
 8019e96:	701a      	strb	r2, [r3, #0]
 8019e98:	e7e2      	b.n	8019e60 <b_MountSD+0x10>
			v_printf_poll("sd init fail");
 8019e9a:	4816      	ldr	r0, [pc, #88]	@ (8019ef4 <b_MountSD+0xa4>)
 8019e9c:	f000 faf0 	bl	801a480 <v_printf_poll>
			b_SdMount = false;
 8019ea0:	2000      	movs	r0, #0
 8019ea2:	4b0f      	ldr	r3, [pc, #60]	@ (8019ee0 <b_MountSD+0x90>)
 8019ea4:	7018      	strb	r0, [r3, #0]
			return false;
 8019ea6:	e7dd      	b.n	8019e64 <b_MountSD+0x14>
			b_SdMount = true;
 8019ea8:	4b0d      	ldr	r3, [pc, #52]	@ (8019ee0 <b_MountSD+0x90>)
 8019eaa:	2201      	movs	r2, #1
 8019eac:	701a      	strb	r2, [r3, #0]
			HAL_SD_DeInit(p_sd);
 8019eae:	4c0d      	ldr	r4, [pc, #52]	@ (8019ee4 <b_MountSD+0x94>)
 8019eb0:	6820      	ldr	r0, [r4, #0]
 8019eb2:	f7f2 f969 	bl	800c188 <HAL_SD_DeInit>
			p_sd->Init.ClockDiv = 3;   // : 196MHz / (2 + 3) = 39.2MHz
 8019eb6:	6820      	ldr	r0, [r4, #0]
 8019eb8:	2303      	movs	r3, #3
 8019eba:	6143      	str	r3, [r0, #20]
			if(HAL_SD_Init(p_sd) != HAL_OK){
 8019ebc:	f7f2 fe64 	bl	800cb88 <HAL_SD_Init>
 8019ec0:	b930      	cbnz	r0, 8019ed0 <b_MountSD+0x80>
			HAL_SD_ConfigWideBusOperation(p_sd, SDMMC_BUS_WIDE_4B);
 8019ec2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8019ec6:	4b07      	ldr	r3, [pc, #28]	@ (8019ee4 <b_MountSD+0x94>)
 8019ec8:	6818      	ldr	r0, [r3, #0]
 8019eca:	f7f2 fd63 	bl	800c994 <HAL_SD_ConfigWideBusOperation>
 8019ece:	e7c7      	b.n	8019e60 <b_MountSD+0x10>
				v_printf_poll("sd init fail");
 8019ed0:	4808      	ldr	r0, [pc, #32]	@ (8019ef4 <b_MountSD+0xa4>)
 8019ed2:	f000 fad5 	bl	801a480 <v_printf_poll>
				b_SdMount = false;
 8019ed6:	2000      	movs	r0, #0
 8019ed8:	4b01      	ldr	r3, [pc, #4]	@ (8019ee0 <b_MountSD+0x90>)
 8019eda:	7018      	strb	r0, [r3, #0]
				return false;
 8019edc:	e7c2      	b.n	8019e64 <b_MountSD+0x14>
 8019ede:	bf00      	nop
 8019ee0:	2400cd24 	.word	0x2400cd24
 8019ee4:	240000dc 	.word	0x240000dc
 8019ee8:	30000000 	.word	0x30000000
 8019eec:	2400cd25 	.word	0x2400cd25
 8019ef0:	08025554 	.word	0x08025554
 8019ef4:	08025544 	.word	0x08025544

08019ef8 <BSP_SD_ReadBlocks_DMA>:
 * - create	: 25.06.25
 * note
 * -
 */
uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8019ef8:	b538      	push	{r3, r4, r5, lr}
 8019efa:	4613      	mov	r3, r2
  uint8_t sd_state = MSD_OK;
#ifdef SD_CAHCHED_USED
  uint32_t alignedAddr = (uint32_t)pData & ~0x1F;
 8019efc:	f020 041f 	bic.w	r4, r0, #31
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, BLOCKSIZE * NumOfBlocks + ((uint32_t)pData - alignedAddr));
 8019f00:	eb00 2c42 	add.w	ip, r0, r2, lsl #9
 8019f04:	ebac 0c04 	sub.w	ip, ip, r4
    if ( dsize > 0 ) { 
 8019f08:	f1bc 0f00 	cmp.w	ip, #0
 8019f0c:	dd12      	ble.n	8019f34 <BSP_SD_ReadBlocks_DMA+0x3c>
  __ASM volatile ("dsb 0xF":::"memory");
 8019f0e:	f3bf 8f4f 	dsb	sy
 8019f12:	f10c 3cff 	add.w	ip, ip, #4294967295
 8019f16:	f02c 0c1f 	bic.w	ip, ip, #31
 8019f1a:	f104 0220 	add.w	r2, r4, #32
 8019f1e:	4494      	add	ip, r2
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8019f20:	4d09      	ldr	r5, [pc, #36]	@ (8019f48 <BSP_SD_ReadBlocks_DMA+0x50>)
 8019f22:	f8c5 4268 	str.w	r4, [r5, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8019f26:	3420      	adds	r4, #32
      } while ( op_size > 0 );
 8019f28:	4564      	cmp	r4, ip
 8019f2a:	d1fa      	bne.n	8019f22 <BSP_SD_ReadBlocks_DMA+0x2a>
 8019f2c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8019f30:	f3bf 8f6f 	isb	sy
#endif
  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd2, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8019f34:	460a      	mov	r2, r1
 8019f36:	4601      	mov	r1, r0
 8019f38:	4804      	ldr	r0, [pc, #16]	@ (8019f4c <BSP_SD_ReadBlocks_DMA+0x54>)
 8019f3a:	f7f2 f939 	bl	800c1b0 <HAL_SD_ReadBlocks_DMA>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 8019f3e:	3800      	subs	r0, #0
 8019f40:	bf18      	it	ne
 8019f42:	2001      	movne	r0, #1
 8019f44:	bd38      	pop	{r3, r4, r5, pc}
 8019f46:	bf00      	nop
 8019f48:	e000ed00 	.word	0xe000ed00
 8019f4c:	24000c98 	.word	0x24000c98

08019f50 <u32_Tim_1msGet>:
 * brief	: get 1ms tick counts
 * date
 * - create	: 25.04.16
 * - modify	: -
 */
uint32_t u32_Tim_1msGet(){
 8019f50:	b508      	push	{r3, lr}
	return HAL_GetTick();
 8019f52:	f7e9 f93f 	bl	80031d4 <HAL_GetTick>
}
 8019f56:	bd08      	pop	{r3, pc}

08019f58 <isDWTEnable>:




bool isDWTEnable(){
	return (DWT->CTRL & DWT_CTRL_CYCCNTENA_Msk);
 8019f58:	4b02      	ldr	r3, [pc, #8]	@ (8019f64 <isDWTEnable+0xc>)
 8019f5a:	6818      	ldr	r0, [r3, #0]
}
 8019f5c:	f000 0001 	and.w	r0, r0, #1
 8019f60:	4770      	bx	lr
 8019f62:	bf00      	nop
 8019f64:	e0001000 	.word	0xe0001000

08019f68 <DWT_Init>:

void DWT_Init(){
 8019f68:	b508      	push	{r3, lr}
	if(isDWTEnable() == false){
 8019f6a:	f7ff fff5 	bl	8019f58 <isDWTEnable>
 8019f6e:	b968      	cbnz	r0, 8019f8c <DWT_Init+0x24>
		CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;	//DWT used enable
 8019f70:	4a07      	ldr	r2, [pc, #28]	@ (8019f90 <DWT_Init+0x28>)
 8019f72:	f8d2 30fc 	ldr.w	r3, [r2, #252]	@ 0xfc
 8019f76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8019f7a:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
		DWT->CYCCNT = 0;
 8019f7e:	4b05      	ldr	r3, [pc, #20]	@ (8019f94 <DWT_Init+0x2c>)
 8019f80:	2200      	movs	r2, #0
 8019f82:	605a      	str	r2, [r3, #4]
		DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8019f84:	681a      	ldr	r2, [r3, #0]
 8019f86:	f042 0201 	orr.w	r2, r2, #1
 8019f8a:	601a      	str	r2, [r3, #0]
	}
}
 8019f8c:	bd08      	pop	{r3, pc}
 8019f8e:	bf00      	nop
 8019f90:	e000ed00 	.word	0xe000ed00
 8019f94:	e0001000 	.word	0xe0001000

08019f98 <delay_us>:

void delay_us(uint32_t us){
	uint32_t start = DWT->CYCCNT;
 8019f98:	4b07      	ldr	r3, [pc, #28]	@ (8019fb8 <delay_us+0x20>)
 8019f9a:	6859      	ldr	r1, [r3, #4]
	uint32_t ticks = us * (SystemCoreClock / 1000000);
 8019f9c:	4b07      	ldr	r3, [pc, #28]	@ (8019fbc <delay_us+0x24>)
 8019f9e:	681b      	ldr	r3, [r3, #0]
 8019fa0:	4a07      	ldr	r2, [pc, #28]	@ (8019fc0 <delay_us+0x28>)
 8019fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8019fa6:	0c9b      	lsrs	r3, r3, #18
 8019fa8:	fb03 f000 	mul.w	r0, r3, r0

	while((DWT->CYCCNT - start) < ticks);
 8019fac:	4a02      	ldr	r2, [pc, #8]	@ (8019fb8 <delay_us+0x20>)
 8019fae:	6853      	ldr	r3, [r2, #4]
 8019fb0:	1a5b      	subs	r3, r3, r1
 8019fb2:	4283      	cmp	r3, r0
 8019fb4:	d3fb      	bcc.n	8019fae <delay_us+0x16>
}
 8019fb6:	4770      	bx	lr
 8019fb8:	e0001000 	.word	0xe0001000
 8019fbc:	24000004 	.word	0x24000004
 8019fc0:	431bde83 	.word	0x431bde83

08019fc4 <v_1Cycle_Time>:
uint32_t one_cycle;
uint32_t one_cycle_time;
void v_1Cycle_Time(){
	static uint32_t start;

	uint32_t end = DWT->CYCCNT;
 8019fc4:	4b07      	ldr	r3, [pc, #28]	@ (8019fe4 <v_1Cycle_Time+0x20>)
 8019fc6:	685a      	ldr	r2, [r3, #4]
	if(end >= start){
 8019fc8:	4b07      	ldr	r3, [pc, #28]	@ (8019fe8 <v_1Cycle_Time+0x24>)
 8019fca:	681b      	ldr	r3, [r3, #0]
 8019fcc:	4293      	cmp	r3, r2
		one_cycle = end - start;
	}
	else{
		one_cycle = 0xFFFFFFFF - start + end;
 8019fce:	bf88      	it	hi
 8019fd0:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8019fd4:	1ad3      	subs	r3, r2, r3
 8019fd6:	4a05      	ldr	r2, [pc, #20]	@ (8019fec <v_1Cycle_Time+0x28>)
 8019fd8:	6013      	str	r3, [r2, #0]
	}
	//one_cycle_time = one_cycle *

	start = DWT->CYCCNT;
 8019fda:	4b02      	ldr	r3, [pc, #8]	@ (8019fe4 <v_1Cycle_Time+0x20>)
 8019fdc:	685a      	ldr	r2, [r3, #4]
 8019fde:	4b02      	ldr	r3, [pc, #8]	@ (8019fe8 <v_1Cycle_Time+0x24>)
 8019fe0:	601a      	str	r2, [r3, #0]
}
 8019fe2:	4770      	bx	lr
 8019fe4:	e0001000 	.word	0xe0001000
 8019fe8:	2400cd2c 	.word	0x2400cd2c
 8019fec:	2400cd3c 	.word	0x2400cd3c

08019ff0 <v_Tim_1s_Test>:
void v_Tim_1s_Test(){
 8019ff0:	b508      	push	{r3, lr}
	return HAL_GetTick();
 8019ff2:	f7e9 f8ef 	bl	80031d4 <HAL_GetTick>
	if(_b_Tim_Is_OVR(u32_Tim_1msGet(), timRef, 1000)){
 8019ff6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8019ffa:	4b08      	ldr	r3, [pc, #32]	@ (801a01c <v_Tim_1s_Test+0x2c>)
 8019ffc:	6819      	ldr	r1, [r3, #0]
 8019ffe:	f003 fb93 	bl	801d728 <_b_Tim_Is_OVR>
 801a002:	b910      	cbnz	r0, 801a00a <v_Tim_1s_Test+0x1a>
	v_1Cycle_Time();
 801a004:	f7ff ffde 	bl	8019fc4 <v_1Cycle_Time>
}
 801a008:	bd08      	pop	{r3, pc}
	return HAL_GetTick();
 801a00a:	f7e9 f8e3 	bl	80031d4 <HAL_GetTick>
		timRef = u32_Tim_1msGet();
 801a00e:	4b03      	ldr	r3, [pc, #12]	@ (801a01c <v_Tim_1s_Test+0x2c>)
 801a010:	6018      	str	r0, [r3, #0]
		++u32_tick1s;
 801a012:	4a03      	ldr	r2, [pc, #12]	@ (801a020 <v_Tim_1s_Test+0x30>)
 801a014:	6813      	ldr	r3, [r2, #0]
 801a016:	3301      	adds	r3, #1
 801a018:	6013      	str	r3, [r2, #0]
 801a01a:	e7f3      	b.n	801a004 <v_Tim_1s_Test+0x14>
 801a01c:	2400cd30 	.word	0x2400cd30
 801a020:	2400cd40 	.word	0x2400cd40

0801a024 <v_TIM2_Ch1_Out>:
 * - create	: 25.07.25
 * - modify	:
 * note
 * - PWM output
 */
void v_TIM2_Ch1_Out(uint16_t u16_pwm){
 801a024:	b508      	push	{r3, lr}
	static bool on;
	static uint16_t pwm_prev = 0xFFFF;

	if(pwm_prev != u16_pwm){
 801a026:	4b0f      	ldr	r3, [pc, #60]	@ (801a064 <v_TIM2_Ch1_Out+0x40>)
 801a028:	881b      	ldrh	r3, [r3, #0]
 801a02a:	4283      	cmp	r3, r0
 801a02c:	d008      	beq.n	801a040 <v_TIM2_Ch1_Out+0x1c>
		pwm_prev = u16_pwm;
 801a02e:	4b0d      	ldr	r3, [pc, #52]	@ (801a064 <v_TIM2_Ch1_Out+0x40>)
 801a030:	8018      	strh	r0, [r3, #0]

		__HAL_TIM_SET_COMPARE(p_tim2, TIM_CHANNEL_1, u16_pwm);
 801a032:	4b0d      	ldr	r3, [pc, #52]	@ (801a068 <v_TIM2_Ch1_Out+0x44>)
 801a034:	681b      	ldr	r3, [r3, #0]
 801a036:	6358      	str	r0, [r3, #52]	@ 0x34

		if(u16_pwm){
 801a038:	b158      	cbz	r0, 801a052 <v_TIM2_Ch1_Out+0x2e>
			if(on == false){
 801a03a:	4b0c      	ldr	r3, [pc, #48]	@ (801a06c <v_TIM2_Ch1_Out+0x48>)
 801a03c:	781b      	ldrb	r3, [r3, #0]
 801a03e:	b103      	cbz	r3, 801a042 <v_TIM2_Ch1_Out+0x1e>
		else{
			HAL_TIM_PWM_Stop(p_tim2, TIM_CHANNEL_1);
			on = false;
		}
	}
}
 801a040:	bd08      	pop	{r3, pc}
				on = true;
 801a042:	4b0a      	ldr	r3, [pc, #40]	@ (801a06c <v_TIM2_Ch1_Out+0x48>)
 801a044:	2201      	movs	r2, #1
 801a046:	701a      	strb	r2, [r3, #0]
				HAL_TIM_PWM_Start(p_tim2, TIM_CHANNEL_1);
 801a048:	2100      	movs	r1, #0
 801a04a:	4807      	ldr	r0, [pc, #28]	@ (801a068 <v_TIM2_Ch1_Out+0x44>)
 801a04c:	f7f3 fcf0 	bl	800da30 <HAL_TIM_PWM_Start>
 801a050:	e7f6      	b.n	801a040 <v_TIM2_Ch1_Out+0x1c>
			HAL_TIM_PWM_Stop(p_tim2, TIM_CHANNEL_1);
 801a052:	2100      	movs	r1, #0
 801a054:	4804      	ldr	r0, [pc, #16]	@ (801a068 <v_TIM2_Ch1_Out+0x44>)
 801a056:	f7f3 fddf 	bl	800dc18 <HAL_TIM_PWM_Stop>
			on = false;
 801a05a:	4b04      	ldr	r3, [pc, #16]	@ (801a06c <v_TIM2_Ch1_Out+0x48>)
 801a05c:	2200      	movs	r2, #0
 801a05e:	701a      	strb	r2, [r3, #0]
}
 801a060:	e7ee      	b.n	801a040 <v_TIM2_Ch1_Out+0x1c>
 801a062:	bf00      	nop
 801a064:	240000e2 	.word	0x240000e2
 801a068:	24000c00 	.word	0x24000c00
 801a06c:	2400cd2b 	.word	0x2400cd2b

0801a070 <v_TIM2_Ch2_Out>:
 * - create	: 25.07.16
 * - modify	:
 * note
 * - PWM output
 */
void v_TIM2_Ch2_Out(uint16_t u16_pwm){
 801a070:	b508      	push	{r3, lr}
	static bool on;
	static uint16_t pwm_prev = 0xFFFF;

	if(pwm_prev != u16_pwm){
 801a072:	4b0f      	ldr	r3, [pc, #60]	@ (801a0b0 <v_TIM2_Ch2_Out+0x40>)
 801a074:	881b      	ldrh	r3, [r3, #0]
 801a076:	4283      	cmp	r3, r0
 801a078:	d008      	beq.n	801a08c <v_TIM2_Ch2_Out+0x1c>
		pwm_prev = u16_pwm;
 801a07a:	4b0d      	ldr	r3, [pc, #52]	@ (801a0b0 <v_TIM2_Ch2_Out+0x40>)
 801a07c:	8018      	strh	r0, [r3, #0]

		__HAL_TIM_SET_COMPARE(p_tim2, TIM_CHANNEL_2, u16_pwm);
 801a07e:	4b0d      	ldr	r3, [pc, #52]	@ (801a0b4 <v_TIM2_Ch2_Out+0x44>)
 801a080:	681b      	ldr	r3, [r3, #0]
 801a082:	6398      	str	r0, [r3, #56]	@ 0x38

		if(u16_pwm){
 801a084:	b158      	cbz	r0, 801a09e <v_TIM2_Ch2_Out+0x2e>
			if(on == false){
 801a086:	4b0c      	ldr	r3, [pc, #48]	@ (801a0b8 <v_TIM2_Ch2_Out+0x48>)
 801a088:	781b      	ldrb	r3, [r3, #0]
 801a08a:	b103      	cbz	r3, 801a08e <v_TIM2_Ch2_Out+0x1e>
		else{
			HAL_TIM_PWM_Stop(p_tim2, TIM_CHANNEL_2);
			on = false;
		}
	}
}
 801a08c:	bd08      	pop	{r3, pc}
				on = true;
 801a08e:	4b0a      	ldr	r3, [pc, #40]	@ (801a0b8 <v_TIM2_Ch2_Out+0x48>)
 801a090:	2201      	movs	r2, #1
 801a092:	701a      	strb	r2, [r3, #0]
				HAL_TIM_PWM_Start(p_tim2, TIM_CHANNEL_2);
 801a094:	2104      	movs	r1, #4
 801a096:	4807      	ldr	r0, [pc, #28]	@ (801a0b4 <v_TIM2_Ch2_Out+0x44>)
 801a098:	f7f3 fcca 	bl	800da30 <HAL_TIM_PWM_Start>
 801a09c:	e7f6      	b.n	801a08c <v_TIM2_Ch2_Out+0x1c>
			HAL_TIM_PWM_Stop(p_tim2, TIM_CHANNEL_2);
 801a09e:	2104      	movs	r1, #4
 801a0a0:	4804      	ldr	r0, [pc, #16]	@ (801a0b4 <v_TIM2_Ch2_Out+0x44>)
 801a0a2:	f7f3 fdb9 	bl	800dc18 <HAL_TIM_PWM_Stop>
			on = false;
 801a0a6:	4b04      	ldr	r3, [pc, #16]	@ (801a0b8 <v_TIM2_Ch2_Out+0x48>)
 801a0a8:	2200      	movs	r2, #0
 801a0aa:	701a      	strb	r2, [r3, #0]
}
 801a0ac:	e7ee      	b.n	801a08c <v_TIM2_Ch2_Out+0x1c>
 801a0ae:	bf00      	nop
 801a0b0:	240000e0 	.word	0x240000e0
 801a0b4:	24000c00 	.word	0x24000c00
 801a0b8:	2400cd2a 	.word	0x2400cd2a

0801a0bc <v_TIM2_Ch4_Out>:
 * - create	: 25.04.16
 * - modify	:
 * note
 * - PWM output
 */
void v_TIM2_Ch4_Out(uint16_t u16_pwm){
 801a0bc:	b508      	push	{r3, lr}
	static bool on;
	static uint16_t pwm_prev;

	if(pwm_prev != u16_pwm){
 801a0be:	4b0f      	ldr	r3, [pc, #60]	@ (801a0fc <v_TIM2_Ch4_Out+0x40>)
 801a0c0:	881b      	ldrh	r3, [r3, #0]
 801a0c2:	4283      	cmp	r3, r0
 801a0c4:	d008      	beq.n	801a0d8 <v_TIM2_Ch4_Out+0x1c>
		pwm_prev = u16_pwm;
 801a0c6:	4b0d      	ldr	r3, [pc, #52]	@ (801a0fc <v_TIM2_Ch4_Out+0x40>)
 801a0c8:	8018      	strh	r0, [r3, #0]

		__HAL_TIM_SET_COMPARE(p_tim2, TIM_CHANNEL_4, u16_pwm);
 801a0ca:	4b0d      	ldr	r3, [pc, #52]	@ (801a100 <v_TIM2_Ch4_Out+0x44>)
 801a0cc:	681b      	ldr	r3, [r3, #0]
 801a0ce:	6418      	str	r0, [r3, #64]	@ 0x40

		if(u16_pwm){
 801a0d0:	b158      	cbz	r0, 801a0ea <v_TIM2_Ch4_Out+0x2e>
			if(on == false){
 801a0d2:	4b0c      	ldr	r3, [pc, #48]	@ (801a104 <v_TIM2_Ch4_Out+0x48>)
 801a0d4:	781b      	ldrb	r3, [r3, #0]
 801a0d6:	b103      	cbz	r3, 801a0da <v_TIM2_Ch4_Out+0x1e>
		else{
			HAL_TIM_PWM_Stop(p_tim2, TIM_CHANNEL_4);
			on = false;
		}
	}
}
 801a0d8:	bd08      	pop	{r3, pc}
				on = true;
 801a0da:	4b0a      	ldr	r3, [pc, #40]	@ (801a104 <v_TIM2_Ch4_Out+0x48>)
 801a0dc:	2201      	movs	r2, #1
 801a0de:	701a      	strb	r2, [r3, #0]
				HAL_TIM_PWM_Start(p_tim2, TIM_CHANNEL_4);
 801a0e0:	210c      	movs	r1, #12
 801a0e2:	4807      	ldr	r0, [pc, #28]	@ (801a100 <v_TIM2_Ch4_Out+0x44>)
 801a0e4:	f7f3 fca4 	bl	800da30 <HAL_TIM_PWM_Start>
 801a0e8:	e7f6      	b.n	801a0d8 <v_TIM2_Ch4_Out+0x1c>
			HAL_TIM_PWM_Stop(p_tim2, TIM_CHANNEL_4);
 801a0ea:	210c      	movs	r1, #12
 801a0ec:	4804      	ldr	r0, [pc, #16]	@ (801a100 <v_TIM2_Ch4_Out+0x44>)
 801a0ee:	f7f3 fd93 	bl	800dc18 <HAL_TIM_PWM_Stop>
			on = false;
 801a0f2:	4b04      	ldr	r3, [pc, #16]	@ (801a104 <v_TIM2_Ch4_Out+0x48>)
 801a0f4:	2200      	movs	r2, #0
 801a0f6:	701a      	strb	r2, [r3, #0]
}
 801a0f8:	e7ee      	b.n	801a0d8 <v_TIM2_Ch4_Out+0x1c>
 801a0fa:	bf00      	nop
 801a0fc:	2400cd28 	.word	0x2400cd28
 801a100:	24000c00 	.word	0x24000c00
 801a104:	2400cd26 	.word	0x2400cd26

0801a108 <v_Tim4_Ch2_Out>:
}
#endif


void v_Tim4_Ch2_Out(uint16_t* pu16_pwmArr, uint16_t u16_cnt){
	if(b_tim4_ready == false){
 801a108:	4b17      	ldr	r3, [pc, #92]	@ (801a168 <v_Tim4_Ch2_Out+0x60>)
 801a10a:	781b      	ldrb	r3, [r3, #0]
 801a10c:	bb5b      	cbnz	r3, 801a166 <v_Tim4_Ch2_Out+0x5e>
void v_Tim4_Ch2_Out(uint16_t* pu16_pwmArr, uint16_t u16_cnt){
 801a10e:	b510      	push	{r4, lr}

		//HAL_TIM_PWM_Stop_DMA(p_tim4, TIM_CHANNEL_2);

		__HAL_TIM_CLEAR_FLAG(p_tim4, TIM_FLAG_CC2);
 801a110:	4b16      	ldr	r3, [pc, #88]	@ (801a16c <v_Tim4_Ch2_Out+0x64>)
 801a112:	681b      	ldr	r3, [r3, #0]
 801a114:	f06f 0204 	mvn.w	r2, #4
 801a118:	611a      	str	r2, [r3, #16]
		__HAL_TIM_CLEAR_FLAG(p_tim4, TIM_FLAG_UPDATE);
 801a11a:	f06f 0201 	mvn.w	r2, #1
 801a11e:	611a      	str	r2, [r3, #16]

		__HAL_TIM_DISABLE_OCxPRELOAD(p_tim4, TIM_CHANNEL_2);
 801a120:	699a      	ldr	r2, [r3, #24]
 801a122:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 801a126:	619a      	str	r2, [r3, #24]
		__HAL_TIM_SET_COMPARE(p_tim4, TIM_CHANNEL_2, 0);
 801a128:	2200      	movs	r2, #0
 801a12a:	639a      	str	r2, [r3, #56]	@ 0x38
		//__HAL_TIM_SET_COUNTER(p_tim4, 0);


		led_send_cnt = u16_cnt;
 801a12c:	4b10      	ldr	r3, [pc, #64]	@ (801a170 <v_Tim4_Ch2_Out+0x68>)
 801a12e:	8019      	strh	r1, [r3, #0]
		for(int i=0; i<u16_cnt; i++){
 801a130:	b141      	cbz	r1, 801a144 <v_Tim4_Ch2_Out+0x3c>
 801a132:	3802      	subs	r0, #2
			u16_tim4_pwm[i] = pu16_pwmArr[i];
 801a134:	4c0f      	ldr	r4, [pc, #60]	@ (801a174 <v_Tim4_Ch2_Out+0x6c>)
 801a136:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 801a13a:	f824 3012 	strh.w	r3, [r4, r2, lsl #1]
		for(int i=0; i<u16_cnt; i++){
 801a13e:	3201      	adds	r2, #1
 801a140:	4291      	cmp	r1, r2
 801a142:	d1f8      	bne.n	801a136 <v_Tim4_Ch2_Out+0x2e>
		}
#if TIM4_CACHE_ENABLE
		SCB_CleanDCache_by_Addr((uint32_t*)&u16_tim4_pwm[0], sizeof(uint16_t) * TIM4_LED_SIZE);//after multiple calculation
#endif
		HAL_TIM_PWM_Start_DMA(p_tim4, TIM_CHANNEL_2, (uint32_t*)u16_tim4_pwm, u16_cnt + 1);	//cnt + 1 -> add low output
 801a144:	1c4b      	adds	r3, r1, #1
 801a146:	4c09      	ldr	r4, [pc, #36]	@ (801a16c <v_Tim4_Ch2_Out+0x64>)
 801a148:	b29b      	uxth	r3, r3
 801a14a:	4a0a      	ldr	r2, [pc, #40]	@ (801a174 <v_Tim4_Ch2_Out+0x6c>)
 801a14c:	2104      	movs	r1, #4
 801a14e:	4620      	mov	r0, r4
 801a150:	f7f3 fdcc 	bl	800dcec <HAL_TIM_PWM_Start_DMA>
		__HAL_TIM_ENABLE_OCxPRELOAD(p_tim4, TIM_CHANNEL_2);
 801a154:	6822      	ldr	r2, [r4, #0]
 801a156:	6993      	ldr	r3, [r2, #24]
 801a158:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 801a15c:	6193      	str	r3, [r2, #24]
		b_tim4_ready = true;
 801a15e:	4b02      	ldr	r3, [pc, #8]	@ (801a168 <v_Tim4_Ch2_Out+0x60>)
 801a160:	2201      	movs	r2, #1
 801a162:	701a      	strb	r2, [r3, #0]
	}
}
 801a164:	bd10      	pop	{r4, pc}
 801a166:	4770      	bx	lr
 801a168:	2400cd3a 	.word	0x2400cd3a
 801a16c:	24000bb4 	.word	0x24000bb4
 801a170:	2400cd38 	.word	0x2400cd38
 801a174:	300064e0 	.word	0x300064e0

0801a178 <v_Tim_Init>:
//	counts	: 192						//
//	reload	: 100						//
//	overflow : 10,000 Hz				//
/****************************************/
uint32_t PCLK2;
void v_Tim_Init(){
 801a178:	b508      	push	{r3, lr}
	b_tim4_ready = false;
 801a17a:	4b09      	ldr	r3, [pc, #36]	@ (801a1a0 <v_Tim_Init+0x28>)
 801a17c:	2200      	movs	r2, #0
 801a17e:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(p_tim7);
 801a180:	4808      	ldr	r0, [pc, #32]	@ (801a1a4 <v_Tim_Init+0x2c>)
 801a182:	f7f2 ffe9 	bl	800d158 <HAL_TIM_Base_Start_IT>
 801a186:	f44f 6380 	mov.w	r3, #1024	@ 0x400
	for(int i=0; i<sizeof(u16_tim4_pwm); i++){
		u16_tim4_pwm[0] = 0;
 801a18a:	4907      	ldr	r1, [pc, #28]	@ (801a1a8 <v_Tim_Init+0x30>)
 801a18c:	f04f 0200 	mov.w	r2, #0
 801a190:	800a      	strh	r2, [r1, #0]
	for(int i=0; i<sizeof(u16_tim4_pwm); i++){
 801a192:	3b01      	subs	r3, #1
 801a194:	d1fc      	bne.n	801a190 <v_Tim_Init+0x18>
	}
	PCLK2 = HAL_RCC_GetPCLK2Freq();
 801a196:	f7ef fd47 	bl	8009c28 <HAL_RCC_GetPCLK2Freq>
 801a19a:	4b04      	ldr	r3, [pc, #16]	@ (801a1ac <v_Tim_Init+0x34>)
 801a19c:	6018      	str	r0, [r3, #0]
}
 801a19e:	bd08      	pop	{r3, pc}
 801a1a0:	2400cd3a 	.word	0x2400cd3a
 801a1a4:	24000b68 	.word	0x24000b68
 801a1a8:	300064e0 	.word	0x300064e0
 801a1ac:	2400cd34 	.word	0x2400cd34

0801a1b0 <HAL_TIM_PeriodElapsedCallback>:
void v_Tim_Handler(){

}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 801a1b0:	b508      	push	{r3, lr}
	if(htim->Instance == TIM7){
 801a1b2:	6802      	ldr	r2, [r0, #0]
 801a1b4:	4b03      	ldr	r3, [pc, #12]	@ (801a1c4 <HAL_TIM_PeriodElapsedCallback+0x14>)
 801a1b6:	429a      	cmp	r2, r3
 801a1b8:	d000      	beq.n	801a1bc <HAL_TIM_PeriodElapsedCallback+0xc>
		v_RGB_Done_Handler();
	}
}
 801a1ba:	bd08      	pop	{r3, pc}
		v_RGB_Done_Handler();
 801a1bc:	f7fe fc10 	bl	80189e0 <v_RGB_Done_Handler>
}
 801a1c0:	e7fb      	b.n	801a1ba <HAL_TIM_PeriodElapsedCallback+0xa>
 801a1c2:	bf00      	nop
 801a1c4:	40001400 	.word	0x40001400

0801a1c8 <HAL_TIM_PWM_PulseFinishedCallback>:



void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 801a1c8:	b508      	push	{r3, lr}
	if(htim->Instance == TIM4){
 801a1ca:	6802      	ldr	r2, [r0, #0]
 801a1cc:	4b05      	ldr	r3, [pc, #20]	@ (801a1e4 <HAL_TIM_PWM_PulseFinishedCallback+0x1c>)
 801a1ce:	429a      	cmp	r2, r3
 801a1d0:	d000      	beq.n	801a1d4 <HAL_TIM_PWM_PulseFinishedCallback+0xc>
		b_tim4_ready = false;
		HAL_TIM_PWM_Stop_DMA(p_tim4, TIM_CHANNEL_2);
	}
}
 801a1d2:	bd08      	pop	{r3, pc}
		b_tim4_ready = false;
 801a1d4:	4b04      	ldr	r3, [pc, #16]	@ (801a1e8 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 801a1d6:	2200      	movs	r2, #0
 801a1d8:	701a      	strb	r2, [r3, #0]
		HAL_TIM_PWM_Stop_DMA(p_tim4, TIM_CHANNEL_2);
 801a1da:	2104      	movs	r1, #4
 801a1dc:	4803      	ldr	r0, [pc, #12]	@ (801a1ec <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 801a1de:	f7f3 ff3d 	bl	800e05c <HAL_TIM_PWM_Stop_DMA>
}
 801a1e2:	e7f6      	b.n	801a1d2 <HAL_TIM_PWM_PulseFinishedCallback+0xa>
 801a1e4:	40000800 	.word	0x40000800
 801a1e8:	2400cd3a 	.word	0x2400cd3a
 801a1ec:	24000bb4 	.word	0x24000bb4

0801a1f0 <HAL_UART_TxCpltCallback>:
 * date
 * - create	: 25.03.27
 * - modify	: 25.04.28
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
	if(huart == p_uart1){
 801a1f0:	4b08      	ldr	r3, [pc, #32]	@ (801a214 <HAL_UART_TxCpltCallback+0x24>)
 801a1f2:	681b      	ldr	r3, [r3, #0]
 801a1f4:	4283      	cmp	r3, r0
 801a1f6:	d004      	beq.n	801a202 <HAL_UART_TxCpltCallback+0x12>
		e_espTx = COMM_STAT_DONE;
	}
	else if(huart == p_uart4){
 801a1f8:	4b07      	ldr	r3, [pc, #28]	@ (801a218 <HAL_UART_TxCpltCallback+0x28>)
 801a1fa:	681b      	ldr	r3, [r3, #0]
 801a1fc:	4283      	cmp	r3, r0
 801a1fe:	d004      	beq.n	801a20a <HAL_UART_TxCpltCallback+0x1a>
		e_dbgTx = COMM_STAT_DONE;
	}
}
 801a200:	4770      	bx	lr
		e_espTx = COMM_STAT_DONE;
 801a202:	4b06      	ldr	r3, [pc, #24]	@ (801a21c <HAL_UART_TxCpltCallback+0x2c>)
 801a204:	2204      	movs	r2, #4
 801a206:	701a      	strb	r2, [r3, #0]
 801a208:	4770      	bx	lr
		e_dbgTx = COMM_STAT_DONE;
 801a20a:	4b05      	ldr	r3, [pc, #20]	@ (801a220 <HAL_UART_TxCpltCallback+0x30>)
 801a20c:	2204      	movs	r2, #4
 801a20e:	701a      	strb	r2, [r3, #0]
}
 801a210:	e7f6      	b.n	801a200 <HAL_UART_TxCpltCallback+0x10>
 801a212:	bf00      	nop
 801a214:	24000140 	.word	0x24000140
 801a218:	2400013c 	.word	0x2400013c
 801a21c:	2400cf51 	.word	0x2400cf51
 801a220:	2400cd44 	.word	0x2400cd44

0801a224 <HAL_UART_RxCpltCallback>:
 * brief	: debug receive interrupt
 * date
 * - create	: 25.04.28
 * - modify	: -
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 801a224:	b510      	push	{r4, lr}
	if(huart == p_uart1){
 801a226:	4b0f      	ldr	r3, [pc, #60]	@ (801a264 <HAL_UART_RxCpltCallback+0x40>)
 801a228:	681b      	ldr	r3, [r3, #0]
 801a22a:	4283      	cmp	r3, r0
 801a22c:	d004      	beq.n	801a238 <HAL_UART_RxCpltCallback+0x14>
		v_ESP_Recive(u8_espRx);
		HAL_UART_Receive_IT(p_uart1, &u8_espRx, 1);
	}
	else if(huart == p_uart4){
 801a22e:	4b0e      	ldr	r3, [pc, #56]	@ (801a268 <HAL_UART_RxCpltCallback+0x44>)
 801a230:	681b      	ldr	r3, [r3, #0]
 801a232:	4283      	cmp	r3, r0
 801a234:	d00b      	beq.n	801a24e <HAL_UART_RxCpltCallback+0x2a>
		//v_DBG_Receive(huart->Instance->RDR);
		v_DBG_Receive(u8_dbgRxDR[0]);
		HAL_UART_Receive_IT(p_uart4, u8_dbgRxDR, 1);
	}
}
 801a236:	bd10      	pop	{r4, pc}
		v_ESP_Recive(u8_espRx);
 801a238:	4c0c      	ldr	r4, [pc, #48]	@ (801a26c <HAL_UART_RxCpltCallback+0x48>)
 801a23a:	7820      	ldrb	r0, [r4, #0]
 801a23c:	f000 fb16 	bl	801a86c <v_ESP_Recive>
		HAL_UART_Receive_IT(p_uart1, &u8_espRx, 1);
 801a240:	2201      	movs	r2, #1
 801a242:	4621      	mov	r1, r4
 801a244:	4b07      	ldr	r3, [pc, #28]	@ (801a264 <HAL_UART_RxCpltCallback+0x40>)
 801a246:	6818      	ldr	r0, [r3, #0]
 801a248:	f7f5 fb78 	bl	800f93c <HAL_UART_Receive_IT>
 801a24c:	e7f3      	b.n	801a236 <HAL_UART_RxCpltCallback+0x12>
		v_DBG_Receive(u8_dbgRxDR[0]);
 801a24e:	4c08      	ldr	r4, [pc, #32]	@ (801a270 <HAL_UART_RxCpltCallback+0x4c>)
 801a250:	7820      	ldrb	r0, [r4, #0]
 801a252:	f000 f92b 	bl	801a4ac <v_DBG_Receive>
		HAL_UART_Receive_IT(p_uart4, u8_dbgRxDR, 1);
 801a256:	2201      	movs	r2, #1
 801a258:	4621      	mov	r1, r4
 801a25a:	4b03      	ldr	r3, [pc, #12]	@ (801a268 <HAL_UART_RxCpltCallback+0x44>)
 801a25c:	6818      	ldr	r0, [r3, #0]
 801a25e:	f7f5 fb6d 	bl	800f93c <HAL_UART_Receive_IT>
}
 801a262:	e7e8      	b.n	801a236 <HAL_UART_RxCpltCallback+0x12>
 801a264:	24000140 	.word	0x24000140
 801a268:	2400013c 	.word	0x2400013c
 801a26c:	2400cf52 	.word	0x2400cf52
 801a270:	2400cd48 	.word	0x2400cd48

0801a274 <v_Uart_Init>:
 * brief	: uart initialize
 * date
 * - create	: 25.04.28
 * - modify	: -
 */
void v_Uart_Init(){
 801a274:	b510      	push	{r4, lr}
 * datec
 * - create	: 25.04.28
 * - modify	: -
 */
static void v_Uart_ESP_Init(){
	e_espTx = COMM_STAT_READY;
 801a276:	2400      	movs	r4, #0
 801a278:	4b0c      	ldr	r3, [pc, #48]	@ (801a2ac <v_Uart_Init+0x38>)
 801a27a:	701c      	strb	r4, [r3, #0]
	//	receive		//
	HAL_UART_Receive_IT(p_uart1, &u8_espRx, 1);
 801a27c:	2201      	movs	r2, #1
 801a27e:	490c      	ldr	r1, [pc, #48]	@ (801a2b0 <v_Uart_Init+0x3c>)
 801a280:	4b0c      	ldr	r3, [pc, #48]	@ (801a2b4 <v_Uart_Init+0x40>)
 801a282:	6818      	ldr	r0, [r3, #0]
 801a284:	f7f5 fb5a 	bl	800f93c <HAL_UART_Receive_IT>
 * - create	: 25.04.16
 * - modify	: 25.04.28
 */
static void v_Uart_DBG_Init(){
	//	transmit	//
	setvbuf(stdout, NULL, _IONBF, 0);	//not buffer
 801a288:	4b0b      	ldr	r3, [pc, #44]	@ (801a2b8 <v_Uart_Init+0x44>)
 801a28a:	6818      	ldr	r0, [r3, #0]
 801a28c:	4623      	mov	r3, r4
 801a28e:	2202      	movs	r2, #2
 801a290:	4621      	mov	r1, r4
 801a292:	6880      	ldr	r0, [r0, #8]
 801a294:	f006 fe30 	bl	8020ef8 <setvbuf>
	//setvbuf(stdout, NULL, _IOLBF, 0);	//used buffer : line + \n
	e_dbgTx = COMM_STAT_READY;
 801a298:	4b08      	ldr	r3, [pc, #32]	@ (801a2bc <v_Uart_Init+0x48>)
 801a29a:	701c      	strb	r4, [r3, #0]
	//	receive		//

	HAL_UART_Receive_IT(p_uart4, u8_dbgRxDR, 1);
 801a29c:	2201      	movs	r2, #1
 801a29e:	4908      	ldr	r1, [pc, #32]	@ (801a2c0 <v_Uart_Init+0x4c>)
 801a2a0:	4b08      	ldr	r3, [pc, #32]	@ (801a2c4 <v_Uart_Init+0x50>)
 801a2a2:	6818      	ldr	r0, [r3, #0]
 801a2a4:	f7f5 fb4a 	bl	800f93c <HAL_UART_Receive_IT>
}
 801a2a8:	bd10      	pop	{r4, pc}
 801a2aa:	bf00      	nop
 801a2ac:	2400cf51 	.word	0x2400cf51
 801a2b0:	2400cf52 	.word	0x2400cf52
 801a2b4:	24000140 	.word	0x24000140
 801a2b8:	240004c0 	.word	0x240004c0
 801a2bc:	2400cd44 	.word	0x2400cd44
 801a2c0:	2400cd48 	.word	0x2400cd48
 801a2c4:	2400013c 	.word	0x2400013c

0801a2c8 <v_Uart_Handler>:
void v_Uart_Handler(){
 801a2c8:	b538      	push	{r3, r4, r5, lr}
	if(uartEspTx->u16_cnt && (e_espTx == COMM_STAT_DONE || e_espTx == COMM_STAT_READY)){
 801a2ca:	4b19      	ldr	r3, [pc, #100]	@ (801a330 <v_Uart_Handler+0x68>)
 801a2cc:	6818      	ldr	r0, [r3, #0]
 801a2ce:	8904      	ldrh	r4, [r0, #8]
 801a2d0:	b194      	cbz	r4, 801a2f8 <v_Uart_Handler+0x30>
 801a2d2:	4b18      	ldr	r3, [pc, #96]	@ (801a334 <v_Uart_Handler+0x6c>)
 801a2d4:	781b      	ldrb	r3, [r3, #0]
 801a2d6:	f013 0ffb 	tst.w	r3, #251	@ 0xfb
 801a2da:	d10d      	bne.n	801a2f8 <v_Uart_Handler+0x30>
		e_espTx = COMM_STAT_BUSY;
 801a2dc:	4b15      	ldr	r3, [pc, #84]	@ (801a334 <v_Uart_Handler+0x6c>)
 801a2de:	2202      	movs	r2, #2
 801a2e0:	701a      	strb	r2, [r3, #0]
		uartEspTx->fn.b_GetArr(uartEspTx, u8_txEsp_arr, len);
 801a2e2:	4d15      	ldr	r5, [pc, #84]	@ (801a338 <v_Uart_Handler+0x70>)
 801a2e4:	6983      	ldr	r3, [r0, #24]
 801a2e6:	4622      	mov	r2, r4
 801a2e8:	4629      	mov	r1, r5
 801a2ea:	4798      	blx	r3
		HAL_UART_Transmit_DMA(p_uart1, u8_txEsp_arr, len);
 801a2ec:	4622      	mov	r2, r4
 801a2ee:	4629      	mov	r1, r5
 801a2f0:	4b12      	ldr	r3, [pc, #72]	@ (801a33c <v_Uart_Handler+0x74>)
 801a2f2:	6818      	ldr	r0, [r3, #0]
 801a2f4:	f7f4 f808 	bl	800e308 <HAL_UART_Transmit_DMA>
	v_ESP_Handler();
 801a2f8:	f000 fae4 	bl	801a8c4 <v_ESP_Handler>
 * date
 * - create	: 25.03.27
 * - modify	: 25.04.28
 */
static void v_Uart_DBG_Handler(){
	if(uartDbgTx->u16_cnt && (e_dbgTx == COMM_STAT_DONE || e_dbgTx == COMM_STAT_READY)){
 801a2fc:	4b10      	ldr	r3, [pc, #64]	@ (801a340 <v_Uart_Handler+0x78>)
 801a2fe:	6818      	ldr	r0, [r3, #0]
 801a300:	8904      	ldrh	r4, [r0, #8]
 801a302:	b194      	cbz	r4, 801a32a <v_Uart_Handler+0x62>
 801a304:	4b0f      	ldr	r3, [pc, #60]	@ (801a344 <v_Uart_Handler+0x7c>)
 801a306:	781b      	ldrb	r3, [r3, #0]
 801a308:	f013 0ffb 	tst.w	r3, #251	@ 0xfb
 801a30c:	d10d      	bne.n	801a32a <v_Uart_Handler+0x62>
		e_dbgTx = COMM_STAT_BUSY;
 801a30e:	4b0d      	ldr	r3, [pc, #52]	@ (801a344 <v_Uart_Handler+0x7c>)
 801a310:	2202      	movs	r2, #2
 801a312:	701a      	strb	r2, [r3, #0]
		uint16_t len = uartDbgTx->u16_cnt;
		uartDbgTx->fn.b_GetArr(uartDbgTx, u8_txDbg_arr, len);
 801a314:	4d0c      	ldr	r5, [pc, #48]	@ (801a348 <v_Uart_Handler+0x80>)
 801a316:	6983      	ldr	r3, [r0, #24]
 801a318:	4622      	mov	r2, r4
 801a31a:	4629      	mov	r1, r5
 801a31c:	4798      	blx	r3
#if UART_CACHE_ENABLED
		SCB_CleanDCache_by_Addr((uint32_t*)u8_txDbg_arr, UART_DBG_TX_ARR_SIZE);//after multiple calculation'
#endif
		HAL_UART_Transmit_DMA(p_uart4, u8_txDbg_arr, len);
 801a31e:	4622      	mov	r2, r4
 801a320:	4629      	mov	r1, r5
 801a322:	4b0a      	ldr	r3, [pc, #40]	@ (801a34c <v_Uart_Handler+0x84>)
 801a324:	6818      	ldr	r0, [r3, #0]
 801a326:	f7f3 ffef 	bl	800e308 <HAL_UART_Transmit_DMA>
	}
#if UART_DBG_PRINT_TEST
	//v_Uart_DBG_Test();
	//v_DBG_RxTest();
#endif
	v_DBG_Handler();
 801a32a:	f000 f919 	bl	801a560 <v_DBG_Handler>
}
 801a32e:	bd38      	pop	{r3, r4, r5, pc}
 801a330:	24000110 	.word	0x24000110
 801a334:	2400cf51 	.word	0x2400cf51
 801a338:	30006ae4 	.word	0x30006ae4
 801a33c:	24000140 	.word	0x24000140
 801a340:	240000e4 	.word	0x240000e4
 801a344:	2400cd44 	.word	0x2400cd44
 801a348:	300068e0 	.word	0x300068e0
 801a34c:	2400013c 	.word	0x2400013c

0801a350 <v_Uart_ESP_DisableIT>:
void v_Uart_ESP_DisableIT(){
 801a350:	b508      	push	{r3, lr}
	HAL_UART_AbortReceive(p_uart1);
 801a352:	4b02      	ldr	r3, [pc, #8]	@ (801a35c <v_Uart_ESP_DisableIT+0xc>)
 801a354:	6818      	ldr	r0, [r3, #0]
 801a356:	f7f4 f825 	bl	800e3a4 <HAL_UART_AbortReceive>
}
 801a35a:	bd08      	pop	{r3, pc}
 801a35c:	24000140 	.word	0x24000140

0801a360 <v_Uart_ESP_EnableIT>:
void v_Uart_ESP_EnableIT(){
 801a360:	b508      	push	{r3, lr}
	HAL_UART_Receive_IT(p_uart1, &u8_espRx, 1);
 801a362:	2201      	movs	r2, #1
 801a364:	4902      	ldr	r1, [pc, #8]	@ (801a370 <v_Uart_ESP_EnableIT+0x10>)
 801a366:	4b03      	ldr	r3, [pc, #12]	@ (801a374 <v_Uart_ESP_EnableIT+0x14>)
 801a368:	6818      	ldr	r0, [r3, #0]
 801a36a:	f7f5 fae7 	bl	800f93c <HAL_UART_Receive_IT>
}
 801a36e:	bd08      	pop	{r3, pc}
 801a370:	2400cf52 	.word	0x2400cf52
 801a374:	24000140 	.word	0x24000140

0801a378 <v_Uart_ESP_Out>:
void v_Uart_ESP_Out(uint8_t* pu8_arr, uint16_t u16_cnt){
 801a378:	b538      	push	{r3, r4, r5, lr}
 801a37a:	460c      	mov	r4, r1
	uartEspTx->fn.v_PutArr(uartEspTx, pu8_arr, u16_cnt);
 801a37c:	4b0f      	ldr	r3, [pc, #60]	@ (801a3bc <v_Uart_ESP_Out+0x44>)
 801a37e:	681b      	ldr	r3, [r3, #0]
 801a380:	691d      	ldr	r5, [r3, #16]
 801a382:	460a      	mov	r2, r1
 801a384:	4601      	mov	r1, r0
 801a386:	4618      	mov	r0, r3
 801a388:	47a8      	blx	r5
	if((e_espTx == COMM_STAT_DONE || e_espTx == COMM_STAT_READY) && uartEspTx->u16_cnt){
 801a38a:	4b0d      	ldr	r3, [pc, #52]	@ (801a3c0 <v_Uart_ESP_Out+0x48>)
 801a38c:	781b      	ldrb	r3, [r3, #0]
 801a38e:	f013 0ffb 	tst.w	r3, #251	@ 0xfb
 801a392:	d111      	bne.n	801a3b8 <v_Uart_ESP_Out+0x40>
 801a394:	4b09      	ldr	r3, [pc, #36]	@ (801a3bc <v_Uart_ESP_Out+0x44>)
 801a396:	6818      	ldr	r0, [r3, #0]
 801a398:	8903      	ldrh	r3, [r0, #8]
 801a39a:	b16b      	cbz	r3, 801a3b8 <v_Uart_ESP_Out+0x40>
		e_espTx = COMM_STAT_BUSY;
 801a39c:	4b08      	ldr	r3, [pc, #32]	@ (801a3c0 <v_Uart_ESP_Out+0x48>)
 801a39e:	2202      	movs	r2, #2
 801a3a0:	701a      	strb	r2, [r3, #0]
		uartEspTx->fn.b_GetArr(uartEspTx, u8_txEsp_arr, u16_cnt);
 801a3a2:	4d08      	ldr	r5, [pc, #32]	@ (801a3c4 <v_Uart_ESP_Out+0x4c>)
 801a3a4:	6983      	ldr	r3, [r0, #24]
 801a3a6:	4622      	mov	r2, r4
 801a3a8:	4629      	mov	r1, r5
 801a3aa:	4798      	blx	r3
		HAL_UART_Transmit_DMA(p_uart1, u8_txEsp_arr, u16_cnt);
 801a3ac:	4622      	mov	r2, r4
 801a3ae:	4629      	mov	r1, r5
 801a3b0:	4b05      	ldr	r3, [pc, #20]	@ (801a3c8 <v_Uart_ESP_Out+0x50>)
 801a3b2:	6818      	ldr	r0, [r3, #0]
 801a3b4:	f7f3 ffa8 	bl	800e308 <HAL_UART_Transmit_DMA>
}
 801a3b8:	bd38      	pop	{r3, r4, r5, pc}
 801a3ba:	bf00      	nop
 801a3bc:	24000110 	.word	0x24000110
 801a3c0:	2400cf51 	.word	0x2400cf51
 801a3c4:	30006ae4 	.word	0x30006ae4
 801a3c8:	24000140 	.word	0x24000140

0801a3cc <v_Uart_DBG_DisableIT>:
void v_Uart_DBG_DisableIT(){
 801a3cc:	b508      	push	{r3, lr}
	HAL_UART_AbortReceive(p_uart4);
 801a3ce:	4b02      	ldr	r3, [pc, #8]	@ (801a3d8 <v_Uart_DBG_DisableIT+0xc>)
 801a3d0:	6818      	ldr	r0, [r3, #0]
 801a3d2:	f7f3 ffe7 	bl	800e3a4 <HAL_UART_AbortReceive>
}
 801a3d6:	bd08      	pop	{r3, pc}
 801a3d8:	2400013c 	.word	0x2400013c

0801a3dc <v_Uart_DBG_EnableIT>:
void v_Uart_DBG_EnableIT(){
 801a3dc:	b508      	push	{r3, lr}
	HAL_UART_Receive_IT(p_uart4, u8_dbgRxDR, 1);
 801a3de:	2201      	movs	r2, #1
 801a3e0:	4902      	ldr	r1, [pc, #8]	@ (801a3ec <v_Uart_DBG_EnableIT+0x10>)
 801a3e2:	4b03      	ldr	r3, [pc, #12]	@ (801a3f0 <v_Uart_DBG_EnableIT+0x14>)
 801a3e4:	6818      	ldr	r0, [r3, #0]
 801a3e6:	f7f5 faa9 	bl	800f93c <HAL_UART_Receive_IT>
}
 801a3ea:	bd08      	pop	{r3, pc}
 801a3ec:	2400cd48 	.word	0x2400cd48
 801a3f0:	2400013c 	.word	0x2400013c

0801a3f4 <v_Uart_DBG_Out>:
void v_Uart_DBG_Out(uint8_t* pu8_arr, uint16_t u16_cnt){
 801a3f4:	b538      	push	{r3, r4, r5, lr}
 801a3f6:	460a      	mov	r2, r1
	uartDbgTx->fn.v_PutArr(uartDbgTx, (uint8_t*)pu8_arr, u16_cnt);
 801a3f8:	4b0e      	ldr	r3, [pc, #56]	@ (801a434 <v_Uart_DBG_Out+0x40>)
 801a3fa:	681b      	ldr	r3, [r3, #0]
 801a3fc:	691c      	ldr	r4, [r3, #16]
 801a3fe:	4601      	mov	r1, r0
 801a400:	4618      	mov	r0, r3
 801a402:	47a0      	blx	r4
	if(e_dbgTx == COMM_STAT_DONE || e_dbgTx == COMM_STAT_READY){
 801a404:	4b0c      	ldr	r3, [pc, #48]	@ (801a438 <v_Uart_DBG_Out+0x44>)
 801a406:	781b      	ldrb	r3, [r3, #0]
 801a408:	f013 0ffb 	tst.w	r3, #251	@ 0xfb
 801a40c:	d110      	bne.n	801a430 <v_Uart_DBG_Out+0x3c>
		e_dbgTx = COMM_STAT_BUSY;
 801a40e:	4b0a      	ldr	r3, [pc, #40]	@ (801a438 <v_Uart_DBG_Out+0x44>)
 801a410:	2202      	movs	r2, #2
 801a412:	701a      	strb	r2, [r3, #0]
		uint16_t len = uartDbgTx->u16_cnt;
 801a414:	4b07      	ldr	r3, [pc, #28]	@ (801a434 <v_Uart_DBG_Out+0x40>)
 801a416:	6818      	ldr	r0, [r3, #0]
 801a418:	8905      	ldrh	r5, [r0, #8]
		uartDbgTx->fn.b_GetArr(uartDbgTx, u8_txDbg_arr, len);
 801a41a:	4c08      	ldr	r4, [pc, #32]	@ (801a43c <v_Uart_DBG_Out+0x48>)
 801a41c:	6983      	ldr	r3, [r0, #24]
 801a41e:	462a      	mov	r2, r5
 801a420:	4621      	mov	r1, r4
 801a422:	4798      	blx	r3
		HAL_UART_Transmit_DMA(p_uart4, u8_txDbg_arr, len);
 801a424:	462a      	mov	r2, r5
 801a426:	4621      	mov	r1, r4
 801a428:	4b05      	ldr	r3, [pc, #20]	@ (801a440 <v_Uart_DBG_Out+0x4c>)
 801a42a:	6818      	ldr	r0, [r3, #0]
 801a42c:	f7f3 ff6c 	bl	800e308 <HAL_UART_Transmit_DMA>
}
 801a430:	bd38      	pop	{r3, r4, r5, pc}
 801a432:	bf00      	nop
 801a434:	240000e4 	.word	0x240000e4
 801a438:	2400cd44 	.word	0x2400cd44
 801a43c:	300068e0 	.word	0x300068e0
 801a440:	2400013c 	.word	0x2400013c

0801a444 <_write>:
int _write(int file, char* p, int len){
 801a444:	b538      	push	{r3, r4, r5, lr}
 801a446:	460d      	mov	r5, r1
 801a448:	4614      	mov	r4, r2
	if(e_Mode_Get_CurrID() != modeTEST){
 801a44a:	f001 f92f 	bl	801b6ac <e_Mode_Get_CurrID>
 801a44e:	2809      	cmp	r0, #9
 801a450:	d00a      	beq.n	801a468 <_write+0x24>
		if(e_dbgTx == COMM_STAT_DONE || e_dbgTx == COMM_STAT_READY){
 801a452:	4b09      	ldr	r3, [pc, #36]	@ (801a478 <_write+0x34>)
 801a454:	781b      	ldrb	r3, [r3, #0]
 801a456:	f013 0ffb 	tst.w	r3, #251	@ 0xfb
 801a45a:	d007      	beq.n	801a46c <_write+0x28>
			uartDbgTx->fn.v_PutArr(uartDbgTx, (uint8_t*)p, len);
 801a45c:	4b07      	ldr	r3, [pc, #28]	@ (801a47c <_write+0x38>)
 801a45e:	6818      	ldr	r0, [r3, #0]
 801a460:	6903      	ldr	r3, [r0, #16]
 801a462:	b2a2      	uxth	r2, r4
 801a464:	4629      	mov	r1, r5
 801a466:	4798      	blx	r3
}
 801a468:	4620      	mov	r0, r4
 801a46a:	bd38      	pop	{r3, r4, r5, pc}
			v_Uart_DBG_Out((uint8_t*)p, len);
 801a46c:	b2a1      	uxth	r1, r4
 801a46e:	4628      	mov	r0, r5
 801a470:	f7ff ffc0 	bl	801a3f4 <v_Uart_DBG_Out>
 801a474:	e7f8      	b.n	801a468 <_write+0x24>
 801a476:	bf00      	nop
 801a478:	2400cd44 	.word	0x2400cd44
 801a47c:	240000e4 	.word	0x240000e4

0801a480 <v_printf_poll>:
/*
 * brief	: printf output until complete
 * date
 * - create	: 25.06.20
 */
void v_printf_poll(const char *fmt, ...){
 801a480:	b40f      	push	{r0, r1, r2, r3}
 801a482:	b500      	push	{lr}
 801a484:	b083      	sub	sp, #12
 801a486:	a904      	add	r1, sp, #16
 801a488:	f851 0b04 	ldr.w	r0, [r1], #4
#if UART_DBG_ACTIVE
	va_list args;
	va_start(args, fmt);
 801a48c:	9101      	str	r1, [sp, #4]

	vprintf(fmt, args);
 801a48e:	f006 fe2b 	bl	80210e8 <viprintf>

	va_end(args);

	while(e_dbgTx == COMM_STAT_DONE || e_dbgTx == COMM_STAT_READY);
 801a492:	4b05      	ldr	r3, [pc, #20]	@ (801a4a8 <v_printf_poll+0x28>)
 801a494:	781b      	ldrb	r3, [r3, #0]
 801a496:	f003 03fb 	and.w	r3, r3, #251	@ 0xfb
 801a49a:	2b00      	cmp	r3, #0
 801a49c:	d0fd      	beq.n	801a49a <v_printf_poll+0x1a>
#endif
}
 801a49e:	b003      	add	sp, #12
 801a4a0:	f85d eb04 	ldr.w	lr, [sp], #4
 801a4a4:	b004      	add	sp, #16
 801a4a6:	4770      	bx	lr
 801a4a8:	2400cd44 	.word	0x2400cd44

0801a4ac <v_DBG_Receive>:
 * brief	: debug receive data
 * date
 * - create	: 25.04.28
 * - modify	: -
 */
void v_DBG_Receive(uint8_t u8_data){
 801a4ac:	b508      	push	{r3, lr}
 801a4ae:	4601      	mov	r1, r0
	dbgRx->fn.v_Put(dbgRx, u8_data);
 801a4b0:	4b02      	ldr	r3, [pc, #8]	@ (801a4bc <v_DBG_Receive+0x10>)
 801a4b2:	6818      	ldr	r0, [r3, #0]
 801a4b4:	68c2      	ldr	r2, [r0, #12]
 801a4b6:	4790      	blx	r2
}
 801a4b8:	bd08      	pop	{r3, pc}
 801a4ba:	bf00      	nop
 801a4bc:	24000144 	.word	0x24000144

0801a4c0 <v_DBG_Transmit>:
	}

}


void v_DBG_Transmit(uint8_t u8_cmd, int32_t* pi32_data, uint16_t u16_len){
 801a4c0:	b570      	push	{r4, r5, r6, lr}
 801a4c2:	b090      	sub	sp, #64	@ 0x40
	uint8_t buf[64];
	uint16_t cnt = 0;
	uint16_t len = u16_len * 4;
 801a4c4:	ea4f 0e82 	mov.w	lr, r2, lsl #2
 801a4c8:	fa1f fe8e 	uxth.w	lr, lr
	buf[cnt++] = DBG_FMT_STX >> 8;
 801a4cc:	23ff      	movs	r3, #255	@ 0xff
 801a4ce:	f88d 3000 	strb.w	r3, [sp]
	buf[cnt++] = DBG_FMT_STX & 0xFF;
 801a4d2:	f88d 3001 	strb.w	r3, [sp, #1]
	buf[cnt++] = u8_cmd;
 801a4d6:	f88d 0002 	strb.w	r0, [sp, #2]
	buf[cnt++] = (uint8_t)len;
 801a4da:	f88d e003 	strb.w	lr, [sp, #3]

	uint16_t pos;
	int data_idx=0;
	for(int i=len-1; i>=0; i--){
 801a4de:	f1be 0201 	subs.w	r2, lr, #1
 801a4e2:	d403      	bmi.n	801a4ec <v_DBG_Transmit+0x2c>
	int data_idx=0;
 801a4e4:	2400      	movs	r4, #0
		pos = i % 4;
		buf[cnt++] = pi32_data[data_idx] >> (8 * pos);
 801a4e6:	f10e 0503 	add.w	r5, lr, #3
 801a4ea:	e003      	b.n	801a4f4 <v_DBG_Transmit+0x34>
	buf[cnt++] = (uint8_t)len;
 801a4ec:	f04f 0e04 	mov.w	lr, #4
 801a4f0:	e01f      	b.n	801a532 <v_DBG_Transmit+0x72>
	for(int i=len-1; i>=0; i--){
 801a4f2:	3a01      	subs	r2, #1
		pos = i % 4;
 801a4f4:	4250      	negs	r0, r2
 801a4f6:	f002 0303 	and.w	r3, r2, #3
 801a4fa:	f000 0003 	and.w	r0, r0, #3
 801a4fe:	bf58      	it	pl
 801a500:	4243      	negpl	r3, r0
		buf[cnt++] = pi32_data[data_idx] >> (8 * pos);
 801a502:	1aa8      	subs	r0, r5, r2
 801a504:	ae10      	add	r6, sp, #64	@ 0x40
 801a506:	fa16 f080 	uxtah	r0, r6, r0
 801a50a:	ea4f 0cc3 	mov.w	ip, r3, lsl #3
 801a50e:	f851 6024 	ldr.w	r6, [r1, r4, lsl #2]
 801a512:	fa46 fc0c 	asr.w	ip, r6, ip
 801a516:	f800 cc40 	strb.w	ip, [r0, #-64]
		if(pos == 0){data_idx++;}
 801a51a:	b29b      	uxth	r3, r3
 801a51c:	2b00      	cmp	r3, #0
 801a51e:	d1e8      	bne.n	801a4f2 <v_DBG_Transmit+0x32>
 801a520:	3401      	adds	r4, #1
	for(int i=len-1; i>=0; i--){
 801a522:	3a01      	subs	r2, #1
 801a524:	f1b2 3fff 	cmp.w	r2, #4294967295
 801a528:	d1e4      	bne.n	801a4f4 <v_DBG_Transmit+0x34>
 801a52a:	f10e 0e04 	add.w	lr, lr, #4
 801a52e:	fa1f fe8e 	uxth.w	lr, lr
	}
	buf[cnt++] = DBG_FMT_ETX >> 8;
 801a532:	f10e 0340 	add.w	r3, lr, #64	@ 0x40
 801a536:	446b      	add	r3, sp
 801a538:	22fe      	movs	r2, #254	@ 0xfe
 801a53a:	f803 2c40 	strb.w	r2, [r3, #-64]
 801a53e:	f10e 0301 	add.w	r3, lr, #1
	buf[cnt++] = DBG_FMT_ETX & 0xFF;
 801a542:	a910      	add	r1, sp, #64	@ 0x40
 801a544:	fa11 f383 	uxtah	r3, r1, r3
 801a548:	f803 2c40 	strb.w	r2, [r3, #-64]
 801a54c:	f10e 0e02 	add.w	lr, lr, #2
	for(int i=0; i<cnt; i++){
		v_DBG_Receive(buf[i]);
	}
	*/
	//output
	v_Uart_DBG_Out(buf, cnt);
 801a550:	fa1f f18e 	uxth.w	r1, lr
 801a554:	4668      	mov	r0, sp
 801a556:	f7ff ff4d 	bl	801a3f4 <v_Uart_DBG_Out>
}
 801a55a:	b010      	add	sp, #64	@ 0x40
 801a55c:	bd70      	pop	{r4, r5, r6, pc}
	...

0801a560 <v_DBG_Handler>:
	if(dbgRx->u16_cnt < DBG_FMT_SIZE_MIN + len){return;}
 801a560:	4b9c      	ldr	r3, [pc, #624]	@ (801a7d4 <v_DBG_Handler+0x274>)
 801a562:	681a      	ldr	r2, [r3, #0]
 801a564:	8911      	ldrh	r1, [r2, #8]
 801a566:	4b9c      	ldr	r3, [pc, #624]	@ (801a7d8 <v_DBG_Handler+0x278>)
 801a568:	781b      	ldrb	r3, [r3, #0]
 801a56a:	3305      	adds	r3, #5
 801a56c:	428b      	cmp	r3, r1
 801a56e:	f280 8130 	bge.w	801a7d2 <v_DBG_Handler+0x272>
void v_DBG_Handler(){
 801a572:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a574:	ed2d 8b02 	vpush	{d8}
 801a578:	b0c3      	sub	sp, #268	@ 0x10c
	uint16_t out = dbgRx->u16_out;
 801a57a:	88d3      	ldrh	r3, [r2, #6]
	uint16_t mask = dbgRx->u16_mask;
 801a57c:	f8b2 c00a 	ldrh.w	ip, [r2, #10]
	uint8_t* p_arr = dbgRx->p_arr;
 801a580:	6815      	ldr	r5, [r2, #0]
	stx = p_arr[out] << 8 | p_arr[(out + 1) & mask];
 801a582:	1c5a      	adds	r2, r3, #1
 801a584:	ea02 020c 	and.w	r2, r2, ip
 801a588:	5caa      	ldrb	r2, [r5, r2]
 801a58a:	5ce8      	ldrb	r0, [r5, r3]
 801a58c:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
	if(stx != DBG_FMT_STX){
 801a590:	b212      	sxth	r2, r2
 801a592:	f1b2 3fff 	cmp.w	r2, #4294967295
 801a596:	d119      	bne.n	801a5cc <v_DBG_Handler+0x6c>
	out = (out + 2) & mask;
 801a598:	3302      	adds	r3, #2
 801a59a:	ea0c 0303 	and.w	r3, ip, r3
	cmd = p_arr[out];
 801a59e:	5cec      	ldrb	r4, [r5, r3]
	if(u8_cmd >= DBG_CMD_ENTER_TEST && (u8_cmd <= DBG_CMD_EXIT_TEST)){
 801a5a0:	1e62      	subs	r2, r4, #1
	if(b_DBG_CmdCompare(cmd) == false){
 801a5a2:	b2d2      	uxtb	r2, r2
 801a5a4:	2a07      	cmp	r2, #7
 801a5a6:	d821      	bhi.n	801a5ec <v_DBG_Handler+0x8c>
	out = (out + 1) & mask;
 801a5a8:	3301      	adds	r3, #1
 801a5aa:	ea0c 0303 	and.w	r3, ip, r3
	len = p_arr[out];
 801a5ae:	5cee      	ldrb	r6, [r5, r3]
 801a5b0:	4a89      	ldr	r2, [pc, #548]	@ (801a7d8 <v_DBG_Handler+0x278>)
 801a5b2:	7016      	strb	r6, [r2, #0]
	if(DBG_FMT_SIZE_MIN + len > dbgRx->u16_cnt){
 801a5b4:	1d72      	adds	r2, r6, #5
 801a5b6:	4291      	cmp	r1, r2
 801a5b8:	dd14      	ble.n	801a5e4 <v_DBG_Handler+0x84>
	out = (out + 1) & mask;
 801a5ba:	3301      	adds	r3, #1
 801a5bc:	ea0c 0303 	and.w	r3, ip, r3
	for(uint16_t i=0; i<len; i++){
 801a5c0:	2e00      	cmp	r6, #0
 801a5c2:	d040      	beq.n	801a646 <v_DBG_Handler+0xe6>
 801a5c4:	2200      	movs	r2, #0
	uint16_t dataLen = 0xFFFF;
 801a5c6:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 801a5ca:	e02a      	b.n	801a622 <v_DBG_Handler+0xc2>
		v_Uart_DBG_DisableIT();
 801a5cc:	f7ff fefe 	bl	801a3cc <v_Uart_DBG_DisableIT>
		dbgRx->fn.b_Jmp(dbgRx, 1);
 801a5d0:	4b80      	ldr	r3, [pc, #512]	@ (801a7d4 <v_DBG_Handler+0x274>)
 801a5d2:	6818      	ldr	r0, [r3, #0]
 801a5d4:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 801a5d6:	2101      	movs	r1, #1
 801a5d8:	4798      	blx	r3
		v_Uart_DBG_EnableIT();
 801a5da:	f7ff feff 	bl	801a3dc <v_Uart_DBG_EnableIT>
		len = 0;
 801a5de:	4b7e      	ldr	r3, [pc, #504]	@ (801a7d8 <v_DBG_Handler+0x278>)
 801a5e0:	2200      	movs	r2, #0
 801a5e2:	701a      	strb	r2, [r3, #0]
}
 801a5e4:	b043      	add	sp, #268	@ 0x10c
 801a5e6:	ecbd 8b02 	vpop	{d8}
 801a5ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
		v_Uart_DBG_DisableIT();
 801a5ec:	f7ff feee 	bl	801a3cc <v_Uart_DBG_DisableIT>
		dbgRx->fn.b_Jmp(dbgRx, 1);
 801a5f0:	4b78      	ldr	r3, [pc, #480]	@ (801a7d4 <v_DBG_Handler+0x274>)
 801a5f2:	6818      	ldr	r0, [r3, #0]
 801a5f4:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 801a5f6:	2101      	movs	r1, #1
 801a5f8:	4798      	blx	r3
		v_Uart_DBG_EnableIT();
 801a5fa:	f7ff feef 	bl	801a3dc <v_Uart_DBG_EnableIT>
		len = 0;
 801a5fe:	4b76      	ldr	r3, [pc, #472]	@ (801a7d8 <v_DBG_Handler+0x278>)
 801a600:	2200      	movs	r2, #0
 801a602:	701a      	strb	r2, [r3, #0]
		return;
 801a604:	e7ee      	b.n	801a5e4 <v_DBG_Handler+0x84>
			data[++dataLen] = p_arr[out] << (3 - pos) * 8;	//pos : 0 , << 24
 801a606:	3101      	adds	r1, #1
 801a608:	b289      	uxth	r1, r1
 801a60a:	5ce8      	ldrb	r0, [r5, r3]
 801a60c:	0600      	lsls	r0, r0, #24
 801a60e:	af02      	add	r7, sp, #8
 801a610:	f847 0021 	str.w	r0, [r7, r1, lsl #2]
		out = (out + 1) & mask;
 801a614:	3301      	adds	r3, #1
 801a616:	ea0c 0303 	and.w	r3, ip, r3
	for(uint16_t i=0; i<len; i++){
 801a61a:	3201      	adds	r2, #1
 801a61c:	b290      	uxth	r0, r2
 801a61e:	4286      	cmp	r6, r0
 801a620:	d911      	bls.n	801a646 <v_DBG_Handler+0xe6>
		if(pos){
 801a622:	f012 0003 	ands.w	r0, r2, #3
 801a626:	d0ee      	beq.n	801a606 <v_DBG_Handler+0xa6>
			data[dataLen] |= p_arr[out] << (3 - pos) * 8;
 801a628:	f815 e003 	ldrb.w	lr, [r5, r3]
 801a62c:	f1c0 0003 	rsb	r0, r0, #3
 801a630:	00c0      	lsls	r0, r0, #3
 801a632:	fa0e f000 	lsl.w	r0, lr, r0
 801a636:	af02      	add	r7, sp, #8
 801a638:	f857 7021 	ldr.w	r7, [r7, r1, lsl #2]
 801a63c:	4338      	orrs	r0, r7
 801a63e:	af02      	add	r7, sp, #8
 801a640:	f847 0021 	str.w	r0, [r7, r1, lsl #2]
 801a644:	e7e6      	b.n	801a614 <v_DBG_Handler+0xb4>
	etx = p_arr[out] << 8 | (p_arr[(out + 1) & mask]);
 801a646:	1c5a      	adds	r2, r3, #1
 801a648:	ea02 020c 	and.w	r2, r2, ip
 801a64c:	5caa      	ldrb	r2, [r5, r2]
 801a64e:	5ceb      	ldrb	r3, [r5, r3]
 801a650:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
	if(etx != DBG_FMT_ETX){
 801a654:	b21b      	sxth	r3, r3
 801a656:	f513 7f81 	cmn.w	r3, #258	@ 0x102
 801a65a:	d00c      	beq.n	801a676 <v_DBG_Handler+0x116>
		v_Uart_DBG_DisableIT();
 801a65c:	f7ff feb6 	bl	801a3cc <v_Uart_DBG_DisableIT>
		dbgRx->fn.b_Jmp(dbgRx, 1);
 801a660:	4b5c      	ldr	r3, [pc, #368]	@ (801a7d4 <v_DBG_Handler+0x274>)
 801a662:	6818      	ldr	r0, [r3, #0]
 801a664:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 801a666:	2101      	movs	r1, #1
 801a668:	4798      	blx	r3
		v_Uart_DBG_EnableIT();
 801a66a:	f7ff feb7 	bl	801a3dc <v_Uart_DBG_EnableIT>
		len = 0;
 801a66e:	4b5a      	ldr	r3, [pc, #360]	@ (801a7d8 <v_DBG_Handler+0x278>)
 801a670:	2200      	movs	r2, #0
 801a672:	701a      	strb	r2, [r3, #0]
		return;
 801a674:	e7b6      	b.n	801a5e4 <v_DBG_Handler+0x84>
	v_Uart_DBG_DisableIT();
 801a676:	f7ff fea9 	bl	801a3cc <v_Uart_DBG_DisableIT>
	dbgRx->fn.b_Jmp(dbgRx, DBG_FMT_SIZE_MIN + len);
 801a67a:	4b56      	ldr	r3, [pc, #344]	@ (801a7d4 <v_DBG_Handler+0x274>)
 801a67c:	6818      	ldr	r0, [r3, #0]
 801a67e:	4b56      	ldr	r3, [pc, #344]	@ (801a7d8 <v_DBG_Handler+0x278>)
 801a680:	7819      	ldrb	r1, [r3, #0]
 801a682:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 801a684:	3106      	adds	r1, #6
 801a686:	4798      	blx	r3
	v_Uart_DBG_EnableIT();
 801a688:	f7ff fea8 	bl	801a3dc <v_Uart_DBG_EnableIT>
	switch(u8_cmd){
 801a68c:	3c01      	subs	r4, #1
 801a68e:	2c07      	cmp	r4, #7
 801a690:	d80c      	bhi.n	801a6ac <v_DBG_Handler+0x14c>
 801a692:	e8df f004 	tbb	[pc, r4]
 801a696:	0f04      	.short	0x0f04
 801a698:	66512b21 	.word	0x66512b21
 801a69c:	957b      	.short	0x957b
		v_Mode_DBG_Enter();
 801a69e:	f001 fc39 	bl	801bf14 <v_Mode_DBG_Enter>
		v_DBG_Transmit(DBG_CMD_ENTER_TEST, data, 0);
 801a6a2:	2200      	movs	r2, #0
 801a6a4:	494d      	ldr	r1, [pc, #308]	@ (801a7dc <v_DBG_Handler+0x27c>)
 801a6a6:	2001      	movs	r0, #1
 801a6a8:	f7ff ff0a 	bl	801a4c0 <v_DBG_Transmit>
	len = 0;
 801a6ac:	4b4a      	ldr	r3, [pc, #296]	@ (801a7d8 <v_DBG_Handler+0x278>)
 801a6ae:	2200      	movs	r2, #0
 801a6b0:	701a      	strb	r2, [r3, #0]
 801a6b2:	e797      	b.n	801a5e4 <v_DBG_Handler+0x84>
		temp = pi32_data[0] / 10.0;
 801a6b4:	ed9d 7a02 	vldr	s14, [sp, #8]
 801a6b8:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 801a6bc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801a6c0:	ee87 0b06 	vdiv.f64	d0, d7, d6
		v_Mode_Set_DBG_TempMax(temp);
 801a6c4:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801a6c8:	f001 fc2c 	bl	801bf24 <v_Mode_Set_DBG_TempMax>
		v_DBG_Transmit(DBG_CMD_TEMP_LMT, data, 0);
 801a6cc:	2200      	movs	r2, #0
 801a6ce:	4943      	ldr	r1, [pc, #268]	@ (801a7dc <v_DBG_Handler+0x27c>)
 801a6d0:	2002      	movs	r0, #2
 801a6d2:	f7ff fef5 	bl	801a4c0 <v_DBG_Transmit>
		break;
 801a6d6:	e7e9      	b.n	801a6ac <v_DBG_Handler+0x14c>
		v_Mode_Set_CoolFan_Now(pi32_data[0]);
 801a6d8:	f8bd 0008 	ldrh.w	r0, [sp, #8]
 801a6dc:	f001 f8e0 	bl	801b8a0 <v_Mode_Set_CoolFan_Now>
		v_DBG_Transmit(DBG_CMD_FAN_SPEED, data, 0);
 801a6e0:	2200      	movs	r2, #0
 801a6e2:	493e      	ldr	r1, [pc, #248]	@ (801a7dc <v_DBG_Handler+0x27c>)
 801a6e4:	2003      	movs	r0, #3
 801a6e6:	f7ff feeb 	bl	801a4c0 <v_DBG_Transmit>
		break;
 801a6ea:	e7df      	b.n	801a6ac <v_DBG_Handler+0x14c>
		temp = pi32_data[0] / 10.0;
 801a6ec:	9b02      	ldr	r3, [sp, #8]
 801a6ee:	9301      	str	r3, [sp, #4]
 801a6f0:	ee07 3a90 	vmov	s15, r3
 801a6f4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801a6f8:	eeb2 8b04 	vmov.f64	d8, #36	@ 0x41200000  10.0
 801a6fc:	ee87 0b08 	vdiv.f64	d0, d7, d8
		v_Mode_Set_DBG_FoceUp(temp);
 801a700:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801a704:	f001 fc14 	bl	801bf30 <v_Mode_Set_DBG_FoceUp>
		temp = pi32_data[1] / 10.0;
 801a708:	9b03      	ldr	r3, [sp, #12]
 801a70a:	9301      	str	r3, [sp, #4]
 801a70c:	ee07 3a90 	vmov	s15, r3
 801a710:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801a714:	ee87 0b08 	vdiv.f64	d0, d7, d8
		v_Mode_Set_DBG_Waiting(temp);
 801a718:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801a71c:	f001 fc20 	bl	801bf60 <v_Mode_Set_DBG_Waiting>
		v_Mode_Set_DBG_Tout(pi32_data[2]);
 801a720:	9804      	ldr	r0, [sp, #16]
 801a722:	f001 fc23 	bl	801bf6c <v_Mode_Set_DBG_Tout>
		v_Mode_Set_DBG_Act(modeTEST_FORCE_UP);
 801a726:	2001      	movs	r0, #1
 801a728:	f001 fc26 	bl	801bf78 <v_Mode_Set_DBG_Act>
		v_DBG_Transmit(DBG_CMD_LMA_INIT, data, 0);
 801a72c:	2200      	movs	r2, #0
 801a72e:	492b      	ldr	r1, [pc, #172]	@ (801a7dc <v_DBG_Handler+0x27c>)
 801a730:	2004      	movs	r0, #4
 801a732:	f7ff fec5 	bl	801a4c0 <v_DBG_Transmit>
		break;
 801a736:	e7b9      	b.n	801a6ac <v_DBG_Handler+0x14c>
		temp = pi32_data[0] / 10.0;
 801a738:	ed9d 7a02 	vldr	s14, [sp, #8]
 801a73c:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 801a740:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801a744:	ee87 0b06 	vdiv.f64	d0, d7, d6
		v_Mode_Set_DBG_FoceUp(temp);
 801a748:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801a74c:	f001 fbf0 	bl	801bf30 <v_Mode_Set_DBG_FoceUp>
		v_Mode_Set_DBG_Act(modeTEST_FORCE_UP);
 801a750:	2001      	movs	r0, #1
 801a752:	f001 fc11 	bl	801bf78 <v_Mode_Set_DBG_Act>
		v_DBG_Transmit(DBG_CMD_TEMP_HEATER, data, 0);
 801a756:	2200      	movs	r2, #0
 801a758:	4920      	ldr	r1, [pc, #128]	@ (801a7dc <v_DBG_Handler+0x27c>)
 801a75a:	2005      	movs	r0, #5
 801a75c:	f7ff feb0 	bl	801a4c0 <v_DBG_Transmit>
		break;
 801a760:	e7a4      	b.n	801a6ac <v_DBG_Handler+0x14c>
		temp = pi32_data[0] / 10.0;
 801a762:	ed9d 7a02 	vldr	s14, [sp, #8]
 801a766:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 801a76a:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801a76e:	ee87 0b06 	vdiv.f64	d0, d7, d6
		v_Mode_Set_DBG_ForceDown(temp);
 801a772:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801a776:	f001 fbed 	bl	801bf54 <v_Mode_Set_DBG_ForceDown>
		v_Mode_Set_DBG_Act(modeTEST_FORCE_DOWN);
 801a77a:	2002      	movs	r0, #2
 801a77c:	f001 fbfc 	bl	801bf78 <v_Mode_Set_DBG_Act>
		v_DBG_Transmit(DBG_CMD_TEMP_COOL, data, 0);
 801a780:	2200      	movs	r2, #0
 801a782:	4916      	ldr	r1, [pc, #88]	@ (801a7dc <v_DBG_Handler+0x27c>)
 801a784:	2006      	movs	r0, #6
 801a786:	f7ff fe9b 	bl	801a4c0 <v_DBG_Transmit>
		break;
 801a78a:	e78f      	b.n	801a6ac <v_DBG_Handler+0x14c>
		int32_t act_temp = f_IR_Temp_Get() * 10;
 801a78c:	f7fc f8c4 	bl	8016918 <f_IR_Temp_Get>
 801a790:	eeb0 8a40 	vmov.f32	s16, s0
		int32_t temp_out = f_Temp_Out_Get() * 10;
 801a794:	f7e6 fac6 	bl	8000d24 <f_Temp_Out_Get>
		data[0] = act_temp;
 801a798:	4910      	ldr	r1, [pc, #64]	@ (801a7dc <v_DBG_Handler+0x27c>)
		int32_t act_temp = f_IR_Temp_Get() * 10;
 801a79a:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 801a79e:	ee28 8a27 	vmul.f32	s16, s16, s15
 801a7a2:	eebd 8ac8 	vcvt.s32.f32	s16, s16
 801a7a6:	ed81 8a00 	vstr	s16, [r1]
		int32_t temp_out = f_Temp_Out_Get() * 10;
 801a7aa:	ee60 7a27 	vmul.f32	s15, s0, s15
 801a7ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801a7b2:	edc1 7a01 	vstr	s15, [r1, #4]
		v_DBG_Transmit(DBG_CMD_TEMP_REQ, data, 2);
 801a7b6:	2202      	movs	r2, #2
 801a7b8:	2007      	movs	r0, #7
 801a7ba:	f7ff fe81 	bl	801a4c0 <v_DBG_Transmit>
		break;
 801a7be:	e775      	b.n	801a6ac <v_DBG_Handler+0x14c>
		v_Mode_Set_DBG_Act(modeTEST_WAITING);
 801a7c0:	2003      	movs	r0, #3
 801a7c2:	f001 fbd9 	bl	801bf78 <v_Mode_Set_DBG_Act>
		v_DBG_Transmit(DBG_CMD_EXIT_TEST, data, 0);
 801a7c6:	2200      	movs	r2, #0
 801a7c8:	4904      	ldr	r1, [pc, #16]	@ (801a7dc <v_DBG_Handler+0x27c>)
 801a7ca:	2008      	movs	r0, #8
 801a7cc:	f7ff fe78 	bl	801a4c0 <v_DBG_Transmit>
		break;
 801a7d0:	e76c      	b.n	801a6ac <v_DBG_Handler+0x14c>
 801a7d2:	4770      	bx	lr
 801a7d4:	24000144 	.word	0x24000144
 801a7d8:	2400d098 	.word	0x2400d098
 801a7dc:	2400d058 	.word	0x2400d058

0801a7e0 <v_DBG_BootComplete>:

void v_DBG_BootComplete(){
 801a7e0:	b508      	push	{r3, lr}
	v_DBG_Transmit(DBG_CMD_BOOT_CPLT, NULL, 0);
 801a7e2:	2200      	movs	r2, #0
 801a7e4:	4611      	mov	r1, r2
 801a7e6:	4610      	mov	r0, r2
 801a7e8:	f7ff fe6a 	bl	801a4c0 <v_DBG_Transmit>
}
 801a7ec:	bd08      	pop	{r3, pc}

0801a7ee <v_ESP_Transmit>:
 * - u8_dir		: direction (req or ack)
 * - u8_cmd		: command
 * - pu8_data	: data array
 * - u16_len	: data length
 */
static void v_ESP_Transmit(uint8_t u8_dir, uint8_t u8_cmd, uint8_t* pu8_data, uint16_t u16_len){
 801a7ee:	b500      	push	{lr}
 801a7f0:	b091      	sub	sp, #68	@ 0x44
	//uint8_t fmt[ESP_FMT_SIZE_MIN + u16_len + 1];
	uint8_t chk = ESP_FMT_CHK_INIT;
	uint16_t cnt=0;

	//STX
	fmt[cnt] = ESP_FMT_STX;
 801a7f2:	f04f 0c02 	mov.w	ip, #2
 801a7f6:	f88d c000 	strb.w	ip, [sp]
	chk ^= fmt[cnt++];
	//LEN
	fmt[cnt] = ESP_FMT_LEN_MIN + u16_len;
 801a7fa:	f103 0c04 	add.w	ip, r3, #4
 801a7fe:	fa5f fc8c 	uxtb.w	ip, ip
 801a802:	f88d c001 	strb.w	ip, [sp, #1]
	chk ^= fmt[cnt++];
	//DIR
	fmt[cnt] = u8_dir;
 801a806:	f88d 0002 	strb.w	r0, [sp, #2]
	chk ^= fmt[cnt++];
	//CMD
	fmt[cnt] = u8_cmd;
 801a80a:	f88d 1003 	strb.w	r1, [sp, #3]
	chk ^= fmt[cnt++];
 801a80e:	ea8c 0c01 	eor.w	ip, ip, r1
 801a812:	ea80 000c 	eor.w	r0, r0, ip
 801a816:	f080 00a7 	eor.w	r0, r0, #167	@ 0xa7
	//DATA
	for(uint16_t i=0; i<u16_len; i++){
 801a81a:	b323      	cbz	r3, 801a866 <v_ESP_Transmit+0x78>
 801a81c:	3a01      	subs	r2, #1
 801a81e:	1d19      	adds	r1, r3, #4
 801a820:	b289      	uxth	r1, r1
	chk ^= fmt[cnt++];
 801a822:	2304      	movs	r3, #4
		fmt[cnt] = pu8_data[i];
 801a824:	f812 cf01 	ldrb.w	ip, [r2, #1]!
 801a828:	f103 0e40 	add.w	lr, r3, #64	@ 0x40
 801a82c:	44ee      	add	lr, sp
 801a82e:	f80e cc40 	strb.w	ip, [lr, #-64]
		chk ^= fmt[cnt++];
 801a832:	3301      	adds	r3, #1
 801a834:	b29b      	uxth	r3, r3
 801a836:	ea8c 0000 	eor.w	r0, ip, r0
	for(uint16_t i=0; i<u16_len; i++){
 801a83a:	428b      	cmp	r3, r1
 801a83c:	d1f2      	bne.n	801a824 <v_ESP_Transmit+0x36>
	}
	//CHK
	fmt[cnt++] = chk;
 801a83e:	f101 0340 	add.w	r3, r1, #64	@ 0x40
 801a842:	446b      	add	r3, sp
 801a844:	f803 0c40 	strb.w	r0, [r3, #-64]
 801a848:	1c4b      	adds	r3, r1, #1
	//ETX
	fmt[cnt++] = ESP_FMT_ETX;	//etx
 801a84a:	aa10      	add	r2, sp, #64	@ 0x40
 801a84c:	fa12 f383 	uxtah	r3, r2, r3
 801a850:	2203      	movs	r2, #3
 801a852:	f803 2c40 	strb.w	r2, [r3, #-64]
 801a856:	3102      	adds	r1, #2

	v_Uart_ESP_Out(fmt, cnt);
 801a858:	b289      	uxth	r1, r1
 801a85a:	4668      	mov	r0, sp
 801a85c:	f7ff fd8c 	bl	801a378 <v_Uart_ESP_Out>
}
 801a860:	b011      	add	sp, #68	@ 0x44
 801a862:	f85d fb04 	ldr.w	pc, [sp], #4
	chk ^= fmt[cnt++];
 801a866:	2104      	movs	r1, #4
 801a868:	e7e9      	b.n	801a83e <v_ESP_Transmit+0x50>
	...

0801a86c <v_ESP_Recive>:
void v_ESP_Recive(uint8_t u8_rx){
 801a86c:	b508      	push	{r3, lr}
 801a86e:	4601      	mov	r1, r0
	espRx->fn.v_Put(espRx, u8_rx);
 801a870:	4b02      	ldr	r3, [pc, #8]	@ (801a87c <v_ESP_Recive+0x10>)
 801a872:	6818      	ldr	r0, [r3, #0]
 801a874:	68c2      	ldr	r2, [r0, #12]
 801a876:	4790      	blx	r2
}
 801a878:	bd08      	pop	{r3, pc}
 801a87a:	bf00      	nop
 801a87c:	24000170 	.word	0x24000170

0801a880 <b_ESP_CmdCompare>:
 * brief	: command compare
 * date
 * - create	: 25.04.28
 * - modify	: 25.04.29
 */
bool b_ESP_CmdCompare(uint8_t u8_cmd){
 801a880:	4602      	mov	r2, r0
	if(u8_cmd == ESP_CMD_STAT\
	||(u8_cmd >= ESP_CMD_INIT_TEMP_SLEEP && u8_cmd <= ESP_CMD_INIT_PWM_BLOWFAN)\
 801a882:	f1a0 0310 	sub.w	r3, r0, #16
 801a886:	b2db      	uxtb	r3, r3
	if(u8_cmd == ESP_CMD_STAT\
 801a888:	2870      	cmp	r0, #112	@ 0x70
 801a88a:	bf18      	it	ne
 801a88c:	2b12      	cmpne	r3, #18
 801a88e:	bf94      	ite	ls
 801a890:	2001      	movls	r0, #1
 801a892:	2000      	movhi	r0, #0
 801a894:	d915      	bls.n	801a8c2 <b_ESP_CmdCompare+0x42>
	||(u8_cmd >= ESP_CMD_REQ_TEMP_SLEEP && u8_cmd <= ESP_CMD_REQ_PWM_BLOWFAN)\
 801a896:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 801a89a:	b2db      	uxtb	r3, r3
 801a89c:	2b12      	cmp	r3, #18
 801a89e:	d90d      	bls.n	801a8bc <b_ESP_CmdCompare+0x3c>
	||(u8_cmd >= ESP_CMD_CTRL_RST && u8_cmd <= ESP_CMD_CTRL_COOLFAN_ON)\
 801a8a0:	f1a2 0350 	sub.w	r3, r2, #80	@ 0x50
 801a8a4:	b2db      	uxtb	r3, r3
 801a8a6:	2b05      	cmp	r3, #5
 801a8a8:	d90a      	bls.n	801a8c0 <b_ESP_CmdCompare+0x40>
	||(u8_cmd >= ESP_CMD_EVT_INIT_START && u8_cmd <= ESP_CMD_EVT_MODE)\
 801a8aa:	f082 0380 	eor.w	r3, r2, #128	@ 0x80
 801a8ae:	2a90      	cmp	r2, #144	@ 0x90
 801a8b0:	bf18      	it	ne
 801a8b2:	2b02      	cmpne	r3, #2
 801a8b4:	bf94      	ite	ls
 801a8b6:	2001      	movls	r0, #1
 801a8b8:	2000      	movhi	r0, #0
 801a8ba:	4770      	bx	lr
	||(u8_cmd == ESP_CMD_ERR)){
		return true;
 801a8bc:	2001      	movs	r0, #1
 801a8be:	4770      	bx	lr
 801a8c0:	2001      	movs	r0, #1
	}
	else{
		return false;
	}
}
 801a8c2:	4770      	bx	lr

0801a8c4 <v_ESP_Handler>:
 * - modify	: 25.04.29
 */
static void v_ESP_RxHandler(){
	static uint8_t len;
	//recursive check
	if(espRx->u16_cnt < ESP_FMT_SIZE_MIN + len){return;}
 801a8c4:	4b9c      	ldr	r3, [pc, #624]	@ (801ab38 <v_ESP_Handler+0x274>)
 801a8c6:	681a      	ldr	r2, [r3, #0]
 801a8c8:	8911      	ldrh	r1, [r2, #8]
 801a8ca:	4b9c      	ldr	r3, [pc, #624]	@ (801ab3c <v_ESP_Handler+0x278>)
 801a8cc:	781b      	ldrb	r3, [r3, #0]
 801a8ce:	3305      	adds	r3, #5
 801a8d0:	428b      	cmp	r3, r1
 801a8d2:	f280 82ad 	bge.w	801ae30 <v_ESP_Handler+0x56c>
void v_ESP_Handler(){
 801a8d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a8da:	b08a      	sub	sp, #40	@ 0x28
	//	format compare	//
	uint8_t chk = ESP_FMT_CHK_INIT;
	uint16_t out = espRx->u16_out;
 801a8dc:	88d3      	ldrh	r3, [r2, #6]
	uint16_t mask = espRx->u16_mask;
 801a8de:	8955      	ldrh	r5, [r2, #10]
	uint8_t* p_arr = espRx->p_arr;
 801a8e0:	6814      	ldr	r4, [r2, #0]
	uint8_t data_len;
	uint8_t cmd, dir;
	uint8_t data[32];

	//STX
	if(p_arr[out] != ESP_FMT_STX){
 801a8e2:	5ce2      	ldrb	r2, [r4, r3]
 801a8e4:	2a02      	cmp	r2, #2
 801a8e6:	d14f      	bne.n	801a988 <v_ESP_Handler+0xc4>
		v_Uart_ESP_EnableIT();
		len = 0;
		return;
	}
	chk ^= p_arr[out];
	out = (out + 1) & mask;
 801a8e8:	3301      	adds	r3, #1
 801a8ea:	402b      	ands	r3, r5
	//LEN
	len = p_arr[out];
 801a8ec:	5ce2      	ldrb	r2, [r4, r3]
 801a8ee:	4893      	ldr	r0, [pc, #588]	@ (801ab3c <v_ESP_Handler+0x278>)
 801a8f0:	7002      	strb	r2, [r0, #0]
	if(len < ESP_FMT_LEN_MIN || len > mask){
 801a8f2:	2a03      	cmp	r2, #3
 801a8f4:	d957      	bls.n	801a9a6 <v_ESP_Handler+0xe2>
 801a8f6:	4295      	cmp	r5, r2
 801a8f8:	d355      	bcc.n	801a9a6 <v_ESP_Handler+0xe2>
		espRx->fn.b_Jmp(espRx, 1);
		v_Uart_ESP_EnableIT();
		len = 0;
		return;
	}
	len -= ESP_FMT_LEN_MIN;
 801a8fa:	f1a2 0804 	sub.w	r8, r2, #4
 801a8fe:	fa5f f888 	uxtb.w	r8, r8
 801a902:	488e      	ldr	r0, [pc, #568]	@ (801ab3c <v_ESP_Handler+0x278>)
 801a904:	f880 8000 	strb.w	r8, [r0]
	if(ESP_FMT_SIZE_MIN + len > espRx->u16_cnt){
 801a908:	f108 0005 	add.w	r0, r8, #5
 801a90c:	4281      	cmp	r1, r0
 801a90e:	dd47      	ble.n	801a9a0 <v_ESP_Handler+0xdc>
		return;
	}
	chk ^= p_arr[out];
	out = (out + 1) & mask;
 801a910:	3301      	adds	r3, #1
 801a912:	402b      	ands	r3, r5
	data_len = len;
	//DIR
	dir = p_arr[out];
 801a914:	5ce7      	ldrb	r7, [r4, r3]
	chk ^= p_arr[out];
	out = (out + 1) & mask;
 801a916:	3301      	adds	r3, #1
 801a918:	ea05 0903 	and.w	r9, r5, r3
	//CMD
	cmd = p_arr[out];
 801a91c:	f814 6009 	ldrb.w	r6, [r4, r9]
 801a920:	4072      	eors	r2, r6
 801a922:	ea87 0a02 	eor.w	sl, r7, r2
	if(b_ESP_CmdCompare(cmd) == false){
 801a926:	4630      	mov	r0, r6
 801a928:	f7ff ffaa 	bl	801a880 <b_ESP_CmdCompare>
 801a92c:	2800      	cmp	r0, #0
 801a92e:	d047      	beq.n	801a9c0 <v_ESP_Handler+0xfc>
		espRx->fn.b_Jmp(espRx, 1);
		v_Uart_ESP_EnableIT();
		len = 0;
		return;
	}
	chk ^= p_arr[out];
 801a930:	f08a 02a7 	eor.w	r2, sl, #167	@ 0xa7
	out = (out + 1) & mask;
 801a934:	f109 0301 	add.w	r3, r9, #1
 801a938:	402b      	ands	r3, r5
	//DATA
	for(uint16_t i=0; i<data_len; i++){
 801a93a:	f1b8 0f00 	cmp.w	r8, #0
 801a93e:	d00e      	beq.n	801a95e <v_ESP_Handler+0x9a>
 801a940:	a902      	add	r1, sp, #8
 801a942:	f108 38ff 	add.w	r8, r8, #4294967295
 801a946:	f10d 0009 	add.w	r0, sp, #9
 801a94a:	fa10 f888 	uxtah	r8, r0, r8
		data[i] = p_arr[out];
 801a94e:	5ce0      	ldrb	r0, [r4, r3]
 801a950:	f801 0b01 	strb.w	r0, [r1], #1
		chk ^= p_arr[out];
 801a954:	4042      	eors	r2, r0
		out = (out + 1) & mask;
 801a956:	3301      	adds	r3, #1
 801a958:	402b      	ands	r3, r5
	for(uint16_t i=0; i<data_len; i++){
 801a95a:	4541      	cmp	r1, r8
 801a95c:	d1f7      	bne.n	801a94e <v_ESP_Handler+0x8a>
	}
	//CHK
	if(chk != p_arr[out]){
 801a95e:	5ce1      	ldrb	r1, [r4, r3]
 801a960:	4291      	cmp	r1, r2
 801a962:	d13a      	bne.n	801a9da <v_ESP_Handler+0x116>
		espRx->fn.b_Jmp(espRx, 1);
		v_Uart_ESP_EnableIT();
		len = 0;
		return;
	}
	out = (out + 1) & mask;
 801a964:	3301      	adds	r3, #1
	//ETX
	if(p_arr[out] != ESP_FMT_ETX){
 801a966:	401d      	ands	r5, r3
 801a968:	5d63      	ldrb	r3, [r4, r5]
 801a96a:	2b03      	cmp	r3, #3
 801a96c:	d042      	beq.n	801a9f4 <v_ESP_Handler+0x130>
		v_Uart_ESP_DisableIT();
 801a96e:	f7ff fcef 	bl	801a350 <v_Uart_ESP_DisableIT>
		espRx->fn.b_Jmp(espRx, 1);
 801a972:	4b71      	ldr	r3, [pc, #452]	@ (801ab38 <v_ESP_Handler+0x274>)
 801a974:	6818      	ldr	r0, [r3, #0]
 801a976:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 801a978:	2101      	movs	r1, #1
 801a97a:	4798      	blx	r3
		v_Uart_ESP_EnableIT();
 801a97c:	f7ff fcf0 	bl	801a360 <v_Uart_ESP_EnableIT>
		len = 0;
 801a980:	4b6e      	ldr	r3, [pc, #440]	@ (801ab3c <v_ESP_Handler+0x278>)
 801a982:	2200      	movs	r2, #0
 801a984:	701a      	strb	r2, [r3, #0]
		return;
 801a986:	e00b      	b.n	801a9a0 <v_ESP_Handler+0xdc>
		v_Uart_ESP_DisableIT();
 801a988:	f7ff fce2 	bl	801a350 <v_Uart_ESP_DisableIT>
		espRx->fn.b_Jmp(espRx, 1);
 801a98c:	4b6a      	ldr	r3, [pc, #424]	@ (801ab38 <v_ESP_Handler+0x274>)
 801a98e:	6818      	ldr	r0, [r3, #0]
 801a990:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 801a992:	2101      	movs	r1, #1
 801a994:	4798      	blx	r3
		v_Uart_ESP_EnableIT();
 801a996:	f7ff fce3 	bl	801a360 <v_Uart_ESP_EnableIT>
		len = 0;
 801a99a:	4b68      	ldr	r3, [pc, #416]	@ (801ab3c <v_ESP_Handler+0x278>)
 801a99c:	2200      	movs	r2, #0
 801a99e:	701a      	strb	r2, [r3, #0]
}
 801a9a0:	b00a      	add	sp, #40	@ 0x28
 801a9a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		v_Uart_ESP_DisableIT();
 801a9a6:	f7ff fcd3 	bl	801a350 <v_Uart_ESP_DisableIT>
		espRx->fn.b_Jmp(espRx, 1);
 801a9aa:	4b63      	ldr	r3, [pc, #396]	@ (801ab38 <v_ESP_Handler+0x274>)
 801a9ac:	6818      	ldr	r0, [r3, #0]
 801a9ae:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 801a9b0:	2101      	movs	r1, #1
 801a9b2:	4798      	blx	r3
		v_Uart_ESP_EnableIT();
 801a9b4:	f7ff fcd4 	bl	801a360 <v_Uart_ESP_EnableIT>
		len = 0;
 801a9b8:	4b60      	ldr	r3, [pc, #384]	@ (801ab3c <v_ESP_Handler+0x278>)
 801a9ba:	2200      	movs	r2, #0
 801a9bc:	701a      	strb	r2, [r3, #0]
		return;
 801a9be:	e7ef      	b.n	801a9a0 <v_ESP_Handler+0xdc>
		v_Uart_ESP_DisableIT();
 801a9c0:	f7ff fcc6 	bl	801a350 <v_Uart_ESP_DisableIT>
		espRx->fn.b_Jmp(espRx, 1);
 801a9c4:	4b5c      	ldr	r3, [pc, #368]	@ (801ab38 <v_ESP_Handler+0x274>)
 801a9c6:	6818      	ldr	r0, [r3, #0]
 801a9c8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 801a9ca:	2101      	movs	r1, #1
 801a9cc:	4798      	blx	r3
		v_Uart_ESP_EnableIT();
 801a9ce:	f7ff fcc7 	bl	801a360 <v_Uart_ESP_EnableIT>
		len = 0;
 801a9d2:	4b5a      	ldr	r3, [pc, #360]	@ (801ab3c <v_ESP_Handler+0x278>)
 801a9d4:	2200      	movs	r2, #0
 801a9d6:	701a      	strb	r2, [r3, #0]
		return;
 801a9d8:	e7e2      	b.n	801a9a0 <v_ESP_Handler+0xdc>
		v_Uart_ESP_DisableIT();
 801a9da:	f7ff fcb9 	bl	801a350 <v_Uart_ESP_DisableIT>
		espRx->fn.b_Jmp(espRx, 1);
 801a9de:	4b56      	ldr	r3, [pc, #344]	@ (801ab38 <v_ESP_Handler+0x274>)
 801a9e0:	6818      	ldr	r0, [r3, #0]
 801a9e2:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 801a9e4:	2101      	movs	r1, #1
 801a9e6:	4798      	blx	r3
		v_Uart_ESP_EnableIT();
 801a9e8:	f7ff fcba 	bl	801a360 <v_Uart_ESP_EnableIT>
		len = 0;
 801a9ec:	4b53      	ldr	r3, [pc, #332]	@ (801ab3c <v_ESP_Handler+0x278>)
 801a9ee:	2200      	movs	r2, #0
 801a9f0:	701a      	strb	r2, [r3, #0]
		return;
 801a9f2:	e7d5      	b.n	801a9a0 <v_ESP_Handler+0xdc>
	}
	//decrease count..
	v_Uart_ESP_DisableIT();
 801a9f4:	f7ff fcac 	bl	801a350 <v_Uart_ESP_DisableIT>
	espRx->fn.b_Jmp(espRx, ESP_FMT_SIZE_MIN + len);
 801a9f8:	4b4f      	ldr	r3, [pc, #316]	@ (801ab38 <v_ESP_Handler+0x274>)
 801a9fa:	6818      	ldr	r0, [r3, #0]
 801a9fc:	4c4f      	ldr	r4, [pc, #316]	@ (801ab3c <v_ESP_Handler+0x278>)
 801a9fe:	7821      	ldrb	r1, [r4, #0]
 801aa00:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 801aa02:	3106      	adds	r1, #6
 801aa04:	4798      	blx	r3
	v_Uart_ESP_EnableIT();
 801aa06:	f7ff fcab 	bl	801a360 <v_Uart_ESP_EnableIT>
	len = 0;
 801aa0a:	2300      	movs	r3, #0
 801aa0c:	7023      	strb	r3, [r4, #0]
	//receive process
	if(dir == ESP_DIR_REQ){
 801aa0e:	2f20      	cmp	r7, #32
 801aa10:	d005      	beq.n	801aa1e <v_ESP_Handler+0x15a>
		v_ESP_ReqProc(u8_cmd);
	}
}

static void v_ESP_RxAck(uint8_t u8_cmd, uint8_t* pu8_data, uint8_t u8_len){
	if(u8_cmd == ESP_CMD_STAT){
 801aa12:	2e70      	cmp	r6, #112	@ 0x70
 801aa14:	d1c4      	bne.n	801a9a0 <v_ESP_Handler+0xdc>
}


static void v_ESP_StatProc(uint8_t u8_cmd, uint8_t* pu8_data, uint8_t u8_len){
	if(u8_cmd == ESP_CMD_STAT){
		i_toutAct = 0;
 801aa16:	4b4a      	ldr	r3, [pc, #296]	@ (801ab40 <v_ESP_Handler+0x27c>)
 801aa18:	2200      	movs	r2, #0
 801aa1a:	601a      	str	r2, [r3, #0]
	}
}
 801aa1c:	e7c0      	b.n	801a9a0 <v_ESP_Handler+0xdc>
	if(u8_cmd >= ESP_CMD_CTRL_RST && u8_cmd <= ESP_CMD_CTRL_COOLFAN_ON){
 801aa1e:	f1a6 0350 	sub.w	r3, r6, #80	@ 0x50
 801aa22:	b2db      	uxtb	r3, r3
 801aa24:	2b05      	cmp	r3, #5
 801aa26:	d923      	bls.n	801aa70 <v_ESP_Handler+0x1ac>
	else if(u8_cmd >= ESP_CMD_INIT_TEMP_SLEEP && u8_cmd <= ESP_CMD_INIT_PWM_BLOWFAN){
 801aa28:	f1a6 0310 	sub.w	r3, r6, #16
 801aa2c:	b2db      	uxtb	r3, r3
 801aa2e:	2b12      	cmp	r3, #18
 801aa30:	d96f      	bls.n	801ab12 <v_ESP_Handler+0x24e>
	else if(u8_cmd >= ESP_CMD_REQ_TEMP_SLEEP && u8_cmd <= ESP_CMD_REQ_PWM_BLOWFAN){
 801aa32:	f1a6 0330 	sub.w	r3, r6, #48	@ 0x30
 801aa36:	b2db      	uxtb	r3, r3
 801aa38:	2b12      	cmp	r3, #18
 801aa3a:	d8b1      	bhi.n	801a9a0 <v_ESP_Handler+0xdc>
	switch(u8_cmd){
 801aa3c:	f1a6 0330 	sub.w	r3, r6, #48	@ 0x30
 801aa40:	2b12      	cmp	r3, #18
 801aa42:	f200 81ee 	bhi.w	801ae22 <v_ESP_Handler+0x55e>
 801aa46:	e8df f013 	tbh	[pc, r3, lsl #1]
 801aa4a:	0133      	.short	0x0133
 801aa4c:	0167014d 	.word	0x0167014d
 801aa50:	018a0181 	.word	0x018a0181
 801aa54:	01ad01a4 	.word	0x01ad01a4
 801aa58:	01ce01c8 	.word	0x01ce01c8
 801aa5c:	01ec01d4 	.word	0x01ec01d4
 801aa60:	01ec01ec 	.word	0x01ec01ec
 801aa64:	01ec01ec 	.word	0x01ec01ec
 801aa68:	01da01ec 	.word	0x01da01ec
 801aa6c:	01e601e0 	.word	0x01e601e0
	switch(u8_cmd){
 801aa70:	f1a6 0350 	sub.w	r3, r6, #80	@ 0x50
 801aa74:	2b05      	cmp	r3, #5
 801aa76:	d807      	bhi.n	801aa88 <v_ESP_Handler+0x1c4>
 801aa78:	e8df f003 	tbb	[pc, r3]
 801aa7c:	372a0d03 	.word	0x372a0d03
 801aa80:	4106      	.short	0x4106
		v_Mode_SetNext(modeOFF);
 801aa82:	2007      	movs	r0, #7
 801aa84:	f000 fe00 	bl	801b688 <v_Mode_SetNext>
	v_ESP_Transmit(ESP_DIR_ACK, u8_cmd, NULL, 0);
 801aa88:	2300      	movs	r3, #0
 801aa8a:	461a      	mov	r2, r3
 801aa8c:	4631      	mov	r1, r6
 801aa8e:	2002      	movs	r0, #2
 801aa90:	f7ff fead 	bl	801a7ee <v_ESP_Transmit>
}
 801aa94:	e784      	b.n	801a9a0 <v_ESP_Handler+0xdc>
		if(mode == 0)		{v_Mode_SetNext(modeSLEEP);}
 801aa96:	f89d 3008 	ldrb.w	r3, [sp, #8]
 801aa9a:	2b04      	cmp	r3, #4
 801aa9c:	d8f4      	bhi.n	801aa88 <v_ESP_Handler+0x1c4>
 801aa9e:	e8df f003 	tbb	[pc, r3]
 801aaa2:	0703      	.short	0x0703
 801aaa4:	0f0b      	.short	0x0f0b
 801aaa6:	13          	.byte	0x13
 801aaa7:	00          	.byte	0x00
 801aaa8:	2006      	movs	r0, #6
 801aaaa:	f000 fded 	bl	801b688 <v_Mode_SetNext>
 801aaae:	e7eb      	b.n	801aa88 <v_ESP_Handler+0x1c4>
		else if(mode == 1)	{v_Mode_SetNext(modeWAITING);}
 801aab0:	2002      	movs	r0, #2
 801aab2:	f000 fde9 	bl	801b688 <v_Mode_SetNext>
 801aab6:	e7e7      	b.n	801aa88 <v_ESP_Handler+0x1c4>
		else if(mode == 2)	{v_Mode_SetNext(modeFORCE_UP);}
 801aab8:	2003      	movs	r0, #3
 801aaba:	f000 fde5 	bl	801b688 <v_Mode_SetNext>
 801aabe:	e7e3      	b.n	801aa88 <v_ESP_Handler+0x1c4>
		else if(mode == 3)	{v_Mode_SetNext(modeFORCE_ON);}
 801aac0:	2004      	movs	r0, #4
 801aac2:	f000 fde1 	bl	801b688 <v_Mode_SetNext>
 801aac6:	e7df      	b.n	801aa88 <v_ESP_Handler+0x1c4>
		else if(mode == 4)	{v_Mode_SetNext(modeFORCE_DOWN);}
 801aac8:	2005      	movs	r0, #5
 801aaca:	f000 fddd 	bl	801b688 <v_Mode_SetNext>
 801aace:	e7db      	b.n	801aa88 <v_ESP_Handler+0x1c4>
		if(pu8_data[0] == 0)		{v_Mode_Set_Speaker_Mute(1);}
 801aad0:	f89d 3008 	ldrb.w	r3, [sp, #8]
 801aad4:	b12b      	cbz	r3, 801aae2 <v_ESP_Handler+0x21e>
		else if(pu8_data[0] == 1)	{v_Mode_Set_Speaker_Mute(0);}
 801aad6:	2b01      	cmp	r3, #1
 801aad8:	d1d6      	bne.n	801aa88 <v_ESP_Handler+0x1c4>
 801aada:	2000      	movs	r0, #0
 801aadc:	f000 feba 	bl	801b854 <v_Mode_Set_Speaker_Mute>
 801aae0:	e7d2      	b.n	801aa88 <v_ESP_Handler+0x1c4>
		if(pu8_data[0] == 0)		{v_Mode_Set_Speaker_Mute(1);}
 801aae2:	2001      	movs	r0, #1
 801aae4:	f000 feb6 	bl	801b854 <v_Mode_Set_Speaker_Mute>
 801aae8:	e7ce      	b.n	801aa88 <v_ESP_Handler+0x1c4>
		if(pu8_data[0] == 1){
 801aaea:	f89d 3008 	ldrb.w	r3, [sp, #8]
 801aaee:	2b01      	cmp	r3, #1
 801aaf0:	d002      	beq.n	801aaf8 <v_ESP_Handler+0x234>
			v_Mode_BlowFan_Disable();
 801aaf2:	f001 f859 	bl	801bba8 <v_Mode_BlowFan_Disable>
 801aaf6:	e7c7      	b.n	801aa88 <v_ESP_Handler+0x1c4>
			v_Mode_BlowFan_Enable();
 801aaf8:	f000 ff10 	bl	801b91c <v_Mode_BlowFan_Enable>
 801aafc:	e7c4      	b.n	801aa88 <v_ESP_Handler+0x1c4>
		if(pu8_data[0] == 1){
 801aafe:	f89d 3008 	ldrb.w	r3, [sp, #8]
 801ab02:	2b01      	cmp	r3, #1
 801ab04:	d002      	beq.n	801ab0c <v_ESP_Handler+0x248>
			v_Mode_CoolFan_Disable();
 801ab06:	f000 fee5 	bl	801b8d4 <v_Mode_CoolFan_Disable>
 801ab0a:	e7bd      	b.n	801aa88 <v_ESP_Handler+0x1c4>
			v_Mode_CoolFan_Enable();
 801ab0c:	f000 fedc 	bl	801b8c8 <v_Mode_CoolFan_Enable>
 801ab10:	e7ba      	b.n	801aa88 <v_ESP_Handler+0x1c4>
	in_cmd = u8_cmd;
 801ab12:	4b0c      	ldr	r3, [pc, #48]	@ (801ab44 <v_ESP_Handler+0x280>)
 801ab14:	701e      	strb	r6, [r3, #0]
	switch(u8_cmd){
 801ab16:	f1a6 0310 	sub.w	r3, r6, #16
 801ab1a:	2b12      	cmp	r3, #18
 801ab1c:	d82e      	bhi.n	801ab7c <v_ESP_Handler+0x2b8>
 801ab1e:	e8df f003 	tbb	[pc, r3]
 801ab22:	3413      	.short	0x3413
 801ab24:	856a2d4f 	.word	0x856a2d4f
 801ab28:	b3aea98e 	.word	0xb3aea98e
 801ab2c:	2d2d2d2d 	.word	0x2d2d2d2d
 801ab30:	bdb82d2d 	.word	0xbdb82d2d
 801ab34:	c2          	.byte	0xc2
 801ab35:	00          	.byte	0x00
 801ab36:	bf00      	nop
 801ab38:	24000170 	.word	0x24000170
 801ab3c:	2400d140 	.word	0x2400d140
 801ab40:	2400d144 	.word	0x2400d144
 801ab44:	2400d141 	.word	0x2400d141
		typ = pu8_data[0];
 801ab48:	f89d 3008 	ldrb.w	r3, [sp, #8]
 801ab4c:	ee07 3a10 	vmov	s14, r3
 801ab50:	eeb8 0a47 	vcvt.f32.u32	s0, s14
		if(pu8_data[1] < 10){
 801ab54:	f89d 3009 	ldrb.w	r3, [sp, #9]
 801ab58:	2b09      	cmp	r3, #9
 801ab5a:	d80d      	bhi.n	801ab78 <v_ESP_Handler+0x2b4>
			typ += (pu8_data[1] / 10.0);
 801ab5c:	ee07 3a90 	vmov	s15, r3
 801ab60:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801ab64:	eeb2 5b04 	vmov.f64	d5, #36	@ 0x41200000  10.0
 801ab68:	ee87 6b05 	vdiv.f64	d6, d7, d5
 801ab6c:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 801ab70:	ee36 6b00 	vadd.f64	d6, d6, d0
 801ab74:	eeb7 0bc6 	vcvt.f32.f64	s0, d6
		v_Mode_Set_Temp_Sleep(typ);
 801ab78:	f000 fde8 	bl	801b74c <v_Mode_Set_Temp_Sleep>
	v_ESP_Transmit(ESP_DIR_ACK, u8_cmd, NULL, 0);
 801ab7c:	2300      	movs	r3, #0
 801ab7e:	461a      	mov	r2, r3
 801ab80:	4631      	mov	r1, r6
 801ab82:	2002      	movs	r0, #2
 801ab84:	f7ff fe33 	bl	801a7ee <v_ESP_Transmit>
}
 801ab88:	e70a      	b.n	801a9a0 <v_ESP_Handler+0xdc>
		typ = pu8_data[0];
 801ab8a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 801ab8e:	ee07 3a10 	vmov	s14, r3
 801ab92:	eeb8 0a47 	vcvt.f32.u32	s0, s14
		if(pu8_data[1] < 10){
 801ab96:	f89d 3009 	ldrb.w	r3, [sp, #9]
 801ab9a:	2b09      	cmp	r3, #9
 801ab9c:	d80d      	bhi.n	801abba <v_ESP_Handler+0x2f6>
			typ += (pu8_data[1] / 10.0);
 801ab9e:	ee07 3a90 	vmov	s15, r3
 801aba2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801aba6:	eeb2 5b04 	vmov.f64	d5, #36	@ 0x41200000  10.0
 801abaa:	ee87 6b05 	vdiv.f64	d6, d7, d5
 801abae:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 801abb2:	ee36 6b00 	vadd.f64	d6, d6, d0
 801abb6:	eeb7 0bc6 	vcvt.f32.f64	s0, d6
		v_Mode_Set_Temp_Waiting(typ);
 801abba:	f000 fdd7 	bl	801b76c <v_Mode_Set_Temp_Waiting>
		break;
 801abbe:	e7dd      	b.n	801ab7c <v_ESP_Handler+0x2b8>
		typ = pu8_data[0];
 801abc0:	f89d 3008 	ldrb.w	r3, [sp, #8]
 801abc4:	ee07 3a10 	vmov	s14, r3
 801abc8:	eeb8 0a47 	vcvt.f32.u32	s0, s14
		if(pu8_data[1] < 10){
 801abcc:	f89d 3009 	ldrb.w	r3, [sp, #9]
 801abd0:	2b09      	cmp	r3, #9
 801abd2:	d80d      	bhi.n	801abf0 <v_ESP_Handler+0x32c>
			typ += (pu8_data[1] / 10.0);
 801abd4:	ee07 3a90 	vmov	s15, r3
 801abd8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801abdc:	eeb2 5b04 	vmov.f64	d5, #36	@ 0x41200000  10.0
 801abe0:	ee87 6b05 	vdiv.f64	d6, d7, d5
 801abe4:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 801abe8:	ee36 6b00 	vadd.f64	d6, d6, d0
 801abec:	eeb7 0bc6 	vcvt.f32.f64	s0, d6
		v_Mode_Set_Temp_ForceUp(typ);
 801abf0:	f000 fdcc 	bl	801b78c <v_Mode_Set_Temp_ForceUp>
		break;
 801abf4:	e7c2      	b.n	801ab7c <v_ESP_Handler+0x2b8>
		typ = pu8_data[0];
 801abf6:	f89d 3008 	ldrb.w	r3, [sp, #8]
 801abfa:	ee07 3a10 	vmov	s14, r3
 801abfe:	eeb8 0a47 	vcvt.f32.u32	s0, s14
		if(pu8_data[1] < 10){
 801ac02:	f89d 3009 	ldrb.w	r3, [sp, #9]
 801ac06:	2b09      	cmp	r3, #9
 801ac08:	d80d      	bhi.n	801ac26 <v_ESP_Handler+0x362>
			typ += (pu8_data[1] / 10.0);
 801ac0a:	ee07 3a90 	vmov	s15, r3
 801ac0e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801ac12:	eeb2 5b04 	vmov.f64	d5, #36	@ 0x41200000  10.0
 801ac16:	ee87 6b05 	vdiv.f64	d6, d7, d5
 801ac1a:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 801ac1e:	ee36 6b00 	vadd.f64	d6, d6, d0
 801ac22:	eeb7 0bc6 	vcvt.f32.f64	s0, d6
		v_Mode_Set_Temp_Max(typ);
 801ac26:	f000 fd8b 	bl	801b740 <v_Mode_Set_Temp_Max>
		break;
 801ac2a:	e7a7      	b.n	801ab7c <v_ESP_Handler+0x2b8>
		v_Mode_Set_CoolFan_Now(pu8_data[0]);
 801ac2c:	f89d 0008 	ldrb.w	r0, [sp, #8]
 801ac30:	f000 fe36 	bl	801b8a0 <v_Mode_Set_CoolFan_Now>
		v_Mode_Set_CoolFan_Max(pu8_data[1]);
 801ac34:	f89d 0009 	ldrb.w	r0, [sp, #9]
 801ac38:	f000 fe2c 	bl	801b894 <v_Mode_Set_CoolFan_Max>
		break;
 801ac3c:	e79e      	b.n	801ab7c <v_ESP_Handler+0x2b8>
		forceDown = (pu8_data[4] << 8) | (pu8_data[5] & 0xFF);
 801ac3e:	f89d c00c 	ldrb.w	ip, [sp, #12]
 801ac42:	f89d 300d 	ldrb.w	r3, [sp, #13]
		forceOn = (pu8_data[2] << 8) | (pu8_data[3] & 0xFF);
 801ac46:	f89d 700a 	ldrb.w	r7, [sp, #10]
 801ac4a:	f89d 200b 	ldrb.w	r2, [sp, #11]
		forceUp = (pu8_data[0] << 8) | (pu8_data[1] & 0xFF);
 801ac4e:	f89d 5008 	ldrb.w	r5, [sp, #8]
 801ac52:	f89d 1009 	ldrb.w	r1, [sp, #9]
		waiting = (pu8_data[6] << 8) | (pu8_data[7] & 0xFF);
 801ac56:	f89d 400e 	ldrb.w	r4, [sp, #14]
 801ac5a:	f89d 000f 	ldrb.w	r0, [sp, #15]
		v_Mode_Config_Tout(waiting, forceUp, forceOn, forceDown);
 801ac5e:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 801ac62:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 801ac66:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 801ac6a:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
 801ac6e:	f000 fd43 	bl	801b6f8 <v_Mode_Config_Tout>
		break;
 801ac72:	e783      	b.n	801ab7c <v_ESP_Handler+0x2b8>
		v_Mode_Set_Speaker_Vol(pu8_data[0]);
 801ac74:	f89d 0008 	ldrb.w	r0, [sp, #8]
 801ac78:	f000 fddc 	bl	801b834 <v_Mode_Set_Speaker_Vol>
		break;
 801ac7c:	e77e      	b.n	801ab7c <v_ESP_Handler+0x2b8>
		v_Mode_Set_ForceDownDelay(pu8_data[0]);
 801ac7e:	f89d 0008 	ldrb.w	r0, [sp, #8]
 801ac82:	f000 fd99 	bl	801b7b8 <v_Mode_Set_ForceDownDelay>
		break;
 801ac86:	e779      	b.n	801ab7c <v_ESP_Handler+0x2b8>
		v_Mode_Set_GyroAngle_Act(pu8_data[0]);
 801ac88:	f89d 0008 	ldrb.w	r0, [sp, #8]
 801ac8c:	f000 fdbc 	bl	801b808 <v_Mode_Set_GyroAngle_Act>
		break;
 801ac90:	e774      	b.n	801ab7c <v_ESP_Handler+0x2b8>
		v_Mode_Set_GyroAngle_Rel(pu8_data[0]);
 801ac92:	f89d 0008 	ldrb.w	r0, [sp, #8]
 801ac96:	f000 fdbf 	bl	801b818 <v_Mode_Set_GyroAngle_Rel>
		break;
 801ac9a:	e76f      	b.n	801ab7c <v_ESP_Handler+0x2b8>
		v_Mode_Set_AI(pu8_data[0]);
 801ac9c:	f89d 0008 	ldrb.w	r0, [sp, #8]
 801aca0:	f000 fd9e 	bl	801b7e0 <v_Mode_Set_AI>
		break;
 801aca4:	e76a      	b.n	801ab7c <v_ESP_Handler+0x2b8>
		v_Mode_Set_BlowFan_Now(pu8_data[0]);
 801aca6:	f89d 0008 	ldrb.w	r0, [sp, #8]
 801acaa:	f000 fe31 	bl	801b910 <v_Mode_Set_BlowFan_Now>
		break;
 801acae:	e765      	b.n	801ab7c <v_ESP_Handler+0x2b8>
		temp = f_Mode_Get_Temp_Sleep();
 801acb0:	f000 fd34 	bl	801b71c <f_Mode_Get_Temp_Sleep>
		dot = modf(temp, &integ);
 801acb4:	4668      	mov	r0, sp
 801acb6:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 801acba:	f006 fb73 	bl	80213a4 <modf>
		data[len++] = integ;
 801acbe:	4a5d      	ldr	r2, [pc, #372]	@ (801ae34 <v_ESP_Handler+0x570>)
 801acc0:	ed9d 7b00 	vldr	d7, [sp]
 801acc4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 801acc8:	ee17 3a90 	vmov	r3, s15
 801accc:	7013      	strb	r3, [r2, #0]
		data[len++] = dot * 10;
 801acce:	eeb2 7b04 	vmov.f64	d7, #36	@ 0x41200000  10.0
 801acd2:	ee20 7b07 	vmul.f64	d7, d0, d7
 801acd6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 801acda:	ee17 3a90 	vmov	r3, s15
 801acde:	7053      	strb	r3, [r2, #1]
 801ace0:	2302      	movs	r3, #2
		break;
 801ace2:	e09f      	b.n	801ae24 <v_ESP_Handler+0x560>
		temp = f_Mode_Get_Temp_Waiting();
 801ace4:	f000 fd20 	bl	801b728 <f_Mode_Get_Temp_Waiting>
		dot = modf(temp, &integ);
 801ace8:	4668      	mov	r0, sp
 801acea:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 801acee:	f006 fb59 	bl	80213a4 <modf>
		data[len++] = integ;
 801acf2:	4a50      	ldr	r2, [pc, #320]	@ (801ae34 <v_ESP_Handler+0x570>)
 801acf4:	ed9d 7b00 	vldr	d7, [sp]
 801acf8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 801acfc:	ee17 3a90 	vmov	r3, s15
 801ad00:	7013      	strb	r3, [r2, #0]
		data[len++] = dot * 10;
 801ad02:	eeb2 7b04 	vmov.f64	d7, #36	@ 0x41200000  10.0
 801ad06:	ee20 7b07 	vmul.f64	d7, d0, d7
 801ad0a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 801ad0e:	ee17 3a90 	vmov	r3, s15
 801ad12:	7053      	strb	r3, [r2, #1]
 801ad14:	2302      	movs	r3, #2
		break;
 801ad16:	e085      	b.n	801ae24 <v_ESP_Handler+0x560>
		temp = f_Mode_Get_Temp_ForceUp();
 801ad18:	f000 fd0c 	bl	801b734 <f_Mode_Get_Temp_ForceUp>
		dot = modf(temp, &integ);
 801ad1c:	4668      	mov	r0, sp
 801ad1e:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 801ad22:	f006 fb3f 	bl	80213a4 <modf>
		data[len++] = integ;
 801ad26:	4a43      	ldr	r2, [pc, #268]	@ (801ae34 <v_ESP_Handler+0x570>)
 801ad28:	ed9d 7b00 	vldr	d7, [sp]
 801ad2c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 801ad30:	ee17 3a90 	vmov	r3, s15
 801ad34:	7013      	strb	r3, [r2, #0]
		data[len++] = dot * 10;
 801ad36:	eeb2 7b04 	vmov.f64	d7, #36	@ 0x41200000  10.0
 801ad3a:	ee20 7b07 	vmul.f64	d7, d0, d7
 801ad3e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 801ad42:	ee17 3a90 	vmov	r3, s15
 801ad46:	7053      	strb	r3, [r2, #1]
 801ad48:	2302      	movs	r3, #2
		break;
 801ad4a:	e06b      	b.n	801ae24 <v_ESP_Handler+0x560>
		data[len++] = u16_Mode_Get_HeatPad_Now();
 801ad4c:	f000 fdce 	bl	801b8ec <u16_Mode_Get_HeatPad_Now>
 801ad50:	4c38      	ldr	r4, [pc, #224]	@ (801ae34 <v_ESP_Handler+0x570>)
 801ad52:	7020      	strb	r0, [r4, #0]
		data[len++] = u16_Mode_Get_HeatPad_Max();
 801ad54:	f000 fdc4 	bl	801b8e0 <u16_Mode_Get_HeatPad_Max>
 801ad58:	7060      	strb	r0, [r4, #1]
 801ad5a:	2302      	movs	r3, #2
		break;
 801ad5c:	e062      	b.n	801ae24 <v_ESP_Handler+0x560>
		temp = f_Mode_Get_Temp_Max();
 801ad5e:	f000 fcd7 	bl	801b710 <f_Mode_Get_Temp_Max>
		dot = modf(temp, &integ);
 801ad62:	4668      	mov	r0, sp
 801ad64:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 801ad68:	f006 fb1c 	bl	80213a4 <modf>
		data[len++] = integ;
 801ad6c:	4a31      	ldr	r2, [pc, #196]	@ (801ae34 <v_ESP_Handler+0x570>)
 801ad6e:	ed9d 7b00 	vldr	d7, [sp]
 801ad72:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 801ad76:	ee17 3a90 	vmov	r3, s15
 801ad7a:	7013      	strb	r3, [r2, #0]
		data[len++] = dot * 10;
 801ad7c:	eeb2 7b04 	vmov.f64	d7, #36	@ 0x41200000  10.0
 801ad80:	ee20 7b07 	vmul.f64	d7, d0, d7
 801ad84:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 801ad88:	ee17 3a90 	vmov	r3, s15
 801ad8c:	7053      	strb	r3, [r2, #1]
 801ad8e:	2302      	movs	r3, #2
		break;
 801ad90:	e048      	b.n	801ae24 <v_ESP_Handler+0x560>
		data[len++] = u16_Mode_Get_CoolFan_Now();
 801ad92:	f000 fd79 	bl	801b888 <u16_Mode_Get_CoolFan_Now>
 801ad96:	4c27      	ldr	r4, [pc, #156]	@ (801ae34 <v_ESP_Handler+0x570>)
 801ad98:	7020      	strb	r0, [r4, #0]
		data[len++] = u16_Mode_Get_CoolFan_Max();
 801ad9a:	f000 fd6f 	bl	801b87c <u16_Mode_Get_CoolFan_Max>
 801ad9e:	7060      	strb	r0, [r4, #1]
 801ada0:	2302      	movs	r3, #2
		break;
 801ada2:	e03f      	b.n	801ae24 <v_ESP_Handler+0x560>
		tout = u32_Mode_Get_ForceUp_Tout();
 801ada4:	f000 fc96 	bl	801b6d4 <u32_Mode_Get_ForceUp_Tout>
		data[len++] = tout >> 8;
 801ada8:	4c22      	ldr	r4, [pc, #136]	@ (801ae34 <v_ESP_Handler+0x570>)
 801adaa:	f3c0 2207 	ubfx	r2, r0, #8, #8
 801adae:	7022      	strb	r2, [r4, #0]
		data[len++] = tout;
 801adb0:	7060      	strb	r0, [r4, #1]
		tout = u32_Mode_Get_ForceOn_Tout();
 801adb2:	f000 fc95 	bl	801b6e0 <u32_Mode_Get_ForceOn_Tout>
		data[len++] = tout >> 8;
 801adb6:	f3c0 2207 	ubfx	r2, r0, #8, #8
 801adba:	70a2      	strb	r2, [r4, #2]
		data[len++] = tout;
 801adbc:	70e0      	strb	r0, [r4, #3]
		tout = u32_Mode_Get_ForceDown_Tout();
 801adbe:	f000 fc95 	bl	801b6ec <u32_Mode_Get_ForceDown_Tout>
		data[len++] = tout >> 8;
 801adc2:	f3c0 2207 	ubfx	r2, r0, #8, #8
 801adc6:	7122      	strb	r2, [r4, #4]
		data[len++] = tout;
 801adc8:	7160      	strb	r0, [r4, #5]
		tout = u32_Mode_Get_Waiting_Tout();
 801adca:	f000 fc7d 	bl	801b6c8 <u32_Mode_Get_Waiting_Tout>
		data[len++] = tout >> 8;
 801adce:	f3c0 2207 	ubfx	r2, r0, #8, #8
 801add2:	71a2      	strb	r2, [r4, #6]
		data[len++] = tout;
 801add4:	71e0      	strb	r0, [r4, #7]
 801add6:	2308      	movs	r3, #8
		break;
 801add8:	e024      	b.n	801ae24 <v_ESP_Handler+0x560>
		data[len++] = i_Mode_Get_Speaker_Vol();
 801adda:	f000 fd25 	bl	801b828 <i_Mode_Get_Speaker_Vol>
 801adde:	4b15      	ldr	r3, [pc, #84]	@ (801ae34 <v_ESP_Handler+0x570>)
 801ade0:	7018      	strb	r0, [r3, #0]
 801ade2:	2301      	movs	r3, #1
		break;
 801ade4:	e01e      	b.n	801ae24 <v_ESP_Handler+0x560>
		data[len++] = u32_Mode_Get_ForceDownDelay();
 801ade6:	f000 fce1 	bl	801b7ac <u32_Mode_Get_ForceDownDelay>
 801adea:	4b12      	ldr	r3, [pc, #72]	@ (801ae34 <v_ESP_Handler+0x570>)
 801adec:	7018      	strb	r0, [r3, #0]
 801adee:	2301      	movs	r3, #1
		break;
 801adf0:	e018      	b.n	801ae24 <v_ESP_Handler+0x560>
		data[len++] = i_Mode_Get_GyroAngle_Act();
 801adf2:	f000 fcfd 	bl	801b7f0 <i_Mode_Get_GyroAngle_Act>
 801adf6:	4b0f      	ldr	r3, [pc, #60]	@ (801ae34 <v_ESP_Handler+0x570>)
 801adf8:	7018      	strb	r0, [r3, #0]
 801adfa:	2301      	movs	r3, #1
		break;
 801adfc:	e012      	b.n	801ae24 <v_ESP_Handler+0x560>
		data[len++] = i_Mode_Get_GyroAngle_Rel();
 801adfe:	f000 fcfd 	bl	801b7fc <i_Mode_Get_GyroAngle_Rel>
 801ae02:	4b0c      	ldr	r3, [pc, #48]	@ (801ae34 <v_ESP_Handler+0x570>)
 801ae04:	7018      	strb	r0, [r3, #0]
 801ae06:	2301      	movs	r3, #1
		break;
 801ae08:	e00c      	b.n	801ae24 <v_ESP_Handler+0x560>
		data[len++] = i_Mode_Get_AI();
 801ae0a:	f000 fce3 	bl	801b7d4 <i_Mode_Get_AI>
 801ae0e:	4b09      	ldr	r3, [pc, #36]	@ (801ae34 <v_ESP_Handler+0x570>)
 801ae10:	7018      	strb	r0, [r3, #0]
 801ae12:	2301      	movs	r3, #1
		break;
 801ae14:	e006      	b.n	801ae24 <v_ESP_Handler+0x560>
		data[len++] = u16_Mode_Get_BlowFan_Now();
 801ae16:	f000 fd75 	bl	801b904 <u16_Mode_Get_BlowFan_Now>
 801ae1a:	4b06      	ldr	r3, [pc, #24]	@ (801ae34 <v_ESP_Handler+0x570>)
 801ae1c:	7018      	strb	r0, [r3, #0]
 801ae1e:	2301      	movs	r3, #1
		break;
 801ae20:	e000      	b.n	801ae24 <v_ESP_Handler+0x560>
	switch(u8_cmd){
 801ae22:	2300      	movs	r3, #0
	v_ESP_Transmit(ESP_DIR_ACK, u8_cmd, data, len);
 801ae24:	4a03      	ldr	r2, [pc, #12]	@ (801ae34 <v_ESP_Handler+0x570>)
 801ae26:	4631      	mov	r1, r6
 801ae28:	2002      	movs	r0, #2
 801ae2a:	f7ff fce0 	bl	801a7ee <v_ESP_Transmit>
}
 801ae2e:	e5b7      	b.n	801a9a0 <v_ESP_Handler+0xdc>
 801ae30:	4770      	bx	lr
 801ae32:	bf00      	nop
 801ae34:	2400d120 	.word	0x2400d120

0801ae38 <v_ESP_Send_InitStart>:

void v_ESP_Send_InitStart(){
 801ae38:	b508      	push	{r3, lr}
	v_ESP_Transmit(ESP_DIR_REQ, ESP_CMD_EVT_INIT_START, NULL, 0);
 801ae3a:	2300      	movs	r3, #0
 801ae3c:	461a      	mov	r2, r3
 801ae3e:	2180      	movs	r1, #128	@ 0x80
 801ae40:	2020      	movs	r0, #32
 801ae42:	f7ff fcd4 	bl	801a7ee <v_ESP_Transmit>
}
 801ae46:	bd08      	pop	{r3, pc}

0801ae48 <v_ESP_Send_InitEnd>:

void v_ESP_Send_InitEnd(){
 801ae48:	b508      	push	{r3, lr}
	v_ESP_Transmit(ESP_DIR_REQ, ESP_CMD_EVT_INIT_RESULT, NULL, 0);
 801ae4a:	2300      	movs	r3, #0
 801ae4c:	461a      	mov	r2, r3
 801ae4e:	2181      	movs	r1, #129	@ 0x81
 801ae50:	2020      	movs	r0, #32
 801ae52:	f7ff fccc 	bl	801a7ee <v_ESP_Transmit>
}
 801ae56:	bd08      	pop	{r3, pc}

0801ae58 <v_ESP_Send_EvtModeChange>:
 * brief	: event - mode change (stm -> esp)
 * date
 * - create	: 25.05.07
 * - modify	: -
 */
void v_ESP_Send_EvtModeChange(uint8_t u8_mode){
 801ae58:	b500      	push	{lr}
 801ae5a:	b083      	sub	sp, #12
 801ae5c:	f88d 0007 	strb.w	r0, [sp, #7]
	v_ESP_Transmit(ESP_DIR_REQ, ESP_CMD_EVT_MODE, &u8_mode, 1);
 801ae60:	2301      	movs	r3, #1
 801ae62:	f10d 0207 	add.w	r2, sp, #7
 801ae66:	2182      	movs	r1, #130	@ 0x82
 801ae68:	2020      	movs	r0, #32
 801ae6a:	f7ff fcc0 	bl	801a7ee <v_ESP_Transmit>
}
 801ae6e:	b003      	add	sp, #12
 801ae70:	f85d fb04 	ldr.w	pc, [sp], #4

0801ae74 <v_ESP_Send_Sensing>:

void v_ESP_Send_Sensing(int16_t* pi16_imu_left, int16_t* pi16_imu_right,\
						uint16_t u16_fsr_left, uint16_t u16_fsr_right,\
						float f_tempOut, float f_tempIn, float f_tempIR,\
						uint16_t u16_tof1, uint16_t u16_tof2, float f_bat,\
						uint8_t u8_imu_left_evt, uint8_t u8_imu_right_evt){
 801ae74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801ae78:	ed2d 8b04 	vpush	{d8-d9}
 801ae7c:	b091      	sub	sp, #68	@ 0x44
 801ae7e:	4681      	mov	r9, r0
 801ae80:	460c      	mov	r4, r1
 801ae82:	4616      	mov	r6, r2
 801ae84:	461d      	mov	r5, r3
 801ae86:	eef0 9a40 	vmov.f32	s19, s0
 801ae8a:	eeb0 9a60 	vmov.f32	s18, s1
 801ae8e:	eef0 8a41 	vmov.f32	s17, s2
 801ae92:	f8bd 8070 	ldrh.w	r8, [sp, #112]	@ 0x70
 801ae96:	f8bd 7074 	ldrh.w	r7, [sp, #116]	@ 0x74
 801ae9a:	eeb0 8a61 	vmov.f32	s16, s3
	uint8_t data[64] = {0,};
 801ae9e:	2240      	movs	r2, #64	@ 0x40
 801aea0:	2100      	movs	r1, #0
 801aea2:	4668      	mov	r0, sp
 801aea4:	f006 f9d8 	bl	8021258 <memset>
	uint16_t idx;
	float temp;
	//	IMU LEFT	//
	//GYRO
	idx = 3;
	for(int i=0; i<6; i++){
 801aea8:	466a      	mov	r2, sp
	uint8_t data[64] = {0,};
 801aeaa:	2301      	movs	r3, #1
	idx = 3;
 801aeac:	2103      	movs	r1, #3
 801aeae:	e007      	b.n	801aec0 <v_ESP_Send_Sensing+0x4c>
		if(i & 1)	{data[cnt++] = pi16_imu_left[idx++];}
		else		{data[cnt++] = pi16_imu_left[idx] >> 8;}
 801aeb0:	f939 0011 	ldrsh.w	r0, [r9, r1, lsl #1]
 801aeb4:	1200      	asrs	r0, r0, #8
 801aeb6:	7010      	strb	r0, [r2, #0]
	for(int i=0; i<6; i++){
 801aeb8:	3301      	adds	r3, #1
 801aeba:	3201      	adds	r2, #1
 801aebc:	2b07      	cmp	r3, #7
 801aebe:	d008      	beq.n	801aed2 <v_ESP_Send_Sensing+0x5e>
		if(i & 1)	{data[cnt++] = pi16_imu_left[idx++];}
 801aec0:	f013 0f01 	tst.w	r3, #1
 801aec4:	d1f4      	bne.n	801aeb0 <v_ESP_Send_Sensing+0x3c>
 801aec6:	1c48      	adds	r0, r1, #1
 801aec8:	f839 1011 	ldrh.w	r1, [r9, r1, lsl #1]
 801aecc:	7011      	strb	r1, [r2, #0]
 801aece:	b281      	uxth	r1, r0
 801aed0:	e7f2      	b.n	801aeb8 <v_ESP_Send_Sensing+0x44>
	}
	//ACCEL
	idx = 0;
	for(int i=0; i<6; i++){
 801aed2:	f10d 0306 	add.w	r3, sp, #6
 801aed6:	f04f 0c00 	mov.w	ip, #0
	idx = 0;
 801aeda:	4662      	mov	r2, ip
 801aedc:	e009      	b.n	801aef2 <v_ESP_Send_Sensing+0x7e>
		if(i & 1)	{data[cnt++] = pi16_imu_left[idx++];}
		else		{data[cnt++] = pi16_imu_left[idx] >> 8;}
 801aede:	f939 1012 	ldrsh.w	r1, [r9, r2, lsl #1]
 801aee2:	1209      	asrs	r1, r1, #8
 801aee4:	7019      	strb	r1, [r3, #0]
	for(int i=0; i<6; i++){
 801aee6:	f10c 0c01 	add.w	ip, ip, #1
 801aeea:	3301      	adds	r3, #1
 801aeec:	f1bc 0f06 	cmp.w	ip, #6
 801aef0:	d008      	beq.n	801af04 <v_ESP_Send_Sensing+0x90>
		if(i & 1)	{data[cnt++] = pi16_imu_left[idx++];}
 801aef2:	f01c 0f01 	tst.w	ip, #1
 801aef6:	d0f2      	beq.n	801aede <v_ESP_Send_Sensing+0x6a>
 801aef8:	1c51      	adds	r1, r2, #1
 801aefa:	f839 2012 	ldrh.w	r2, [r9, r2, lsl #1]
 801aefe:	701a      	strb	r2, [r3, #0]
 801af00:	b28a      	uxth	r2, r1
 801af02:	e7f0      	b.n	801aee6 <v_ESP_Send_Sensing+0x72>
	}
	//	IMU RIGHT	//
	idx = 3;
	for(int i=0; i<6; i++){
 801af04:	ab03      	add	r3, sp, #12
 801af06:	2000      	movs	r0, #0
	idx = 3;
 801af08:	2203      	movs	r2, #3
 801af0a:	e007      	b.n	801af1c <v_ESP_Send_Sensing+0xa8>
		if(i & 1)	{data[cnt++] = pi16_imu_right[idx++];}
		else		{data[cnt++] = pi16_imu_right[idx] >> 8;}
 801af0c:	f934 1012 	ldrsh.w	r1, [r4, r2, lsl #1]
 801af10:	1209      	asrs	r1, r1, #8
 801af12:	7019      	strb	r1, [r3, #0]
	for(int i=0; i<6; i++){
 801af14:	3001      	adds	r0, #1
 801af16:	3301      	adds	r3, #1
 801af18:	2806      	cmp	r0, #6
 801af1a:	d008      	beq.n	801af2e <v_ESP_Send_Sensing+0xba>
		if(i & 1)	{data[cnt++] = pi16_imu_right[idx++];}
 801af1c:	f010 0f01 	tst.w	r0, #1
 801af20:	d0f4      	beq.n	801af0c <v_ESP_Send_Sensing+0x98>
 801af22:	1c51      	adds	r1, r2, #1
 801af24:	f834 2012 	ldrh.w	r2, [r4, r2, lsl #1]
 801af28:	701a      	strb	r2, [r3, #0]
 801af2a:	b28a      	uxth	r2, r1
 801af2c:	e7f2      	b.n	801af14 <v_ESP_Send_Sensing+0xa0>
	}
	//ACCEL
	idx = 0;
	for(int i=0; i<6; i++){
 801af2e:	f10d 0312 	add.w	r3, sp, #18
 801af32:	2000      	movs	r0, #0
	idx = 0;
 801af34:	4602      	mov	r2, r0
 801af36:	e007      	b.n	801af48 <v_ESP_Send_Sensing+0xd4>
		if(i & 1)	{data[cnt++] = pi16_imu_right[idx++];}
		else		{data[cnt++] = pi16_imu_right[idx] >> 8;}
 801af38:	f934 1012 	ldrsh.w	r1, [r4, r2, lsl #1]
 801af3c:	1209      	asrs	r1, r1, #8
 801af3e:	7019      	strb	r1, [r3, #0]
	for(int i=0; i<6; i++){
 801af40:	3001      	adds	r0, #1
 801af42:	3301      	adds	r3, #1
 801af44:	2806      	cmp	r0, #6
 801af46:	d008      	beq.n	801af5a <v_ESP_Send_Sensing+0xe6>
		if(i & 1)	{data[cnt++] = pi16_imu_right[idx++];}
 801af48:	f010 0f01 	tst.w	r0, #1
 801af4c:	d0f4      	beq.n	801af38 <v_ESP_Send_Sensing+0xc4>
 801af4e:	1c51      	adds	r1, r2, #1
 801af50:	f834 2012 	ldrh.w	r2, [r4, r2, lsl #1]
 801af54:	701a      	strb	r2, [r3, #0]
 801af56:	b28a      	uxth	r2, r1
 801af58:	e7f2      	b.n	801af40 <v_ESP_Send_Sensing+0xcc>
	}

	//	FSR LEFT	//
	data[cnt++] = u16_fsr_left >> 8;
 801af5a:	0a33      	lsrs	r3, r6, #8
 801af5c:	f88d 3018 	strb.w	r3, [sp, #24]
	data[cnt++] = u16_fsr_left;
 801af60:	f88d 6019 	strb.w	r6, [sp, #25]
	//	FSR RIGHT	//
	data[cnt++] = u16_fsr_right >> 8;
 801af64:	0a2b      	lsrs	r3, r5, #8
 801af66:	f88d 301a 	strb.w	r3, [sp, #26]
	data[cnt++] = u16_fsr_right;
 801af6a:	f88d 501b 	strb.w	r5, [sp, #27]

	//	TEMP Out	//
	temp = f_tempOut * 100;
	data[cnt++] = (uint8_t)f_tempOut;
 801af6e:	eefc 7ae9 	vcvt.u32.f32	s15, s19
 801af72:	ee17 3a90 	vmov	r3, s15
 801af76:	f88d 301c 	strb.w	r3, [sp, #28]
	temp = f_tempOut * 100;
 801af7a:	eddf 7a47 	vldr	s15, [pc, #284]	@ 801b098 <v_ESP_Send_Sensing+0x224>
 801af7e:	ee29 7aa7 	vmul.f32	s14, s19, s15
	data[cnt++] = temp - (int)f_tempOut * 100;
 801af82:	eefd 9ae9 	vcvt.s32.f32	s19, s19
 801af86:	2264      	movs	r2, #100	@ 0x64
 801af88:	ee19 3a90 	vmov	r3, s19
 801af8c:	fb02 f303 	mul.w	r3, r2, r3
 801af90:	ee09 3a90 	vmov	s19, r3
 801af94:	eef8 9ae9 	vcvt.f32.s32	s19, s19
 801af98:	ee37 7a69 	vsub.f32	s14, s14, s19
 801af9c:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 801afa0:	ee17 3a10 	vmov	r3, s14
 801afa4:	f88d 301d 	strb.w	r3, [sp, #29]

	//	TEMP IN		//
	temp = f_tempIn * 100;
	data[cnt++] = (uint8_t)f_tempIn;
 801afa8:	eebc 7ac9 	vcvt.u32.f32	s14, s18
 801afac:	ee17 3a10 	vmov	r3, s14
 801afb0:	f88d 301e 	strb.w	r3, [sp, #30]
	temp = f_tempIn * 100;
 801afb4:	ee29 7a27 	vmul.f32	s14, s18, s15
	data[cnt++] = temp - (int)f_tempIn * 100;
 801afb8:	eebd 9ac9 	vcvt.s32.f32	s18, s18
 801afbc:	ee19 3a10 	vmov	r3, s18
 801afc0:	fb02 f303 	mul.w	r3, r2, r3
 801afc4:	ee09 3a10 	vmov	s18, r3
 801afc8:	eeb8 9ac9 	vcvt.f32.s32	s18, s18
 801afcc:	ee37 7a49 	vsub.f32	s14, s14, s18
 801afd0:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 801afd4:	ee17 3a10 	vmov	r3, s14
 801afd8:	f88d 301f 	strb.w	r3, [sp, #31]

	//	TEMP IR		//
	temp = f_tempIR * 100;
	data[cnt++] = (uint8_t)f_tempIR;
 801afdc:	eebc 7ae8 	vcvt.u32.f32	s14, s17
 801afe0:	ee17 3a10 	vmov	r3, s14
 801afe4:	f88d 3020 	strb.w	r3, [sp, #32]
	temp = f_tempIR * 100;
 801afe8:	ee28 7aa7 	vmul.f32	s14, s17, s15
	data[cnt++] = temp - (int)f_tempIR * 100;
 801afec:	eefd 8ae8 	vcvt.s32.f32	s17, s17
 801aff0:	ee18 3a90 	vmov	r3, s17
 801aff4:	fb02 f303 	mul.w	r3, r2, r3
 801aff8:	ee08 3a90 	vmov	s17, r3
 801affc:	eef8 8ae8 	vcvt.f32.s32	s17, s17
 801b000:	ee37 7a68 	vsub.f32	s14, s14, s17
 801b004:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 801b008:	ee17 3a10 	vmov	r3, s14
 801b00c:	f88d 3021 	strb.w	r3, [sp, #33]	@ 0x21

	//	TOF1	//
	data[cnt++] = u16_tof1 >> 8;
 801b010:	ea4f 2318 	mov.w	r3, r8, lsr #8
 801b014:	f88d 3022 	strb.w	r3, [sp, #34]	@ 0x22
	data[cnt++] = u16_tof1;
 801b018:	f88d 8023 	strb.w	r8, [sp, #35]	@ 0x23

	//	TOF2	//
	data[cnt++] = u16_tof2 >> 8;
 801b01c:	0a3b      	lsrs	r3, r7, #8
 801b01e:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
	data[cnt++] = u16_tof2;
 801b022:	f88d 7025 	strb.w	r7, [sp, #37]	@ 0x25

	//	BAT		//
	temp = f_bat * 100;
	data[cnt++] = (uint8_t)f_bat;
 801b026:	eebc 7ac8 	vcvt.u32.f32	s14, s16
 801b02a:	ee17 3a10 	vmov	r3, s14
 801b02e:	f88d 3026 	strb.w	r3, [sp, #38]	@ 0x26
	temp = f_bat * 100;
 801b032:	ee68 7a27 	vmul.f32	s15, s16, s15
	data[cnt++] = temp - (int)f_bat * 100;
 801b036:	eebd 8ac8 	vcvt.s32.f32	s16, s16
 801b03a:	ee18 3a10 	vmov	r3, s16
 801b03e:	fb02 f303 	mul.w	r3, r2, r3
 801b042:	ee08 3a10 	vmov	s16, r3
 801b046:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
 801b04a:	ee77 7ac8 	vsub.f32	s15, s15, s16
 801b04e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801b052:	ee17 3a90 	vmov	r3, s15
 801b056:	f88d 3027 	strb.w	r3, [sp, #39]	@ 0x27

	//	IMU EVT	//
	data[cnt++] = u8_imu_left_evt;
 801b05a:	f89d 3078 	ldrb.w	r3, [sp, #120]	@ 0x78
 801b05e:	f88d 3028 	strb.w	r3, [sp, #40]	@ 0x28
	data[cnt++] = u8_imu_right_evt;
 801b062:	f89d 307c 	ldrb.w	r3, [sp, #124]	@ 0x7c
 801b066:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29

	v_ESP_Transmit(ESP_DIR_REQ, ESP_CMD_STAT, data, cnt);
 801b06a:	232a      	movs	r3, #42	@ 0x2a
 801b06c:	466a      	mov	r2, sp
 801b06e:	2170      	movs	r1, #112	@ 0x70
 801b070:	2020      	movs	r0, #32
 801b072:	f7ff fbbc 	bl	801a7ee <v_ESP_Transmit>

	if(i_toutAct == 0){
 801b076:	4b09      	ldr	r3, [pc, #36]	@ (801b09c <v_ESP_Send_Sensing+0x228>)
 801b078:	681b      	ldr	r3, [r3, #0]
 801b07a:	b123      	cbz	r3, 801b086 <v_ESP_Send_Sensing+0x212>
		i_toutAct = 1;
		u32_toutRef = u32_Tim_1msGet();
	}
}
 801b07c:	b011      	add	sp, #68	@ 0x44
 801b07e:	ecbd 8b04 	vpop	{d8-d9}
 801b082:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		i_toutAct = 1;
 801b086:	4b05      	ldr	r3, [pc, #20]	@ (801b09c <v_ESP_Send_Sensing+0x228>)
 801b088:	2201      	movs	r2, #1
 801b08a:	601a      	str	r2, [r3, #0]
		u32_toutRef = u32_Tim_1msGet();
 801b08c:	f7fe ff60 	bl	8019f50 <u32_Tim_1msGet>
 801b090:	4b03      	ldr	r3, [pc, #12]	@ (801b0a0 <v_ESP_Send_Sensing+0x22c>)
 801b092:	6018      	str	r0, [r3, #0]
}
 801b094:	e7f2      	b.n	801b07c <v_ESP_Send_Sensing+0x208>
 801b096:	bf00      	nop
 801b098:	42c80000 	.word	0x42c80000
 801b09c:	2400d144 	.word	0x2400d144
 801b0a0:	2400d148 	.word	0x2400d148

0801b0a4 <v_ESP_Tout_Handler>:
/*
 * brief	: ESP <-> STM uart timeout handler
 * date
 * - create	: 25.08.26
 */
void v_ESP_Tout_Handler(){
 801b0a4:	b508      	push	{r3, lr}
	if(i_toutAct && _b_Tim_Is_OVR(u32_Tim_1msGet(), u32_toutRef, 1000)){
 801b0a6:	4b0c      	ldr	r3, [pc, #48]	@ (801b0d8 <v_ESP_Tout_Handler+0x34>)
 801b0a8:	681b      	ldr	r3, [r3, #0]
 801b0aa:	b903      	cbnz	r3, 801b0ae <v_ESP_Tout_Handler+0xa>
		i_toutAct = 0;
		v_Mode_Set_Error(modeERR_ESP_COMM);
		v_Mode_SetNext(modeERROR);
	}
}
 801b0ac:	bd08      	pop	{r3, pc}
	if(i_toutAct && _b_Tim_Is_OVR(u32_Tim_1msGet(), u32_toutRef, 1000)){
 801b0ae:	f7fe ff4f 	bl	8019f50 <u32_Tim_1msGet>
 801b0b2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801b0b6:	4b09      	ldr	r3, [pc, #36]	@ (801b0dc <v_ESP_Tout_Handler+0x38>)
 801b0b8:	6819      	ldr	r1, [r3, #0]
 801b0ba:	f002 fb35 	bl	801d728 <_b_Tim_Is_OVR>
 801b0be:	2800      	cmp	r0, #0
 801b0c0:	d0f4      	beq.n	801b0ac <v_ESP_Tout_Handler+0x8>
		i_toutAct = 0;
 801b0c2:	4b05      	ldr	r3, [pc, #20]	@ (801b0d8 <v_ESP_Tout_Handler+0x34>)
 801b0c4:	2200      	movs	r2, #0
 801b0c6:	601a      	str	r2, [r3, #0]
		v_Mode_Set_Error(modeERR_ESP_COMM);
 801b0c8:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 801b0cc:	f000 faf4 	bl	801b6b8 <v_Mode_Set_Error>
		v_Mode_SetNext(modeERROR);
 801b0d0:	2008      	movs	r0, #8
 801b0d2:	f000 fad9 	bl	801b688 <v_Mode_SetNext>
}
 801b0d6:	e7e9      	b.n	801b0ac <v_ESP_Tout_Handler+0x8>
 801b0d8:	2400d144 	.word	0x2400d144
 801b0dc:	2400d148 	.word	0x2400d148

0801b0e0 <v_ESP_Send_Error>:



void v_ESP_Send_Error(uint16_t u16_error){
 801b0e0:	b500      	push	{lr}
 801b0e2:	b083      	sub	sp, #12
	uint8_t error[4];
	error[0] = u16_error >> 8;
 801b0e4:	0a03      	lsrs	r3, r0, #8
 801b0e6:	f88d 3004 	strb.w	r3, [sp, #4]
	error[1] = u16_error;	//fixed ->
 801b0ea:	f88d 0005 	strb.w	r0, [sp, #5]
	v_ESP_Transmit(ESP_DIR_REQ, ESP_CMD_ERR, error, 2);
 801b0ee:	2302      	movs	r3, #2
 801b0f0:	aa01      	add	r2, sp, #4
 801b0f2:	2190      	movs	r1, #144	@ 0x90
 801b0f4:	2020      	movs	r0, #32
 801b0f6:	f7ff fb7a 	bl	801a7ee <v_ESP_Transmit>
}
 801b0fa:	b003      	add	sp, #12
 801b0fc:	f85d fb04 	ldr.w	pc, [sp], #4

0801b100 <v_Key_ForceToggle_Handler>:
	v_Key_ForceToggle_Handler();
	v_Key_Power_Handler();
}


void v_Key_ForceToggle_Handler(){
 801b100:	b510      	push	{r4, lr}
		.u32_val_pressed = 10,
		.u32_val_released = 5,
		.u32_tick = u32_Tim_1msGet,
	};
	static _x_keyACT_t act;
	if(_b_Key_Get_Act(&act, _e_Key_Get(&time, !CHK_BIT(DI_CTRL_SW2_GPIO_Port->IDR, DI_CTRL_SW2_Pin)))){
 801b102:	4b19      	ldr	r3, [pc, #100]	@ (801b168 <v_Key_ForceToggle_Handler+0x68>)
 801b104:	6919      	ldr	r1, [r3, #16]
 801b106:	f481 4100 	eor.w	r1, r1, #32768	@ 0x8000
 801b10a:	f3c1 31c0 	ubfx	r1, r1, #15, #1
 801b10e:	4817      	ldr	r0, [pc, #92]	@ (801b16c <v_Key_ForceToggle_Handler+0x6c>)
 801b110:	f002 f9a2 	bl	801d458 <_e_Key_Get>
 801b114:	4601      	mov	r1, r0
 801b116:	4816      	ldr	r0, [pc, #88]	@ (801b170 <v_Key_ForceToggle_Handler+0x70>)
 801b118:	f002 f9cd 	bl	801d4b6 <_b_Key_Get_Act>
 801b11c:	b1e0      	cbz	r0, 801b158 <v_Key_ForceToggle_Handler+0x58>
		if(act.reg.bit.b1_upd){
 801b11e:	4b14      	ldr	r3, [pc, #80]	@ (801b170 <v_Key_ForceToggle_Handler+0x70>)
 801b120:	781b      	ldrb	r3, [r3, #0]
 801b122:	f013 0f08 	tst.w	r3, #8
 801b126:	d017      	beq.n	801b158 <v_Key_ForceToggle_Handler+0x58>
			if(act.reg.bit.b1_short){
 801b128:	f013 0f02 	tst.w	r3, #2
 801b12c:	d015      	beq.n	801b15a <v_Key_ForceToggle_Handler+0x5a>
				HAL_GPIO_WritePin(DO_EXT_IO2_GPIO_Port, DO_EXT_IO2_Pin, GPIO_PIN_RESET);
 801b12e:	2200      	movs	r2, #0
 801b130:	2102      	movs	r1, #2
 801b132:	480d      	ldr	r0, [pc, #52]	@ (801b168 <v_Key_ForceToggle_Handler+0x68>)
 801b134:	f7ec f8ac 	bl	8007290 <HAL_GPIO_WritePin>
				e_modeID_t id = e_Mode_Get_CurrID();
 801b138:	f000 fab8 	bl	801b6ac <e_Mode_Get_CurrID>
 801b13c:	4604      	mov	r4, r0
				v_Mode_Enable_ToggleSW();
 801b13e:	f000 fb43 	bl	801b7c8 <v_Mode_Enable_ToggleSW>
				if(id == modeFORCE_UP || id == modeFORCE_ON){
 801b142:	3c03      	subs	r4, #3
 801b144:	b2e4      	uxtb	r4, r4
 801b146:	2c01      	cmp	r4, #1
					v_Mode_SetNext(modeFORCE_DOWN);
 801b148:	bf94      	ite	ls
 801b14a:	2005      	movls	r0, #5
				}
				else{
					v_Mode_SetNext(modeFORCE_UP);
 801b14c:	2003      	movhi	r0, #3
 801b14e:	f000 fa9b 	bl	801b688 <v_Mode_SetNext>
				}
			}
			else{
				HAL_GPIO_WritePin(DO_EXT_IO2_GPIO_Port, DO_EXT_IO2_Pin, GPIO_PIN_SET);
			}
			act.reg.u8 = 0;
 801b152:	4b07      	ldr	r3, [pc, #28]	@ (801b170 <v_Key_ForceToggle_Handler+0x70>)
 801b154:	2200      	movs	r2, #0
 801b156:	701a      	strb	r2, [r3, #0]
		}
	}
}
 801b158:	bd10      	pop	{r4, pc}
				HAL_GPIO_WritePin(DO_EXT_IO2_GPIO_Port, DO_EXT_IO2_Pin, GPIO_PIN_SET);
 801b15a:	2201      	movs	r2, #1
 801b15c:	2102      	movs	r1, #2
 801b15e:	4802      	ldr	r0, [pc, #8]	@ (801b168 <v_Key_ForceToggle_Handler+0x68>)
 801b160:	f7ec f896 	bl	8007290 <HAL_GPIO_WritePin>
 801b164:	e7f5      	b.n	801b152 <v_Key_ForceToggle_Handler+0x52>
 801b166:	bf00      	nop
 801b168:	58020c00 	.word	0x58020c00
 801b16c:	240001cc 	.word	0x240001cc
 801b170:	2400d1d4 	.word	0x2400d1d4

0801b174 <v_Key_BlowFan_Handler>:


void v_Key_BlowFan_Handler(){
 801b174:	b510      	push	{r4, lr}
		.u32_val_pressed = 10,
		.u32_val_released = 5,
		.u32_tick = u32_Tim_1msGet,
	};
	static _x_keyACT_t act;
	if(_b_Key_Get_Act(&act, _e_Key_Get(&time, !CHK_BIT(DI_CTRL_SW1_GPIO_Port->IDR, DI_CTRL_SW1_Pin)))){
 801b176:	4b19      	ldr	r3, [pc, #100]	@ (801b1dc <v_Key_BlowFan_Handler+0x68>)
 801b178:	6919      	ldr	r1, [r3, #16]
 801b17a:	f481 7100 	eor.w	r1, r1, #512	@ 0x200
 801b17e:	f3c1 2140 	ubfx	r1, r1, #9, #1
 801b182:	4817      	ldr	r0, [pc, #92]	@ (801b1e0 <v_Key_BlowFan_Handler+0x6c>)
 801b184:	f002 f968 	bl	801d458 <_e_Key_Get>
 801b188:	4601      	mov	r1, r0
 801b18a:	4816      	ldr	r0, [pc, #88]	@ (801b1e4 <v_Key_BlowFan_Handler+0x70>)
 801b18c:	f002 f993 	bl	801d4b6 <_b_Key_Get_Act>
 801b190:	b1d0      	cbz	r0, 801b1c8 <v_Key_BlowFan_Handler+0x54>
		if(act.reg.bit.b1_upd){
 801b192:	4b14      	ldr	r3, [pc, #80]	@ (801b1e4 <v_Key_BlowFan_Handler+0x70>)
 801b194:	781b      	ldrb	r3, [r3, #0]
 801b196:	f013 0f08 	tst.w	r3, #8
 801b19a:	d015      	beq.n	801b1c8 <v_Key_BlowFan_Handler+0x54>
			if(act.reg.bit.b1_short){
 801b19c:	f013 0f02 	tst.w	r3, #2
 801b1a0:	d015      	beq.n	801b1ce <v_Key_BlowFan_Handler+0x5a>
				HAL_GPIO_WritePin(DO_EXT_IO1_GPIO_Port, DO_EXT_IO1_Pin, GPIO_PIN_RESET);
 801b1a2:	2200      	movs	r2, #0
 801b1a4:	2101      	movs	r1, #1
 801b1a6:	4810      	ldr	r0, [pc, #64]	@ (801b1e8 <v_Key_BlowFan_Handler+0x74>)
 801b1a8:	f7ec f872 	bl	8007290 <HAL_GPIO_WritePin>

				uint16_t now = u16_Mode_Get_BlowFan_Now();
 801b1ac:	f000 fbaa 	bl	801b904 <u16_Mode_Get_BlowFan_Now>
 801b1b0:	4604      	mov	r4, r0
				uint16_t max = u16_Mode_Get_BlowFan_Max();
 801b1b2:	f000 fba1 	bl	801b8f8 <u16_Mode_Get_BlowFan_Max>

				if(now < max)	{now++;}
 801b1b6:	4284      	cmp	r4, r0
 801b1b8:	d207      	bcs.n	801b1ca <v_Key_BlowFan_Handler+0x56>
 801b1ba:	1c60      	adds	r0, r4, #1
 801b1bc:	b280      	uxth	r0, r0
				else			{now = 0;}
				v_Mode_Set_BlowFan_Now(now);
 801b1be:	f000 fba7 	bl	801b910 <v_Mode_Set_BlowFan_Now>
			}
			else{
				HAL_GPIO_WritePin(DO_EXT_IO1_GPIO_Port, DO_EXT_IO1_Pin, GPIO_PIN_SET);
			}
			act.reg.u8 = 0;
 801b1c2:	4b08      	ldr	r3, [pc, #32]	@ (801b1e4 <v_Key_BlowFan_Handler+0x70>)
 801b1c4:	2200      	movs	r2, #0
 801b1c6:	701a      	strb	r2, [r3, #0]
		}
	}
}
 801b1c8:	bd10      	pop	{r4, pc}
				else			{now = 0;}
 801b1ca:	2000      	movs	r0, #0
 801b1cc:	e7f7      	b.n	801b1be <v_Key_BlowFan_Handler+0x4a>
				HAL_GPIO_WritePin(DO_EXT_IO1_GPIO_Port, DO_EXT_IO1_Pin, GPIO_PIN_SET);
 801b1ce:	2201      	movs	r2, #1
 801b1d0:	4611      	mov	r1, r2
 801b1d2:	4805      	ldr	r0, [pc, #20]	@ (801b1e8 <v_Key_BlowFan_Handler+0x74>)
 801b1d4:	f7ec f85c 	bl	8007290 <HAL_GPIO_WritePin>
 801b1d8:	e7f3      	b.n	801b1c2 <v_Key_BlowFan_Handler+0x4e>
 801b1da:	bf00      	nop
 801b1dc:	58021000 	.word	0x58021000
 801b1e0:	240001b4 	.word	0x240001b4
 801b1e4:	2400d1d0 	.word	0x2400d1d0
 801b1e8:	58020c00 	.word	0x58020c00

0801b1ec <v_Key_Power_Init>:
uint32_t u32_bkup_cnt;
uint32_t u32_long_key;
static _x_keyACT_t x_keyPWR;
static _e_keyREAD_t e_keyReadPWR;
void v_Key_Power_Init(){
	memset(&x_keyPWR, 0, sizeof(_x_keyACT_t));
 801b1ec:	4b01      	ldr	r3, [pc, #4]	@ (801b1f4 <v_Key_Power_Init+0x8>)
 801b1ee:	2200      	movs	r2, #0
 801b1f0:	801a      	strh	r2, [r3, #0]
}
 801b1f2:	4770      	bx	lr
 801b1f4:	2400d1e0 	.word	0x2400d1e0

0801b1f8 <e_Key_Read_PWR>:

_e_keyREAD_t e_Key_Read_PWR(){
	return e_keyReadPWR;
}
 801b1f8:	4b01      	ldr	r3, [pc, #4]	@ (801b200 <e_Key_Read_PWR+0x8>)
 801b1fa:	7818      	ldrb	r0, [r3, #0]
 801b1fc:	4770      	bx	lr
 801b1fe:	bf00      	nop
 801b200:	2400d1dc 	.word	0x2400d1dc

0801b204 <v_Key_Power_Handler>:

void v_Key_Power_Handler(){
 801b204:	b508      	push	{r3, lr}
		.u32_val_released = 10,
		.u32_val_long_pressed = 1500,
		.u32_tick = u32_Tim_1msGet,
	};
	_x_keyACT_t* p_act = &x_keyPWR;
	e_keyReadPWR = _e_Key_Get_Long(&time, !CHK_BIT(EXTI14_PWR_GPIO_Port->IDR, EXTI14_PWR_Pin));
 801b206:	4b1f      	ldr	r3, [pc, #124]	@ (801b284 <v_Key_Power_Handler+0x80>)
 801b208:	6919      	ldr	r1, [r3, #16]
 801b20a:	f481 4180 	eor.w	r1, r1, #16384	@ 0x4000
 801b20e:	f3c1 3180 	ubfx	r1, r1, #14, #1
 801b212:	481d      	ldr	r0, [pc, #116]	@ (801b288 <v_Key_Power_Handler+0x84>)
 801b214:	f002 f93f 	bl	801d496 <_e_Key_Get_Long>
 801b218:	4601      	mov	r1, r0
 801b21a:	4b1c      	ldr	r3, [pc, #112]	@ (801b28c <v_Key_Power_Handler+0x88>)
 801b21c:	7018      	strb	r0, [r3, #0]
	if(_b_Key_Get_Act(p_act, e_keyReadPWR)){
 801b21e:	481c      	ldr	r0, [pc, #112]	@ (801b290 <v_Key_Power_Handler+0x8c>)
 801b220:	f002 f949 	bl	801d4b6 <_b_Key_Get_Act>
 801b224:	b120      	cbz	r0, 801b230 <v_Key_Power_Handler+0x2c>
		if(p_act->reg.bit.b1_upd){
 801b226:	4b1a      	ldr	r3, [pc, #104]	@ (801b290 <v_Key_Power_Handler+0x8c>)
 801b228:	781b      	ldrb	r3, [r3, #0]
 801b22a:	f013 0f08 	tst.w	r3, #8
 801b22e:	d100      	bne.n	801b232 <v_Key_Power_Handler+0x2e>
					HAL_GPIO_WritePin(DO_EXT_IO3_GPIO_Port, DO_EXT_IO3_Pin, GPIO_PIN_RESET);
				}
			}
		}
	}
}
 801b230:	bd08      	pop	{r3, pc}
			e_modeID_t id = e_Mode_Get_CurrID();
 801b232:	f000 fa3b 	bl	801b6ac <e_Mode_Get_CurrID>
			if(p_act->reg.bit.b1_rst){
 801b236:	4b16      	ldr	r3, [pc, #88]	@ (801b290 <v_Key_Power_Handler+0x8c>)
 801b238:	781b      	ldrb	r3, [r3, #0]
 801b23a:	f013 0f01 	tst.w	r3, #1
 801b23e:	d010      	beq.n	801b262 <v_Key_Power_Handler+0x5e>
					if(id == modeOFF){
 801b240:	f013 0f04 	tst.w	r3, #4
 801b244:	d101      	bne.n	801b24a <v_Key_Power_Handler+0x46>
 801b246:	2807      	cmp	r0, #7
 801b248:	d008      	beq.n	801b25c <v_Key_Power_Handler+0x58>
				p_act->reg.u8 = 0;
 801b24a:	4b11      	ldr	r3, [pc, #68]	@ (801b290 <v_Key_Power_Handler+0x8c>)
 801b24c:	2200      	movs	r2, #0
 801b24e:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(DO_EXT_IO3_GPIO_Port, DO_EXT_IO3_Pin, GPIO_PIN_SET);
 801b250:	2201      	movs	r2, #1
 801b252:	2104      	movs	r1, #4
 801b254:	480b      	ldr	r0, [pc, #44]	@ (801b284 <v_Key_Power_Handler+0x80>)
 801b256:	f7ec f81b 	bl	8007290 <HAL_GPIO_WritePin>
 801b25a:	e7e9      	b.n	801b230 <v_Key_Power_Handler+0x2c>
						v_Mode_SetNext(modeOFF);
 801b25c:	f000 fa14 	bl	801b688 <v_Mode_SetNext>
 801b260:	e7f3      	b.n	801b24a <v_Key_Power_Handler+0x46>
				if(p_act->reg.bit.b1_long){
 801b262:	f013 0f04 	tst.w	r3, #4
 801b266:	d0e3      	beq.n	801b230 <v_Key_Power_Handler+0x2c>
					if(id > modeBOOTING){
 801b268:	b128      	cbz	r0, 801b276 <v_Key_Power_Handler+0x72>
						if(id != modeOFF){
 801b26a:	2807      	cmp	r0, #7
							v_Mode_SetNext(modeOFF);
 801b26c:	bf14      	ite	ne
 801b26e:	2007      	movne	r0, #7
							v_Mode_SetNext(modeWAKE_UP);
 801b270:	200a      	moveq	r0, #10
 801b272:	f000 fa09 	bl	801b688 <v_Mode_SetNext>
					HAL_GPIO_WritePin(DO_EXT_IO3_GPIO_Port, DO_EXT_IO3_Pin, GPIO_PIN_RESET);
 801b276:	2200      	movs	r2, #0
 801b278:	2104      	movs	r1, #4
 801b27a:	4802      	ldr	r0, [pc, #8]	@ (801b284 <v_Key_Power_Handler+0x80>)
 801b27c:	f7ec f808 	bl	8007290 <HAL_GPIO_WritePin>
}
 801b280:	e7d6      	b.n	801b230 <v_Key_Power_Handler+0x2c>
 801b282:	bf00      	nop
 801b284:	58020c00 	.word	0x58020c00
 801b288:	2400019c 	.word	0x2400019c
 801b28c:	2400d1dc 	.word	0x2400d1dc
 801b290:	2400d1e0 	.word	0x2400d1e0

0801b294 <v_Key_Handler>:
void v_Key_Handler(){
 801b294:	b508      	push	{r3, lr}
	v_Key_BlowFan_Handler();
 801b296:	f7ff ff6d 	bl	801b174 <v_Key_BlowFan_Handler>
	v_Key_ForceToggle_Handler();
 801b29a:	f7ff ff31 	bl	801b100 <v_Key_ForceToggle_Handler>
	v_Key_Power_Handler();
 801b29e:	f7ff ffb1 	bl	801b204 <v_Key_Power_Handler>
}
 801b2a2:	bd08      	pop	{r3, pc}

0801b2a4 <HAL_GPIO_EXTI_Callback>:

uint32_t u32_exti_cnt;


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
	if(GPIO_Pin == EXTI14_PWR_Pin){
 801b2a4:	f5b0 4f80 	cmp.w	r0, #16384	@ 0x4000
 801b2a8:	d000      	beq.n	801b2ac <HAL_GPIO_EXTI_Callback+0x8>
		u32_exti_cnt++;
	}
}
 801b2aa:	4770      	bx	lr
		u32_exti_cnt++;
 801b2ac:	4a02      	ldr	r2, [pc, #8]	@ (801b2b8 <HAL_GPIO_EXTI_Callback+0x14>)
 801b2ae:	6813      	ldr	r3, [r2, #0]
 801b2b0:	3301      	adds	r3, #1
 801b2b2:	6013      	str	r3, [r2, #0]
}
 801b2b4:	e7f9      	b.n	801b2aa <HAL_GPIO_EXTI_Callback+0x6>
 801b2b6:	bf00      	nop
 801b2b8:	2400d1d8 	.word	0x2400d1d8

0801b2bc <i_Mode_Is_TempHeater_Over>:


/////////////////////////////////
//	HEATER - Feedback
/////////////////////////////////
static int i_Mode_Is_TempHeater_Over(int* pi_renew, float f_temp_lmt){
 801b2bc:	b510      	push	{r4, lr}
 801b2be:	ed2d 8b02 	vpush	{d8}
 801b2c2:	4604      	mov	r4, r0
 801b2c4:	eeb0 8a40 	vmov.f32	s16, s0
	static int over;
	float temp = f_IR_Temp_Get();
 801b2c8:	f7fb fb26 	bl	8016918 <f_IR_Temp_Get>
	float offset;
	if(*pi_renew)	{offset = 0.0;}
 801b2cc:	6823      	ldr	r3, [r4, #0]
 801b2ce:	2b00      	cmp	r3, #0
 801b2d0:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 801b2d4:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 801b314 <i_Mode_Is_TempHeater_Over+0x58>
 801b2d8:	fe47 7a87 	vseleq.f32	s15, s15, s14
	else			{offset = 1.5;}

	if(temp >= f_temp_lmt){	//52.0 + 1.5
 801b2dc:	eeb4 0ac8 	vcmpe.f32	s0, s16
 801b2e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b2e4:	db09      	blt.n	801b2fa <i_Mode_Is_TempHeater_Over+0x3e>
		over = 1;
 801b2e6:	4b0c      	ldr	r3, [pc, #48]	@ (801b318 <i_Mode_Is_TempHeater_Over+0x5c>)
 801b2e8:	2201      	movs	r2, #1
 801b2ea:	601a      	str	r2, [r3, #0]
		*pi_renew = 0;
 801b2ec:	2300      	movs	r3, #0
 801b2ee:	6023      	str	r3, [r4, #0]
	}
	else{
		over = 0;
	}
	return over;
}
 801b2f0:	4b09      	ldr	r3, [pc, #36]	@ (801b318 <i_Mode_Is_TempHeater_Over+0x5c>)
 801b2f2:	6818      	ldr	r0, [r3, #0]
 801b2f4:	ecbd 8b02 	vpop	{d8}
 801b2f8:	bd10      	pop	{r4, pc}
	else if(temp < f_temp_lmt - offset){
 801b2fa:	ee38 8a67 	vsub.f32	s16, s16, s15
 801b2fe:	eeb4 8ac0 	vcmpe.f32	s16, s0
 801b302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		over = -1;
 801b306:	4b04      	ldr	r3, [pc, #16]	@ (801b318 <i_Mode_Is_TempHeater_Over+0x5c>)
 801b308:	bfcc      	ite	gt
 801b30a:	f04f 32ff 	movgt.w	r2, #4294967295
		over = 0;
 801b30e:	2200      	movle	r2, #0
 801b310:	601a      	str	r2, [r3, #0]
 801b312:	e7ed      	b.n	801b2f0 <i_Mode_Is_TempHeater_Over+0x34>
 801b314:	00000000 	.word	0x00000000
 801b318:	2400d268 	.word	0x2400d268

0801b31c <i_Mode_Is_TempHeater_Under>:

static int i_Mode_Is_TempHeater_Under(int* pi_renew, float f_temp_lmt){
 801b31c:	b510      	push	{r4, lr}
 801b31e:	ed2d 8b02 	vpush	{d8}
 801b322:	4604      	mov	r4, r0
 801b324:	eeb0 8a40 	vmov.f32	s16, s0
	static int over;
	float temp = f_IR_Temp_Get();
 801b328:	f7fb faf6 	bl	8016918 <f_IR_Temp_Get>
	float offset;
	if(*pi_renew)	{offset = 0.0;}
 801b32c:	6823      	ldr	r3, [r4, #0]
 801b32e:	2b00      	cmp	r3, #0
 801b330:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 801b334:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 801b374 <i_Mode_Is_TempHeater_Under+0x58>
 801b338:	fe47 7a87 	vseleq.f32	s15, s15, s14
	else			{offset = 1.5;}

	if(temp <= f_temp_lmt){
 801b33c:	eeb4 0ac8 	vcmpe.f32	s0, s16
 801b340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b344:	d809      	bhi.n	801b35a <i_Mode_Is_TempHeater_Under+0x3e>
		over = 1;
 801b346:	4b0c      	ldr	r3, [pc, #48]	@ (801b378 <i_Mode_Is_TempHeater_Under+0x5c>)
 801b348:	2201      	movs	r2, #1
 801b34a:	601a      	str	r2, [r3, #0]
		*pi_renew = 0;
 801b34c:	2300      	movs	r3, #0
 801b34e:	6023      	str	r3, [r4, #0]
	}
	else{
		over = 0;
	}
	return over;
}
 801b350:	4b09      	ldr	r3, [pc, #36]	@ (801b378 <i_Mode_Is_TempHeater_Under+0x5c>)
 801b352:	6818      	ldr	r0, [r3, #0]
 801b354:	ecbd 8b02 	vpop	{d8}
 801b358:	bd10      	pop	{r4, pc}
	else if(temp > f_temp_lmt + offset){
 801b35a:	ee77 7a88 	vadd.f32	s15, s15, s16
 801b35e:	eef4 7ac0 	vcmpe.f32	s15, s0
 801b362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		over = -1;
 801b366:	4b04      	ldr	r3, [pc, #16]	@ (801b378 <i_Mode_Is_TempHeater_Under+0x5c>)
 801b368:	bf4c      	ite	mi
 801b36a:	f04f 32ff 	movmi.w	r2, #4294967295
		over = 0;
 801b36e:	2200      	movpl	r2, #0
 801b370:	601a      	str	r2, [r3, #0]
 801b372:	e7ed      	b.n	801b350 <i_Mode_Is_TempHeater_Under+0x34>
 801b374:	00000000 	.word	0x00000000
 801b378:	2400d234 	.word	0x2400d234

0801b37c <v_Mode_Heater_Off>:
static void v_Mode_Heater_Off(){
 801b37c:	b508      	push	{r3, lr}
	v_TIM2_Ch1_Out(0);
 801b37e:	2000      	movs	r0, #0
 801b380:	f7fe fe50 	bl	801a024 <v_TIM2_Ch1_Out>
	PIDController_Init(&x_currPID);
 801b384:	4809      	ldr	r0, [pc, #36]	@ (801b3ac <v_Mode_Heater_Off+0x30>)
 801b386:	f002 f8a6 	bl	801d4d6 <PIDController_Init>
	pidPWM = 0;
 801b38a:	4b09      	ldr	r3, [pc, #36]	@ (801b3b0 <v_Mode_Heater_Off+0x34>)
 801b38c:	2200      	movs	r2, #0
 801b38e:	801a      	strh	r2, [r3, #0]
	if(_b_Tim_Is_OVR(u32_Tim_1msGet(), u32_heater_toutRef, 1000)){
 801b390:	f7fe fdde 	bl	8019f50 <u32_Tim_1msGet>
 801b394:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801b398:	4b06      	ldr	r3, [pc, #24]	@ (801b3b4 <v_Mode_Heater_Off+0x38>)
 801b39a:	6819      	ldr	r1, [r3, #0]
 801b39c:	f002 f9c4 	bl	801d728 <_b_Tim_Is_OVR>
 801b3a0:	b110      	cbz	r0, 801b3a8 <v_Mode_Heater_Off+0x2c>
		i_heater_on = 0;
 801b3a2:	4b05      	ldr	r3, [pc, #20]	@ (801b3b8 <v_Mode_Heater_Off+0x3c>)
 801b3a4:	2200      	movs	r2, #0
 801b3a6:	601a      	str	r2, [r3, #0]
}
 801b3a8:	bd08      	pop	{r3, pc}
 801b3aa:	bf00      	nop
 801b3ac:	2400d2dc 	.word	0x2400d2dc
 801b3b0:	2400d2d4 	.word	0x2400d2d4
 801b3b4:	2400d2cc 	.word	0x2400d2cc
 801b3b8:	2400d2d8 	.word	0x2400d2d8

0801b3bc <f_Mode_Heater_PID_Handler>:
static float f_Mode_Heater_PID_Handler(float f_tempTarget){
 801b3bc:	b508      	push	{r3, lr}
 801b3be:	ed2d 8b02 	vpush	{d8}
 801b3c2:	eef0 8a40 	vmov.f32	s17, s0
	float temp = f_IR_Temp_Get();
 801b3c6:	f7fb faa7 	bl	8016918 <f_IR_Temp_Get>
 801b3ca:	eeb0 8a40 	vmov.f32	s16, s0
	return i_heater_suspend;
 801b3ce:	4b17      	ldr	r3, [pc, #92]	@ (801b42c <f_Mode_Heater_PID_Handler+0x70>)
	if(i_Mode_Is_Heater_Suspend()){
 801b3d0:	681b      	ldr	r3, [r3, #0]
 801b3d2:	b133      	cbz	r3, 801b3e2 <f_Mode_Heater_PID_Handler+0x26>
		v_Mode_Heater_Off();
 801b3d4:	f7ff ffd2 	bl	801b37c <v_Mode_Heater_Off>
}
 801b3d8:	eeb0 0a48 	vmov.f32	s0, s16
 801b3dc:	ecbd 8b02 	vpop	{d8}
 801b3e0:	bd08      	pop	{r3, pc}
		i_heater_on = 1;
 801b3e2:	4b13      	ldr	r3, [pc, #76]	@ (801b430 <f_Mode_Heater_PID_Handler+0x74>)
 801b3e4:	2201      	movs	r2, #1
 801b3e6:	601a      	str	r2, [r3, #0]
		u32_heater_toutRef = u32_Tim_1msGet();
 801b3e8:	f7fe fdb2 	bl	8019f50 <u32_Tim_1msGet>
 801b3ec:	4b11      	ldr	r3, [pc, #68]	@ (801b434 <f_Mode_Heater_PID_Handler+0x78>)
 801b3ee:	6018      	str	r0, [r3, #0]
		if(_b_Tim_Is_OVR(u32_Tim_1msGet(), timRef, 100)){
 801b3f0:	f7fe fdae 	bl	8019f50 <u32_Tim_1msGet>
 801b3f4:	2264      	movs	r2, #100	@ 0x64
 801b3f6:	4b10      	ldr	r3, [pc, #64]	@ (801b438 <f_Mode_Heater_PID_Handler+0x7c>)
 801b3f8:	6819      	ldr	r1, [r3, #0]
 801b3fa:	f002 f995 	bl	801d728 <_b_Tim_Is_OVR>
 801b3fe:	2800      	cmp	r0, #0
 801b400:	d0ea      	beq.n	801b3d8 <f_Mode_Heater_PID_Handler+0x1c>
			timRef = u32_Tim_1msGet();
 801b402:	f7fe fda5 	bl	8019f50 <u32_Tim_1msGet>
 801b406:	4b0c      	ldr	r3, [pc, #48]	@ (801b438 <f_Mode_Heater_PID_Handler+0x7c>)
 801b408:	6018      	str	r0, [r3, #0]
			output = PIDController_Update(&x_currPID, f_tempTarget, temp);
 801b40a:	eef0 0a48 	vmov.f32	s1, s16
 801b40e:	eeb0 0a68 	vmov.f32	s0, s17
 801b412:	480a      	ldr	r0, [pc, #40]	@ (801b43c <f_Mode_Heater_PID_Handler+0x80>)
 801b414:	f002 f866 	bl	801d4e4 <PIDController_Update>
			pidPWM = output;
 801b418:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 801b41c:	ee10 3a10 	vmov	r3, s0
 801b420:	b298      	uxth	r0, r3
 801b422:	4b07      	ldr	r3, [pc, #28]	@ (801b440 <f_Mode_Heater_PID_Handler+0x84>)
 801b424:	8018      	strh	r0, [r3, #0]
			v_TIM2_Ch1_Out((uint16_t)output);
 801b426:	f7fe fdfd 	bl	801a024 <v_TIM2_Ch1_Out>
	return temp;
 801b42a:	e7d5      	b.n	801b3d8 <f_Mode_Heater_PID_Handler+0x1c>
 801b42c:	2400d2d0 	.word	0x2400d2d0
 801b430:	2400d2d8 	.word	0x2400d2d8
 801b434:	2400d2cc 	.word	0x2400d2cc
 801b438:	2400d264 	.word	0x2400d264
 801b43c:	2400d2dc 	.word	0x2400d2dc
 801b440:	2400d2d4 	.word	0x2400d2d4

0801b444 <v_Mode_BlowFan_Handler>:
static void v_Mode_BlowFan_Handler(){
 801b444:	b510      	push	{r4, lr}
	v_Mode_BlowFan_PWM(x_modeBlowFan);
 801b446:	4a39      	ldr	r2, [pc, #228]	@ (801b52c <v_Mode_BlowFan_Handler+0xe8>)
 801b448:	8814      	ldrh	r4, [r2, #0]
 801b44a:	8853      	ldrh	r3, [r2, #2]
 801b44c:	8892      	ldrh	r2, [r2, #4]
	if(x_step.u16_on){
 801b44e:	2c00      	cmp	r4, #0
 801b450:	d040      	beq.n	801b4d4 <v_Mode_BlowFan_Handler+0x90>
		if(now_prev != now || max_prev != max){
 801b452:	4937      	ldr	r1, [pc, #220]	@ (801b530 <v_Mode_BlowFan_Handler+0xec>)
 801b454:	8809      	ldrh	r1, [r1, #0]
 801b456:	4299      	cmp	r1, r3
 801b458:	d028      	beq.n	801b4ac <v_Mode_BlowFan_Handler+0x68>
			now_prev = now;
 801b45a:	4935      	ldr	r1, [pc, #212]	@ (801b530 <v_Mode_BlowFan_Handler+0xec>)
 801b45c:	800b      	strh	r3, [r1, #0]
			max_prev = max;
 801b45e:	4935      	ldr	r1, [pc, #212]	@ (801b534 <v_Mode_BlowFan_Handler+0xf0>)
 801b460:	800a      	strh	r2, [r1, #0]
			if(now > 0){
 801b462:	b343      	cbz	r3, 801b4b6 <v_Mode_BlowFan_Handler+0x72>
				if(max > 1 && now <= max){
 801b464:	2a01      	cmp	r2, #1
 801b466:	d939      	bls.n	801b4dc <v_Mode_BlowFan_Handler+0x98>
 801b468:	4293      	cmp	r3, r2
 801b46a:	d837      	bhi.n	801b4dc <v_Mode_BlowFan_Handler+0x98>
					if(now <= 1){
 801b46c:	2b01      	cmp	r3, #1
 801b46e:	d95a      	bls.n	801b526 <v_Mode_BlowFan_Handler+0xe2>
					float unit = (MODE_BLOWFAN_PWM_MAX - MODE_BLOWFAN_PWM_MIN) / (float)(max - 1);
 801b470:	1e51      	subs	r1, r2, #1
 801b472:	ee07 1a10 	vmov	s14, r1
 801b476:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801b47a:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 801b538 <v_Mode_BlowFan_Handler+0xf4>
 801b47e:	eec6 7a87 	vdiv.f32	s15, s13, s14
						pwm_prev = MODE_BLOWFAN_PWM_MIN + (unit * (now - 1));
 801b482:	1e59      	subs	r1, r3, #1
 801b484:	ee07 1a10 	vmov	s14, r1
 801b488:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801b48c:	ee67 7a87 	vmul.f32	s15, s15, s14
 801b490:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 801b53c <v_Mode_BlowFan_Handler+0xf8>
 801b494:	ee77 7a87 	vadd.f32	s15, s15, s14
 801b498:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801b49c:	4928      	ldr	r1, [pc, #160]	@ (801b540 <v_Mode_BlowFan_Handler+0xfc>)
 801b49e:	ee17 0a90 	vmov	r0, s15
 801b4a2:	8008      	strh	r0, [r1, #0]
		pwm = pwm_prev;
 801b4a4:	4926      	ldr	r1, [pc, #152]	@ (801b540 <v_Mode_BlowFan_Handler+0xfc>)
 801b4a6:	880c      	ldrh	r4, [r1, #0]
		if(pwm_prev != 0){
 801b4a8:	b9e4      	cbnz	r4, 801b4e4 <v_Mode_BlowFan_Handler+0xa0>
 801b4aa:	e007      	b.n	801b4bc <v_Mode_BlowFan_Handler+0x78>
		if(now_prev != now || max_prev != max){
 801b4ac:	4921      	ldr	r1, [pc, #132]	@ (801b534 <v_Mode_BlowFan_Handler+0xf0>)
 801b4ae:	8809      	ldrh	r1, [r1, #0]
 801b4b0:	4291      	cmp	r1, r2
 801b4b2:	d1d2      	bne.n	801b45a <v_Mode_BlowFan_Handler+0x16>
 801b4b4:	e7f6      	b.n	801b4a4 <v_Mode_BlowFan_Handler+0x60>
				pwm_prev = 0;
 801b4b6:	4b22      	ldr	r3, [pc, #136]	@ (801b540 <v_Mode_BlowFan_Handler+0xfc>)
 801b4b8:	2200      	movs	r2, #0
 801b4ba:	801a      	strh	r2, [r3, #0]
			led_lv = 0;
 801b4bc:	2000      	movs	r0, #0
 801b4be:	4604      	mov	r4, r0
				led_lv = 1;
 801b4c0:	4b20      	ldr	r3, [pc, #128]	@ (801b544 <v_Mode_BlowFan_Handler+0x100>)
 801b4c2:	8018      	strh	r0, [r3, #0]
		v_RGB_Set_Heat(led_lv);
 801b4c4:	f7fd fbe2 	bl	8018c8c <v_RGB_Set_Heat>
	v_TIM2_Ch2_Out(pwm);
 801b4c8:	4620      	mov	r0, r4
 801b4ca:	f7fe fdd1 	bl	801a070 <v_TIM2_Ch2_Out>
}
 801b4ce:	bd10      	pop	{r4, pc}
 801b4d0:	2001      	movs	r0, #1
 801b4d2:	e7f5      	b.n	801b4c0 <v_Mode_BlowFan_Handler+0x7c>
		v_RGB_Set_Heat(0);
 801b4d4:	2000      	movs	r0, #0
 801b4d6:	f7fd fbd9 	bl	8018c8c <v_RGB_Set_Heat>
		pwm = 0;
 801b4da:	e7f5      	b.n	801b4c8 <v_Mode_BlowFan_Handler+0x84>
 801b4dc:	f44f 747a 	mov.w	r4, #1000	@ 0x3e8
					pwm_prev = MODE_BLOWFAN_PWM_MAX;
 801b4e0:	4917      	ldr	r1, [pc, #92]	@ (801b540 <v_Mode_BlowFan_Handler+0xfc>)
 801b4e2:	800c      	strh	r4, [r1, #0]
			float lv = round(((float)now / max) * 3.0);
 801b4e4:	ee07 3a90 	vmov	s15, r3
 801b4e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801b4ec:	ee07 2a90 	vmov	s15, r2
 801b4f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801b4f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801b4f8:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 801b4fc:	eeb0 6b08 	vmov.f64	d6, #8	@ 0x40400000  3.0
 801b500:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b504:	feb8 7b47 	vrinta.f64	d7, d7
 801b508:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			if(lv < 1){
 801b50c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801b510:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801b514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b518:	d4da      	bmi.n	801b4d0 <v_Mode_BlowFan_Handler+0x8c>
				led_lv = (uint16_t)lv;
 801b51a:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 801b51e:	ee17 3a10 	vmov	r3, s14
 801b522:	b298      	uxth	r0, r3
 801b524:	e7cc      	b.n	801b4c0 <v_Mode_BlowFan_Handler+0x7c>
 801b526:	f44f 7496 	mov.w	r4, #300	@ 0x12c
 801b52a:	e7d9      	b.n	801b4e0 <v_Mode_BlowFan_Handler+0x9c>
 801b52c:	2400d314 	.word	0x2400d314
 801b530:	2400d262 	.word	0x2400d262
 801b534:	2400d260 	.word	0x2400d260
 801b538:	442f0000 	.word	0x442f0000
 801b53c:	43960000 	.word	0x43960000
 801b540:	2400d25e 	.word	0x2400d25e
 801b544:	2400d25c 	.word	0x2400d25c

0801b548 <v_Mode_CoolFan_Handler>:
static void v_Mode_CoolFan_Handler(){
 801b548:	b510      	push	{r4, lr}
	v_Mode_CoolFan_PWM(x_modeCoolfan);
 801b54a:	4a39      	ldr	r2, [pc, #228]	@ (801b630 <v_Mode_CoolFan_Handler+0xe8>)
 801b54c:	8814      	ldrh	r4, [r2, #0]
 801b54e:	8853      	ldrh	r3, [r2, #2]
 801b550:	8892      	ldrh	r2, [r2, #4]
	if(x_step.u16_on){
 801b552:	2c00      	cmp	r4, #0
 801b554:	d040      	beq.n	801b5d8 <v_Mode_CoolFan_Handler+0x90>
		if(now_prev != now || max_prev != max){
 801b556:	4937      	ldr	r1, [pc, #220]	@ (801b634 <v_Mode_CoolFan_Handler+0xec>)
 801b558:	8809      	ldrh	r1, [r1, #0]
 801b55a:	4299      	cmp	r1, r3
 801b55c:	d028      	beq.n	801b5b0 <v_Mode_CoolFan_Handler+0x68>
			now_prev = now;
 801b55e:	4935      	ldr	r1, [pc, #212]	@ (801b634 <v_Mode_CoolFan_Handler+0xec>)
 801b560:	800b      	strh	r3, [r1, #0]
			max_prev = max;
 801b562:	4935      	ldr	r1, [pc, #212]	@ (801b638 <v_Mode_CoolFan_Handler+0xf0>)
 801b564:	800a      	strh	r2, [r1, #0]
			if(now > 0){
 801b566:	b343      	cbz	r3, 801b5ba <v_Mode_CoolFan_Handler+0x72>
				if(max > 1 && now <= max){
 801b568:	2a01      	cmp	r2, #1
 801b56a:	d939      	bls.n	801b5e0 <v_Mode_CoolFan_Handler+0x98>
 801b56c:	4293      	cmp	r3, r2
 801b56e:	d837      	bhi.n	801b5e0 <v_Mode_CoolFan_Handler+0x98>
					if(now <= 1){
 801b570:	2b01      	cmp	r3, #1
 801b572:	d95a      	bls.n	801b62a <v_Mode_CoolFan_Handler+0xe2>
					float unit = (MODE_COOL_FAN_PWM_MAX - MODE_COOL_FAN_PWM_MIN) / (float)(max - 1);
 801b574:	1e51      	subs	r1, r2, #1
 801b576:	ee07 1a10 	vmov	s14, r1
 801b57a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801b57e:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 801b63c <v_Mode_CoolFan_Handler+0xf4>
 801b582:	eec6 7a87 	vdiv.f32	s15, s13, s14
						pwm_prev = MODE_COOL_FAN_PWM_MIN + (unit * (now - 1));
 801b586:	1e59      	subs	r1, r3, #1
 801b588:	ee07 1a10 	vmov	s14, r1
 801b58c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801b590:	ee67 7a87 	vmul.f32	s15, s15, s14
 801b594:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 801b640 <v_Mode_CoolFan_Handler+0xf8>
 801b598:	ee77 7a87 	vadd.f32	s15, s15, s14
 801b59c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801b5a0:	4928      	ldr	r1, [pc, #160]	@ (801b644 <v_Mode_CoolFan_Handler+0xfc>)
 801b5a2:	ee17 0a90 	vmov	r0, s15
 801b5a6:	8008      	strh	r0, [r1, #0]
		pwm = pwm_prev;
 801b5a8:	4926      	ldr	r1, [pc, #152]	@ (801b644 <v_Mode_CoolFan_Handler+0xfc>)
 801b5aa:	880c      	ldrh	r4, [r1, #0]
		if(pwm_prev != 0){
 801b5ac:	b9e4      	cbnz	r4, 801b5e8 <v_Mode_CoolFan_Handler+0xa0>
 801b5ae:	e007      	b.n	801b5c0 <v_Mode_CoolFan_Handler+0x78>
		if(now_prev != now || max_prev != max){
 801b5b0:	4921      	ldr	r1, [pc, #132]	@ (801b638 <v_Mode_CoolFan_Handler+0xf0>)
 801b5b2:	8809      	ldrh	r1, [r1, #0]
 801b5b4:	4291      	cmp	r1, r2
 801b5b6:	d1d2      	bne.n	801b55e <v_Mode_CoolFan_Handler+0x16>
 801b5b8:	e7f6      	b.n	801b5a8 <v_Mode_CoolFan_Handler+0x60>
				pwm_prev = 0;
 801b5ba:	4b22      	ldr	r3, [pc, #136]	@ (801b644 <v_Mode_CoolFan_Handler+0xfc>)
 801b5bc:	2200      	movs	r2, #0
 801b5be:	801a      	strh	r2, [r3, #0]
			led_lv = 0;
 801b5c0:	2000      	movs	r0, #0
 801b5c2:	4604      	mov	r4, r0
				led_lv = 1;
 801b5c4:	4b20      	ldr	r3, [pc, #128]	@ (801b648 <v_Mode_CoolFan_Handler+0x100>)
 801b5c6:	8018      	strh	r0, [r3, #0]
		v_RGB_Set_Cool(led_lv);
 801b5c8:	f7fd fb08 	bl	8018bdc <v_RGB_Set_Cool>
	v_TIM2_Ch4_Out(pwm);
 801b5cc:	4620      	mov	r0, r4
 801b5ce:	f7fe fd75 	bl	801a0bc <v_TIM2_Ch4_Out>
}
 801b5d2:	bd10      	pop	{r4, pc}
 801b5d4:	2001      	movs	r0, #1
 801b5d6:	e7f5      	b.n	801b5c4 <v_Mode_CoolFan_Handler+0x7c>
		v_RGB_Set_Cool(0);
 801b5d8:	2000      	movs	r0, #0
 801b5da:	f7fd faff 	bl	8018bdc <v_RGB_Set_Cool>
		pwm = 0;
 801b5de:	e7f5      	b.n	801b5cc <v_Mode_CoolFan_Handler+0x84>
 801b5e0:	f44f 747a 	mov.w	r4, #1000	@ 0x3e8
					pwm_prev = MODE_COOL_FAN_PWM_MAX;
 801b5e4:	4917      	ldr	r1, [pc, #92]	@ (801b644 <v_Mode_CoolFan_Handler+0xfc>)
 801b5e6:	800c      	strh	r4, [r1, #0]
			float lv = round(((float)now / max) * 3.0);
 801b5e8:	ee07 3a90 	vmov	s15, r3
 801b5ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801b5f0:	ee07 2a90 	vmov	s15, r2
 801b5f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801b5f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801b5fc:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 801b600:	eeb0 6b08 	vmov.f64	d6, #8	@ 0x40400000  3.0
 801b604:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b608:	feb8 7b47 	vrinta.f64	d7, d7
 801b60c:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			if(lv < 1){
 801b610:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801b614:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801b618:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b61c:	d4da      	bmi.n	801b5d4 <v_Mode_CoolFan_Handler+0x8c>
				led_lv = (uint16_t)lv;
 801b61e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 801b622:	ee17 3a10 	vmov	r3, s14
 801b626:	b298      	uxth	r0, r3
 801b628:	e7cc      	b.n	801b5c4 <v_Mode_CoolFan_Handler+0x7c>
 801b62a:	f44f 7461 	mov.w	r4, #900	@ 0x384
 801b62e:	e7d9      	b.n	801b5e4 <v_Mode_CoolFan_Handler+0x9c>
 801b630:	2400d324 	.word	0x2400d324
 801b634:	2400d25a 	.word	0x2400d25a
 801b638:	2400d258 	.word	0x2400d258
 801b63c:	42c80000 	.word	0x42c80000
 801b640:	44610000 	.word	0x44610000
 801b644:	2400d256 	.word	0x2400d256
 801b648:	2400d254 	.word	0x2400d254

0801b64c <v_Mode_Speaker_Vol_Handler>:
static void v_Mode_Speaker_Vol_Handler(){
 801b64c:	b508      	push	{r3, lr}
	if(i_spk_update){
 801b64e:	4b0b      	ldr	r3, [pc, #44]	@ (801b67c <v_Mode_Speaker_Vol_Handler+0x30>)
 801b650:	681b      	ldr	r3, [r3, #0]
 801b652:	b173      	cbz	r3, 801b672 <v_Mode_Speaker_Vol_Handler+0x26>
		if(i_spk_mute)	{volume = 0;}
 801b654:	4b0a      	ldr	r3, [pc, #40]	@ (801b680 <v_Mode_Speaker_Vol_Handler+0x34>)
 801b656:	681b      	ldr	r3, [r3, #0]
 801b658:	b913      	cbnz	r3, 801b660 <v_Mode_Speaker_Vol_Handler+0x14>
		else			{volume = i_speaker_vol;}
 801b65a:	4b0a      	ldr	r3, [pc, #40]	@ (801b684 <v_Mode_Speaker_Vol_Handler+0x38>)
 801b65c:	6818      	ldr	r0, [r3, #0]
 801b65e:	e000      	b.n	801b662 <v_Mode_Speaker_Vol_Handler+0x16>
		if(i_spk_mute)	{volume = 0;}
 801b660:	2000      	movs	r0, #0
		if(i_Codec_Volume_Ctrl(volume * 10) == 1){
 801b662:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 801b666:	0040      	lsls	r0, r0, #1
 801b668:	b200      	sxth	r0, r0
 801b66a:	f7f4 ff5b 	bl	8010524 <i_Codec_Volume_Ctrl>
 801b66e:	2801      	cmp	r0, #1
 801b670:	d000      	beq.n	801b674 <v_Mode_Speaker_Vol_Handler+0x28>
}
 801b672:	bd08      	pop	{r3, pc}
			i_spk_update = 0;
 801b674:	4b01      	ldr	r3, [pc, #4]	@ (801b67c <v_Mode_Speaker_Vol_Handler+0x30>)
 801b676:	2200      	movs	r2, #0
 801b678:	601a      	str	r2, [r3, #0]
}
 801b67a:	e7fa      	b.n	801b672 <v_Mode_Speaker_Vol_Handler+0x26>
 801b67c:	2400d334 	.word	0x2400d334
 801b680:	2400d330 	.word	0x2400d330
 801b684:	240001ec 	.word	0x240001ec

0801b688 <v_Mode_SetNext>:
	px_work->guide.e_next = e_id;
 801b688:	4b02      	ldr	r3, [pc, #8]	@ (801b694 <v_Mode_SetNext+0xc>)
 801b68a:	70d8      	strb	r0, [r3, #3]
	px_work->cr.u8 = modeCR_UPD_OFF;
 801b68c:	2205      	movs	r2, #5
 801b68e:	701a      	strb	r2, [r3, #0]
}
 801b690:	4770      	bx	lr
 801b692:	bf00      	nop
 801b694:	2400d394 	.word	0x2400d394

0801b698 <v_Mode_MoveNext>:
	px_work->guide.e_prev = px_work->guide.e_curr;
 801b698:	7883      	ldrb	r3, [r0, #2]
 801b69a:	7043      	strb	r3, [r0, #1]
	px_work->guide.e_curr = px_work->guide.e_next;
 801b69c:	78c3      	ldrb	r3, [r0, #3]
 801b69e:	7083      	strb	r3, [r0, #2]
	px_work->guide.e_next = modeWAITING;
 801b6a0:	2302      	movs	r3, #2
 801b6a2:	70c3      	strb	r3, [r0, #3]
	px_work->cr.u8 = modeCR_UPD_ON;
 801b6a4:	2303      	movs	r3, #3
 801b6a6:	7003      	strb	r3, [r0, #0]
}
 801b6a8:	4770      	bx	lr
	...

0801b6ac <e_Mode_Get_CurrID>:
}
 801b6ac:	4b01      	ldr	r3, [pc, #4]	@ (801b6b4 <e_Mode_Get_CurrID+0x8>)
 801b6ae:	7898      	ldrb	r0, [r3, #2]
 801b6b0:	4770      	bx	lr
 801b6b2:	bf00      	nop
 801b6b4:	2400d394 	.word	0x2400d394

0801b6b8 <v_Mode_Set_Error>:
	e_modeError |= e_type;
 801b6b8:	4b02      	ldr	r3, [pc, #8]	@ (801b6c4 <v_Mode_Set_Error+0xc>)
 801b6ba:	881a      	ldrh	r2, [r3, #0]
 801b6bc:	4310      	orrs	r0, r2
 801b6be:	8018      	strh	r0, [r3, #0]
}
 801b6c0:	4770      	bx	lr
 801b6c2:	bf00      	nop
 801b6c4:	2400d374 	.word	0x2400d374

0801b6c8 <u32_Mode_Get_Waiting_Tout>:
}
 801b6c8:	4b01      	ldr	r3, [pc, #4]	@ (801b6d0 <u32_Mode_Get_Waiting_Tout+0x8>)
 801b6ca:	6818      	ldr	r0, [r3, #0]
 801b6cc:	4770      	bx	lr
 801b6ce:	bf00      	nop
 801b6d0:	2400d364 	.word	0x2400d364

0801b6d4 <u32_Mode_Get_ForceUp_Tout>:
}
 801b6d4:	4b01      	ldr	r3, [pc, #4]	@ (801b6dc <u32_Mode_Get_ForceUp_Tout+0x8>)
 801b6d6:	6858      	ldr	r0, [r3, #4]
 801b6d8:	4770      	bx	lr
 801b6da:	bf00      	nop
 801b6dc:	2400d364 	.word	0x2400d364

0801b6e0 <u32_Mode_Get_ForceOn_Tout>:
}
 801b6e0:	4b01      	ldr	r3, [pc, #4]	@ (801b6e8 <u32_Mode_Get_ForceOn_Tout+0x8>)
 801b6e2:	6898      	ldr	r0, [r3, #8]
 801b6e4:	4770      	bx	lr
 801b6e6:	bf00      	nop
 801b6e8:	2400d364 	.word	0x2400d364

0801b6ec <u32_Mode_Get_ForceDown_Tout>:
}
 801b6ec:	4b01      	ldr	r3, [pc, #4]	@ (801b6f4 <u32_Mode_Get_ForceDown_Tout+0x8>)
 801b6ee:	68d8      	ldr	r0, [r3, #12]
 801b6f0:	4770      	bx	lr
 801b6f2:	bf00      	nop
 801b6f4:	2400d364 	.word	0x2400d364

0801b6f8 <v_Mode_Config_Tout>:
void v_Mode_Config_Tout(uint32_t u32_waiting, uint32_t u32_forceUp, uint32_t u32_forceOn, uint32_t u32_forceDown){
 801b6f8:	b410      	push	{r4}
	x_modeTout.u32_waiting = u32_waiting;
 801b6fa:	4c04      	ldr	r4, [pc, #16]	@ (801b70c <v_Mode_Config_Tout+0x14>)
 801b6fc:	6020      	str	r0, [r4, #0]
	x_modeTout.u32_forceUp = u32_forceUp;
 801b6fe:	6061      	str	r1, [r4, #4]
	x_modeTout.u32_forceOn = u32_forceOn;
 801b700:	60a2      	str	r2, [r4, #8]
	x_modeTout.u32_forceDown = u32_forceDown;
 801b702:	60e3      	str	r3, [r4, #12]
}
 801b704:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b708:	4770      	bx	lr
 801b70a:	bf00      	nop
 801b70c:	2400d364 	.word	0x2400d364

0801b710 <f_Mode_Get_Temp_Max>:
}
 801b710:	4b01      	ldr	r3, [pc, #4]	@ (801b718 <f_Mode_Get_Temp_Max+0x8>)
 801b712:	ed93 0a03 	vldr	s0, [r3, #12]
 801b716:	4770      	bx	lr
 801b718:	2400d354 	.word	0x2400d354

0801b71c <f_Mode_Get_Temp_Sleep>:
}
 801b71c:	4b01      	ldr	r3, [pc, #4]	@ (801b724 <f_Mode_Get_Temp_Sleep+0x8>)
 801b71e:	ed93 0a00 	vldr	s0, [r3]
 801b722:	4770      	bx	lr
 801b724:	2400d354 	.word	0x2400d354

0801b728 <f_Mode_Get_Temp_Waiting>:
}
 801b728:	4b01      	ldr	r3, [pc, #4]	@ (801b730 <f_Mode_Get_Temp_Waiting+0x8>)
 801b72a:	ed93 0a01 	vldr	s0, [r3, #4]
 801b72e:	4770      	bx	lr
 801b730:	2400d354 	.word	0x2400d354

0801b734 <f_Mode_Get_Temp_ForceUp>:
}
 801b734:	4b01      	ldr	r3, [pc, #4]	@ (801b73c <f_Mode_Get_Temp_ForceUp+0x8>)
 801b736:	ed93 0a02 	vldr	s0, [r3, #8]
 801b73a:	4770      	bx	lr
 801b73c:	2400d354 	.word	0x2400d354

0801b740 <v_Mode_Set_Temp_Max>:
	x_modeTempLmt.f_max = f_temp;
 801b740:	4b01      	ldr	r3, [pc, #4]	@ (801b748 <v_Mode_Set_Temp_Max+0x8>)
 801b742:	ed83 0a03 	vstr	s0, [r3, #12]
}
 801b746:	4770      	bx	lr
 801b748:	2400d354 	.word	0x2400d354

0801b74c <v_Mode_Set_Temp_Sleep>:
	if(f_temp > x_modeTempLmt.f_max){f_temp = x_modeTempLmt.f_max;}
 801b74c:	4b06      	ldr	r3, [pc, #24]	@ (801b768 <v_Mode_Set_Temp_Sleep+0x1c>)
 801b74e:	edd3 7a03 	vldr	s15, [r3, #12]
 801b752:	eef4 7ac0 	vcmpe.f32	s15, s0
 801b756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b75a:	bf58      	it	pl
 801b75c:	eef0 7a40 	vmovpl.f32	s15, s0
	x_modeTempLmt.f_sleep = f_temp;
 801b760:	edc3 7a00 	vstr	s15, [r3]
}
 801b764:	4770      	bx	lr
 801b766:	bf00      	nop
 801b768:	2400d354 	.word	0x2400d354

0801b76c <v_Mode_Set_Temp_Waiting>:
	if(f_temp > x_modeTempLmt.f_max){f_temp = x_modeTempLmt.f_max;}
 801b76c:	4b06      	ldr	r3, [pc, #24]	@ (801b788 <v_Mode_Set_Temp_Waiting+0x1c>)
 801b76e:	edd3 7a03 	vldr	s15, [r3, #12]
 801b772:	eef4 7ac0 	vcmpe.f32	s15, s0
 801b776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b77a:	bf58      	it	pl
 801b77c:	eef0 7a40 	vmovpl.f32	s15, s0
	x_modeTempLmt.f_waiting = f_temp;
 801b780:	edc3 7a01 	vstr	s15, [r3, #4]
}
 801b784:	4770      	bx	lr
 801b786:	bf00      	nop
 801b788:	2400d354 	.word	0x2400d354

0801b78c <v_Mode_Set_Temp_ForceUp>:
	if(f_temp > x_modeTempLmt.f_max){f_temp = x_modeTempLmt.f_max;}
 801b78c:	4b06      	ldr	r3, [pc, #24]	@ (801b7a8 <v_Mode_Set_Temp_ForceUp+0x1c>)
 801b78e:	edd3 7a03 	vldr	s15, [r3, #12]
 801b792:	eef4 7ac0 	vcmpe.f32	s15, s0
 801b796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b79a:	bf58      	it	pl
 801b79c:	eef0 7a40 	vmovpl.f32	s15, s0
	x_modeTempLmt.f_forceUp = f_temp;
 801b7a0:	edc3 7a02 	vstr	s15, [r3, #8]
}
 801b7a4:	4770      	bx	lr
 801b7a6:	bf00      	nop
 801b7a8:	2400d354 	.word	0x2400d354

0801b7ac <u32_Mode_Get_ForceDownDelay>:
}
 801b7ac:	4b01      	ldr	r3, [pc, #4]	@ (801b7b4 <u32_Mode_Get_ForceDownDelay+0x8>)
 801b7ae:	6818      	ldr	r0, [r3, #0]
 801b7b0:	4770      	bx	lr
 801b7b2:	bf00      	nop
 801b7b4:	2400d350 	.word	0x2400d350

0801b7b8 <v_Mode_Set_ForceDownDelay>:
	if(u32_delay > MODE_FORCE_DOWN_COOL_DELAY_MAX){u32_delay = MODE_FORCE_DOWN_COOL_DELAY_MAX;}
 801b7b8:	2864      	cmp	r0, #100	@ 0x64
 801b7ba:	bf28      	it	cs
 801b7bc:	2064      	movcs	r0, #100	@ 0x64
	u32_ForceDownDelay = u32_delay;
 801b7be:	4b01      	ldr	r3, [pc, #4]	@ (801b7c4 <v_Mode_Set_ForceDownDelay+0xc>)
 801b7c0:	6018      	str	r0, [r3, #0]
}
 801b7c2:	4770      	bx	lr
 801b7c4:	2400d350 	.word	0x2400d350

0801b7c8 <v_Mode_Enable_ToggleSW>:
	i_sw_toggle = 1;
 801b7c8:	4b01      	ldr	r3, [pc, #4]	@ (801b7d0 <v_Mode_Enable_ToggleSW+0x8>)
 801b7ca:	2201      	movs	r2, #1
 801b7cc:	601a      	str	r2, [r3, #0]
}
 801b7ce:	4770      	bx	lr
 801b7d0:	2400d34c 	.word	0x2400d34c

0801b7d4 <i_Mode_Get_AI>:
}
 801b7d4:	4b01      	ldr	r3, [pc, #4]	@ (801b7dc <i_Mode_Get_AI+0x8>)
 801b7d6:	7818      	ldrb	r0, [r3, #0]
 801b7d8:	4770      	bx	lr
 801b7da:	bf00      	nop
 801b7dc:	2400d344 	.word	0x2400d344

0801b7e0 <v_Mode_Set_AI>:
	if(i_mode != MODE_AI_STM && i_mode != MODE_AI_ESP){
 801b7e0:	2802      	cmp	r0, #2
 801b7e2:	bf28      	it	cs
 801b7e4:	2001      	movcs	r0, #1
 801b7e6:	4b01      	ldr	r3, [pc, #4]	@ (801b7ec <v_Mode_Set_AI+0xc>)
 801b7e8:	7018      	strb	r0, [r3, #0]
}
 801b7ea:	4770      	bx	lr
 801b7ec:	2400d344 	.word	0x2400d344

0801b7f0 <i_Mode_Get_GyroAngle_Act>:
}
 801b7f0:	4b01      	ldr	r3, [pc, #4]	@ (801b7f8 <i_Mode_Get_GyroAngle_Act+0x8>)
 801b7f2:	6818      	ldr	r0, [r3, #0]
 801b7f4:	4770      	bx	lr
 801b7f6:	bf00      	nop
 801b7f8:	2400d340 	.word	0x2400d340

0801b7fc <i_Mode_Get_GyroAngle_Rel>:
}
 801b7fc:	4b01      	ldr	r3, [pc, #4]	@ (801b804 <i_Mode_Get_GyroAngle_Rel+0x8>)
 801b7fe:	6818      	ldr	r0, [r3, #0]
 801b800:	4770      	bx	lr
 801b802:	bf00      	nop
 801b804:	2400d33c 	.word	0x2400d33c

0801b808 <v_Mode_Set_GyroAngle_Act>:
	if(i_angle > MODE_GYRO_ANGLE_ACT_MAX){i_angle = MODE_GYRO_ANGLE_ACT_MAX;}
 801b808:	281e      	cmp	r0, #30
 801b80a:	bfa8      	it	ge
 801b80c:	201e      	movge	r0, #30
	i_actAngle = i_angle;
 801b80e:	4b01      	ldr	r3, [pc, #4]	@ (801b814 <v_Mode_Set_GyroAngle_Act+0xc>)
 801b810:	6018      	str	r0, [r3, #0]
}
 801b812:	4770      	bx	lr
 801b814:	2400d340 	.word	0x2400d340

0801b818 <v_Mode_Set_GyroAngle_Rel>:
	if(i_angle > MODE_GYRO_ANGLE_REL_MAX){i_angle = MODE_GYRO_ANGLE_REL_MAX;}
 801b818:	285a      	cmp	r0, #90	@ 0x5a
 801b81a:	bfa8      	it	ge
 801b81c:	205a      	movge	r0, #90	@ 0x5a
	i_relAngle = i_angle;
 801b81e:	4b01      	ldr	r3, [pc, #4]	@ (801b824 <v_Mode_Set_GyroAngle_Rel+0xc>)
 801b820:	6018      	str	r0, [r3, #0]
}
 801b822:	4770      	bx	lr
 801b824:	2400d33c 	.word	0x2400d33c

0801b828 <i_Mode_Get_Speaker_Vol>:
}
 801b828:	4b01      	ldr	r3, [pc, #4]	@ (801b830 <i_Mode_Get_Speaker_Vol+0x8>)
 801b82a:	6818      	ldr	r0, [r3, #0]
 801b82c:	4770      	bx	lr
 801b82e:	bf00      	nop
 801b830:	240001ec 	.word	0x240001ec

0801b834 <v_Mode_Set_Speaker_Vol>:
	else if(i_vol < 0){
 801b834:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
	i_speaker_vol = i_vol;
 801b838:	280a      	cmp	r0, #10
 801b83a:	bfa8      	it	ge
 801b83c:	200a      	movge	r0, #10
 801b83e:	4b03      	ldr	r3, [pc, #12]	@ (801b84c <v_Mode_Set_Speaker_Vol+0x18>)
 801b840:	6018      	str	r0, [r3, #0]
	i_spk_update = 1;
 801b842:	4b03      	ldr	r3, [pc, #12]	@ (801b850 <v_Mode_Set_Speaker_Vol+0x1c>)
 801b844:	2201      	movs	r2, #1
 801b846:	601a      	str	r2, [r3, #0]
}
 801b848:	4770      	bx	lr
 801b84a:	bf00      	nop
 801b84c:	240001ec 	.word	0x240001ec
 801b850:	2400d334 	.word	0x2400d334

0801b854 <v_Mode_Set_Speaker_Mute>:
	if(i_spk_mute != i_mute){
 801b854:	4b04      	ldr	r3, [pc, #16]	@ (801b868 <v_Mode_Set_Speaker_Mute+0x14>)
 801b856:	681b      	ldr	r3, [r3, #0]
 801b858:	4283      	cmp	r3, r0
 801b85a:	d004      	beq.n	801b866 <v_Mode_Set_Speaker_Mute+0x12>
		i_spk_mute = i_mute;
 801b85c:	4b02      	ldr	r3, [pc, #8]	@ (801b868 <v_Mode_Set_Speaker_Mute+0x14>)
 801b85e:	6018      	str	r0, [r3, #0]
		i_spk_update = 1;
 801b860:	4b02      	ldr	r3, [pc, #8]	@ (801b86c <v_Mode_Set_Speaker_Mute+0x18>)
 801b862:	2201      	movs	r2, #1
 801b864:	601a      	str	r2, [r3, #0]
}
 801b866:	4770      	bx	lr
 801b868:	2400d330 	.word	0x2400d330
 801b86c:	2400d334 	.word	0x2400d334

0801b870 <v_Mode_Set_MP3_Play>:
	i_mp3_play = i_on;
 801b870:	4b01      	ldr	r3, [pc, #4]	@ (801b878 <v_Mode_Set_MP3_Play+0x8>)
 801b872:	6018      	str	r0, [r3, #0]
}
 801b874:	4770      	bx	lr
 801b876:	bf00      	nop
 801b878:	2400d32c 	.word	0x2400d32c

0801b87c <u16_Mode_Get_CoolFan_Max>:
}
 801b87c:	4b01      	ldr	r3, [pc, #4]	@ (801b884 <u16_Mode_Get_CoolFan_Max+0x8>)
 801b87e:	8898      	ldrh	r0, [r3, #4]
 801b880:	4770      	bx	lr
 801b882:	bf00      	nop
 801b884:	2400d324 	.word	0x2400d324

0801b888 <u16_Mode_Get_CoolFan_Now>:
}
 801b888:	4b01      	ldr	r3, [pc, #4]	@ (801b890 <u16_Mode_Get_CoolFan_Now+0x8>)
 801b88a:	8858      	ldrh	r0, [r3, #2]
 801b88c:	4770      	bx	lr
 801b88e:	bf00      	nop
 801b890:	2400d324 	.word	0x2400d324

0801b894 <v_Mode_Set_CoolFan_Max>:
	x_modeCoolfan.u16_max= u16_max;
 801b894:	4b01      	ldr	r3, [pc, #4]	@ (801b89c <v_Mode_Set_CoolFan_Max+0x8>)
 801b896:	8098      	strh	r0, [r3, #4]
}
 801b898:	4770      	bx	lr
 801b89a:	bf00      	nop
 801b89c:	2400d324 	.word	0x2400d324

0801b8a0 <v_Mode_Set_CoolFan_Now>:
	x_modeCoolfan.u16_now = u16_now;
 801b8a0:	4b01      	ldr	r3, [pc, #4]	@ (801b8a8 <v_Mode_Set_CoolFan_Now+0x8>)
 801b8a2:	8058      	strh	r0, [r3, #2]
}
 801b8a4:	4770      	bx	lr
 801b8a6:	bf00      	nop
 801b8a8:	2400d324 	.word	0x2400d324

0801b8ac <i_Mode_Is_CoolFan_Act>:
	if(x_modeCoolfan.u16_on && x_modeCoolfan.u16_now){
 801b8ac:	4b05      	ldr	r3, [pc, #20]	@ (801b8c4 <i_Mode_Is_CoolFan_Act+0x18>)
 801b8ae:	881b      	ldrh	r3, [r3, #0]
 801b8b0:	b12b      	cbz	r3, 801b8be <i_Mode_Is_CoolFan_Act+0x12>
 801b8b2:	4b04      	ldr	r3, [pc, #16]	@ (801b8c4 <i_Mode_Is_CoolFan_Act+0x18>)
 801b8b4:	8858      	ldrh	r0, [r3, #2]
 801b8b6:	3800      	subs	r0, #0
 801b8b8:	bf18      	it	ne
 801b8ba:	2001      	movne	r0, #1
 801b8bc:	4770      	bx	lr
		return 0;
 801b8be:	2000      	movs	r0, #0
}
 801b8c0:	4770      	bx	lr
 801b8c2:	bf00      	nop
 801b8c4:	2400d324 	.word	0x2400d324

0801b8c8 <v_Mode_CoolFan_Enable>:
	x_modeCoolfan.u16_on = 1;
 801b8c8:	4b01      	ldr	r3, [pc, #4]	@ (801b8d0 <v_Mode_CoolFan_Enable+0x8>)
 801b8ca:	2201      	movs	r2, #1
 801b8cc:	801a      	strh	r2, [r3, #0]
}
 801b8ce:	4770      	bx	lr
 801b8d0:	2400d324 	.word	0x2400d324

0801b8d4 <v_Mode_CoolFan_Disable>:
	x_modeCoolfan.u16_on = 0;
 801b8d4:	4b01      	ldr	r3, [pc, #4]	@ (801b8dc <v_Mode_CoolFan_Disable+0x8>)
 801b8d6:	2200      	movs	r2, #0
 801b8d8:	801a      	strh	r2, [r3, #0]
}
 801b8da:	4770      	bx	lr
 801b8dc:	2400d324 	.word	0x2400d324

0801b8e0 <u16_Mode_Get_HeatPad_Max>:
}
 801b8e0:	4b01      	ldr	r3, [pc, #4]	@ (801b8e8 <u16_Mode_Get_HeatPad_Max+0x8>)
 801b8e2:	8898      	ldrh	r0, [r3, #4]
 801b8e4:	4770      	bx	lr
 801b8e6:	bf00      	nop
 801b8e8:	2400d31c 	.word	0x2400d31c

0801b8ec <u16_Mode_Get_HeatPad_Now>:
}
 801b8ec:	4b01      	ldr	r3, [pc, #4]	@ (801b8f4 <u16_Mode_Get_HeatPad_Now+0x8>)
 801b8ee:	8858      	ldrh	r0, [r3, #2]
 801b8f0:	4770      	bx	lr
 801b8f2:	bf00      	nop
 801b8f4:	2400d31c 	.word	0x2400d31c

0801b8f8 <u16_Mode_Get_BlowFan_Max>:
}
 801b8f8:	4b01      	ldr	r3, [pc, #4]	@ (801b900 <u16_Mode_Get_BlowFan_Max+0x8>)
 801b8fa:	8898      	ldrh	r0, [r3, #4]
 801b8fc:	4770      	bx	lr
 801b8fe:	bf00      	nop
 801b900:	2400d314 	.word	0x2400d314

0801b904 <u16_Mode_Get_BlowFan_Now>:
}
 801b904:	4b01      	ldr	r3, [pc, #4]	@ (801b90c <u16_Mode_Get_BlowFan_Now+0x8>)
 801b906:	8858      	ldrh	r0, [r3, #2]
 801b908:	4770      	bx	lr
 801b90a:	bf00      	nop
 801b90c:	2400d314 	.word	0x2400d314

0801b910 <v_Mode_Set_BlowFan_Now>:
	x_modeBlowFan.u16_now = u16_now;
 801b910:	4b01      	ldr	r3, [pc, #4]	@ (801b918 <v_Mode_Set_BlowFan_Now+0x8>)
 801b912:	8058      	strh	r0, [r3, #2]
}
 801b914:	4770      	bx	lr
 801b916:	bf00      	nop
 801b918:	2400d314 	.word	0x2400d314

0801b91c <v_Mode_BlowFan_Enable>:
	x_modeBlowFan.u16_on = 1;
 801b91c:	4b01      	ldr	r3, [pc, #4]	@ (801b924 <v_Mode_BlowFan_Enable+0x8>)
 801b91e:	2201      	movs	r2, #1
 801b920:	801a      	strh	r2, [r3, #0]
}
 801b922:	4770      	bx	lr
 801b924:	2400d314 	.word	0x2400d314

0801b928 <i_Mode_Is_BlowFan_Act>:
	if(x_modeBlowFan.u16_on && x_modeBlowFan.u16_now){
 801b928:	4b05      	ldr	r3, [pc, #20]	@ (801b940 <i_Mode_Is_BlowFan_Act+0x18>)
 801b92a:	881b      	ldrh	r3, [r3, #0]
 801b92c:	b12b      	cbz	r3, 801b93a <i_Mode_Is_BlowFan_Act+0x12>
 801b92e:	4b04      	ldr	r3, [pc, #16]	@ (801b940 <i_Mode_Is_BlowFan_Act+0x18>)
 801b930:	8858      	ldrh	r0, [r3, #2]
 801b932:	3800      	subs	r0, #0
 801b934:	bf18      	it	ne
 801b936:	2001      	movne	r0, #1
 801b938:	4770      	bx	lr
		return 0;
 801b93a:	2000      	movs	r0, #0
}
 801b93c:	4770      	bx	lr
 801b93e:	bf00      	nop
 801b940:	2400d314 	.word	0x2400d314
 801b944:	00000000 	.word	0x00000000

0801b948 <v_Mode_Bat_Handler>:
	}

	return playing;
}

static void v_Mode_Bat_Handler(){
 801b948:	b510      	push	{r4, lr}
 801b94a:	ed2d 8b02 	vpush	{d8}
 801b94e:	b084      	sub	sp, #16
	return i_heater_on;
 801b950:	4b87      	ldr	r3, [pc, #540]	@ (801bb70 <v_Mode_Bat_Handler+0x228>)
	if(!i_Mode_Is_Heater()){
 801b952:	681b      	ldr	r3, [r3, #0]
 801b954:	b34b      	cbz	r3, 801b9aa <v_Mode_Bat_Handler+0x62>
	if(bat_curr != bat_prev){
 801b956:	4b87      	ldr	r3, [pc, #540]	@ (801bb74 <v_Mode_Bat_Handler+0x22c>)
 801b958:	781b      	ldrb	r3, [r3, #0]
 801b95a:	4a87      	ldr	r2, [pc, #540]	@ (801bb78 <v_Mode_Bat_Handler+0x230>)
 801b95c:	7812      	ldrb	r2, [r2, #0]
 801b95e:	429a      	cmp	r2, r3
 801b960:	d00c      	beq.n	801b97c <v_Mode_Bat_Handler+0x34>
		bat_prev = bat_curr;
 801b962:	4a85      	ldr	r2, [pc, #532]	@ (801bb78 <v_Mode_Bat_Handler+0x230>)
 801b964:	7013      	strb	r3, [r2, #0]
		switch(bat_curr){
 801b966:	2b02      	cmp	r3, #2
 801b968:	f000 80d4 	beq.w	801bb14 <v_Mode_Bat_Handler+0x1cc>
 801b96c:	2b03      	cmp	r3, #3
 801b96e:	f000 80d5 	beq.w	801bb1c <v_Mode_Bat_Handler+0x1d4>
 801b972:	2b01      	cmp	r3, #1
 801b974:	d137      	bne.n	801b9e6 <v_Mode_Bat_Handler+0x9e>
			v_RGB_Set_Bat(1);
 801b976:	2001      	movs	r0, #1
 801b978:	f7fd f9e0 	bl	8018d3c <v_RGB_Set_Bat>
	if(bat_curr == modeBAT_LV_ALERT){
 801b97c:	4b7d      	ldr	r3, [pc, #500]	@ (801bb74 <v_Mode_Bat_Handler+0x22c>)
 801b97e:	781b      	ldrb	r3, [r3, #0]
 801b980:	2b00      	cmp	r3, #0
 801b982:	f040 80e4 	bne.w	801bb4e <v_Mode_Bat_Handler+0x206>
		if(_b_Tim_Is_OVR(u32_Tim_1msGet(), timLedRef, MODE_LED_BLINK_ITV)){
 801b986:	f7fe fae3 	bl	8019f50 <u32_Tim_1msGet>
 801b98a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 801b98e:	4b7b      	ldr	r3, [pc, #492]	@ (801bb7c <v_Mode_Bat_Handler+0x234>)
 801b990:	6819      	ldr	r1, [r3, #0]
 801b992:	f001 fec9 	bl	801d728 <_b_Tim_Is_OVR>
 801b996:	2800      	cmp	r0, #0
 801b998:	f040 80c4 	bne.w	801bb24 <v_Mode_Bat_Handler+0x1dc>
}
 801b99c:	2201      	movs	r2, #1
	i_heater_suspend = 1;
 801b99e:	4b78      	ldr	r3, [pc, #480]	@ (801bb80 <v_Mode_Bat_Handler+0x238>)
 801b9a0:	601a      	str	r2, [r3, #0]
	i_Mode_Battery(&battery_alarm);
}
 801b9a2:	b004      	add	sp, #16
 801b9a4:	ecbd 8b02 	vpop	{d8}
 801b9a8:	bd10      	pop	{r4, pc}
		if(_b_Tim_Is_OVR(u32_Tim_1msGet(), timRef, timItv)){
 801b9aa:	f7fe fad1 	bl	8019f50 <u32_Tim_1msGet>
 801b9ae:	4b75      	ldr	r3, [pc, #468]	@ (801bb84 <v_Mode_Bat_Handler+0x23c>)
 801b9b0:	681a      	ldr	r2, [r3, #0]
 801b9b2:	4b75      	ldr	r3, [pc, #468]	@ (801bb88 <v_Mode_Bat_Handler+0x240>)
 801b9b4:	6819      	ldr	r1, [r3, #0]
 801b9b6:	f001 feb7 	bl	801d728 <_b_Tim_Is_OVR>
 801b9ba:	b9f8      	cbnz	r0, 801b9fc <v_Mode_Bat_Handler+0xb4>
	return i_mp3_play;
 801b9bc:	4b73      	ldr	r3, [pc, #460]	@ (801bb8c <v_Mode_Bat_Handler+0x244>)
		if(i_Mode_Get_MP3_Play()){
 801b9be:	681b      	ldr	r3, [r3, #0]
 801b9c0:	2b00      	cmp	r3, #0
 801b9c2:	d0c8      	beq.n	801b956 <v_Mode_Bat_Handler+0xe>
			if(bat_curr == modeBAT_LV_ALERT && sound_alert){
 801b9c4:	4b6b      	ldr	r3, [pc, #428]	@ (801bb74 <v_Mode_Bat_Handler+0x22c>)
 801b9c6:	781b      	ldrb	r3, [r3, #0]
 801b9c8:	2b00      	cmp	r3, #0
 801b9ca:	f040 80bb 	bne.w	801bb44 <v_Mode_Bat_Handler+0x1fc>
 801b9ce:	4b70      	ldr	r3, [pc, #448]	@ (801bb90 <v_Mode_Bat_Handler+0x248>)
 801b9d0:	681b      	ldr	r3, [r3, #0]
 801b9d2:	2b00      	cmp	r3, #0
 801b9d4:	f040 808f 	bne.w	801baf6 <v_Mode_Bat_Handler+0x1ae>
	if(bat_curr != bat_prev){
 801b9d8:	4b67      	ldr	r3, [pc, #412]	@ (801bb78 <v_Mode_Bat_Handler+0x230>)
 801b9da:	781b      	ldrb	r3, [r3, #0]
 801b9dc:	2b00      	cmp	r3, #0
 801b9de:	d0d2      	beq.n	801b986 <v_Mode_Bat_Handler+0x3e>
		bat_prev = bat_curr;
 801b9e0:	4b65      	ldr	r3, [pc, #404]	@ (801bb78 <v_Mode_Bat_Handler+0x230>)
 801b9e2:	2200      	movs	r2, #0
 801b9e4:	701a      	strb	r2, [r3, #0]
			ledToggle = 0;
 801b9e6:	4b6b      	ldr	r3, [pc, #428]	@ (801bb94 <v_Mode_Bat_Handler+0x24c>)
 801b9e8:	2200      	movs	r2, #0
 801b9ea:	601a      	str	r2, [r3, #0]
			timLedRef = u32_Tim_1msGet();
 801b9ec:	f7fe fab0 	bl	8019f50 <u32_Tim_1msGet>
 801b9f0:	4b62      	ldr	r3, [pc, #392]	@ (801bb7c <v_Mode_Bat_Handler+0x234>)
 801b9f2:	6018      	str	r0, [r3, #0]
			v_RGB_Set_Bat(1);
 801b9f4:	2001      	movs	r0, #1
 801b9f6:	f7fd f9a1 	bl	8018d3c <v_RGB_Set_Bat>
			break;
 801b9fa:	e7bf      	b.n	801b97c <v_Mode_Bat_Handler+0x34>
			timRef = u32_Tim_1msGet();
 801b9fc:	f7fe faa8 	bl	8019f50 <u32_Tim_1msGet>
 801ba00:	4b61      	ldr	r3, [pc, #388]	@ (801bb88 <v_Mode_Bat_Handler+0x240>)
 801ba02:	6018      	str	r0, [r3, #0]
			timItv = MODE_BAT_TIME_REFRESH;	//100 ms
 801ba04:	4b5f      	ldr	r3, [pc, #380]	@ (801bb84 <v_Mode_Bat_Handler+0x23c>)
 801ba06:	2264      	movs	r2, #100	@ 0x64
 801ba08:	601a      	str	r2, [r3, #0]
			float bat = f_ADC_Get_BatVolt();
 801ba0a:	f7fd fb29 	bl	8019060 <f_ADC_Get_BatVolt>
 801ba0e:	eeb0 8a40 	vmov.f32	s16, s0
			float batRef[] = {MODE_BAT_VOL_ALERT, MODE_BAT_VOL_LV1, MODE_BAT_VOL_LV2};
 801ba12:	4b61      	ldr	r3, [pc, #388]	@ (801bb98 <v_Mode_Bat_Handler+0x250>)
 801ba14:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801ba18:	ab04      	add	r3, sp, #16
 801ba1a:	e903 0007 	stmdb	r3, {r0, r1, r2}
			if(bat_prev != modeBAT_LV_INIT){
 801ba1e:	4b56      	ldr	r3, [pc, #344]	@ (801bb78 <v_Mode_Bat_Handler+0x230>)
 801ba20:	781c      	ldrb	r4, [r3, #0]
 801ba22:	2c04      	cmp	r4, #4
 801ba24:	d02a      	beq.n	801ba7c <v_Mode_Bat_Handler+0x134>
				if(i_Mode_Is_CoolFan_Act()){
 801ba26:	f7ff ff41 	bl	801b8ac <i_Mode_Is_CoolFan_Act>
 801ba2a:	b138      	cbz	r0, 801ba3c <v_Mode_Bat_Handler+0xf4>
					bat += 0.12;
 801ba2c:	eeb7 7ac8 	vcvt.f64.f32	d7, s16
 801ba30:	ed9f 6b49 	vldr	d6, [pc, #292]	@ 801bb58 <v_Mode_Bat_Handler+0x210>
 801ba34:	ee37 7b06 	vadd.f64	d7, d7, d6
 801ba38:	eeb7 8bc7 	vcvt.f32.f64	s16, d7
				if(i_Mode_Is_BlowFan_Act()){
 801ba3c:	f7ff ff74 	bl	801b928 <i_Mode_Is_BlowFan_Act>
 801ba40:	b168      	cbz	r0, 801ba5e <v_Mode_Bat_Handler+0x116>
	return x_modeBlowFan.u16_now;
 801ba42:	4b56      	ldr	r3, [pc, #344]	@ (801bb9c <v_Mode_Bat_Handler+0x254>)
 801ba44:	885b      	ldrh	r3, [r3, #2]
					if(lv == 1)		{bat += 0.05;}
 801ba46:	2b01      	cmp	r3, #1
 801ba48:	d030      	beq.n	801baac <v_Mode_Bat_Handler+0x164>
					else if(lv == 2){bat += 0.08;}
 801ba4a:	2b02      	cmp	r3, #2
 801ba4c:	d037      	beq.n	801babe <v_Mode_Bat_Handler+0x176>
					else			{bat += 0.12;}
 801ba4e:	eeb7 7ac8 	vcvt.f64.f32	d7, s16
 801ba52:	ed9f 6b41 	vldr	d6, [pc, #260]	@ 801bb58 <v_Mode_Bat_Handler+0x210>
 801ba56:	ee37 7b06 	vadd.f64	d7, d7, d6
 801ba5a:	eeb7 8bc7 	vcvt.f32.f64	s16, d7
				if(bat_prev > modeBAT_LV_ALERT){
 801ba5e:	b3bc      	cbz	r4, 801bad0 <v_Mode_Bat_Handler+0x188>
					batRef[bat_prev - 1] -= MODE_BAT_OFFSET;
 801ba60:	1e63      	subs	r3, r4, #1
 801ba62:	aa04      	add	r2, sp, #16
 801ba64:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801ba68:	ed53 7a03 	vldr	s15, [r3, #-12]
 801ba6c:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 801bba0 <v_Mode_Bat_Handler+0x258>
 801ba70:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801ba74:	ed43 7a03 	vstr	s15, [r3, #-12]
				if(bat_prev < modeBAT_LV_2){
 801ba78:	2c01      	cmp	r4, #1
 801ba7a:	d929      	bls.n	801bad0 <v_Mode_Bat_Handler+0x188>
			if(bat <= batRef[modeBAT_LV_ALERT]){
 801ba7c:	eddd 7a01 	vldr	s15, [sp, #4]
 801ba80:	eef4 7ac8 	vcmpe.f32	s15, s16
 801ba84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ba88:	da2f      	bge.n	801baea <v_Mode_Bat_Handler+0x1a2>
			else if(bat <= batRef[modeBAT_LV_1]){
 801ba8a:	eddd 7a02 	vldr	s15, [sp, #8]
 801ba8e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801ba92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ba96:	d92c      	bls.n	801baf2 <v_Mode_Bat_Handler+0x1aa>
			else if(bat <= batRef[modeBAT_LV_2]){
 801ba98:	eddd 7a03 	vldr	s15, [sp, #12]
 801ba9c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801baa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801baa4:	bf94      	ite	ls
 801baa6:	2202      	movls	r2, #2
 801baa8:	2203      	movhi	r2, #3
 801baaa:	e01f      	b.n	801baec <v_Mode_Bat_Handler+0x1a4>
					if(lv == 1)		{bat += 0.05;}
 801baac:	eeb7 7ac8 	vcvt.f64.f32	d7, s16
 801bab0:	ed9f 6b2b 	vldr	d6, [pc, #172]	@ 801bb60 <v_Mode_Bat_Handler+0x218>
 801bab4:	ee37 7b06 	vadd.f64	d7, d7, d6
 801bab8:	eeb7 8bc7 	vcvt.f32.f64	s16, d7
 801babc:	e7cf      	b.n	801ba5e <v_Mode_Bat_Handler+0x116>
					else if(lv == 2){bat += 0.08;}
 801babe:	eeb7 7ac8 	vcvt.f64.f32	d7, s16
 801bac2:	ed9f 6b29 	vldr	d6, [pc, #164]	@ 801bb68 <v_Mode_Bat_Handler+0x220>
 801bac6:	ee37 7b06 	vadd.f64	d7, d7, d6
 801baca:	eeb7 8bc7 	vcvt.f32.f64	s16, d7
 801bace:	e7c6      	b.n	801ba5e <v_Mode_Bat_Handler+0x116>
					batRef[bat_prev + 1] += MODE_BAT_OFFSET;
 801bad0:	3401      	adds	r4, #1
 801bad2:	ab04      	add	r3, sp, #16
 801bad4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801bad8:	ed54 7a03 	vldr	s15, [r4, #-12]
 801badc:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 801bba0 <v_Mode_Bat_Handler+0x258>
 801bae0:	ee77 7a87 	vadd.f32	s15, s15, s14
 801bae4:	ed44 7a03 	vstr	s15, [r4, #-12]
 801bae8:	e7c8      	b.n	801ba7c <v_Mode_Bat_Handler+0x134>
 801baea:	2200      	movs	r2, #0
				bat_curr = modeBAT_LV_ALERT;
 801baec:	4b21      	ldr	r3, [pc, #132]	@ (801bb74 <v_Mode_Bat_Handler+0x22c>)
 801baee:	701a      	strb	r2, [r3, #0]
 801baf0:	e764      	b.n	801b9bc <v_Mode_Bat_Handler+0x74>
 801baf2:	2201      	movs	r2, #1
 801baf4:	e7fa      	b.n	801baec <v_Mode_Bat_Handler+0x1a4>
				if(i_MP3_Get_Stat() != MP3_BUSY){
 801baf6:	f7f9 fab9 	bl	801506c <i_MP3_Get_Stat>
 801bafa:	2802      	cmp	r0, #2
 801bafc:	f43f af2b 	beq.w	801b956 <v_Mode_Bat_Handler+0xe>
					i_MP3_Begin(14);
 801bb00:	200e      	movs	r0, #14
 801bb02:	f7f9 fad3 	bl	80150ac <i_MP3_Begin>
					playing = 1;
 801bb06:	4b27      	ldr	r3, [pc, #156]	@ (801bba4 <v_Mode_Bat_Handler+0x25c>)
 801bb08:	2201      	movs	r2, #1
 801bb0a:	601a      	str	r2, [r3, #0]
					sound_alert = 0;
 801bb0c:	4b20      	ldr	r3, [pc, #128]	@ (801bb90 <v_Mode_Bat_Handler+0x248>)
 801bb0e:	2200      	movs	r2, #0
 801bb10:	601a      	str	r2, [r3, #0]
 801bb12:	e720      	b.n	801b956 <v_Mode_Bat_Handler+0xe>
			v_RGB_Set_Bat(2);
 801bb14:	2002      	movs	r0, #2
 801bb16:	f7fd f911 	bl	8018d3c <v_RGB_Set_Bat>
			break;
 801bb1a:	e72f      	b.n	801b97c <v_Mode_Bat_Handler+0x34>
			v_RGB_Set_Bat(3);
 801bb1c:	2003      	movs	r0, #3
 801bb1e:	f7fd f90d 	bl	8018d3c <v_RGB_Set_Bat>
			break;
 801bb22:	e72b      	b.n	801b97c <v_Mode_Bat_Handler+0x34>
			timLedRef = u32_Tim_1msGet();
 801bb24:	f7fe fa14 	bl	8019f50 <u32_Tim_1msGet>
 801bb28:	4b14      	ldr	r3, [pc, #80]	@ (801bb7c <v_Mode_Bat_Handler+0x234>)
 801bb2a:	6018      	str	r0, [r3, #0]
			ledToggle++;
 801bb2c:	4a19      	ldr	r2, [pc, #100]	@ (801bb94 <v_Mode_Bat_Handler+0x24c>)
 801bb2e:	6813      	ldr	r3, [r2, #0]
 801bb30:	3301      	adds	r3, #1
 801bb32:	6013      	str	r3, [r2, #0]
			if(ledToggle & 1)	{v_RGB_Set_Bat(0);}
 801bb34:	f013 0f01 	tst.w	r3, #1
 801bb38:	bf14      	ite	ne
 801bb3a:	2000      	movne	r0, #0
			else				{v_RGB_Set_Bat(1);}
 801bb3c:	2001      	moveq	r0, #1
 801bb3e:	f7fd f8fd 	bl	8018d3c <v_RGB_Set_Bat>
 801bb42:	e72b      	b.n	801b99c <v_Mode_Bat_Handler+0x54>
	if(bat_curr != bat_prev){
 801bb44:	4a0c      	ldr	r2, [pc, #48]	@ (801bb78 <v_Mode_Bat_Handler+0x230>)
 801bb46:	7812      	ldrb	r2, [r2, #0]
 801bb48:	429a      	cmp	r2, r3
 801bb4a:	f47f af0a 	bne.w	801b962 <v_Mode_Bat_Handler+0x1a>
}
 801bb4e:	2200      	movs	r2, #0
 801bb50:	e725      	b.n	801b99e <v_Mode_Bat_Handler+0x56>
 801bb52:	bf00      	nop
 801bb54:	f3af 8000 	nop.w
 801bb58:	eb851eb8 	.word	0xeb851eb8
 801bb5c:	3fbeb851 	.word	0x3fbeb851
 801bb60:	9999999a 	.word	0x9999999a
 801bb64:	3fa99999 	.word	0x3fa99999
 801bb68:	47ae147b 	.word	0x47ae147b
 801bb6c:	3fb47ae1 	.word	0x3fb47ae1
 801bb70:	2400d2d8 	.word	0x2400d2d8
 801bb74:	2400d27c 	.word	0x2400d27c
 801bb78:	240001e8 	.word	0x240001e8
 801bb7c:	2400d270 	.word	0x2400d270
 801bb80:	2400d2d0 	.word	0x2400d2d0
 801bb84:	2400d280 	.word	0x2400d280
 801bb88:	2400d284 	.word	0x2400d284
 801bb8c:	2400d32c 	.word	0x2400d32c
 801bb90:	240001e4 	.word	0x240001e4
 801bb94:	2400d274 	.word	0x2400d274
 801bb98:	08023738 	.word	0x08023738
 801bb9c:	2400d314 	.word	0x2400d314
 801bba0:	3e99999a 	.word	0x3e99999a
 801bba4:	2400d278 	.word	0x2400d278

0801bba8 <v_Mode_BlowFan_Disable>:
	x_modeBlowFan.u16_on = 0;
 801bba8:	4b01      	ldr	r3, [pc, #4]	@ (801bbb0 <v_Mode_BlowFan_Disable+0x8>)
 801bbaa:	2200      	movs	r2, #0
 801bbac:	801a      	strh	r2, [r3, #0]
}
 801bbae:	4770      	bx	lr
 801bbb0:	2400d314 	.word	0x2400d314

0801bbb4 <v_Mode_Sensing_Handler>:
//	MODE - Off
/////////////////////////////////
int i_mode_off;

static int i_Mode_Is_Off(){
	return i_mode_off;
 801bbb4:	4b52      	ldr	r3, [pc, #328]	@ (801bd00 <v_Mode_Sensing_Handler+0x14c>)
	if(i_Mode_Is_Off()){return;}
 801bbb6:	681b      	ldr	r3, [r3, #0]
 801bbb8:	b103      	cbz	r3, 801bbbc <v_Mode_Sensing_Handler+0x8>
 801bbba:	4770      	bx	lr
void v_Mode_Sensing_Handler(){
 801bbbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bbc0:	ed2d 8b04 	vpush	{d8-d9}
 801bbc4:	b089      	sub	sp, #36	@ 0x24
	v_IMU_Handler();
 801bbc6:	f7f6 fb5f 	bl	8012288 <v_IMU_Handler>
	v_FSR_Data_Handler();
 801bbca:	f7e4 fed3 	bl	8000974 <v_FSR_Data_Handler>
	v_Temp_InOut_Handler();
 801bbce:	f7e5 f84b 	bl	8000c68 <v_Temp_InOut_Handler>
	v_Temp_IR_Data_Handler();
 801bbd2:	f7fa fea7 	bl	8016924 <v_Temp_IR_Data_Handler>
	v_TOF_Handler();
 801bbd6:	f004 fb85 	bl	80202e4 <v_TOF_Handler>
	if(_b_Tim_Is_OVR(u32_Tim_1msGet(), timRef, 100)){
 801bbda:	f7fe f9b9 	bl	8019f50 <u32_Tim_1msGet>
 801bbde:	2264      	movs	r2, #100	@ 0x64
 801bbe0:	4b48      	ldr	r3, [pc, #288]	@ (801bd04 <v_Mode_Sensing_Handler+0x150>)
 801bbe2:	6819      	ldr	r1, [r3, #0]
 801bbe4:	f001 fda0 	bl	801d728 <_b_Tim_Is_OVR>
 801bbe8:	b960      	cbnz	r0, 801bc04 <v_Mode_Sensing_Handler+0x50>
	if(e_mode_ai != MODE_AI_STM){return;}
 801bbea:	4b47      	ldr	r3, [pc, #284]	@ (801bd08 <v_Mode_Sensing_Handler+0x154>)
 801bbec:	781b      	ldrb	r3, [r3, #0]
 801bbee:	2b01      	cmp	r3, #1
 801bbf0:	d103      	bne.n	801bbfa <v_Mode_Sensing_Handler+0x46>
	return x_modeWork.guide.e_curr;
 801bbf2:	4b46      	ldr	r3, [pc, #280]	@ (801bd0c <v_Mode_Sensing_Handler+0x158>)
	if(e_Mode_Get_CurrID() >= modeHEALING){
 801bbf4:	789b      	ldrb	r3, [r3, #2]
 801bbf6:	2b00      	cmp	r3, #0
 801bbf8:	d14b      	bne.n	801bc92 <v_Mode_Sensing_Handler+0xde>
}
 801bbfa:	b009      	add	sp, #36	@ 0x24
 801bbfc:	ecbd 8b04 	vpop	{d8-d9}
 801bc00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		timRef = u32_Tim_1msGet();
 801bc04:	f7fe f9a4 	bl	8019f50 <u32_Tim_1msGet>
 801bc08:	4b3e      	ldr	r3, [pc, #248]	@ (801bd04 <v_Mode_Sensing_Handler+0x150>)
 801bc0a:	6018      	str	r0, [r3, #0]
		uint8_t imu_evt_left = u8_IMU_Get_EVT_Left();
 801bc0c:	f7f6 fc68 	bl	80124e0 <u8_IMU_Get_EVT_Left>
 801bc10:	4604      	mov	r4, r0
		uint8_t imu_evt_right = u8_IMU_Get_EVT_Right();
 801bc12:	f7f6 fc6b 	bl	80124ec <u8_IMU_Get_EVT_Right>
 801bc16:	4605      	mov	r5, r0
		if(imu_evt_left){
 801bc18:	bbac      	cbnz	r4, 801bc86 <v_Mode_Sensing_Handler+0xd2>
		if(imu_evt_right){
 801bc1a:	bbbd      	cbnz	r5, 801bc8c <v_Mode_Sensing_Handler+0xd8>
		v_ESP_Send_Sensing(pi16_IMU_Get_Left(), pi16_IMU_Get_Right(), \
 801bc1c:	f7f6 fc58 	bl	80124d0 <pi16_IMU_Get_Left>
 801bc20:	4606      	mov	r6, r0
 801bc22:	f7f6 fc59 	bl	80124d8 <pi16_IMU_Get_Right>
 801bc26:	4607      	mov	r7, r0
 801bc28:	f7e4 fee4 	bl	80009f4 <u16_FSR_Get_Left>
 801bc2c:	4680      	mov	r8, r0
 801bc2e:	f7e4 fee7 	bl	8000a00 <u16_FSR_Get_Right>
 801bc32:	4681      	mov	r9, r0
 801bc34:	f7e5 f876 	bl	8000d24 <f_Temp_Out_Get>
 801bc38:	eeb0 8a40 	vmov.f32	s16, s0
 801bc3c:	f7e5 f86c 	bl	8000d18 <f_Temp_In_Get>
 801bc40:	eef0 8a40 	vmov.f32	s17, s0
 801bc44:	f7fa fe68 	bl	8016918 <f_IR_Temp_Get>
 801bc48:	eeb0 9a40 	vmov.f32	s18, s0
 801bc4c:	f004 fb88 	bl	8020360 <u16_TOF_Get_1>
 801bc50:	4682      	mov	sl, r0
 801bc52:	f004 fb8b 	bl	802036c <u16_TOF_Get_2>
 801bc56:	4683      	mov	fp, r0
 801bc58:	f7fd fa02 	bl	8019060 <f_ADC_Get_BatVolt>
 801bc5c:	eef0 1a40 	vmov.f32	s3, s0
 801bc60:	9503      	str	r5, [sp, #12]
 801bc62:	9402      	str	r4, [sp, #8]
 801bc64:	f8cd b004 	str.w	fp, [sp, #4]
 801bc68:	f8cd a000 	str.w	sl, [sp]
 801bc6c:	eeb0 1a49 	vmov.f32	s2, s18
 801bc70:	eef0 0a68 	vmov.f32	s1, s17
 801bc74:	eeb0 0a48 	vmov.f32	s0, s16
 801bc78:	464b      	mov	r3, r9
 801bc7a:	4642      	mov	r2, r8
 801bc7c:	4639      	mov	r1, r7
 801bc7e:	4630      	mov	r0, r6
 801bc80:	f7ff f8f8 	bl	801ae74 <v_ESP_Send_Sensing>
 801bc84:	e7b1      	b.n	801bbea <v_Mode_Sensing_Handler+0x36>
			v_IMU_Clear_EVT_Left();
 801bc86:	f7f6 fc37 	bl	80124f8 <v_IMU_Clear_EVT_Left>
 801bc8a:	e7c6      	b.n	801bc1a <v_Mode_Sensing_Handler+0x66>
			v_IMU_Clear_EVT_Right();
 801bc8c:	f7f6 fc3a 	bl	8012504 <v_IMU_Clear_EVT_Right>
 801bc90:	e7c4      	b.n	801bc1c <v_Mode_Sensing_Handler+0x68>
		_x_XYZ_t L = x_IMU_Get_Angle_Left();
 801bc92:	f7f6 fc3d 	bl	8012510 <x_IMU_Get_Angle_Left>
		int actAngle = 90 - i_actAngle;					//90 - 10
 801bc96:	4b1e      	ldr	r3, [pc, #120]	@ (801bd10 <v_Mode_Sensing_Handler+0x15c>)
 801bc98:	681b      	ldr	r3, [r3, #0]
 801bc9a:	f1c3 035a 	rsb	r3, r3, #90	@ 0x5a
		int relAngle = 90 - i_actAngle + i_relAngle;	//90 - 10 + 5
 801bc9e:	4a1d      	ldr	r2, [pc, #116]	@ (801bd14 <v_Mode_Sensing_Handler+0x160>)
 801bca0:	6811      	ldr	r1, [r2, #0]
	return x_modeWork.guide.e_curr;
 801bca2:	4a1a      	ldr	r2, [pc, #104]	@ (801bd0c <v_Mode_Sensing_Handler+0x158>)
 801bca4:	7892      	ldrb	r2, [r2, #2]
		if(actL <= actAngle){
 801bca6:	ee07 3a90 	vmov	s15, r3
 801bcaa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801bcae:	eeb4 0ae7 	vcmpe.f32	s0, s15
 801bcb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bcb6:	d80c      	bhi.n	801bcd2 <v_Mode_Sensing_Handler+0x11e>
			e_mode_tilt = MODE_TILT_ACT;
 801bcb8:	4b17      	ldr	r3, [pc, #92]	@ (801bd18 <v_Mode_Sensing_Handler+0x164>)
 801bcba:	2101      	movs	r1, #1
 801bcbc:	7019      	strb	r1, [r3, #0]
			if(mode != modeFORCE_UP && mode != modeFORCE_ON){
 801bcbe:	3a03      	subs	r2, #3
 801bcc0:	b2d2      	uxtb	r2, r2
 801bcc2:	428a      	cmp	r2, r1
 801bcc4:	d999      	bls.n	801bbfa <v_Mode_Sensing_Handler+0x46>
	px_work->guide.e_next = e_id;
 801bcc6:	4b11      	ldr	r3, [pc, #68]	@ (801bd0c <v_Mode_Sensing_Handler+0x158>)
 801bcc8:	2203      	movs	r2, #3
 801bcca:	70da      	strb	r2, [r3, #3]
	px_work->cr.u8 = modeCR_UPD_OFF;
 801bccc:	2205      	movs	r2, #5
 801bcce:	701a      	strb	r2, [r3, #0]
}
 801bcd0:	e793      	b.n	801bbfa <v_Mode_Sensing_Handler+0x46>
		int relAngle = 90 - i_actAngle + i_relAngle;	//90 - 10 + 5
 801bcd2:	440b      	add	r3, r1
		else if(actL > relAngle){
 801bcd4:	ee07 3a90 	vmov	s15, r3
 801bcd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801bcdc:	eeb4 0ae7 	vcmpe.f32	s0, s15
 801bce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bce4:	dd89      	ble.n	801bbfa <v_Mode_Sensing_Handler+0x46>
			e_mode_tilt = MODE_TILT_REL;
 801bce6:	4b0c      	ldr	r3, [pc, #48]	@ (801bd18 <v_Mode_Sensing_Handler+0x164>)
 801bce8:	2102      	movs	r1, #2
 801bcea:	7019      	strb	r1, [r3, #0]
			if(mode == modeFORCE_UP || mode == modeFORCE_ON){
 801bcec:	3a03      	subs	r2, #3
 801bcee:	b2d2      	uxtb	r2, r2
 801bcf0:	2a01      	cmp	r2, #1
 801bcf2:	d882      	bhi.n	801bbfa <v_Mode_Sensing_Handler+0x46>
	px_work->guide.e_next = e_id;
 801bcf4:	4b05      	ldr	r3, [pc, #20]	@ (801bd0c <v_Mode_Sensing_Handler+0x158>)
 801bcf6:	2205      	movs	r2, #5
 801bcf8:	70da      	strb	r2, [r3, #3]
	px_work->cr.u8 = modeCR_UPD_OFF;
 801bcfa:	701a      	strb	r2, [r3, #0]
}
 801bcfc:	e77d      	b.n	801bbfa <v_Mode_Sensing_Handler+0x46>
 801bcfe:	bf00      	nop
 801bd00:	2400d2c4 	.word	0x2400d2c4
 801bd04:	2400d2a8 	.word	0x2400d2a8
 801bd08:	2400d344 	.word	0x2400d344
 801bd0c:	2400d394 	.word	0x2400d394
 801bd10:	2400d340 	.word	0x2400d340
 801bd14:	2400d33c 	.word	0x2400d33c
 801bd18:	2400d338 	.word	0x2400d338

0801bd1c <v_Mode_Off>:
}

void v_Mode_Off(e_modeID_t e_id, x_modeWORK_t* px_work, x_modePUB_t* px_pub){
	if(e_id != px_work->guide.e_curr){return;}
 801bd1c:	788b      	ldrb	r3, [r1, #2]
 801bd1e:	4283      	cmp	r3, r0
 801bd20:	f040 8098 	bne.w	801be54 <v_Mode_Off+0x138>
void v_Mode_Off(e_modeID_t e_id, x_modeWORK_t* px_work, x_modePUB_t* px_pub){
 801bd24:	b570      	push	{r4, r5, r6, lr}
 801bd26:	460c      	mov	r4, r1
 801bd28:	4615      	mov	r5, r2
	static int pwr_off, low_pwr;
	if(px_work->cr.bit.b1_upd){
 801bd2a:	780b      	ldrb	r3, [r1, #0]
 801bd2c:	f013 0f01 	tst.w	r3, #1
 801bd30:	d020      	beq.n	801bd74 <v_Mode_Off+0x58>
		px_work->cr.bit.b1_upd = 0;
 801bd32:	780b      	ldrb	r3, [r1, #0]
 801bd34:	f023 0301 	bic.w	r3, r3, #1
 801bd38:	700b      	strb	r3, [r1, #0]
		if(px_work->cr.bit.b1_on){
 801bd3a:	b2da      	uxtb	r2, r3
 801bd3c:	f013 0f02 	tst.w	r3, #2
 801bd40:	d104      	bne.n	801bd4c <v_Mode_Off+0x30>
			}
		}


	}
	else if(px_work->cr.bit.b1_off){
 801bd42:	f012 0f04 	tst.w	r2, #4
 801bd46:	f040 8081 	bne.w	801be4c <v_Mode_Off+0x130>
		v_Mode_MoveNext(px_work);
	}
}
 801bd4a:	bd70      	pop	{r4, r5, r6, pc}
	i_sw_pwr = 0;
 801bd4c:	2600      	movs	r6, #0
 801bd4e:	4b42      	ldr	r3, [pc, #264]	@ (801be58 <v_Mode_Off+0x13c>)
 801bd50:	601e      	str	r6, [r3, #0]
			px_pub->u32_timToutRef = u32_Tim_1msGet();
 801bd52:	f7fe f8fd 	bl	8019f50 <u32_Tim_1msGet>
 801bd56:	6068      	str	r0, [r5, #4]
			px_pub->u32_timLedRef = u32_Tim_1msGet();
 801bd58:	f7fe f8fa 	bl	8019f50 <u32_Tim_1msGet>
 801bd5c:	60a8      	str	r0, [r5, #8]
			v_RGB_Disable_Duty();
 801bd5e:	f7fc fe39 	bl	80189d4 <v_RGB_Disable_Duty>
			v_RGB_Clear();
 801bd62:	f7fd f843 	bl	8018dec <v_RGB_Clear>
			i_mode_off = 1;
 801bd66:	4b3d      	ldr	r3, [pc, #244]	@ (801be5c <v_Mode_Off+0x140>)
 801bd68:	2201      	movs	r2, #1
 801bd6a:	601a      	str	r2, [r3, #0]
			pwr_off = low_pwr = 0;
 801bd6c:	4b3c      	ldr	r3, [pc, #240]	@ (801be60 <v_Mode_Off+0x144>)
 801bd6e:	601e      	str	r6, [r3, #0]
 801bd70:	4b3c      	ldr	r3, [pc, #240]	@ (801be64 <v_Mode_Off+0x148>)
 801bd72:	601e      	str	r6, [r3, #0]
	if(px_work->cr.bit.b1_on){
 801bd74:	7822      	ldrb	r2, [r4, #0]
 801bd76:	f012 0f02 	tst.w	r2, #2
 801bd7a:	d0e2      	beq.n	801bd42 <v_Mode_Off+0x26>
		if(_b_Tim_Is_OVR(u32_Tim_1msGet(), px_pub->u32_timLedRef, 100)){
 801bd7c:	f7fe f8e8 	bl	8019f50 <u32_Tim_1msGet>
 801bd80:	2264      	movs	r2, #100	@ 0x64
 801bd82:	68a9      	ldr	r1, [r5, #8]
 801bd84:	f001 fcd0 	bl	801d728 <_b_Tim_Is_OVR>
 801bd88:	b110      	cbz	r0, 801bd90 <v_Mode_Off+0x74>
			if(pwr_off == 0){
 801bd8a:	4b36      	ldr	r3, [pc, #216]	@ (801be64 <v_Mode_Off+0x148>)
 801bd8c:	681b      	ldr	r3, [r3, #0]
 801bd8e:	b353      	cbz	r3, 801bde6 <v_Mode_Off+0xca>
		if(e_Key_Read_PWR() == _keyPRESSED){
 801bd90:	f7ff fa32 	bl	801b1f8 <e_Key_Read_PWR>
 801bd94:	2801      	cmp	r0, #1
 801bd96:	d04e      	beq.n	801be36 <v_Mode_Off+0x11a>
		if(_b_Tim_Is_OVR(u32_Tim_1msGet(), px_pub->u32_timToutRef, 1000)){
 801bd98:	f7fe f8da 	bl	8019f50 <u32_Tim_1msGet>
 801bd9c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801bda0:	6869      	ldr	r1, [r5, #4]
 801bda2:	f001 fcc1 	bl	801d728 <_b_Tim_Is_OVR>
 801bda6:	2800      	cmp	r0, #0
 801bda8:	d0cf      	beq.n	801bd4a <v_Mode_Off+0x2e>
			if(low_pwr == 0){
 801bdaa:	4b2d      	ldr	r3, [pc, #180]	@ (801be60 <v_Mode_Off+0x144>)
 801bdac:	681b      	ldr	r3, [r3, #0]
 801bdae:	2b00      	cmp	r3, #0
 801bdb0:	d1cb      	bne.n	801bd4a <v_Mode_Off+0x2e>
				low_pwr = 1;
 801bdb2:	2601      	movs	r6, #1
 801bdb4:	4b2a      	ldr	r3, [pc, #168]	@ (801be60 <v_Mode_Off+0x144>)
 801bdb6:	601e      	str	r6, [r3, #0]
				HAL_SuspendTick();
 801bdb8:	f7e7 fa26 	bl	8003208 <HAL_SuspendTick>
				__HAL_PWR_CLEAR_FLAG(PWR_FLAG_STOP);
 801bdbc:	4c2a      	ldr	r4, [pc, #168]	@ (801be68 <v_Mode_Off+0x14c>)
 801bdbe:	6923      	ldr	r3, [r4, #16]
 801bdc0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 801bdc4:	6123      	str	r3, [r4, #16]
				HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 801bdc6:	4631      	mov	r1, r6
 801bdc8:	4630      	mov	r0, r6
 801bdca:	f7ed f965 	bl	8009098 <HAL_PWR_EnterSTOPMode>
				if(__HAL_PWR_GET_FLAG(PWR_FLAG_STOP)){
 801bdce:	6923      	ldr	r3, [r4, #16]
 801bdd0:	f013 0f20 	tst.w	r3, #32
 801bdd4:	d133      	bne.n	801be3e <v_Mode_Off+0x122>
				v_IO_PWR_WakeUp_Disable();
 801bdd6:	f7fe f815 	bl	8019e04 <v_IO_PWR_WakeUp_Disable>
				v_Key_Power_Init();
 801bdda:	f7ff fa07 	bl	801b1ec <v_Key_Power_Init>
				px_pub->u32_timToutRef = u32_Tim_1msGet();
 801bdde:	f7fe f8b7 	bl	8019f50 <u32_Tim_1msGet>
 801bde2:	6068      	str	r0, [r5, #4]
 801bde4:	e7b1      	b.n	801bd4a <v_Mode_Off+0x2e>
				pwr_off = 1;
 801bde6:	4b1f      	ldr	r3, [pc, #124]	@ (801be64 <v_Mode_Off+0x148>)
 801bde8:	2201      	movs	r2, #1
 801bdea:	601a      	str	r2, [r3, #0]
				v_IO_Disable_12V();
 801bdec:	f7fd fe38 	bl	8019a60 <v_IO_Disable_12V>
				v_I2C_Deinit();
 801bdf0:	f7fd fa88 	bl	8019304 <v_I2C_Deinit>
				v_AUDIO_Init();					//low
 801bdf4:	f7fd fe62 	bl	8019abc <v_AUDIO_Init>
				v_I2C1_Pin_Deinit();
 801bdf8:	f7fd febc 	bl	8019b74 <v_I2C1_Pin_Deinit>
				v_I2C2_Pin_Deinit();
 801bdfc:	f7fd feee 	bl	8019bdc <v_I2C2_Pin_Deinit>
				v_I2C3_Pin_Deinit();
 801be00:	f7fd ff26 	bl	8019c50 <v_I2C3_Pin_Deinit>
				v_I2C4_Pin_Deinit();
 801be04:	f7fd ff72 	bl	8019cec <v_I2C4_Pin_Deinit>
				v_I2C5_Pin_Deinit();
 801be08:	f7fd ffaa 	bl	8019d60 <v_I2C5_Pin_Deinit>
				v_IO_PWR_WakeUp_Enable();
 801be0c:	f7fd ffe2 	bl	8019dd4 <v_IO_PWR_WakeUp_Enable>
				HAL_GPIO_WritePin(GPIOC, DO_12VA_EN_Pin|DO_PAD_EN_Pin|DO_FAN_EN_Pin|DO_ACT_TOF1_SHUT_Pin, GPIO_PIN_RESET);
 801be10:	2200      	movs	r2, #0
 801be12:	f24e 0110 	movw	r1, #57360	@ 0xe010
 801be16:	4815      	ldr	r0, [pc, #84]	@ (801be6c <v_Mode_Off+0x150>)
 801be18:	f7eb fa3a 	bl	8007290 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOE, DO_TOF2_SHUT_Pin|DO_AUDIO_SHDN_Pin|DO_I2C5_ADD_Pin, GPIO_PIN_RESET);
 801be1c:	2200      	movs	r2, #0
 801be1e:	f44f 6150 	mov.w	r1, #3328	@ 0xd00
 801be22:	4813      	ldr	r0, [pc, #76]	@ (801be70 <v_Mode_Off+0x154>)
 801be24:	f7eb fa34 	bl	8007290 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOD, DO_CTRL_LED2_Pin, GPIO_PIN_RESET);
 801be28:	2200      	movs	r2, #0
 801be2a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 801be2e:	4811      	ldr	r0, [pc, #68]	@ (801be74 <v_Mode_Off+0x158>)
 801be30:	f7eb fa2e 	bl	8007290 <HAL_GPIO_WritePin>
 801be34:	e7ac      	b.n	801bd90 <v_Mode_Off+0x74>
			px_pub->u32_timToutRef = u32_Tim_1msGet();
 801be36:	f7fe f88b 	bl	8019f50 <u32_Tim_1msGet>
 801be3a:	6068      	str	r0, [r5, #4]
 801be3c:	e7ac      	b.n	801bd98 <v_Mode_Off+0x7c>
					__HAL_PWR_CLEAR_FLAG(PWR_FLAG_STOP);
 801be3e:	6923      	ldr	r3, [r4, #16]
 801be40:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 801be44:	6123      	str	r3, [r4, #16]
					v_WakeUp_Clock_Config();
 801be46:	f7e5 ff41 	bl	8001ccc <v_WakeUp_Clock_Config>
 801be4a:	e7c4      	b.n	801bdd6 <v_Mode_Off+0xba>
		v_Mode_MoveNext(px_work);
 801be4c:	4620      	mov	r0, r4
 801be4e:	f7ff fc23 	bl	801b698 <v_Mode_MoveNext>
 801be52:	e77a      	b.n	801bd4a <v_Mode_Off+0x2e>
 801be54:	4770      	bx	lr
 801be56:	bf00      	nop
 801be58:	2400d348 	.word	0x2400d348
 801be5c:	2400d2c4 	.word	0x2400d2c4
 801be60:	2400d2a4 	.word	0x2400d2a4
 801be64:	2400d2a0 	.word	0x2400d2a0
 801be68:	58024800 	.word	0x58024800
 801be6c:	58020800 	.word	0x58020800
 801be70:	58021000 	.word	0x58021000
 801be74:	58020c00 	.word	0x58020c00

0801be78 <v_Mode_WakeUp_LED>:
/////////////////////////////////
//	MODE - WakeUp
/////////////////////////////////
int i_mode_off;

void v_Mode_WakeUp_LED(){
 801be78:	b508      	push	{r3, lr}
	v_RGB_Set_Top(MODE_OFF_LED_R, MODE_OFF_LED_G, MODE_OFF_LED_B);
 801be7a:	2295      	movs	r2, #149	@ 0x95
 801be7c:	21eb      	movs	r1, #235	@ 0xeb
 801be7e:	2075      	movs	r0, #117	@ 0x75
 801be80:	f7fc fe5c 	bl	8018b3c <v_RGB_Set_Top>
	v_RGB_Set_Bot(MODE_OFF_LED_R, MODE_OFF_LED_G, MODE_OFF_LED_B);
 801be84:	2295      	movs	r2, #149	@ 0x95
 801be86:	21eb      	movs	r1, #235	@ 0xeb
 801be88:	2075      	movs	r0, #117	@ 0x75
 801be8a:	f7fc fe7f 	bl	8018b8c <v_RGB_Set_Bot>
}
 801be8e:	bd08      	pop	{r3, pc}

0801be90 <v_Mode_WakeUp>:

void v_Mode_WakeUp(e_modeID_t e_id, x_modeWORK_t* px_work, x_modePUB_t* px_pub){
 801be90:	b538      	push	{r3, r4, r5, lr}
	if(e_id != px_work->guide.e_curr){return;}
 801be92:	788b      	ldrb	r3, [r1, #2]
 801be94:	4283      	cmp	r3, r0
 801be96:	d110      	bne.n	801beba <v_Mode_WakeUp+0x2a>
 801be98:	460c      	mov	r4, r1
 801be9a:	4615      	mov	r5, r2
	if(px_work->cr.bit.b1_upd){
 801be9c:	780b      	ldrb	r3, [r1, #0]
 801be9e:	f013 0f01 	tst.w	r3, #1
 801bea2:	d01b      	beq.n	801bedc <v_Mode_WakeUp+0x4c>
		px_work->cr.bit.b1_upd = 0;
 801bea4:	780b      	ldrb	r3, [r1, #0]
 801bea6:	f023 0301 	bic.w	r3, r3, #1
 801beaa:	700b      	strb	r3, [r1, #0]
		if(px_work->cr.bit.b1_on){
 801beac:	b2da      	uxtb	r2, r3
 801beae:	f013 0f02 	tst.w	r3, #2
 801beb2:	d103      	bne.n	801bebc <v_Mode_WakeUp+0x2c>

			HAL_NVIC_SystemReset();
			v_Mode_MoveNext(px_work);
		}
	}
	else if(px_work->cr.bit.b1_off){
 801beb4:	f012 0f04 	tst.w	r2, #4
 801beb8:	d125      	bne.n	801bf06 <v_Mode_WakeUp+0x76>
		v_Mode_MoveNext(px_work);
	}
}
 801beba:	bd38      	pop	{r3, r4, r5, pc}
	i_sw_pwr = 0;
 801bebc:	4b14      	ldr	r3, [pc, #80]	@ (801bf10 <v_Mode_WakeUp+0x80>)
 801bebe:	2200      	movs	r2, #0
 801bec0:	601a      	str	r2, [r3, #0]
			px_pub->u32_timToutRef = u32_Tim_1msGet();
 801bec2:	f7fe f845 	bl	8019f50 <u32_Tim_1msGet>
 801bec6:	6068      	str	r0, [r5, #4]
			v_RTC_Write_BKUP(0xA5A5);
 801bec8:	f24a 50a5 	movw	r0, #42405	@ 0xa5a5
 801becc:	f7e5 feec 	bl	8001ca8 <v_RTC_Write_BKUP>
			v_IO_Enable_12V();
 801bed0:	f7fd fdbc 	bl	8019a4c <v_IO_Enable_12V>
			v_RGB_Enable_Duty();
 801bed4:	f7fc fd78 	bl	80189c8 <v_RGB_Enable_Duty>
			v_Mode_WakeUp_LED();
 801bed8:	f7ff ffce 	bl	801be78 <v_Mode_WakeUp_LED>
	if(px_work->cr.bit.b1_on){
 801bedc:	7822      	ldrb	r2, [r4, #0]
 801bede:	f012 0f02 	tst.w	r2, #2
 801bee2:	d0e7      	beq.n	801beb4 <v_Mode_WakeUp+0x24>
		if(_b_Tim_Is_OVR(u32_Tim_1msGet(), px_pub->u32_timToutRef, 1000)){
 801bee4:	f7fe f834 	bl	8019f50 <u32_Tim_1msGet>
 801bee8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801beec:	6869      	ldr	r1, [r5, #4]
 801beee:	f001 fc1b 	bl	801d728 <_b_Tim_Is_OVR>
 801bef2:	2800      	cmp	r0, #0
 801bef4:	d0e1      	beq.n	801beba <v_Mode_WakeUp+0x2a>
			v_IO_Disable_12V();	//add : 1.00.34
 801bef6:	f7fd fdb3 	bl	8019a60 <v_IO_Disable_12V>
			HAL_NVIC_SystemReset();
 801befa:	f7e8 fc23 	bl	8004744 <HAL_NVIC_SystemReset>
			v_Mode_MoveNext(px_work);
 801befe:	4620      	mov	r0, r4
 801bf00:	f7ff fbca 	bl	801b698 <v_Mode_MoveNext>
 801bf04:	e7d9      	b.n	801beba <v_Mode_WakeUp+0x2a>
		v_Mode_MoveNext(px_work);
 801bf06:	4620      	mov	r0, r4
 801bf08:	f7ff fbc6 	bl	801b698 <v_Mode_MoveNext>
 801bf0c:	e7d5      	b.n	801beba <v_Mode_WakeUp+0x2a>
 801bf0e:	bf00      	nop
 801bf10:	2400d348 	.word	0x2400d348

0801bf14 <v_Mode_DBG_Enter>:
	px_work->guide.e_next = e_id;
 801bf14:	4b02      	ldr	r3, [pc, #8]	@ (801bf20 <v_Mode_DBG_Enter+0xc>)
 801bf16:	2209      	movs	r2, #9
 801bf18:	70da      	strb	r2, [r3, #3]
	px_work->cr.u8 = modeCR_UPD_OFF;
 801bf1a:	2205      	movs	r2, #5
 801bf1c:	701a      	strb	r2, [r3, #0]
static uint32_t u32_dbg_tout;
static int i_modeTest;

void v_Mode_DBG_Enter(){
	v_Mode_SetNext(modeTEST);
}
 801bf1e:	4770      	bx	lr
 801bf20:	2400d394 	.word	0x2400d394

0801bf24 <v_Mode_Set_DBG_TempMax>:

void v_Mode_Set_DBG_TempMax(float f_max){
	f_dbg_temp_max = f_max;
 801bf24:	4b01      	ldr	r3, [pc, #4]	@ (801bf2c <v_Mode_Set_DBG_TempMax+0x8>)
 801bf26:	ed83 0a00 	vstr	s0, [r3]
}
 801bf2a:	4770      	bx	lr
 801bf2c:	2400d2c0 	.word	0x2400d2c0

0801bf30 <v_Mode_Set_DBG_FoceUp>:
void v_Mode_Set_DBG_FanSpeed(int i_speed){
	i_dbg_fan_spped = i_speed;
}

void v_Mode_Set_DBG_FoceUp(float f_temp){
	if(f_temp <= f_dbg_temp_max){
 801bf30:	4b06      	ldr	r3, [pc, #24]	@ (801bf4c <v_Mode_Set_DBG_FoceUp+0x1c>)
 801bf32:	edd3 7a00 	vldr	s15, [r3]
		f_dbg_temp_forceUp = f_temp;
 801bf36:	eef4 7a40 	vcmp.f32	s15, s0
 801bf3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bf3e:	fe60 7a27 	vselge.f32	s15, s0, s15
 801bf42:	4b03      	ldr	r3, [pc, #12]	@ (801bf50 <v_Mode_Set_DBG_FoceUp+0x20>)
 801bf44:	edc3 7a00 	vstr	s15, [r3]
	}
	else{
		f_dbg_temp_forceUp = f_dbg_temp_max;
	}
}
 801bf48:	4770      	bx	lr
 801bf4a:	bf00      	nop
 801bf4c:	2400d2c0 	.word	0x2400d2c0
 801bf50:	2400d2bc 	.word	0x2400d2bc

0801bf54 <v_Mode_Set_DBG_ForceDown>:

void v_Mode_Set_DBG_ForceDown(float f_temp){
	f_dbg_temp_forceDown = f_temp;
 801bf54:	4b01      	ldr	r3, [pc, #4]	@ (801bf5c <v_Mode_Set_DBG_ForceDown+0x8>)
 801bf56:	ed83 0a00 	vstr	s0, [r3]
}
 801bf5a:	4770      	bx	lr
 801bf5c:	2400d2b8 	.word	0x2400d2b8

0801bf60 <v_Mode_Set_DBG_Waiting>:

void v_Mode_Set_DBG_Waiting(float f_temp){
	f_dbg_temp_waiting = f_temp;
 801bf60:	4b01      	ldr	r3, [pc, #4]	@ (801bf68 <v_Mode_Set_DBG_Waiting+0x8>)
 801bf62:	ed83 0a00 	vstr	s0, [r3]
}
 801bf66:	4770      	bx	lr
 801bf68:	2400d2b4 	.word	0x2400d2b4

0801bf6c <v_Mode_Set_DBG_Tout>:

void v_Mode_Set_DBG_Tout(uint32_t u32_time){
	u32_dbg_tout = u32_time;
 801bf6c:	4b01      	ldr	r3, [pc, #4]	@ (801bf74 <v_Mode_Set_DBG_Tout+0x8>)
 801bf6e:	6018      	str	r0, [r3, #0]
}
 801bf70:	4770      	bx	lr
 801bf72:	bf00      	nop
 801bf74:	2400d2b0 	.word	0x2400d2b0

0801bf78 <v_Mode_Set_DBG_Act>:

void v_Mode_Set_DBG_Act(int type){
	int mode = modeTEST_IDLE;
 801bf78:	2804      	cmp	r0, #4
 801bf7a:	bfa8      	it	ge
 801bf7c:	2000      	movge	r0, #0
	if(type <= modeTEST_WAITING){
		mode = type;
	}
	i_modeTest = mode | modeTEST_ACT;
 801bf7e:	f440 7080 	orr.w	r0, r0, #256	@ 0x100
 801bf82:	4b01      	ldr	r3, [pc, #4]	@ (801bf88 <v_Mode_Set_DBG_Act+0x10>)
 801bf84:	6018      	str	r0, [r3, #0]
}
 801bf86:	4770      	bx	lr
 801bf88:	2400d2ac 	.word	0x2400d2ac

0801bf8c <v_Mode_Init>:


/////////////////////////////////
//	Mode - Handler
/////////////////////////////////
void v_Mode_Init(){
 801bf8c:	b538      	push	{r3, r4, r5, lr}
 801bf8e:	ed2d 8b02 	vpush	{d8}
	v_TOF_Deinit();
 801bf92:	f004 f969 	bl	8020268 <v_TOF_Deinit>
	v_TempIR_Deinit();
 801bf96:	f7fa fc83 	bl	80168a0 <v_TempIR_Deinit>
	v_FSR_Deinit();
 801bf9a:	f7e4 fc97 	bl	80008cc <v_FSR_Deinit>
	v_IMU_Deinit();
 801bf9e:	f7f6 f8dd 	bl	801215c <v_IMU_Deinit>
	v_Codec_Deinit();
 801bfa2:	f7f4 f9d5 	bl	8010350 <v_Codec_Deinit>
	v_Temp_InOut_Deinit();
 801bfa6:	f7e4 fdff 	bl	8000ba8 <v_Temp_InOut_Deinit>
	x_currPID.Kp = MODE_HEATER_PID_COEF_P;	//rise time
 801bfaa:	482e      	ldr	r0, [pc, #184]	@ (801c064 <v_Mode_Init+0xd8>)
 801bfac:	4b2e      	ldr	r3, [pc, #184]	@ (801c068 <v_Mode_Init+0xdc>)
 801bfae:	6003      	str	r3, [r0, #0]
	x_currPID.Ki = MODE_HEATER_PID_COEF_I;	//overshoot
 801bfb0:	4b2e      	ldr	r3, [pc, #184]	@ (801c06c <v_Mode_Init+0xe0>)
 801bfb2:	6043      	str	r3, [r0, #4]
	x_currPID.Kd = MODE_HEATER_PID_COEF_D;	//steady-state error	//0.05 -> 0.1
 801bfb4:	4b2e      	ldr	r3, [pc, #184]	@ (801c070 <v_Mode_Init+0xe4>)
 801bfb6:	6083      	str	r3, [r0, #8]
	x_currPID.T = 0.1;
 801bfb8:	6203      	str	r3, [r0, #32]
	x_currPID.tau = 0.1;
 801bfba:	60c3      	str	r3, [r0, #12]
	x_currPID.limMax = MODE_HEATER_PID_COEF_MAX;	//pwm max
 801bfbc:	4b2d      	ldr	r3, [pc, #180]	@ (801c074 <v_Mode_Init+0xe8>)
 801bfbe:	6143      	str	r3, [r0, #20]
	x_currPID.limMin = MODE_HEATER_PID_COEF_MIN;		//pwm min	//500
 801bfc0:	2300      	movs	r3, #0
 801bfc2:	6103      	str	r3, [r0, #16]
	x_currPID.limMaxInt = MODE_HEATER_PID_COEF_MAX_INT;
 801bfc4:	4b2c      	ldr	r3, [pc, #176]	@ (801c078 <v_Mode_Init+0xec>)
 801bfc6:	61c3      	str	r3, [r0, #28]
	x_currPID.limMinInt = MODE_HEATER_PID_COEF_MIN_INT;
 801bfc8:	4b2c      	ldr	r3, [pc, #176]	@ (801c07c <v_Mode_Init+0xf0>)
 801bfca:	6183      	str	r3, [r0, #24]
	PIDController_Init(&x_currPID);
 801bfcc:	f001 fa83 	bl	801d4d6 <PIDController_Init>
		e_mode_ai = i_mode;
 801bfd0:	4b2b      	ldr	r3, [pc, #172]	@ (801c080 <v_Mode_Init+0xf4>)
 801bfd2:	2200      	movs	r2, #0
 801bfd4:	701a      	strb	r2, [r3, #0]
#if MODE_TEST_SUB_BD
	v_Mode_Set_AI(MODE_AI_ESP);
	v_Mode_SetInit(modeBOOTING);
#else
	v_Mode_Set_AI(MODE_AI_ESP);
	if(u32_RTC_Read_BKUP() == 0xA5A5){
 801bfd6:	f7e5 fe71 	bl	8001cbc <u32_RTC_Read_BKUP>
 801bfda:	f24a 53a5 	movw	r3, #42405	@ 0xa5a5
 801bfde:	4298      	cmp	r0, r3
 801bfe0:	d03a      	beq.n	801c058 <v_Mode_Init+0xcc>
 801bfe2:	2207      	movs	r2, #7
	px_work->guide.e_curr = e_id;
 801bfe4:	4b27      	ldr	r3, [pc, #156]	@ (801c084 <v_Mode_Init+0xf8>)
 801bfe6:	709a      	strb	r2, [r3, #2]
	px_work->cr.u8 = modeCR_UPD_ON;
 801bfe8:	2503      	movs	r5, #3
 801bfea:	701d      	strb	r5, [r3, #0]
	else{
		v_Mode_SetInit(modeOFF);
	}
#endif

	v_IO_Enable_Fan();			//always	//25.07.10
 801bfec:	f7fd fd42 	bl	8019a74 <v_IO_Enable_Fan>
	x_modeTout.u32_waiting = u32_waiting;
 801bff0:	4b25      	ldr	r3, [pc, #148]	@ (801c088 <v_Mode_Init+0xfc>)
 801bff2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 801bff6:	601a      	str	r2, [r3, #0]
	x_modeTout.u32_forceUp = u32_forceUp;
 801bff8:	240a      	movs	r4, #10
 801bffa:	605c      	str	r4, [r3, #4]
	x_modeTout.u32_forceOn = u32_forceOn;
 801bffc:	223c      	movs	r2, #60	@ 0x3c
 801bffe:	609a      	str	r2, [r3, #8]
	x_modeTout.u32_forceDown = u32_forceDown;
 801c000:	221e      	movs	r2, #30
 801c002:	60da      	str	r2, [r3, #12]
	x_modeTempLmt.f_max = f_temp;
 801c004:	4b21      	ldr	r3, [pc, #132]	@ (801c08c <v_Mode_Init+0x100>)
 801c006:	4a22      	ldr	r2, [pc, #136]	@ (801c090 <v_Mode_Init+0x104>)
 801c008:	60da      	str	r2, [r3, #12]


	//value temporary
	v_Mode_Config_Tout(MODE_TOUT_WAITING, MODE_TOUT_FORCE_UP, MODE_TOUT_FORCE_ON, MODE_TOUT_FORCE_DOWN);
	v_Mode_Set_Temp_Max(MODE_TEMP_MAX);
	v_Mode_Set_Temp_ForceUp(MODE_TEMP_FORCE_UP);
 801c00a:	ed9f 0a22 	vldr	s0, [pc, #136]	@ 801c094 <v_Mode_Init+0x108>
 801c00e:	f7ff fbbd 	bl	801b78c <v_Mode_Set_Temp_ForceUp>
	v_Mode_Set_Temp_Waiting(MODE_TEMP_WAITING);
 801c012:	ed9f 8a21 	vldr	s16, [pc, #132]	@ 801c098 <v_Mode_Init+0x10c>
 801c016:	eeb0 0a48 	vmov.f32	s0, s16
 801c01a:	f7ff fba7 	bl	801b76c <v_Mode_Set_Temp_Waiting>
	v_Mode_Set_Temp_Sleep(MODE_TEMP_SLEEP);
 801c01e:	eeb0 0a48 	vmov.f32	s0, s16
 801c022:	f7ff fb93 	bl	801b74c <v_Mode_Set_Temp_Sleep>
	x_modeCoolfan.u16_now = u16_now;
 801c026:	4b1d      	ldr	r3, [pc, #116]	@ (801c09c <v_Mode_Init+0x110>)
 801c028:	805c      	strh	r4, [r3, #2]
	x_modeCoolfan.u16_max= u16_max;
 801c02a:	809c      	strh	r4, [r3, #4]
	x_modeCoolfan.u16_on = 0;
 801c02c:	2200      	movs	r2, #0
 801c02e:	801a      	strh	r2, [r3, #0]
	x_modeHeatPad.u16_now = u16_now;
 801c030:	4b1b      	ldr	r3, [pc, #108]	@ (801c0a0 <v_Mode_Init+0x114>)
 801c032:	805d      	strh	r5, [r3, #2]
	x_modeHeatPad.u16_max= u16_max;
 801c034:	809c      	strh	r4, [r3, #4]
	x_modeHeatPad.u16_on = 0;
 801c036:	801a      	strh	r2, [r3, #0]
	x_modeBlowFan.u16_now = u16_now;
 801c038:	4b1a      	ldr	r3, [pc, #104]	@ (801c0a4 <v_Mode_Init+0x118>)
 801c03a:	805a      	strh	r2, [r3, #2]
	x_modeBlowFan.u16_max= u16_max;
 801c03c:	809d      	strh	r5, [r3, #4]
	x_modeBlowFan.u16_on = 1;
 801c03e:	2201      	movs	r2, #1
 801c040:	801a      	strh	r2, [r3, #0]
	u32_ForceDownDelay = u32_delay;
 801c042:	4b19      	ldr	r3, [pc, #100]	@ (801c0a8 <v_Mode_Init+0x11c>)
 801c044:	220f      	movs	r2, #15
 801c046:	601a      	str	r2, [r3, #0]
	i_actAngle = i_angle;
 801c048:	4b18      	ldr	r3, [pc, #96]	@ (801c0ac <v_Mode_Init+0x120>)
 801c04a:	601c      	str	r4, [r3, #0]
	i_relAngle = i_angle;
 801c04c:	4b18      	ldr	r3, [pc, #96]	@ (801c0b0 <v_Mode_Init+0x124>)
 801c04e:	2205      	movs	r2, #5
 801c050:	601a      	str	r2, [r3, #0]
	//v_Mode_Set_Speaker_Vol(1);

	//gyro angle
	v_Mode_Set_GyroAngle_Act(MODE_GYRO_ANGLE_ACT_INIT);
	v_Mode_Set_GyroAngle_Rel(MODE_GYRO_ANGLE_REL_INIT);
}
 801c052:	ecbd 8b02 	vpop	{d8}
 801c056:	bd38      	pop	{r3, r4, r5, pc}
		v_RTC_Write_BKUP(0x0000);
 801c058:	2000      	movs	r0, #0
 801c05a:	f7e5 fe25 	bl	8001ca8 <v_RTC_Write_BKUP>
}
 801c05e:	2200      	movs	r2, #0
 801c060:	e7c0      	b.n	801bfe4 <v_Mode_Init+0x58>
 801c062:	bf00      	nop
 801c064:	2400d2dc 	.word	0x2400d2dc
 801c068:	42c80000 	.word	0x42c80000
 801c06c:	40a00000 	.word	0x40a00000
 801c070:	3dcccccd 	.word	0x3dcccccd
 801c074:	447a0000 	.word	0x447a0000
 801c078:	44610000 	.word	0x44610000
 801c07c:	c3fa0000 	.word	0xc3fa0000
 801c080:	2400d344 	.word	0x2400d344
 801c084:	2400d394 	.word	0x2400d394
 801c088:	2400d364 	.word	0x2400d364
 801c08c:	2400d354 	.word	0x2400d354
 801c090:	428c0000 	.word	0x428c0000
 801c094:	42500000 	.word	0x42500000
 801c098:	42180000 	.word	0x42180000
 801c09c:	2400d324 	.word	0x2400d324
 801c0a0:	2400d31c 	.word	0x2400d31c
 801c0a4:	2400d314 	.word	0x2400d314
 801c0a8:	2400d350 	.word	0x2400d350
 801c0ac:	2400d340 	.word	0x2400d340
 801c0b0:	2400d33c 	.word	0x2400d33c

0801c0b4 <v_Mode_Handler>:

void v_Mode_Handler(){
 801c0b4:	b570      	push	{r4, r5, r6, lr}
	if(e_id != px_work->guide.e_curr){return;}
 801c0b6:	4b19      	ldr	r3, [pc, #100]	@ (801c11c <v_Mode_Handler+0x68>)
 801c0b8:	789b      	ldrb	r3, [r3, #2]
 801c0ba:	2b00      	cmp	r3, #0
 801c0bc:	f040 80c5 	bne.w	801c24a <v_Mode_Handler+0x196>
	if(px_work->cr.bit.b1_upd){
 801c0c0:	4b16      	ldr	r3, [pc, #88]	@ (801c11c <v_Mode_Handler+0x68>)
 801c0c2:	781b      	ldrb	r3, [r3, #0]
 801c0c4:	f013 0f01 	tst.w	r3, #1
 801c0c8:	d052      	beq.n	801c170 <v_Mode_Handler+0xbc>
		px_work->cr.bit.b1_upd = 0;
 801c0ca:	4a14      	ldr	r2, [pc, #80]	@ (801c11c <v_Mode_Handler+0x68>)
 801c0cc:	7813      	ldrb	r3, [r2, #0]
 801c0ce:	f023 0301 	bic.w	r3, r3, #1
 801c0d2:	7013      	strb	r3, [r2, #0]
		if(px_work->cr.bit.b1_on){
 801c0d4:	b2da      	uxtb	r2, r3
 801c0d6:	f013 0f02 	tst.w	r3, #2
 801c0da:	d125      	bne.n	801c128 <v_Mode_Handler+0x74>
	else if(px_work->cr.bit.b1_off){
 801c0dc:	f012 0f04 	tst.w	r2, #4
 801c0e0:	f000 80cf 	beq.w	801c282 <v_Mode_Handler+0x1ce>
		if(ready_mask == modeCONFIG_CPLT){
 801c0e4:	4b0e      	ldr	r3, [pc, #56]	@ (801c120 <v_Mode_Handler+0x6c>)
 801c0e6:	881b      	ldrh	r3, [r3, #0]
 801c0e8:	2b3f      	cmp	r3, #63	@ 0x3f
 801c0ea:	f000 828f 	beq.w	801c60c <v_Mode_Handler+0x558>
	return i_mp3_play;
 801c0ee:	4b0d      	ldr	r3, [pc, #52]	@ (801c124 <v_Mode_Handler+0x70>)
		if(i_Mode_Get_MP3_Play()){
 801c0f0:	681b      	ldr	r3, [r3, #0]
 801c0f2:	2b00      	cmp	r3, #0
 801c0f4:	f000 8290 	beq.w	801c618 <v_Mode_Handler+0x564>
			int mp3_stat = i_MP3_Get_Stat();
 801c0f8:	f7f8 ffb8 	bl	801506c <i_MP3_Get_Stat>
			if(mp3_stat == MP3_DONE || mp3_stat == MP3_ERR || mp3_stat == MP3_IDLE){
 801c0fc:	1ec3      	subs	r3, r0, #3
 801c0fe:	2b01      	cmp	r3, #1
 801c100:	d902      	bls.n	801c108 <v_Mode_Handler+0x54>
 801c102:	2800      	cmp	r0, #0
 801c104:	f040 80a1 	bne.w	801c24a <v_Mode_Handler+0x196>
				i_MP3_ForceStop();
 801c108:	f7f8 ff9a 	bl	8015040 <i_MP3_ForceStop>
				v_Mode_MoveNext(px_work);
 801c10c:	4803      	ldr	r0, [pc, #12]	@ (801c11c <v_Mode_Handler+0x68>)
 801c10e:	f7ff fac3 	bl	801b698 <v_Mode_MoveNext>
				v_ESP_Send_InitEnd();
 801c112:	f7fe fe99 	bl	801ae48 <v_ESP_Send_InitEnd>
				v_DBG_BootComplete();
 801c116:	f7fe fb63 	bl	801a7e0 <v_DBG_BootComplete>
 801c11a:	e096      	b.n	801c24a <v_Mode_Handler+0x196>
 801c11c:	2400d394 	.word	0x2400d394
 801c120:	2400d29c 	.word	0x2400d29c
 801c124:	2400d32c 	.word	0x2400d32c
			ready_mask = 0;
 801c128:	4bb7      	ldr	r3, [pc, #732]	@ (801c408 <v_Mode_Handler+0x354>)
 801c12a:	2200      	movs	r2, #0
 801c12c:	801a      	strh	r2, [r3, #0]
			px_pub->u32_timToutRef = u32_Tim_1msGet();
 801c12e:	f7fd ff0f 	bl	8019f50 <u32_Tim_1msGet>
 801c132:	4bb6      	ldr	r3, [pc, #728]	@ (801c40c <v_Mode_Handler+0x358>)
 801c134:	6058      	str	r0, [r3, #4]
			tout = MODE_BOOTING_TOUT;
 801c136:	4bb6      	ldr	r3, [pc, #728]	@ (801c410 <v_Mode_Handler+0x35c>)
 801c138:	f644 6220 	movw	r2, #20000	@ 0x4e20
 801c13c:	601a      	str	r2, [r3, #0]
			v_RGB_Clear();
 801c13e:	f7fc fe55 	bl	8018dec <v_RGB_Clear>
	v_RGB_Set_Top(MODE_BOOT_LED_R, MODE_BOOT_LED_G, MODE_BOOT_LED_B);
 801c142:	2296      	movs	r2, #150	@ 0x96
 801c144:	21ff      	movs	r1, #255	@ 0xff
 801c146:	20cd      	movs	r0, #205	@ 0xcd
 801c148:	f7fc fcf8 	bl	8018b3c <v_RGB_Set_Top>
	v_RGB_Set_Bot(MODE_BOOT_LED_R, MODE_BOOT_LED_G, MODE_BOOT_LED_B);
 801c14c:	2296      	movs	r2, #150	@ 0x96
 801c14e:	21ff      	movs	r1, #255	@ 0xff
 801c150:	20cd      	movs	r0, #205	@ 0xcd
 801c152:	f7fc fd1b 	bl	8018b8c <v_RGB_Set_Bot>
			tilt = 1;
 801c156:	4baf      	ldr	r3, [pc, #700]	@ (801c414 <v_Mode_Handler+0x360>)
 801c158:	2201      	movs	r2, #1
 801c15a:	801a      	strh	r2, [r3, #0]
			v_ESP_Send_InitStart();
 801c15c:	f7fe fe6c 	bl	801ae38 <v_ESP_Send_InitStart>
	return i_mp3_play;
 801c160:	4bad      	ldr	r3, [pc, #692]	@ (801c418 <v_Mode_Handler+0x364>)
			if(i_Mode_Get_MP3_Play()){
 801c162:	681b      	ldr	r3, [r3, #0]
 801c164:	2b00      	cmp	r3, #0
 801c166:	f000 81a7 	beq.w	801c4b8 <v_Mode_Handler+0x404>
				mp3_wait = 1;
 801c16a:	4bac      	ldr	r3, [pc, #688]	@ (801c41c <v_Mode_Handler+0x368>)
 801c16c:	2201      	movs	r2, #1
 801c16e:	601a      	str	r2, [r3, #0]
	if(px_work->cr.bit.b1_on){
 801c170:	4bab      	ldr	r3, [pc, #684]	@ (801c420 <v_Mode_Handler+0x36c>)
 801c172:	781b      	ldrb	r3, [r3, #0]
 801c174:	f013 0f02 	tst.w	r3, #2
 801c178:	f000 8243 	beq.w	801c602 <v_Mode_Handler+0x54e>
		if(ready_mask != modeCONFIG_CPLT){
 801c17c:	4ba2      	ldr	r3, [pc, #648]	@ (801c408 <v_Mode_Handler+0x354>)
 801c17e:	881b      	ldrh	r3, [r3, #0]
 801c180:	2b3f      	cmp	r3, #63	@ 0x3f
 801c182:	f000 8204 	beq.w	801c58e <v_Mode_Handler+0x4da>
			if(!(ready_mask & modeCONFIG_IMU)){
 801c186:	f013 0f01 	tst.w	r3, #1
 801c18a:	f000 8199 	beq.w	801c4c0 <v_Mode_Handler+0x40c>
				if(!(ready_mask & modeCONFIG_FSR)){
 801c18e:	f013 0f20 	tst.w	r3, #32
 801c192:	f000 81a6 	beq.w	801c4e2 <v_Mode_Handler+0x42e>
			if(!(ready_mask & modeCONFIG_AUDIO)){
 801c196:	4b9c      	ldr	r3, [pc, #624]	@ (801c408 <v_Mode_Handler+0x354>)
 801c198:	881b      	ldrh	r3, [r3, #0]
 801c19a:	f013 0f10 	tst.w	r3, #16
 801c19e:	f000 81b2 	beq.w	801c506 <v_Mode_Handler+0x452>
			if(!(ready_mask & modeCONFIG_TEMP_OUT)){
 801c1a2:	4b99      	ldr	r3, [pc, #612]	@ (801c408 <v_Mode_Handler+0x354>)
 801c1a4:	881b      	ldrh	r3, [r3, #0]
 801c1a6:	f013 0f08 	tst.w	r3, #8
 801c1aa:	f000 81bd 	beq.w	801c528 <v_Mode_Handler+0x474>
				if(!(ready_mask & modeCONFIG_TOF)){
 801c1ae:	f013 0f04 	tst.w	r3, #4
 801c1b2:	f000 81ca 	beq.w	801c54a <v_Mode_Handler+0x496>
			if(ready_mask == (modeCONFIG_IMU | modeCONFIG_AUDIO | modeCONFIG_TEMP_OUT | modeCONFIG_TOF)){
 801c1b6:	4b94      	ldr	r3, [pc, #592]	@ (801c408 <v_Mode_Handler+0x354>)
 801c1b8:	881b      	ldrh	r3, [r3, #0]
 801c1ba:	2b1d      	cmp	r3, #29
 801c1bc:	f000 81d6 	beq.w	801c56c <v_Mode_Handler+0x4b8>
		if(tilt == 0 && mp3_wait == 0 && ready_mask == modeCONFIG_CPLT && !i_IMU_Tilt_Is_Center()){
 801c1c0:	4b94      	ldr	r3, [pc, #592]	@ (801c414 <v_Mode_Handler+0x360>)
 801c1c2:	881b      	ldrh	r3, [r3, #0]
 801c1c4:	b923      	cbnz	r3, 801c1d0 <v_Mode_Handler+0x11c>
 801c1c6:	4b95      	ldr	r3, [pc, #596]	@ (801c41c <v_Mode_Handler+0x368>)
 801c1c8:	681b      	ldr	r3, [r3, #0]
 801c1ca:	2b00      	cmp	r3, #0
 801c1cc:	f000 81ef 	beq.w	801c5ae <v_Mode_Handler+0x4fa>
		if(_b_Tim_Is_OVR(u32_Tim_1msGet(), px_pub->u32_timToutRef, tout)){
 801c1d0:	f7fd febe 	bl	8019f50 <u32_Tim_1msGet>
 801c1d4:	4b8e      	ldr	r3, [pc, #568]	@ (801c410 <v_Mode_Handler+0x35c>)
 801c1d6:	681a      	ldr	r2, [r3, #0]
 801c1d8:	4b8c      	ldr	r3, [pc, #560]	@ (801c40c <v_Mode_Handler+0x358>)
 801c1da:	6859      	ldr	r1, [r3, #4]
 801c1dc:	f001 faa4 	bl	801d728 <_b_Tim_Is_OVR>
 801c1e0:	b308      	cbz	r0, 801c226 <v_Mode_Handler+0x172>
			if(!(ready_mask & modeCONFIG_IMU)){err |= modeERR_IMU;}
 801c1e2:	4b89      	ldr	r3, [pc, #548]	@ (801c408 <v_Mode_Handler+0x354>)
 801c1e4:	881b      	ldrh	r3, [r3, #0]
 801c1e6:	f083 0001 	eor.w	r0, r3, #1
 801c1ea:	f000 0001 	and.w	r0, r0, #1
 801c1ee:	00c0      	lsls	r0, r0, #3
			if(!(ready_mask & modeCONFIG_IR_TEMP)){err |= modeERR_TEMP_IR;}
 801c1f0:	f013 0f02 	tst.w	r3, #2
 801c1f4:	bf08      	it	eq
 801c1f6:	f040 0001 	orreq.w	r0, r0, #1
			if(!(ready_mask & modeCONFIG_TOF)){err |= modeERR_TOF;}
 801c1fa:	f013 0f04 	tst.w	r3, #4
 801c1fe:	bf08      	it	eq
 801c200:	f040 0040 	orreq.w	r0, r0, #64	@ 0x40
			if(!(ready_mask & modeCONFIG_AUDIO)){err |= modeERR_AUDIO;}
 801c204:	f013 0f10 	tst.w	r3, #16
 801c208:	bf08      	it	eq
 801c20a:	f040 0080 	orreq.w	r0, r0, #128	@ 0x80
			if(!(ready_mask & modeCONFIG_TEMP_OUT)){err |= modeERR_TEMP_OUT;}
 801c20e:	f013 0f08 	tst.w	r3, #8
 801c212:	bf08      	it	eq
 801c214:	f040 0002 	orreq.w	r0, r0, #2
			if(!(ready_mask & modeCONFIG_FSR)){err |= modeERR_FSR;}
 801c218:	f013 0f20 	tst.w	r3, #32
 801c21c:	bf08      	it	eq
 801c21e:	f440 7080 	orreq.w	r0, r0, #256	@ 0x100
			v_Mode_Set_Error(err);
 801c222:	f7ff fa49 	bl	801b6b8 <v_Mode_Set_Error>
	return e_modeError;
 801c226:	4b7f      	ldr	r3, [pc, #508]	@ (801c424 <v_Mode_Handler+0x370>)
		if(e_Mode_Get_Error()){
 801c228:	881b      	ldrh	r3, [r3, #0]
 801c22a:	2b00      	cmp	r3, #0
 801c22c:	f040 81e0 	bne.w	801c5f0 <v_Mode_Handler+0x53c>
		v_IMU_Handler();
 801c230:	f7f6 f82a 	bl	8012288 <v_IMU_Handler>
		if(_b_Tim_Is_OVR(u32_Tim_1msGet(), timTiltRef, 2000)){
 801c234:	f7fd fe8c 	bl	8019f50 <u32_Tim_1msGet>
 801c238:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 801c23c:	4b7a      	ldr	r3, [pc, #488]	@ (801c428 <v_Mode_Handler+0x374>)
 801c23e:	6819      	ldr	r1, [r3, #0]
 801c240:	f001 fa72 	bl	801d728 <_b_Tim_Is_OVR>
 801c244:	2800      	cmp	r0, #0
 801c246:	f040 81d9 	bne.w	801c5fc <v_Mode_Handler+0x548>
	if(e_id != px_work->guide.e_curr){return;}
 801c24a:	4b75      	ldr	r3, [pc, #468]	@ (801c420 <v_Mode_Handler+0x36c>)
 801c24c:	789b      	ldrb	r3, [r3, #2]
 801c24e:	2b01      	cmp	r3, #1
 801c250:	d117      	bne.n	801c282 <v_Mode_Handler+0x1ce>
	if(px_work->cr.bit.b1_upd){
 801c252:	4b73      	ldr	r3, [pc, #460]	@ (801c420 <v_Mode_Handler+0x36c>)
 801c254:	781b      	ldrb	r3, [r3, #0]
 801c256:	f013 0f01 	tst.w	r3, #1
 801c25a:	f000 81f3 	beq.w	801c644 <v_Mode_Handler+0x590>
		px_work->cr.bit.b1_upd = 0;
 801c25e:	4a70      	ldr	r2, [pc, #448]	@ (801c420 <v_Mode_Handler+0x36c>)
 801c260:	7813      	ldrb	r3, [r2, #0]
 801c262:	f023 0301 	bic.w	r3, r3, #1
 801c266:	7013      	strb	r3, [r2, #0]
		if(px_work->cr.bit.b1_on){
 801c268:	b2da      	uxtb	r2, r3
 801c26a:	f013 0f02 	tst.w	r3, #2
 801c26e:	f040 81df 	bne.w	801c630 <v_Mode_Handler+0x57c>
	else if(px_work->cr.bit.b1_off){
 801c272:	f012 0f04 	tst.w	r2, #4
 801c276:	f040 81fc 	bne.w	801c672 <v_Mode_Handler+0x5be>
	v_Mode_Sensing_Handler();
 801c27a:	f7ff fc9b 	bl	801bbb4 <v_Mode_Sensing_Handler>
	v_Mode_Bat_Handler();
 801c27e:	f7ff fb63 	bl	801b948 <v_Mode_Bat_Handler>
	if(e_id != px_work->guide.e_curr){return;}
 801c282:	4b67      	ldr	r3, [pc, #412]	@ (801c420 <v_Mode_Handler+0x36c>)
 801c284:	789b      	ldrb	r3, [r3, #2]
 801c286:	2b02      	cmp	r3, #2
 801c288:	d11b      	bne.n	801c2c2 <v_Mode_Handler+0x20e>
	if(px_work->cr.bit.b1_upd){
 801c28a:	4b65      	ldr	r3, [pc, #404]	@ (801c420 <v_Mode_Handler+0x36c>)
 801c28c:	781b      	ldrb	r3, [r3, #0]
 801c28e:	f013 0f01 	tst.w	r3, #1
 801c292:	f000 8227 	beq.w	801c6e4 <v_Mode_Handler+0x630>
		px_work->cr.bit.b1_upd = 0;
 801c296:	4a62      	ldr	r2, [pc, #392]	@ (801c420 <v_Mode_Handler+0x36c>)
 801c298:	7813      	ldrb	r3, [r2, #0]
 801c29a:	f023 0301 	bic.w	r3, r3, #1
 801c29e:	7013      	strb	r3, [r2, #0]
		if(px_work->cr.bit.b1_on){
 801c2a0:	b2da      	uxtb	r2, r3
 801c2a2:	f013 0f02 	tst.w	r3, #2
 801c2a6:	f040 81fd 	bne.w	801c6a4 <v_Mode_Handler+0x5f0>
	else if(px_work->cr.bit.b1_off){
 801c2aa:	f012 0f04 	tst.w	r2, #4
 801c2ae:	f040 8253 	bne.w	801c758 <v_Mode_Handler+0x6a4>
	v_Mode_Sensing_Handler();
 801c2b2:	f7ff fc7f 	bl	801bbb4 <v_Mode_Sensing_Handler>
	v_Mode_BlowFan_Handler();
 801c2b6:	f7ff f8c5 	bl	801b444 <v_Mode_BlowFan_Handler>
	v_Mode_CoolFan_Handler();
 801c2ba:	f7ff f945 	bl	801b548 <v_Mode_CoolFan_Handler>
	v_Mode_Bat_Handler();
 801c2be:	f7ff fb43 	bl	801b948 <v_Mode_Bat_Handler>
	if(e_id != px_work->guide.e_curr){return;}
 801c2c2:	4b57      	ldr	r3, [pc, #348]	@ (801c420 <v_Mode_Handler+0x36c>)
 801c2c4:	789b      	ldrb	r3, [r3, #2]
 801c2c6:	2b03      	cmp	r3, #3
 801c2c8:	d12e      	bne.n	801c328 <v_Mode_Handler+0x274>
	if(px_work->cr.bit.b1_upd){
 801c2ca:	4b55      	ldr	r3, [pc, #340]	@ (801c420 <v_Mode_Handler+0x36c>)
 801c2cc:	781b      	ldrb	r3, [r3, #0]
 801c2ce:	f013 0f01 	tst.w	r3, #1
 801c2d2:	f000 826f 	beq.w	801c7b4 <v_Mode_Handler+0x700>
		px_work->cr.bit.b1_upd = 0;
 801c2d6:	4a52      	ldr	r2, [pc, #328]	@ (801c420 <v_Mode_Handler+0x36c>)
 801c2d8:	7813      	ldrb	r3, [r2, #0]
 801c2da:	f023 0301 	bic.w	r3, r3, #1
 801c2de:	7013      	strb	r3, [r2, #0]
		if(px_work->cr.bit.b1_on){
 801c2e0:	b2da      	uxtb	r2, r3
 801c2e2:	f013 0f02 	tst.w	r3, #2
 801c2e6:	f040 8243 	bne.w	801c770 <v_Mode_Handler+0x6bc>
	else if(px_work->cr.bit.b1_off){
 801c2ea:	f012 0f04 	tst.w	r2, #4
 801c2ee:	d009      	beq.n	801c304 <v_Mode_Handler+0x250>
		if(px_work->guide.e_next != modeFORCE_ON){
 801c2f0:	4b4b      	ldr	r3, [pc, #300]	@ (801c420 <v_Mode_Handler+0x36c>)
 801c2f2:	78db      	ldrb	r3, [r3, #3]
 801c2f4:	2b04      	cmp	r3, #4
 801c2f6:	f040 82a2 	bne.w	801c83e <v_Mode_Handler+0x78a>
		v_Mode_MoveNext(px_work);
 801c2fa:	4849      	ldr	r0, [pc, #292]	@ (801c420 <v_Mode_Handler+0x36c>)
 801c2fc:	f7ff f9cc 	bl	801b698 <v_Mode_MoveNext>
		v_Mode_Heater_Off();
 801c300:	f7ff f83c 	bl	801b37c <v_Mode_Heater_Off>
	if(_b_Tim_Is_OVR(u32_Tim_1msGet(), px_pub->u32_timLedRef, px_pub->u32_timLedItv)){
 801c304:	f7fd fe24 	bl	8019f50 <u32_Tim_1msGet>
 801c308:	4b40      	ldr	r3, [pc, #256]	@ (801c40c <v_Mode_Handler+0x358>)
 801c30a:	68da      	ldr	r2, [r3, #12]
 801c30c:	6899      	ldr	r1, [r3, #8]
 801c30e:	f001 fa0b 	bl	801d728 <_b_Tim_Is_OVR>
 801c312:	2800      	cmp	r0, #0
 801c314:	f040 8296 	bne.w	801c844 <v_Mode_Handler+0x790>
	v_Mode_Sensing_Handler();
 801c318:	f7ff fc4c 	bl	801bbb4 <v_Mode_Sensing_Handler>
	v_Mode_BlowFan_Handler();
 801c31c:	f7ff f892 	bl	801b444 <v_Mode_BlowFan_Handler>
	v_Mode_CoolFan_Handler();
 801c320:	f7ff f912 	bl	801b548 <v_Mode_CoolFan_Handler>
	v_Mode_Bat_Handler();
 801c324:	f7ff fb10 	bl	801b948 <v_Mode_Bat_Handler>
	if(e_id != px_work->guide.e_curr){return;}
 801c328:	4b3d      	ldr	r3, [pc, #244]	@ (801c420 <v_Mode_Handler+0x36c>)
 801c32a:	789b      	ldrb	r3, [r3, #2]
 801c32c:	2b04      	cmp	r3, #4
 801c32e:	d11b      	bne.n	801c368 <v_Mode_Handler+0x2b4>
	if(px_work->cr.bit.b1_upd){
 801c330:	4b3b      	ldr	r3, [pc, #236]	@ (801c420 <v_Mode_Handler+0x36c>)
 801c332:	781b      	ldrb	r3, [r3, #0]
 801c334:	f013 0f01 	tst.w	r3, #1
 801c338:	f000 82c7 	beq.w	801c8ca <v_Mode_Handler+0x816>
		px_work->cr.bit.b1_upd = 0;
 801c33c:	4a38      	ldr	r2, [pc, #224]	@ (801c420 <v_Mode_Handler+0x36c>)
 801c33e:	7813      	ldrb	r3, [r2, #0]
 801c340:	f023 0301 	bic.w	r3, r3, #1
 801c344:	7013      	strb	r3, [r2, #0]
		if(px_work->cr.bit.b1_on){
 801c346:	b2da      	uxtb	r2, r3
 801c348:	f013 0f02 	tst.w	r3, #2
 801c34c:	f040 829e 	bne.w	801c88c <v_Mode_Handler+0x7d8>
	else if(px_work->cr.bit.b1_off){
 801c350:	f012 0f04 	tst.w	r2, #4
 801c354:	f040 82f6 	bne.w	801c944 <v_Mode_Handler+0x890>
	v_Mode_Sensing_Handler();
 801c358:	f7ff fc2c 	bl	801bbb4 <v_Mode_Sensing_Handler>
	v_Mode_BlowFan_Handler();
 801c35c:	f7ff f872 	bl	801b444 <v_Mode_BlowFan_Handler>
	v_Mode_CoolFan_Handler();
 801c360:	f7ff f8f2 	bl	801b548 <v_Mode_CoolFan_Handler>
	v_Mode_Bat_Handler();
 801c364:	f7ff faf0 	bl	801b948 <v_Mode_Bat_Handler>
	if(e_id != px_work->guide.e_curr){return;}
 801c368:	4b2d      	ldr	r3, [pc, #180]	@ (801c420 <v_Mode_Handler+0x36c>)
 801c36a:	789b      	ldrb	r3, [r3, #2]
 801c36c:	2b05      	cmp	r3, #5
 801c36e:	d125      	bne.n	801c3bc <v_Mode_Handler+0x308>
	if(px_work->cr.bit.b1_upd){
 801c370:	4b2b      	ldr	r3, [pc, #172]	@ (801c420 <v_Mode_Handler+0x36c>)
 801c372:	781b      	ldrb	r3, [r3, #0]
 801c374:	f013 0f01 	tst.w	r3, #1
 801c378:	f000 832d 	beq.w	801c9d6 <v_Mode_Handler+0x922>
		px_work->cr.bit.b1_upd = 0;
 801c37c:	4a28      	ldr	r2, [pc, #160]	@ (801c420 <v_Mode_Handler+0x36c>)
 801c37e:	7813      	ldrb	r3, [r2, #0]
 801c380:	f023 0301 	bic.w	r3, r3, #1
 801c384:	7013      	strb	r3, [r2, #0]
		if(px_work->cr.bit.b1_on){
 801c386:	b2da      	uxtb	r2, r3
 801c388:	f013 0f02 	tst.w	r3, #2
 801c38c:	f040 82fa 	bne.w	801c984 <v_Mode_Handler+0x8d0>
	else if(px_work->cr.bit.b1_off){
 801c390:	f012 0f04 	tst.w	r2, #4
 801c394:	f040 836c 	bne.w	801ca70 <v_Mode_Handler+0x9bc>
	if(_b_Tim_Is_OVR(u32_Tim_1msGet(), px_pub->u32_timLedRef, px_pub->u32_timLedItv)){
 801c398:	f7fd fdda 	bl	8019f50 <u32_Tim_1msGet>
 801c39c:	4b1b      	ldr	r3, [pc, #108]	@ (801c40c <v_Mode_Handler+0x358>)
 801c39e:	68da      	ldr	r2, [r3, #12]
 801c3a0:	6899      	ldr	r1, [r3, #8]
 801c3a2:	f001 f9c1 	bl	801d728 <_b_Tim_Is_OVR>
 801c3a6:	2800      	cmp	r0, #0
 801c3a8:	f040 836b 	bne.w	801ca82 <v_Mode_Handler+0x9ce>
	v_Mode_Sensing_Handler();
 801c3ac:	f7ff fc02 	bl	801bbb4 <v_Mode_Sensing_Handler>
	v_Mode_BlowFan_Handler();
 801c3b0:	f7ff f848 	bl	801b444 <v_Mode_BlowFan_Handler>
	v_Mode_CoolFan_Handler();
 801c3b4:	f7ff f8c8 	bl	801b548 <v_Mode_CoolFan_Handler>
	v_Mode_Bat_Handler();
 801c3b8:	f7ff fac6 	bl	801b948 <v_Mode_Bat_Handler>
	if(e_id != px_work->guide.e_curr){return;}
 801c3bc:	4b18      	ldr	r3, [pc, #96]	@ (801c420 <v_Mode_Handler+0x36c>)
 801c3be:	789b      	ldrb	r3, [r3, #2]
 801c3c0:	2b06      	cmp	r3, #6
 801c3c2:	d11b      	bne.n	801c3fc <v_Mode_Handler+0x348>
	if(px_work->cr.bit.b1_upd){
 801c3c4:	4b16      	ldr	r3, [pc, #88]	@ (801c420 <v_Mode_Handler+0x36c>)
 801c3c6:	781b      	ldrb	r3, [r3, #0]
 801c3c8:	f013 0f01 	tst.w	r3, #1
 801c3cc:	f000 838d 	beq.w	801caea <v_Mode_Handler+0xa36>
		px_work->cr.bit.b1_upd = 0;
 801c3d0:	4a13      	ldr	r2, [pc, #76]	@ (801c420 <v_Mode_Handler+0x36c>)
 801c3d2:	7813      	ldrb	r3, [r2, #0]
 801c3d4:	f023 0301 	bic.w	r3, r3, #1
 801c3d8:	7013      	strb	r3, [r2, #0]
		if(px_work->cr.bit.b1_on){
 801c3da:	b2da      	uxtb	r2, r3
 801c3dc:	f013 0f02 	tst.w	r3, #2
 801c3e0:	f040 8373 	bne.w	801caca <v_Mode_Handler+0xa16>
	else if(px_work->cr.bit.b1_off){
 801c3e4:	f012 0f04 	tst.w	r2, #4
 801c3e8:	f040 8399 	bne.w	801cb1e <v_Mode_Handler+0xa6a>
	v_Mode_Sensing_Handler();
 801c3ec:	f7ff fbe2 	bl	801bbb4 <v_Mode_Sensing_Handler>
	v_Mode_BlowFan_Handler();
 801c3f0:	f7ff f828 	bl	801b444 <v_Mode_BlowFan_Handler>
	v_Mode_CoolFan_Handler();
 801c3f4:	f7ff f8a8 	bl	801b548 <v_Mode_CoolFan_Handler>
	v_Mode_Bat_Handler();
 801c3f8:	f7ff faa6 	bl	801b948 <v_Mode_Bat_Handler>
	v_Mode_Waiting(modeWAITING, &x_modeWork, &x_modePub);
	v_Mode_ForceUp(modeFORCE_UP, &x_modeWork, &x_modePub);
	v_Mode_ForceOn(modeFORCE_ON, &x_modeWork, &x_modePub);
	v_Mode_ForceDown(modeFORCE_DOWN, &x_modeWork, &x_modePub);
	v_Mode_Sleep(modeSLEEP, &x_modeWork, &x_modePub);
	v_Mode_Off(modeOFF, &x_modeWork, &x_modePub);
 801c3fc:	4c08      	ldr	r4, [pc, #32]	@ (801c420 <v_Mode_Handler+0x36c>)
 801c3fe:	4a03      	ldr	r2, [pc, #12]	@ (801c40c <v_Mode_Handler+0x358>)
 801c400:	4621      	mov	r1, r4
 801c402:	2007      	movs	r0, #7
 801c404:	e012      	b.n	801c42c <v_Mode_Handler+0x378>
 801c406:	bf00      	nop
 801c408:	2400d29c 	.word	0x2400d29c
 801c40c:	2400d378 	.word	0x2400d378
 801c410:	2400d298 	.word	0x2400d298
 801c414:	2400d294 	.word	0x2400d294
 801c418:	2400d32c 	.word	0x2400d32c
 801c41c:	2400d290 	.word	0x2400d290
 801c420:	2400d394 	.word	0x2400d394
 801c424:	2400d374 	.word	0x2400d374
 801c428:	2400d28c 	.word	0x2400d28c
 801c42c:	f7ff fc76 	bl	801bd1c <v_Mode_Off>
	if(e_id != px_work->guide.e_curr){return;}
 801c430:	78a3      	ldrb	r3, [r4, #2]
 801c432:	2b08      	cmp	r3, #8
 801c434:	f040 8392 	bne.w	801cb5c <v_Mode_Handler+0xaa8>
	if(px_work->cr.bit.b1_upd){
 801c438:	7823      	ldrb	r3, [r4, #0]
 801c43a:	f013 0f01 	tst.w	r3, #1
 801c43e:	d00e      	beq.n	801c45e <v_Mode_Handler+0x3aa>
		px_work->cr.bit.b1_upd = 0;
 801c440:	7823      	ldrb	r3, [r4, #0]
 801c442:	f023 0301 	bic.w	r3, r3, #1
 801c446:	7023      	strb	r3, [r4, #0]
		if(px_work->cr.bit.b1_on){
 801c448:	f013 0f02 	tst.w	r3, #2
 801c44c:	f040 836b 	bne.w	801cb26 <v_Mode_Handler+0xa72>
			px_work->cr.bit.b1_off = 0;
 801c450:	4a8a      	ldr	r2, [pc, #552]	@ (801c67c <v_Mode_Handler+0x5c8>)
 801c452:	7813      	ldrb	r3, [r2, #0]
			px_work->cr.bit.b1_on = 1;
 801c454:	f003 03fb 	and.w	r3, r3, #251	@ 0xfb
 801c458:	f043 0302 	orr.w	r3, r3, #2
 801c45c:	7013      	strb	r3, [r2, #0]
	if(px_work->cr.bit.b1_on){
 801c45e:	4b87      	ldr	r3, [pc, #540]	@ (801c67c <v_Mode_Handler+0x5c8>)
 801c460:	781b      	ldrb	r3, [r3, #0]
 801c462:	f013 0f02 	tst.w	r3, #2
 801c466:	f000 83a3 	beq.w	801cbb0 <v_Mode_Handler+0xafc>
		if(_b_Tim_Is_OVR(u32_Tim_1msGet(), px_pub->u32_timLedRef, px_pub->u32_timLedItv)){
 801c46a:	f7fd fd71 	bl	8019f50 <u32_Tim_1msGet>
 801c46e:	4b84      	ldr	r3, [pc, #528]	@ (801c680 <v_Mode_Handler+0x5cc>)
 801c470:	68da      	ldr	r2, [r3, #12]
 801c472:	6899      	ldr	r1, [r3, #8]
 801c474:	f001 f958 	bl	801d728 <_b_Tim_Is_OVR>
 801c478:	2800      	cmp	r0, #0
 801c47a:	f040 83a9 	bne.w	801cbd0 <v_Mode_Handler+0xb1c>
		if(sound){
 801c47e:	4b81      	ldr	r3, [pc, #516]	@ (801c684 <v_Mode_Handler+0x5d0>)
 801c480:	681b      	ldr	r3, [r3, #0]
 801c482:	2b00      	cmp	r3, #0
 801c484:	f000 836a 	beq.w	801cb5c <v_Mode_Handler+0xaa8>
	return e_modeError;
 801c488:	4b7f      	ldr	r3, [pc, #508]	@ (801c688 <v_Mode_Handler+0x5d4>)
 801c48a:	881b      	ldrh	r3, [r3, #0]
			if(err & modeERR_TEMP_IR)		{mp3=27;}
 801c48c:	f013 0f01 	tst.w	r3, #1
 801c490:	f040 83c4 	bne.w	801cc1c <v_Mode_Handler+0xb68>
			else if(err & modeERR_IMU)		{mp3=29;}
 801c494:	f013 0f08 	tst.w	r3, #8
 801c498:	f040 83c2 	bne.w	801cc20 <v_Mode_Handler+0xb6c>
			else if(err & modeERR_BLOW_FAN)	{mp3=30;}
 801c49c:	f013 0f10 	tst.w	r3, #16
 801c4a0:	f040 83ca 	bne.w	801cc38 <v_Mode_Handler+0xb84>
			else if(err & modeERR_COOL_FAN)	{mp3=31;}
 801c4a4:	f013 0f20 	tst.w	r3, #32
 801c4a8:	f040 83ea 	bne.w	801cc80 <v_Mode_Handler+0xbcc>
			else if(err & modeERR_TOF)		{mp3=32;}
 801c4ac:	f013 0f40 	tst.w	r3, #64	@ 0x40
 801c4b0:	f000 8354 	beq.w	801cb5c <v_Mode_Handler+0xaa8>
 801c4b4:	2420      	movs	r4, #32
 801c4b6:	e3b4      	b.n	801cc22 <v_Mode_Handler+0xb6e>
				mp3_wait = 0;
 801c4b8:	4b74      	ldr	r3, [pc, #464]	@ (801c68c <v_Mode_Handler+0x5d8>)
 801c4ba:	2200      	movs	r2, #0
 801c4bc:	601a      	str	r2, [r3, #0]
 801c4be:	e657      	b.n	801c170 <v_Mode_Handler+0xbc>
				ret = e_IMU_Ready();
 801c4c0:	f7f5 fe56 	bl	8012170 <e_IMU_Ready>
				if(ret == COMM_STAT_DONE){ready_mask |= modeCONFIG_IMU;}
 801c4c4:	2804      	cmp	r0, #4
 801c4c6:	d006      	beq.n	801c4d6 <v_Mode_Handler+0x422>
				else if(ret == COMM_STAT_ERR){v_Mode_Set_Error(modeERR_IMU);}
 801c4c8:	2803      	cmp	r0, #3
 801c4ca:	f47f ae64 	bne.w	801c196 <v_Mode_Handler+0xe2>
 801c4ce:	2008      	movs	r0, #8
 801c4d0:	f7ff f8f2 	bl	801b6b8 <v_Mode_Set_Error>
 801c4d4:	e65f      	b.n	801c196 <v_Mode_Handler+0xe2>
				if(ret == COMM_STAT_DONE){ready_mask |= modeCONFIG_IMU;}
 801c4d6:	4a6e      	ldr	r2, [pc, #440]	@ (801c690 <v_Mode_Handler+0x5dc>)
 801c4d8:	8813      	ldrh	r3, [r2, #0]
 801c4da:	f043 0301 	orr.w	r3, r3, #1
 801c4de:	8013      	strh	r3, [r2, #0]
 801c4e0:	e659      	b.n	801c196 <v_Mode_Handler+0xe2>
					ret = e_FSR_Ready();
 801c4e2:	f7e4 f9f9 	bl	80008d8 <e_FSR_Ready>
					if(ret == COMM_STAT_DONE)		{ready_mask |= modeCONFIG_FSR;}
 801c4e6:	2804      	cmp	r0, #4
 801c4e8:	d007      	beq.n	801c4fa <v_Mode_Handler+0x446>
					else if(ret == COMM_STAT_ERR)	{v_Mode_Set_Error(modeERR_FSR);}
 801c4ea:	2803      	cmp	r0, #3
 801c4ec:	f47f ae53 	bne.w	801c196 <v_Mode_Handler+0xe2>
 801c4f0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 801c4f4:	f7ff f8e0 	bl	801b6b8 <v_Mode_Set_Error>
 801c4f8:	e64d      	b.n	801c196 <v_Mode_Handler+0xe2>
					if(ret == COMM_STAT_DONE)		{ready_mask |= modeCONFIG_FSR;}
 801c4fa:	4a65      	ldr	r2, [pc, #404]	@ (801c690 <v_Mode_Handler+0x5dc>)
 801c4fc:	8813      	ldrh	r3, [r2, #0]
 801c4fe:	f043 0320 	orr.w	r3, r3, #32
 801c502:	8013      	strh	r3, [r2, #0]
 801c504:	e647      	b.n	801c196 <v_Mode_Handler+0xe2>
				e_COMM_STAT_t ret = e_Codec_Ready();
 801c506:	f7f4 fa27 	bl	8010958 <e_Codec_Ready>
				if(ret == COMM_STAT_DONE)		{ready_mask |= modeCONFIG_AUDIO;}
 801c50a:	2804      	cmp	r0, #4
 801c50c:	d006      	beq.n	801c51c <v_Mode_Handler+0x468>
				else if(ret == COMM_STAT_ERR)	{v_Mode_Set_Error(modeERR_AUDIO);}
 801c50e:	2803      	cmp	r0, #3
 801c510:	f47f ae47 	bne.w	801c1a2 <v_Mode_Handler+0xee>
 801c514:	2080      	movs	r0, #128	@ 0x80
 801c516:	f7ff f8cf 	bl	801b6b8 <v_Mode_Set_Error>
 801c51a:	e642      	b.n	801c1a2 <v_Mode_Handler+0xee>
				if(ret == COMM_STAT_DONE)		{ready_mask |= modeCONFIG_AUDIO;}
 801c51c:	4a5c      	ldr	r2, [pc, #368]	@ (801c690 <v_Mode_Handler+0x5dc>)
 801c51e:	8813      	ldrh	r3, [r2, #0]
 801c520:	f043 0310 	orr.w	r3, r3, #16
 801c524:	8013      	strh	r3, [r2, #0]
 801c526:	e63c      	b.n	801c1a2 <v_Mode_Handler+0xee>
				e_COMM_STAT_t ret = e_Temp_InOut_Ready();
 801c528:	f7e4 fb4c 	bl	8000bc4 <e_Temp_InOut_Ready>
				if(ret == COMM_STAT_DONE)		{ready_mask |= modeCONFIG_TEMP_OUT;}
 801c52c:	2804      	cmp	r0, #4
 801c52e:	d006      	beq.n	801c53e <v_Mode_Handler+0x48a>
				else if(ret == COMM_STAT_ERR)	{v_Mode_Set_Error(modeERR_TEMP_OUT);}
 801c530:	2803      	cmp	r0, #3
 801c532:	f47f ae40 	bne.w	801c1b6 <v_Mode_Handler+0x102>
 801c536:	2002      	movs	r0, #2
 801c538:	f7ff f8be 	bl	801b6b8 <v_Mode_Set_Error>
 801c53c:	e63b      	b.n	801c1b6 <v_Mode_Handler+0x102>
				if(ret == COMM_STAT_DONE)		{ready_mask |= modeCONFIG_TEMP_OUT;}
 801c53e:	4a54      	ldr	r2, [pc, #336]	@ (801c690 <v_Mode_Handler+0x5dc>)
 801c540:	8813      	ldrh	r3, [r2, #0]
 801c542:	f043 0308 	orr.w	r3, r3, #8
 801c546:	8013      	strh	r3, [r2, #0]
 801c548:	e635      	b.n	801c1b6 <v_Mode_Handler+0x102>
					e_COMM_STAT_t ret = e_TOF_Ready();
 801c54a:	f003 fe93 	bl	8020274 <e_TOF_Ready>
					if(ret == COMM_STAT_DONE)		{ready_mask |= modeCONFIG_TOF;}
 801c54e:	2804      	cmp	r0, #4
 801c550:	d006      	beq.n	801c560 <v_Mode_Handler+0x4ac>
					else if(ret == COMM_STAT_ERR)	{v_Mode_Set_Error(modeERR_TOF);}
 801c552:	2803      	cmp	r0, #3
 801c554:	f47f ae2f 	bne.w	801c1b6 <v_Mode_Handler+0x102>
 801c558:	2040      	movs	r0, #64	@ 0x40
 801c55a:	f7ff f8ad 	bl	801b6b8 <v_Mode_Set_Error>
 801c55e:	e62a      	b.n	801c1b6 <v_Mode_Handler+0x102>
					if(ret == COMM_STAT_DONE)		{ready_mask |= modeCONFIG_TOF;}
 801c560:	4a4b      	ldr	r2, [pc, #300]	@ (801c690 <v_Mode_Handler+0x5dc>)
 801c562:	8813      	ldrh	r3, [r2, #0]
 801c564:	f043 0304 	orr.w	r3, r3, #4
 801c568:	8013      	strh	r3, [r2, #0]
 801c56a:	e624      	b.n	801c1b6 <v_Mode_Handler+0x102>
					e_COMM_STAT_t ret = e_IR_Temp_Ready();
 801c56c:	f7fa f99e 	bl	80168ac <e_IR_Temp_Ready>
					if(ret == COMM_STAT_DONE)		{ready_mask |= modeCONFIG_IR_TEMP;}
 801c570:	2804      	cmp	r0, #4
 801c572:	d006      	beq.n	801c582 <v_Mode_Handler+0x4ce>
					else if(ret == COMM_STAT_ERR)	{v_Mode_Set_Error(modeERR_TEMP_IR);}
 801c574:	2803      	cmp	r0, #3
 801c576:	f47f ae23 	bne.w	801c1c0 <v_Mode_Handler+0x10c>
 801c57a:	2001      	movs	r0, #1
 801c57c:	f7ff f89c 	bl	801b6b8 <v_Mode_Set_Error>
 801c580:	e61e      	b.n	801c1c0 <v_Mode_Handler+0x10c>
					if(ret == COMM_STAT_DONE)		{ready_mask |= modeCONFIG_IR_TEMP;}
 801c582:	4a43      	ldr	r2, [pc, #268]	@ (801c690 <v_Mode_Handler+0x5dc>)
 801c584:	8813      	ldrh	r3, [r2, #0]
 801c586:	f043 0302 	orr.w	r3, r3, #2
 801c58a:	8013      	strh	r3, [r2, #0]
 801c58c:	e618      	b.n	801c1c0 <v_Mode_Handler+0x10c>
			if(tilt){
 801c58e:	4b41      	ldr	r3, [pc, #260]	@ (801c694 <v_Mode_Handler+0x5e0>)
 801c590:	881b      	ldrh	r3, [r3, #0]
 801c592:	b9e3      	cbnz	r3, 801c5ce <v_Mode_Handler+0x51a>
			if(i_MP3_Is_Ready()){
 801c594:	f7f8 fd5e 	bl	8015054 <i_MP3_Is_Ready>
 801c598:	2800      	cmp	r0, #0
 801c59a:	f43f ae11 	beq.w	801c1c0 <v_Mode_Handler+0x10c>
				mp3_wait = 0;
 801c59e:	4b3b      	ldr	r3, [pc, #236]	@ (801c68c <v_Mode_Handler+0x5d8>)
 801c5a0:	2200      	movs	r2, #0
 801c5a2:	601a      	str	r2, [r3, #0]
		if(tilt == 0 && mp3_wait == 0 && ready_mask == modeCONFIG_CPLT && !i_IMU_Tilt_Is_Center()){
 801c5a4:	4b3b      	ldr	r3, [pc, #236]	@ (801c694 <v_Mode_Handler+0x5e0>)
 801c5a6:	881b      	ldrh	r3, [r3, #0]
 801c5a8:	2b00      	cmp	r3, #0
 801c5aa:	f47f ae11 	bne.w	801c1d0 <v_Mode_Handler+0x11c>
 801c5ae:	4b38      	ldr	r3, [pc, #224]	@ (801c690 <v_Mode_Handler+0x5dc>)
 801c5b0:	881b      	ldrh	r3, [r3, #0]
 801c5b2:	2b3f      	cmp	r3, #63	@ 0x3f
 801c5b4:	f47f ae0c 	bne.w	801c1d0 <v_Mode_Handler+0x11c>
 801c5b8:	f7f5 fdca 	bl	8012150 <i_IMU_Tilt_Is_Center>
 801c5bc:	2800      	cmp	r0, #0
 801c5be:	f47f ae07 	bne.w	801c1d0 <v_Mode_Handler+0x11c>
	px_work->guide.e_next = e_id;
 801c5c2:	4b2e      	ldr	r3, [pc, #184]	@ (801c67c <v_Mode_Handler+0x5c8>)
 801c5c4:	2201      	movs	r2, #1
 801c5c6:	70da      	strb	r2, [r3, #3]
	px_work->cr.u8 = modeCR_UPD_OFF;
 801c5c8:	2205      	movs	r2, #5
 801c5ca:	701a      	strb	r2, [r3, #0]
}
 801c5cc:	e600      	b.n	801c1d0 <v_Mode_Handler+0x11c>
				tilt = 0;
 801c5ce:	4b31      	ldr	r3, [pc, #196]	@ (801c694 <v_Mode_Handler+0x5e0>)
 801c5d0:	2200      	movs	r2, #0
 801c5d2:	801a      	strh	r2, [r3, #0]
				v_IMU_Tilt_Center_Enable();
 801c5d4:	f7f5 fdb0 	bl	8012138 <v_IMU_Tilt_Center_Enable>
				timTiltRef = u32_Tim_1msGet();
 801c5d8:	f7fd fcba 	bl	8019f50 <u32_Tim_1msGet>
 801c5dc:	4b2e      	ldr	r3, [pc, #184]	@ (801c698 <v_Mode_Handler+0x5e4>)
 801c5de:	6018      	str	r0, [r3, #0]
	return i_mp3_play;
 801c5e0:	4b2e      	ldr	r3, [pc, #184]	@ (801c69c <v_Mode_Handler+0x5e8>)
				if(i_Mode_Get_MP3_Play()){
 801c5e2:	681b      	ldr	r3, [r3, #0]
 801c5e4:	2b00      	cmp	r3, #0
 801c5e6:	d0d5      	beq.n	801c594 <v_Mode_Handler+0x4e0>
					i_MP3_Begin(1);
 801c5e8:	2001      	movs	r0, #1
 801c5ea:	f7f8 fd5f 	bl	80150ac <i_MP3_Begin>
 801c5ee:	e7d1      	b.n	801c594 <v_Mode_Handler+0x4e0>
	px_work->guide.e_next = e_id;
 801c5f0:	4b22      	ldr	r3, [pc, #136]	@ (801c67c <v_Mode_Handler+0x5c8>)
 801c5f2:	2208      	movs	r2, #8
 801c5f4:	70da      	strb	r2, [r3, #3]
	px_work->cr.u8 = modeCR_UPD_OFF;
 801c5f6:	2205      	movs	r2, #5
 801c5f8:	701a      	strb	r2, [r3, #0]
}
 801c5fa:	e619      	b.n	801c230 <v_Mode_Handler+0x17c>
			v_IMU_Tilt_Center_Disable();
 801c5fc:	f7f5 fda2 	bl	8012144 <v_IMU_Tilt_Center_Disable>
 801c600:	e623      	b.n	801c24a <v_Mode_Handler+0x196>
	else if(px_work->cr.bit.b1_off){
 801c602:	f013 0f04 	tst.w	r3, #4
 801c606:	f43f ae20 	beq.w	801c24a <v_Mode_Handler+0x196>
 801c60a:	e56b      	b.n	801c0e4 <v_Mode_Handler+0x30>
			ready_mask = 0;
 801c60c:	4b20      	ldr	r3, [pc, #128]	@ (801c690 <v_Mode_Handler+0x5dc>)
 801c60e:	2200      	movs	r2, #0
 801c610:	801a      	strh	r2, [r3, #0]
	return i_mp3_play;
 801c612:	4b22      	ldr	r3, [pc, #136]	@ (801c69c <v_Mode_Handler+0x5e8>)
			if(i_Mode_Get_MP3_Play()){
 801c614:	681b      	ldr	r3, [r3, #0]
 801c616:	b93b      	cbnz	r3, 801c628 <v_Mode_Handler+0x574>
			v_Mode_MoveNext(px_work);
 801c618:	4818      	ldr	r0, [pc, #96]	@ (801c67c <v_Mode_Handler+0x5c8>)
 801c61a:	f7ff f83d 	bl	801b698 <v_Mode_MoveNext>
			v_ESP_Send_InitEnd();
 801c61e:	f7fe fc13 	bl	801ae48 <v_ESP_Send_InitEnd>
			v_DBG_BootComplete();
 801c622:	f7fe f8dd 	bl	801a7e0 <v_DBG_BootComplete>
 801c626:	e610      	b.n	801c24a <v_Mode_Handler+0x196>
				i_MP3_Begin(2);
 801c628:	2002      	movs	r0, #2
 801c62a:	f7f8 fd3f 	bl	80150ac <i_MP3_Begin>
 801c62e:	e55e      	b.n	801c0ee <v_Mode_Handler+0x3a>
			px_pub->u32_timToutRef = u32_Tim_1msGet();
 801c630:	f7fd fc8e 	bl	8019f50 <u32_Tim_1msGet>
 801c634:	4b12      	ldr	r3, [pc, #72]	@ (801c680 <v_Mode_Handler+0x5cc>)
 801c636:	6058      	str	r0, [r3, #4]
			tout = 1000;
 801c638:	4a19      	ldr	r2, [pc, #100]	@ (801c6a0 <v_Mode_Handler+0x5ec>)
 801c63a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801c63e:	6011      	str	r1, [r2, #0]
			px_pub->i_tempRenew = 1;
 801c640:	2201      	movs	r2, #1
 801c642:	611a      	str	r2, [r3, #16]
	if(px_work->cr.bit.b1_on){
 801c644:	4b0d      	ldr	r3, [pc, #52]	@ (801c67c <v_Mode_Handler+0x5c8>)
 801c646:	781a      	ldrb	r2, [r3, #0]
 801c648:	f012 0f02 	tst.w	r2, #2
 801c64c:	f43f ae11 	beq.w	801c272 <v_Mode_Handler+0x1be>
		if(_b_Tim_Is_OVR(u32_Tim_1msGet(), px_pub->u32_timToutRef, tout)){
 801c650:	f7fd fc7e 	bl	8019f50 <u32_Tim_1msGet>
 801c654:	4b12      	ldr	r3, [pc, #72]	@ (801c6a0 <v_Mode_Handler+0x5ec>)
 801c656:	681a      	ldr	r2, [r3, #0]
 801c658:	4b09      	ldr	r3, [pc, #36]	@ (801c680 <v_Mode_Handler+0x5cc>)
 801c65a:	6859      	ldr	r1, [r3, #4]
 801c65c:	f001 f864 	bl	801d728 <_b_Tim_Is_OVR>
 801c660:	2800      	cmp	r0, #0
 801c662:	f43f ae0a 	beq.w	801c27a <v_Mode_Handler+0x1c6>
	px_work->guide.e_next = e_id;
 801c666:	4b05      	ldr	r3, [pc, #20]	@ (801c67c <v_Mode_Handler+0x5c8>)
 801c668:	2202      	movs	r2, #2
 801c66a:	70da      	strb	r2, [r3, #3]
	px_work->cr.u8 = modeCR_UPD_OFF;
 801c66c:	2205      	movs	r2, #5
 801c66e:	701a      	strb	r2, [r3, #0]
}
 801c670:	e603      	b.n	801c27a <v_Mode_Handler+0x1c6>
		v_Mode_MoveNext(px_work);
 801c672:	4802      	ldr	r0, [pc, #8]	@ (801c67c <v_Mode_Handler+0x5c8>)
 801c674:	f7ff f810 	bl	801b698 <v_Mode_MoveNext>
 801c678:	e5ff      	b.n	801c27a <v_Mode_Handler+0x1c6>
 801c67a:	bf00      	nop
 801c67c:	2400d394 	.word	0x2400d394
 801c680:	2400d378 	.word	0x2400d378
 801c684:	2400d22c 	.word	0x2400d22c
 801c688:	2400d374 	.word	0x2400d374
 801c68c:	2400d290 	.word	0x2400d290
 801c690:	2400d29c 	.word	0x2400d29c
 801c694:	2400d294 	.word	0x2400d294
 801c698:	2400d28c 	.word	0x2400d28c
 801c69c:	2400d32c 	.word	0x2400d32c
 801c6a0:	2400d288 	.word	0x2400d288
			px_pub->u32_timToutRef = u32_Tim_1msGet();
 801c6a4:	f7fd fc54 	bl	8019f50 <u32_Tim_1msGet>
 801c6a8:	4caa      	ldr	r4, [pc, #680]	@ (801c954 <v_Mode_Handler+0x8a0>)
 801c6aa:	6060      	str	r0, [r4, #4]
	return x_modeTout.u32_waiting;
 801c6ac:	4baa      	ldr	r3, [pc, #680]	@ (801c958 <v_Mode_Handler+0x8a4>)
			tout = u32_Mode_Get_Waiting_Tout() * 1000;
 801c6ae:	681b      	ldr	r3, [r3, #0]
 801c6b0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801c6b4:	fb02 f303 	mul.w	r3, r2, r3
 801c6b8:	4aa8      	ldr	r2, [pc, #672]	@ (801c95c <v_Mode_Handler+0x8a8>)
 801c6ba:	6013      	str	r3, [r2, #0]
	return i_mp3_play;
 801c6bc:	4ba8      	ldr	r3, [pc, #672]	@ (801c960 <v_Mode_Handler+0x8ac>)
			if(i_Mode_Get_MP3_Play())	{px_pub->i_sound = 1;}
 801c6be:	681b      	ldr	r3, [r3, #0]
 801c6c0:	3b00      	subs	r3, #0
 801c6c2:	bf18      	it	ne
 801c6c4:	2301      	movne	r3, #1
 801c6c6:	6163      	str	r3, [r4, #20]
	v_RGB_Set_Top(MODE_WAIT_LED_R, MODE_WAIT_LED_G, MODE_WAIT_LED_B);
 801c6c8:	22ff      	movs	r2, #255	@ 0xff
 801c6ca:	2199      	movs	r1, #153	@ 0x99
 801c6cc:	2033      	movs	r0, #51	@ 0x33
 801c6ce:	f7fc fa35 	bl	8018b3c <v_RGB_Set_Top>
	v_RGB_Set_Bot(MODE_WAIT_LED_R, MODE_WAIT_LED_G, MODE_WAIT_LED_B);
 801c6d2:	22ff      	movs	r2, #255	@ 0xff
 801c6d4:	2199      	movs	r1, #153	@ 0x99
 801c6d6:	2033      	movs	r0, #51	@ 0x33
 801c6d8:	f7fc fa58 	bl	8018b8c <v_RGB_Set_Bot>
			px_pub->i_tempRenew = 1;
 801c6dc:	2001      	movs	r0, #1
 801c6de:	6120      	str	r0, [r4, #16]
			v_ESP_Send_EvtModeChange(ESP_EVT_MODE_WAITING);
 801c6e0:	f7fe fbba 	bl	801ae58 <v_ESP_Send_EvtModeChange>
	if(px_work->cr.bit.b1_on){
 801c6e4:	4b9f      	ldr	r3, [pc, #636]	@ (801c964 <v_Mode_Handler+0x8b0>)
 801c6e6:	781a      	ldrb	r2, [r3, #0]
 801c6e8:	f012 0f02 	tst.w	r2, #2
 801c6ec:	f43f addd 	beq.w	801c2aa <v_Mode_Handler+0x1f6>
		if(_b_Tim_Is_OVR(u32_Tim_1msGet(), px_pub->u32_timToutRef, tout)){
 801c6f0:	f7fd fc2e 	bl	8019f50 <u32_Tim_1msGet>
 801c6f4:	4b99      	ldr	r3, [pc, #612]	@ (801c95c <v_Mode_Handler+0x8a8>)
 801c6f6:	681a      	ldr	r2, [r3, #0]
 801c6f8:	4b96      	ldr	r3, [pc, #600]	@ (801c954 <v_Mode_Handler+0x8a0>)
 801c6fa:	6859      	ldr	r1, [r3, #4]
 801c6fc:	f001 f814 	bl	801d728 <_b_Tim_Is_OVR>
 801c700:	b128      	cbz	r0, 801c70e <v_Mode_Handler+0x65a>
			if(px_pub->i_sound){
 801c702:	4b94      	ldr	r3, [pc, #592]	@ (801c954 <v_Mode_Handler+0x8a0>)
 801c704:	695b      	ldr	r3, [r3, #20]
 801c706:	b1d3      	cbz	r3, 801c73e <v_Mode_Handler+0x68a>
				if(i_MP3_Is_Ready()){
 801c708:	f7f8 fca4 	bl	8015054 <i_MP3_Is_Ready>
 801c70c:	b980      	cbnz	r0, 801c730 <v_Mode_Handler+0x67c>
		int temp = i_Mode_Is_TempHeater_Over(&px_pub->i_tempRenew, f_Mode_Get_Temp_Waiting());
 801c70e:	4b96      	ldr	r3, [pc, #600]	@ (801c968 <v_Mode_Handler+0x8b4>)
 801c710:	ed93 0a01 	vldr	s0, [r3, #4]
 801c714:	4895      	ldr	r0, [pc, #596]	@ (801c96c <v_Mode_Handler+0x8b8>)
 801c716:	f7fe fdd1 	bl	801b2bc <i_Mode_Is_TempHeater_Over>
		if(temp > 0){
 801c71a:	2800      	cmp	r0, #0
 801c71c:	dc19      	bgt.n	801c752 <v_Mode_Handler+0x69e>
		else if(temp < 0){
 801c71e:	2800      	cmp	r0, #0
 801c720:	f6bf adc7 	bge.w	801c2b2 <v_Mode_Handler+0x1fe>
			f_Mode_Heater_PID_Handler(f_Mode_Get_Temp_Waiting());
 801c724:	4b90      	ldr	r3, [pc, #576]	@ (801c968 <v_Mode_Handler+0x8b4>)
 801c726:	ed93 0a01 	vldr	s0, [r3, #4]
 801c72a:	f7fe fe47 	bl	801b3bc <f_Mode_Heater_PID_Handler>
 801c72e:	e5c0      	b.n	801c2b2 <v_Mode_Handler+0x1fe>
					i_MP3_Begin(21);
 801c730:	2015      	movs	r0, #21
 801c732:	f7f8 fcbb 	bl	80150ac <i_MP3_Begin>
					px_pub->i_sound = 0;
 801c736:	4b87      	ldr	r3, [pc, #540]	@ (801c954 <v_Mode_Handler+0x8a0>)
 801c738:	2200      	movs	r2, #0
 801c73a:	615a      	str	r2, [r3, #20]
 801c73c:	e7e7      	b.n	801c70e <v_Mode_Handler+0x65a>
				if(i_MP3_Is_Ready()){
 801c73e:	f7f8 fc89 	bl	8015054 <i_MP3_Is_Ready>
 801c742:	2800      	cmp	r0, #0
 801c744:	d0e3      	beq.n	801c70e <v_Mode_Handler+0x65a>
	px_work->guide.e_next = e_id;
 801c746:	4b87      	ldr	r3, [pc, #540]	@ (801c964 <v_Mode_Handler+0x8b0>)
 801c748:	2206      	movs	r2, #6
 801c74a:	70da      	strb	r2, [r3, #3]
	px_work->cr.u8 = modeCR_UPD_OFF;
 801c74c:	2205      	movs	r2, #5
 801c74e:	701a      	strb	r2, [r3, #0]
}
 801c750:	e7dd      	b.n	801c70e <v_Mode_Handler+0x65a>
			v_Mode_Heater_Off();
 801c752:	f7fe fe13 	bl	801b37c <v_Mode_Heater_Off>
 801c756:	e5ac      	b.n	801c2b2 <v_Mode_Handler+0x1fe>
		if(i_MP3_Get_Stat() != MP3_BUSY){
 801c758:	f7f8 fc88 	bl	801506c <i_MP3_Get_Stat>
 801c75c:	2802      	cmp	r0, #2
 801c75e:	f43f ada8 	beq.w	801c2b2 <v_Mode_Handler+0x1fe>
			v_Mode_MoveNext(px_work);
 801c762:	4880      	ldr	r0, [pc, #512]	@ (801c964 <v_Mode_Handler+0x8b0>)
 801c764:	f7fe ff98 	bl	801b698 <v_Mode_MoveNext>
	x_modeCoolfan.u16_on = 0;
 801c768:	4b81      	ldr	r3, [pc, #516]	@ (801c970 <v_Mode_Handler+0x8bc>)
 801c76a:	2200      	movs	r2, #0
 801c76c:	801a      	strh	r2, [r3, #0]
}
 801c76e:	e5a0      	b.n	801c2b2 <v_Mode_Handler+0x1fe>
			px_pub->u32_timToutRef = u32_Tim_1msGet();
 801c770:	f7fd fbee 	bl	8019f50 <u32_Tim_1msGet>
 801c774:	4b77      	ldr	r3, [pc, #476]	@ (801c954 <v_Mode_Handler+0x8a0>)
 801c776:	6058      	str	r0, [r3, #4]
	return x_modeTout.u32_forceUp;
 801c778:	4b77      	ldr	r3, [pc, #476]	@ (801c958 <v_Mode_Handler+0x8a4>)
			tout = u32_Mode_Get_ForceUp_Tout() * 1000;
 801c77a:	685b      	ldr	r3, [r3, #4]
 801c77c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801c780:	fb02 f303 	mul.w	r3, r2, r3
 801c784:	4a7b      	ldr	r2, [pc, #492]	@ (801c974 <v_Mode_Handler+0x8c0>)
 801c786:	6013      	str	r3, [r2, #0]
	return i_mp3_play;
 801c788:	4b75      	ldr	r3, [pc, #468]	@ (801c960 <v_Mode_Handler+0x8ac>)
			if(i_Mode_Get_MP3_Play() && i_Mode_Get_ToggleSw()){
 801c78a:	681b      	ldr	r3, [r3, #0]
 801c78c:	b11b      	cbz	r3, 801c796 <v_Mode_Handler+0x6e2>
	return i_sw_toggle;
 801c78e:	4b7a      	ldr	r3, [pc, #488]	@ (801c978 <v_Mode_Handler+0x8c4>)
			if(i_Mode_Get_MP3_Play() && i_Mode_Get_ToggleSw()){
 801c790:	681b      	ldr	r3, [r3, #0]
 801c792:	2b00      	cmp	r3, #0
 801c794:	d138      	bne.n	801c808 <v_Mode_Handler+0x754>
				px_pub->i_sound = 0;
 801c796:	4b6f      	ldr	r3, [pc, #444]	@ (801c954 <v_Mode_Handler+0x8a0>)
 801c798:	2200      	movs	r2, #0
 801c79a:	615a      	str	r2, [r3, #20]
			px_pub->u32_timLedItv = 0;
 801c79c:	4b6d      	ldr	r3, [pc, #436]	@ (801c954 <v_Mode_Handler+0x8a0>)
 801c79e:	2400      	movs	r4, #0
 801c7a0:	60dc      	str	r4, [r3, #12]
			ledToggle = 0;
 801c7a2:	4a76      	ldr	r2, [pc, #472]	@ (801c97c <v_Mode_Handler+0x8c8>)
 801c7a4:	8014      	strh	r4, [r2, #0]
			px_pub->i_tempRenew = 1;
 801c7a6:	2201      	movs	r2, #1
 801c7a8:	611a      	str	r2, [r3, #16]
			v_ESP_Send_EvtModeChange(ESP_EVT_MODE_FORCE_UP);
 801c7aa:	2002      	movs	r0, #2
 801c7ac:	f7fe fb54 	bl	801ae58 <v_ESP_Send_EvtModeChange>
	x_modeCoolfan.u16_on = 0;
 801c7b0:	4b6f      	ldr	r3, [pc, #444]	@ (801c970 <v_Mode_Handler+0x8bc>)
 801c7b2:	801c      	strh	r4, [r3, #0]
	if(px_work->cr.bit.b1_on){
 801c7b4:	4b6b      	ldr	r3, [pc, #428]	@ (801c964 <v_Mode_Handler+0x8b0>)
 801c7b6:	781a      	ldrb	r2, [r3, #0]
 801c7b8:	f012 0f02 	tst.w	r2, #2
 801c7bc:	f43f ad95 	beq.w	801c2ea <v_Mode_Handler+0x236>
		if(_b_Tim_Is_OVR(u32_Tim_1msGet(), px_pub->u32_timToutRef, tout)){
 801c7c0:	f7fd fbc6 	bl	8019f50 <u32_Tim_1msGet>
 801c7c4:	4b6b      	ldr	r3, [pc, #428]	@ (801c974 <v_Mode_Handler+0x8c0>)
 801c7c6:	681a      	ldr	r2, [r3, #0]
 801c7c8:	4b62      	ldr	r3, [pc, #392]	@ (801c954 <v_Mode_Handler+0x8a0>)
 801c7ca:	6859      	ldr	r1, [r3, #4]
 801c7cc:	f000 ffac 	bl	801d728 <_b_Tim_Is_OVR>
 801c7d0:	bb08      	cbnz	r0, 801c816 <v_Mode_Handler+0x762>
		int temp = i_Mode_Is_TempHeater_Over(&px_pub->i_tempRenew, f_Mode_Get_Temp_ForceUp());
 801c7d2:	4b65      	ldr	r3, [pc, #404]	@ (801c968 <v_Mode_Handler+0x8b4>)
 801c7d4:	ed93 0a02 	vldr	s0, [r3, #8]
 801c7d8:	4864      	ldr	r0, [pc, #400]	@ (801c96c <v_Mode_Handler+0x8b8>)
 801c7da:	f7fe fd6f 	bl	801b2bc <i_Mode_Is_TempHeater_Over>
		if(temp > 0){
 801c7de:	2800      	cmp	r0, #0
 801c7e0:	dc1f      	bgt.n	801c822 <v_Mode_Handler+0x76e>
		else if(temp < 0){
 801c7e2:	2800      	cmp	r0, #0
 801c7e4:	db25      	blt.n	801c832 <v_Mode_Handler+0x77e>
		if(px_pub->i_sound){
 801c7e6:	4b5b      	ldr	r3, [pc, #364]	@ (801c954 <v_Mode_Handler+0x8a0>)
 801c7e8:	695b      	ldr	r3, [r3, #20]
 801c7ea:	2b00      	cmp	r3, #0
 801c7ec:	f43f ad8a 	beq.w	801c304 <v_Mode_Handler+0x250>
			if(i_MP3_Is_Ready()){
 801c7f0:	f7f8 fc30 	bl	8015054 <i_MP3_Is_Ready>
 801c7f4:	2800      	cmp	r0, #0
 801c7f6:	f43f ad85 	beq.w	801c304 <v_Mode_Handler+0x250>
				i_MP3_Begin(19);
 801c7fa:	2013      	movs	r0, #19
 801c7fc:	f7f8 fc56 	bl	80150ac <i_MP3_Begin>
				px_pub->i_sound = 0;
 801c800:	4b54      	ldr	r3, [pc, #336]	@ (801c954 <v_Mode_Handler+0x8a0>)
 801c802:	2200      	movs	r2, #0
 801c804:	615a      	str	r2, [r3, #20]
 801c806:	e57d      	b.n	801c304 <v_Mode_Handler+0x250>
				px_pub->i_sound = 1;
 801c808:	4b52      	ldr	r3, [pc, #328]	@ (801c954 <v_Mode_Handler+0x8a0>)
 801c80a:	2201      	movs	r2, #1
 801c80c:	615a      	str	r2, [r3, #20]
	i_sw_toggle = 0;
 801c80e:	4b5a      	ldr	r3, [pc, #360]	@ (801c978 <v_Mode_Handler+0x8c4>)
 801c810:	2200      	movs	r2, #0
 801c812:	601a      	str	r2, [r3, #0]
}
 801c814:	e7c2      	b.n	801c79c <v_Mode_Handler+0x6e8>
	px_work->guide.e_next = e_id;
 801c816:	4b53      	ldr	r3, [pc, #332]	@ (801c964 <v_Mode_Handler+0x8b0>)
 801c818:	2204      	movs	r2, #4
 801c81a:	70da      	strb	r2, [r3, #3]
	px_work->cr.u8 = modeCR_UPD_OFF;
 801c81c:	2205      	movs	r2, #5
 801c81e:	701a      	strb	r2, [r3, #0]
}
 801c820:	e7d7      	b.n	801c7d2 <v_Mode_Handler+0x71e>
			v_Mode_Heater_Off();
 801c822:	f7fe fdab 	bl	801b37c <v_Mode_Heater_Off>
	px_work->guide.e_next = e_id;
 801c826:	4b4f      	ldr	r3, [pc, #316]	@ (801c964 <v_Mode_Handler+0x8b0>)
 801c828:	2204      	movs	r2, #4
 801c82a:	70da      	strb	r2, [r3, #3]
	px_work->cr.u8 = modeCR_UPD_OFF;
 801c82c:	2205      	movs	r2, #5
 801c82e:	701a      	strb	r2, [r3, #0]
}
 801c830:	e7d9      	b.n	801c7e6 <v_Mode_Handler+0x732>
			f_Mode_Heater_PID_Handler(f_Mode_Get_Temp_ForceUp());
 801c832:	4b4d      	ldr	r3, [pc, #308]	@ (801c968 <v_Mode_Handler+0x8b4>)
 801c834:	ed93 0a02 	vldr	s0, [r3, #8]
 801c838:	f7fe fdc0 	bl	801b3bc <f_Mode_Heater_PID_Handler>
 801c83c:	e7d3      	b.n	801c7e6 <v_Mode_Handler+0x732>
			i_MP3_ForceStop();
 801c83e:	f7f8 fbff 	bl	8015040 <i_MP3_ForceStop>
 801c842:	e55a      	b.n	801c2fa <v_Mode_Handler+0x246>
		px_pub->u32_timLedRef = u32_Tim_1msGet();
 801c844:	f7fd fb84 	bl	8019f50 <u32_Tim_1msGet>
 801c848:	4b42      	ldr	r3, [pc, #264]	@ (801c954 <v_Mode_Handler+0x8a0>)
 801c84a:	6098      	str	r0, [r3, #8]
		px_pub->u32_timLedItv = MODE_LED_BLINK_ITV;
 801c84c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 801c850:	60da      	str	r2, [r3, #12]
		v_Mode_ForceUp_Led(ledToggle++);
 801c852:	4a4a      	ldr	r2, [pc, #296]	@ (801c97c <v_Mode_Handler+0x8c8>)
 801c854:	8813      	ldrh	r3, [r2, #0]
 801c856:	1c59      	adds	r1, r3, #1
 801c858:	8011      	strh	r1, [r2, #0]
	if(u16_toggle & 1){
 801c85a:	f013 0f01 	tst.w	r3, #1
 801c85e:	d00a      	beq.n	801c876 <v_Mode_Handler+0x7c2>
		v_RGB_Set_Top(0, 0, 0);
 801c860:	2200      	movs	r2, #0
 801c862:	4611      	mov	r1, r2
 801c864:	4610      	mov	r0, r2
 801c866:	f7fc f969 	bl	8018b3c <v_RGB_Set_Top>
		v_RGB_Set_Bot(0, 0, 0);
 801c86a:	2200      	movs	r2, #0
 801c86c:	4611      	mov	r1, r2
 801c86e:	4610      	mov	r0, r2
 801c870:	f7fc f98c 	bl	8018b8c <v_RGB_Set_Bot>
 801c874:	e550      	b.n	801c318 <v_Mode_Handler+0x264>
		v_RGB_Set_Top(MODE_FORCE_UP_LED_R, MODE_FORCE_UP_LED_G, MODE_FORCE_UP_LED_B);
 801c876:	2200      	movs	r2, #0
 801c878:	21ff      	movs	r1, #255	@ 0xff
 801c87a:	20cc      	movs	r0, #204	@ 0xcc
 801c87c:	f7fc f95e 	bl	8018b3c <v_RGB_Set_Top>
		v_RGB_Set_Bot(MODE_FORCE_UP_LED_R, MODE_FORCE_UP_LED_G, MODE_FORCE_UP_LED_B);
 801c880:	2200      	movs	r2, #0
 801c882:	21ff      	movs	r1, #255	@ 0xff
 801c884:	20cc      	movs	r0, #204	@ 0xcc
 801c886:	f7fc f981 	bl	8018b8c <v_RGB_Set_Bot>
 801c88a:	e545      	b.n	801c318 <v_Mode_Handler+0x264>
			px_pub->u32_timToutRef = u32_Tim_1msGet();
 801c88c:	f7fd fb60 	bl	8019f50 <u32_Tim_1msGet>
 801c890:	4a30      	ldr	r2, [pc, #192]	@ (801c954 <v_Mode_Handler+0x8a0>)
 801c892:	6050      	str	r0, [r2, #4]
	return x_modeTout.u32_forceOn;
 801c894:	4b30      	ldr	r3, [pc, #192]	@ (801c958 <v_Mode_Handler+0x8a4>)
			tout = u32_Mode_Get_ForceOn_Tout() * 1000;
 801c896:	689b      	ldr	r3, [r3, #8]
 801c898:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801c89c:	fb01 f303 	mul.w	r3, r1, r3
 801c8a0:	4937      	ldr	r1, [pc, #220]	@ (801c980 <v_Mode_Handler+0x8cc>)
 801c8a2:	600b      	str	r3, [r1, #0]
	return i_mp3_play;
 801c8a4:	4b2e      	ldr	r3, [pc, #184]	@ (801c960 <v_Mode_Handler+0x8ac>)
			if(i_Mode_Get_MP3_Play())	{px_pub->i_sound = 1;}
 801c8a6:	681b      	ldr	r3, [r3, #0]
 801c8a8:	3b00      	subs	r3, #0
 801c8aa:	bf18      	it	ne
 801c8ac:	2301      	movne	r3, #1
 801c8ae:	6153      	str	r3, [r2, #20]
	v_RGB_Set_Top(MODE_FORCE_ON_LED_R, MODE_FORCE_ON_LED_G, MODE_FORCE_ON_LED_B);
 801c8b0:	2200      	movs	r2, #0
 801c8b2:	21ff      	movs	r1, #255	@ 0xff
 801c8b4:	20cc      	movs	r0, #204	@ 0xcc
 801c8b6:	f7fc f941 	bl	8018b3c <v_RGB_Set_Top>
	v_RGB_Set_Bot(MODE_FORCE_ON_LED_R, MODE_FORCE_ON_LED_G, MODE_FORCE_ON_LED_B);
 801c8ba:	2200      	movs	r2, #0
 801c8bc:	21ff      	movs	r1, #255	@ 0xff
 801c8be:	20cc      	movs	r0, #204	@ 0xcc
 801c8c0:	f7fc f964 	bl	8018b8c <v_RGB_Set_Bot>
			v_ESP_Send_EvtModeChange(ESP_EVT_MODE_FORCE_ON);
 801c8c4:	2003      	movs	r0, #3
 801c8c6:	f7fe fac7 	bl	801ae58 <v_ESP_Send_EvtModeChange>
	if(px_work->cr.bit.b1_on){
 801c8ca:	4b26      	ldr	r3, [pc, #152]	@ (801c964 <v_Mode_Handler+0x8b0>)
 801c8cc:	781a      	ldrb	r2, [r3, #0]
 801c8ce:	f012 0f02 	tst.w	r2, #2
 801c8d2:	f43f ad3d 	beq.w	801c350 <v_Mode_Handler+0x29c>
		if(_b_Tim_Is_OVR(u32_Tim_1msGet(), px_pub->u32_timToutRef, tout)){
 801c8d6:	f7fd fb3b 	bl	8019f50 <u32_Tim_1msGet>
 801c8da:	4b29      	ldr	r3, [pc, #164]	@ (801c980 <v_Mode_Handler+0x8cc>)
 801c8dc:	681a      	ldr	r2, [r3, #0]
 801c8de:	4b1d      	ldr	r3, [pc, #116]	@ (801c954 <v_Mode_Handler+0x8a0>)
 801c8e0:	6859      	ldr	r1, [r3, #4]
 801c8e2:	f000 ff21 	bl	801d728 <_b_Tim_Is_OVR>
 801c8e6:	b1c8      	cbz	r0, 801c91c <v_Mode_Handler+0x868>
			if(px_pub->i_sound){
 801c8e8:	4b1a      	ldr	r3, [pc, #104]	@ (801c954 <v_Mode_Handler+0x8a0>)
 801c8ea:	695b      	ldr	r3, [r3, #20]
 801c8ec:	b15b      	cbz	r3, 801c906 <v_Mode_Handler+0x852>
				if(i_MP3_Is_Ready()){
 801c8ee:	f7f8 fbb1 	bl	8015054 <i_MP3_Is_Ready>
 801c8f2:	2800      	cmp	r0, #0
 801c8f4:	f43f ad30 	beq.w	801c358 <v_Mode_Handler+0x2a4>
					i_MP3_Begin(23);
 801c8f8:	2017      	movs	r0, #23
 801c8fa:	f7f8 fbd7 	bl	80150ac <i_MP3_Begin>
					px_pub->i_sound = 0;
 801c8fe:	4b15      	ldr	r3, [pc, #84]	@ (801c954 <v_Mode_Handler+0x8a0>)
 801c900:	2200      	movs	r2, #0
 801c902:	615a      	str	r2, [r3, #20]
 801c904:	e528      	b.n	801c358 <v_Mode_Handler+0x2a4>
				if(i_MP3_Is_Ready()){
 801c906:	f7f8 fba5 	bl	8015054 <i_MP3_Is_Ready>
 801c90a:	2800      	cmp	r0, #0
 801c90c:	f43f ad24 	beq.w	801c358 <v_Mode_Handler+0x2a4>
	px_work->guide.e_next = e_id;
 801c910:	4b14      	ldr	r3, [pc, #80]	@ (801c964 <v_Mode_Handler+0x8b0>)
 801c912:	2206      	movs	r2, #6
 801c914:	70da      	strb	r2, [r3, #3]
	px_work->cr.u8 = modeCR_UPD_OFF;
 801c916:	2205      	movs	r2, #5
 801c918:	701a      	strb	r2, [r3, #0]
}
 801c91a:	e51d      	b.n	801c358 <v_Mode_Handler+0x2a4>
			int temp = i_Mode_Is_TempHeater_Over(&px_pub->i_tempRenew, f_Mode_Get_Temp_ForceUp());
 801c91c:	4b12      	ldr	r3, [pc, #72]	@ (801c968 <v_Mode_Handler+0x8b4>)
 801c91e:	ed93 0a02 	vldr	s0, [r3, #8]
 801c922:	4812      	ldr	r0, [pc, #72]	@ (801c96c <v_Mode_Handler+0x8b8>)
 801c924:	f7fe fcca 	bl	801b2bc <i_Mode_Is_TempHeater_Over>
			if(temp > 0){
 801c928:	2800      	cmp	r0, #0
 801c92a:	dc08      	bgt.n	801c93e <v_Mode_Handler+0x88a>
			else if(temp < 0){
 801c92c:	2800      	cmp	r0, #0
 801c92e:	f6bf ad13 	bge.w	801c358 <v_Mode_Handler+0x2a4>
				f_Mode_Heater_PID_Handler(f_Mode_Get_Temp_ForceUp());
 801c932:	4b0d      	ldr	r3, [pc, #52]	@ (801c968 <v_Mode_Handler+0x8b4>)
 801c934:	ed93 0a02 	vldr	s0, [r3, #8]
 801c938:	f7fe fd40 	bl	801b3bc <f_Mode_Heater_PID_Handler>
 801c93c:	e50c      	b.n	801c358 <v_Mode_Handler+0x2a4>
				v_Mode_Heater_Off();
 801c93e:	f7fe fd1d 	bl	801b37c <v_Mode_Heater_Off>
 801c942:	e509      	b.n	801c358 <v_Mode_Handler+0x2a4>
		v_Mode_MoveNext(px_work);
 801c944:	4807      	ldr	r0, [pc, #28]	@ (801c964 <v_Mode_Handler+0x8b0>)
 801c946:	f7fe fea7 	bl	801b698 <v_Mode_MoveNext>
		v_Mode_Heater_Off();
 801c94a:	f7fe fd17 	bl	801b37c <v_Mode_Heater_Off>
		i_MP3_ForceStop();
 801c94e:	f7f8 fb77 	bl	8015040 <i_MP3_ForceStop>
 801c952:	e501      	b.n	801c358 <v_Mode_Handler+0x2a4>
 801c954:	2400d378 	.word	0x2400d378
 801c958:	2400d364 	.word	0x2400d364
 801c95c:	2400d26c 	.word	0x2400d26c
 801c960:	2400d32c 	.word	0x2400d32c
 801c964:	2400d394 	.word	0x2400d394
 801c968:	2400d354 	.word	0x2400d354
 801c96c:	2400d388 	.word	0x2400d388
 801c970:	2400d324 	.word	0x2400d324
 801c974:	2400d250 	.word	0x2400d250
 801c978:	2400d34c 	.word	0x2400d34c
 801c97c:	2400d24c 	.word	0x2400d24c
 801c980:	2400d248 	.word	0x2400d248
			px_pub->u32_tim_ref = u32_Tim_1msGet();
 801c984:	f7fd fae4 	bl	8019f50 <u32_Tim_1msGet>
 801c988:	4bac      	ldr	r3, [pc, #688]	@ (801cc3c <v_Mode_Handler+0xb88>)
 801c98a:	6018      	str	r0, [r3, #0]
	return x_modeTout.u32_forceDown;
 801c98c:	4aac      	ldr	r2, [pc, #688]	@ (801cc40 <v_Mode_Handler+0xb8c>)
			tout = u32_Mode_Get_ForceDown_Tout() * 1000;
 801c98e:	68d2      	ldr	r2, [r2, #12]
 801c990:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801c994:	fb01 f202 	mul.w	r2, r1, r2
 801c998:	49aa      	ldr	r1, [pc, #680]	@ (801cc44 <v_Mode_Handler+0xb90>)
 801c99a:	600a      	str	r2, [r1, #0]
			px_pub->u32_timLedItv = 0;
 801c99c:	2200      	movs	r2, #0
 801c99e:	60da      	str	r2, [r3, #12]
			ledToggle = 0;
 801c9a0:	49a9      	ldr	r1, [pc, #676]	@ (801cc48 <v_Mode_Handler+0xb94>)
 801c9a2:	800a      	strh	r2, [r1, #0]
			px_pub->i_tempRenew = 1;
 801c9a4:	2201      	movs	r2, #1
 801c9a6:	611a      	str	r2, [r3, #16]
			v_ESP_Send_EvtModeChange(ESP_EVT_MODE_FORCE_DOWN);
 801c9a8:	2004      	movs	r0, #4
 801c9aa:	f7fe fa55 	bl	801ae58 <v_ESP_Send_EvtModeChange>
			coolDelayRef = u32_Tim_1msGet();
 801c9ae:	f7fd facf 	bl	8019f50 <u32_Tim_1msGet>
 801c9b2:	4ba6      	ldr	r3, [pc, #664]	@ (801cc4c <v_Mode_Handler+0xb98>)
 801c9b4:	6018      	str	r0, [r3, #0]
	return u32_ForceDownDelay;
 801c9b6:	4ba6      	ldr	r3, [pc, #664]	@ (801cc50 <v_Mode_Handler+0xb9c>)
			coolDelay = u32_Mode_Get_ForceDownDelay() * 100;
 801c9b8:	681b      	ldr	r3, [r3, #0]
 801c9ba:	2264      	movs	r2, #100	@ 0x64
 801c9bc:	fb02 f303 	mul.w	r3, r2, r3
 801c9c0:	4aa4      	ldr	r2, [pc, #656]	@ (801cc54 <v_Mode_Handler+0xba0>)
 801c9c2:	6013      	str	r3, [r2, #0]
	return i_mp3_play;
 801c9c4:	4ba4      	ldr	r3, [pc, #656]	@ (801cc58 <v_Mode_Handler+0xba4>)
			if(i_Mode_Get_MP3_Play() && i_Mode_Get_ToggleSw()){
 801c9c6:	681b      	ldr	r3, [r3, #0]
 801c9c8:	b113      	cbz	r3, 801c9d0 <v_Mode_Handler+0x91c>
	return i_sw_toggle;
 801c9ca:	4ba4      	ldr	r3, [pc, #656]	@ (801cc5c <v_Mode_Handler+0xba8>)
			if(i_Mode_Get_MP3_Play() && i_Mode_Get_ToggleSw()){
 801c9cc:	681b      	ldr	r3, [r3, #0]
 801c9ce:	bb5b      	cbnz	r3, 801ca28 <v_Mode_Handler+0x974>
				px_pub->i_sound = 0;
 801c9d0:	4b9a      	ldr	r3, [pc, #616]	@ (801cc3c <v_Mode_Handler+0xb88>)
 801c9d2:	2200      	movs	r2, #0
 801c9d4:	615a      	str	r2, [r3, #20]
	if(px_work->cr.bit.b1_on){
 801c9d6:	4ba2      	ldr	r3, [pc, #648]	@ (801cc60 <v_Mode_Handler+0xbac>)
 801c9d8:	781a      	ldrb	r2, [r3, #0]
 801c9da:	f012 0f02 	tst.w	r2, #2
 801c9de:	f43f acd7 	beq.w	801c390 <v_Mode_Handler+0x2dc>
		if(_b_Tim_Is_OVR(u32_Tim_1msGet(), px_pub->u32_tim_ref, tout)){
 801c9e2:	f7fd fab5 	bl	8019f50 <u32_Tim_1msGet>
 801c9e6:	4b97      	ldr	r3, [pc, #604]	@ (801cc44 <v_Mode_Handler+0xb90>)
 801c9e8:	681a      	ldr	r2, [r3, #0]
 801c9ea:	4b94      	ldr	r3, [pc, #592]	@ (801cc3c <v_Mode_Handler+0xb88>)
 801c9ec:	6819      	ldr	r1, [r3, #0]
 801c9ee:	f000 fe9b 	bl	801d728 <_b_Tim_Is_OVR>
 801c9f2:	bb00      	cbnz	r0, 801ca36 <v_Mode_Handler+0x982>
		if(_b_Tim_Is_OVR(u32_Tim_1msGet(), coolDelayRef, coolDelay)){
 801c9f4:	f7fd faac 	bl	8019f50 <u32_Tim_1msGet>
 801c9f8:	4b96      	ldr	r3, [pc, #600]	@ (801cc54 <v_Mode_Handler+0xba0>)
 801c9fa:	681a      	ldr	r2, [r3, #0]
 801c9fc:	4b93      	ldr	r3, [pc, #588]	@ (801cc4c <v_Mode_Handler+0xb98>)
 801c9fe:	6819      	ldr	r1, [r3, #0]
 801ca00:	f000 fe92 	bl	801d728 <_b_Tim_Is_OVR>
 801ca04:	b9e8      	cbnz	r0, 801ca42 <v_Mode_Handler+0x98e>
		if(px_pub->i_sound){
 801ca06:	4b8d      	ldr	r3, [pc, #564]	@ (801cc3c <v_Mode_Handler+0xb88>)
 801ca08:	695b      	ldr	r3, [r3, #20]
 801ca0a:	2b00      	cmp	r3, #0
 801ca0c:	f43f acc4 	beq.w	801c398 <v_Mode_Handler+0x2e4>
			if(i_MP3_Is_Ready()){
 801ca10:	f7f8 fb20 	bl	8015054 <i_MP3_Is_Ready>
 801ca14:	2800      	cmp	r0, #0
 801ca16:	f43f acbf 	beq.w	801c398 <v_Mode_Handler+0x2e4>
				i_MP3_Begin(20);
 801ca1a:	2014      	movs	r0, #20
 801ca1c:	f7f8 fb46 	bl	80150ac <i_MP3_Begin>
				px_pub->i_sound = 0;
 801ca20:	4b86      	ldr	r3, [pc, #536]	@ (801cc3c <v_Mode_Handler+0xb88>)
 801ca22:	2200      	movs	r2, #0
 801ca24:	615a      	str	r2, [r3, #20]
 801ca26:	e4b7      	b.n	801c398 <v_Mode_Handler+0x2e4>
				px_pub->i_sound = 1;
 801ca28:	4b84      	ldr	r3, [pc, #528]	@ (801cc3c <v_Mode_Handler+0xb88>)
 801ca2a:	2201      	movs	r2, #1
 801ca2c:	615a      	str	r2, [r3, #20]
	i_sw_toggle = 0;
 801ca2e:	4b8b      	ldr	r3, [pc, #556]	@ (801cc5c <v_Mode_Handler+0xba8>)
 801ca30:	2200      	movs	r2, #0
 801ca32:	601a      	str	r2, [r3, #0]
}
 801ca34:	e7cf      	b.n	801c9d6 <v_Mode_Handler+0x922>
	px_work->guide.e_next = e_id;
 801ca36:	4b8a      	ldr	r3, [pc, #552]	@ (801cc60 <v_Mode_Handler+0xbac>)
 801ca38:	2202      	movs	r2, #2
 801ca3a:	70da      	strb	r2, [r3, #3]
	px_work->cr.u8 = modeCR_UPD_OFF;
 801ca3c:	2205      	movs	r2, #5
 801ca3e:	701a      	strb	r2, [r3, #0]
}
 801ca40:	e7d8      	b.n	801c9f4 <v_Mode_Handler+0x940>
			int temp = i_Mode_Is_TempHeater_Under(&px_pub->i_tempRenew, f_Mode_Get_Temp_Waiting());
 801ca42:	4b88      	ldr	r3, [pc, #544]	@ (801cc64 <v_Mode_Handler+0xbb0>)
 801ca44:	ed93 0a01 	vldr	s0, [r3, #4]
 801ca48:	4887      	ldr	r0, [pc, #540]	@ (801cc68 <v_Mode_Handler+0xbb4>)
 801ca4a:	f7fe fc67 	bl	801b31c <i_Mode_Is_TempHeater_Under>
			if(temp > 0){
 801ca4e:	2800      	cmp	r0, #0
 801ca50:	dc05      	bgt.n	801ca5e <v_Mode_Handler+0x9aa>
			else if(temp < 0){
 801ca52:	2800      	cmp	r0, #0
 801ca54:	dad7      	bge.n	801ca06 <v_Mode_Handler+0x952>
	x_modeCoolfan.u16_on = 1;
 801ca56:	4b85      	ldr	r3, [pc, #532]	@ (801cc6c <v_Mode_Handler+0xbb8>)
 801ca58:	2201      	movs	r2, #1
 801ca5a:	801a      	strh	r2, [r3, #0]
}
 801ca5c:	e7d3      	b.n	801ca06 <v_Mode_Handler+0x952>
	x_modeCoolfan.u16_on = 0;
 801ca5e:	4b83      	ldr	r3, [pc, #524]	@ (801cc6c <v_Mode_Handler+0xbb8>)
 801ca60:	2200      	movs	r2, #0
 801ca62:	801a      	strh	r2, [r3, #0]
	px_work->guide.e_next = e_id;
 801ca64:	4b7e      	ldr	r3, [pc, #504]	@ (801cc60 <v_Mode_Handler+0xbac>)
 801ca66:	2202      	movs	r2, #2
 801ca68:	70da      	strb	r2, [r3, #3]
	px_work->cr.u8 = modeCR_UPD_OFF;
 801ca6a:	2205      	movs	r2, #5
 801ca6c:	701a      	strb	r2, [r3, #0]
}
 801ca6e:	e7ca      	b.n	801ca06 <v_Mode_Handler+0x952>
		v_Mode_MoveNext(px_work);
 801ca70:	487b      	ldr	r0, [pc, #492]	@ (801cc60 <v_Mode_Handler+0xbac>)
 801ca72:	f7fe fe11 	bl	801b698 <v_Mode_MoveNext>
	x_modeCoolfan.u16_on = 0;
 801ca76:	4b7d      	ldr	r3, [pc, #500]	@ (801cc6c <v_Mode_Handler+0xbb8>)
 801ca78:	2200      	movs	r2, #0
 801ca7a:	801a      	strh	r2, [r3, #0]
		i_MP3_ForceStop();
 801ca7c:	f7f8 fae0 	bl	8015040 <i_MP3_ForceStop>
 801ca80:	e48a      	b.n	801c398 <v_Mode_Handler+0x2e4>
		px_pub->u32_timLedRef = u32_Tim_1msGet();
 801ca82:	f7fd fa65 	bl	8019f50 <u32_Tim_1msGet>
 801ca86:	4b6d      	ldr	r3, [pc, #436]	@ (801cc3c <v_Mode_Handler+0xb88>)
 801ca88:	6098      	str	r0, [r3, #8]
		px_pub->u32_timLedItv = MODE_LED_BLINK_ITV;
 801ca8a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 801ca8e:	60da      	str	r2, [r3, #12]
		v_Mode_ForceDown_Led(ledToggle++);
 801ca90:	4a6d      	ldr	r2, [pc, #436]	@ (801cc48 <v_Mode_Handler+0xb94>)
 801ca92:	8813      	ldrh	r3, [r2, #0]
 801ca94:	1c59      	adds	r1, r3, #1
 801ca96:	8011      	strh	r1, [r2, #0]
	if(u16_toggle & 1){
 801ca98:	f013 0f01 	tst.w	r3, #1
 801ca9c:	d00a      	beq.n	801cab4 <v_Mode_Handler+0xa00>
		v_RGB_Set_Top(0, 0, 0);
 801ca9e:	2200      	movs	r2, #0
 801caa0:	4611      	mov	r1, r2
 801caa2:	4610      	mov	r0, r2
 801caa4:	f7fc f84a 	bl	8018b3c <v_RGB_Set_Top>
		v_RGB_Set_Bot(0, 0, 0);
 801caa8:	2200      	movs	r2, #0
 801caaa:	4611      	mov	r1, r2
 801caac:	4610      	mov	r0, r2
 801caae:	f7fc f86d 	bl	8018b8c <v_RGB_Set_Bot>
 801cab2:	e47b      	b.n	801c3ac <v_Mode_Handler+0x2f8>
		v_RGB_Set_Top(MODE_FORCE_DOWN_LED_R, MODE_FORCE_DOWN_LED_G, MODE_FORCE_DOWN_LED_B);
 801cab4:	22ff      	movs	r2, #255	@ 0xff
 801cab6:	2199      	movs	r1, #153	@ 0x99
 801cab8:	2033      	movs	r0, #51	@ 0x33
 801caba:	f7fc f83f 	bl	8018b3c <v_RGB_Set_Top>
		v_RGB_Set_Bot(MODE_FORCE_DOWN_LED_R, MODE_FORCE_DOWN_LED_G, MODE_FORCE_DOWN_LED_B);
 801cabe:	22ff      	movs	r2, #255	@ 0xff
 801cac0:	2199      	movs	r1, #153	@ 0x99
 801cac2:	2033      	movs	r0, #51	@ 0x33
 801cac4:	f7fc f862 	bl	8018b8c <v_RGB_Set_Bot>
 801cac8:	e470      	b.n	801c3ac <v_Mode_Handler+0x2f8>
	v_RGB_Set_Top(MODE_SLEEP_LED_R, MODE_SLEEP_LED_G, MODE_SLEEP_LED_B);
 801caca:	22d3      	movs	r2, #211	@ 0xd3
 801cacc:	4611      	mov	r1, r2
 801cace:	4610      	mov	r0, r2
 801cad0:	f7fc f834 	bl	8018b3c <v_RGB_Set_Top>
	v_RGB_Set_Bot(MODE_SLEEP_LED_R, MODE_SLEEP_LED_G, MODE_SLEEP_LED_B);
 801cad4:	22d3      	movs	r2, #211	@ 0xd3
 801cad6:	4611      	mov	r1, r2
 801cad8:	4610      	mov	r0, r2
 801cada:	f7fc f857 	bl	8018b8c <v_RGB_Set_Bot>
			px_pub->i_tempRenew = 1;
 801cade:	4b57      	ldr	r3, [pc, #348]	@ (801cc3c <v_Mode_Handler+0xb88>)
 801cae0:	2201      	movs	r2, #1
 801cae2:	611a      	str	r2, [r3, #16]
			v_ESP_Send_EvtModeChange(ESP_EVT_MODE_SLEEP);
 801cae4:	2000      	movs	r0, #0
 801cae6:	f7fe f9b7 	bl	801ae58 <v_ESP_Send_EvtModeChange>
	if(px_work->cr.bit.b1_on){
 801caea:	4b5d      	ldr	r3, [pc, #372]	@ (801cc60 <v_Mode_Handler+0xbac>)
 801caec:	781a      	ldrb	r2, [r3, #0]
 801caee:	f012 0f02 	tst.w	r2, #2
 801caf2:	f43f ac77 	beq.w	801c3e4 <v_Mode_Handler+0x330>
		int temp = i_Mode_Is_TempHeater_Over(&px_pub->i_tempRenew, f_Mode_Get_Temp_Sleep());
 801caf6:	4b5b      	ldr	r3, [pc, #364]	@ (801cc64 <v_Mode_Handler+0xbb0>)
 801caf8:	ed93 0a00 	vldr	s0, [r3]
 801cafc:	485a      	ldr	r0, [pc, #360]	@ (801cc68 <v_Mode_Handler+0xbb4>)
 801cafe:	f7fe fbdd 	bl	801b2bc <i_Mode_Is_TempHeater_Over>
		if(temp > 0){
 801cb02:	2800      	cmp	r0, #0
 801cb04:	dc08      	bgt.n	801cb18 <v_Mode_Handler+0xa64>
		else if(temp < 0){
 801cb06:	2800      	cmp	r0, #0
 801cb08:	f6bf ac70 	bge.w	801c3ec <v_Mode_Handler+0x338>
			f_Mode_Heater_PID_Handler(f_Mode_Get_Temp_Sleep());
 801cb0c:	4b55      	ldr	r3, [pc, #340]	@ (801cc64 <v_Mode_Handler+0xbb0>)
 801cb0e:	ed93 0a00 	vldr	s0, [r3]
 801cb12:	f7fe fc53 	bl	801b3bc <f_Mode_Heater_PID_Handler>
 801cb16:	e469      	b.n	801c3ec <v_Mode_Handler+0x338>
			v_Mode_Heater_Off();
 801cb18:	f7fe fc30 	bl	801b37c <v_Mode_Heater_Off>
 801cb1c:	e466      	b.n	801c3ec <v_Mode_Handler+0x338>
		v_Mode_MoveNext(px_work);
 801cb1e:	4850      	ldr	r0, [pc, #320]	@ (801cc60 <v_Mode_Handler+0xbac>)
 801cb20:	f7fe fdba 	bl	801b698 <v_Mode_MoveNext>
 801cb24:	e462      	b.n	801c3ec <v_Mode_Handler+0x338>
			px_pub->u32_timLedRef = u32_Tim_1msGet();
 801cb26:	f7fd fa13 	bl	8019f50 <u32_Tim_1msGet>
 801cb2a:	4a44      	ldr	r2, [pc, #272]	@ (801cc3c <v_Mode_Handler+0xb88>)
 801cb2c:	6090      	str	r0, [r2, #8]
			px_pub->u32_timLedItv = 0;
 801cb2e:	2300      	movs	r3, #0
 801cb30:	60d3      	str	r3, [r2, #12]
			ledToggle = 0;
 801cb32:	4a4f      	ldr	r2, [pc, #316]	@ (801cc70 <v_Mode_Handler+0xbbc>)
 801cb34:	8013      	strh	r3, [r2, #0]
	return i_mp3_play;
 801cb36:	4b48      	ldr	r3, [pc, #288]	@ (801cc58 <v_Mode_Handler+0xba4>)
			if(i_Mode_Get_MP3_Play()){
 801cb38:	681b      	ldr	r3, [r3, #0]
 801cb3a:	b113      	cbz	r3, 801cb42 <v_Mode_Handler+0xa8e>
				sound = 1;
 801cb3c:	4b4d      	ldr	r3, [pc, #308]	@ (801cc74 <v_Mode_Handler+0xbc0>)
 801cb3e:	2201      	movs	r2, #1
 801cb40:	601a      	str	r2, [r3, #0]
			v_ESP_Send_EvtModeChange(ESP_EVT_MODE_ERROR);
 801cb42:	2006      	movs	r0, #6
 801cb44:	f7fe f988 	bl	801ae58 <v_ESP_Send_EvtModeChange>
			v_ESP_Send_Error((uint16_t)e_Mode_Get_Error());
 801cb48:	4b4b      	ldr	r3, [pc, #300]	@ (801cc78 <v_Mode_Handler+0xbc4>)
 801cb4a:	8818      	ldrh	r0, [r3, #0]
 801cb4c:	f7fe fac8 	bl	801b0e0 <v_ESP_Send_Error>
	if(px_work->cr.bit.b1_on){
 801cb50:	4b43      	ldr	r3, [pc, #268]	@ (801cc60 <v_Mode_Handler+0xbac>)
 801cb52:	781b      	ldrb	r3, [r3, #0]
 801cb54:	f013 0f02 	tst.w	r3, #2
 801cb58:	f47f ac87 	bne.w	801c46a <v_Mode_Handler+0x3b6>
	if(e_id != px_work->guide.e_curr){return;}
 801cb5c:	4b40      	ldr	r3, [pc, #256]	@ (801cc60 <v_Mode_Handler+0xbac>)
 801cb5e:	789b      	ldrb	r3, [r3, #2]
 801cb60:	2b09      	cmp	r3, #9
 801cb62:	d125      	bne.n	801cbb0 <v_Mode_Handler+0xafc>
	if(px_work->cr.bit.b1_upd){
 801cb64:	4b3e      	ldr	r3, [pc, #248]	@ (801cc60 <v_Mode_Handler+0xbac>)
 801cb66:	781b      	ldrb	r3, [r3, #0]
 801cb68:	f013 0f01 	tst.w	r3, #1
 801cb6c:	f000 8095 	beq.w	801cc9a <v_Mode_Handler+0xbe6>
		px_work->cr.bit.b1_upd = 0;
 801cb70:	4a3b      	ldr	r2, [pc, #236]	@ (801cc60 <v_Mode_Handler+0xbac>)
 801cb72:	7813      	ldrb	r3, [r2, #0]
 801cb74:	f023 0301 	bic.w	r3, r3, #1
 801cb78:	7013      	strb	r3, [r2, #0]
		if(px_work->cr.bit.b1_on){
 801cb7a:	b2da      	uxtb	r2, r3
 801cb7c:	f013 0f02 	tst.w	r3, #2
 801cb80:	f040 8080 	bne.w	801cc84 <v_Mode_Handler+0xbd0>
	else if(px_work->cr.bit.b1_off){
 801cb84:	f012 0f04 	tst.w	r2, #4
 801cb88:	f040 81a3 	bne.w	801ced2 <v_Mode_Handler+0xe1e>
	if(_b_Tim_Is_OVR(u32_Tim_1msGet(), px_pub->u32_timLedRef, px_pub->u32_timLedItv)){
 801cb8c:	f7fd f9e0 	bl	8019f50 <u32_Tim_1msGet>
 801cb90:	4b2a      	ldr	r3, [pc, #168]	@ (801cc3c <v_Mode_Handler+0xb88>)
 801cb92:	68da      	ldr	r2, [r3, #12]
 801cb94:	6899      	ldr	r1, [r3, #8]
 801cb96:	f000 fdc7 	bl	801d728 <_b_Tim_Is_OVR>
 801cb9a:	2800      	cmp	r0, #0
 801cb9c:	f040 81a2 	bne.w	801cee4 <v_Mode_Handler+0xe30>
	v_Mode_Sensing_Handler();
 801cba0:	f7ff f808 	bl	801bbb4 <v_Mode_Sensing_Handler>
	v_Mode_BlowFan_Handler();
 801cba4:	f7fe fc4e 	bl	801b444 <v_Mode_BlowFan_Handler>
	v_Mode_CoolFan_Handler();
 801cba8:	f7fe fcce 	bl	801b548 <v_Mode_CoolFan_Handler>
	v_Mode_Bat_Handler();
 801cbac:	f7fe fecc 	bl	801b948 <v_Mode_Bat_Handler>
	v_Mode_Error(modeERROR, &x_modeWork, &x_modePub);
	v_Mode_TEST(modeTEST, &x_modeWork, &x_modePub);
	v_Mode_WakeUp(modeWAKE_UP, &x_modeWork, &x_modePub);
 801cbb0:	4a22      	ldr	r2, [pc, #136]	@ (801cc3c <v_Mode_Handler+0xb88>)
 801cbb2:	492b      	ldr	r1, [pc, #172]	@ (801cc60 <v_Mode_Handler+0xbac>)
 801cbb4:	200a      	movs	r0, #10
 801cbb6:	f7ff f96b 	bl	801be90 <v_Mode_WakeUp>
	return i_mp3_play;
 801cbba:	4b27      	ldr	r3, [pc, #156]	@ (801cc58 <v_Mode_Handler+0xba4>)

	if(i_Mode_Get_MP3_Play()){i_MP3_Playing();}
 801cbbc:	681b      	ldr	r3, [r3, #0]
 801cbbe:	2b00      	cmp	r3, #0
 801cbc0:	f040 81d3 	bne.w	801cf6a <v_Mode_Handler+0xeb6>
	return i_mode_off;
 801cbc4:	4b2d      	ldr	r3, [pc, #180]	@ (801cc7c <v_Mode_Handler+0xbc8>)

	if(i_Mode_Is_Off()){return;}
 801cbc6:	681b      	ldr	r3, [r3, #0]
 801cbc8:	2b00      	cmp	r3, #0
 801cbca:	f000 81d1 	beq.w	801cf70 <v_Mode_Handler+0xebc>
	//bd test
	if(x_modeWork.guide.e_curr > modeBOOTING){
		v_Mode_SubBD_Print();
	}
#endif
}
 801cbce:	bd70      	pop	{r4, r5, r6, pc}
			px_pub->u32_timLedRef = u32_Tim_1msGet();
 801cbd0:	f7fd f9be 	bl	8019f50 <u32_Tim_1msGet>
 801cbd4:	4b19      	ldr	r3, [pc, #100]	@ (801cc3c <v_Mode_Handler+0xb88>)
 801cbd6:	6098      	str	r0, [r3, #8]
			px_pub->u32_timLedItv = MODE_LED_BLINK_ITV;
 801cbd8:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 801cbdc:	60da      	str	r2, [r3, #12]
			v_Mode_Error_Led(ledToggle);
 801cbde:	4b24      	ldr	r3, [pc, #144]	@ (801cc70 <v_Mode_Handler+0xbbc>)
	if(u16_toggle & 1){
 801cbe0:	881b      	ldrh	r3, [r3, #0]
 801cbe2:	f013 0f01 	tst.w	r3, #1
 801cbe6:	d00e      	beq.n	801cc06 <v_Mode_Handler+0xb52>
		v_RGB_Set_Top(0, 0, 0);
 801cbe8:	2200      	movs	r2, #0
 801cbea:	4611      	mov	r1, r2
 801cbec:	4610      	mov	r0, r2
 801cbee:	f7fb ffa5 	bl	8018b3c <v_RGB_Set_Top>
		v_RGB_Set_Bot(0, 0, 0);
 801cbf2:	2200      	movs	r2, #0
 801cbf4:	4611      	mov	r1, r2
 801cbf6:	4610      	mov	r0, r2
 801cbf8:	f7fb ffc8 	bl	8018b8c <v_RGB_Set_Bot>
			ledToggle++;
 801cbfc:	4a1c      	ldr	r2, [pc, #112]	@ (801cc70 <v_Mode_Handler+0xbbc>)
 801cbfe:	8813      	ldrh	r3, [r2, #0]
 801cc00:	3301      	adds	r3, #1
 801cc02:	8013      	strh	r3, [r2, #0]
 801cc04:	e43b      	b.n	801c47e <v_Mode_Handler+0x3ca>
		v_RGB_Set_Top(MODE_ERROR_LED_R, MODE_ERROR_LED_G, MODE_ERROR_LED_B);
 801cc06:	224f      	movs	r2, #79	@ 0x4f
 801cc08:	214d      	movs	r1, #77	@ 0x4d
 801cc0a:	20ff      	movs	r0, #255	@ 0xff
 801cc0c:	f7fb ff96 	bl	8018b3c <v_RGB_Set_Top>
		v_RGB_Set_Bot(MODE_ERROR_LED_R, MODE_ERROR_LED_G, MODE_ERROR_LED_B);
 801cc10:	224f      	movs	r2, #79	@ 0x4f
 801cc12:	214d      	movs	r1, #77	@ 0x4d
 801cc14:	20ff      	movs	r0, #255	@ 0xff
 801cc16:	f7fb ffb9 	bl	8018b8c <v_RGB_Set_Bot>
 801cc1a:	e7ef      	b.n	801cbfc <v_Mode_Handler+0xb48>
			if(err & modeERR_TEMP_IR)		{mp3=27;}
 801cc1c:	241b      	movs	r4, #27
 801cc1e:	e000      	b.n	801cc22 <v_Mode_Handler+0xb6e>
			else if(err & modeERR_IMU)		{mp3=29;}
 801cc20:	241d      	movs	r4, #29
				if(i_MP3_Is_Ready()){
 801cc22:	f7f8 fa17 	bl	8015054 <i_MP3_Is_Ready>
 801cc26:	2800      	cmp	r0, #0
 801cc28:	d098      	beq.n	801cb5c <v_Mode_Handler+0xaa8>
					i_MP3_Begin(mp3);
 801cc2a:	4620      	mov	r0, r4
 801cc2c:	f7f8 fa3e 	bl	80150ac <i_MP3_Begin>
					sound = 0;
 801cc30:	4b10      	ldr	r3, [pc, #64]	@ (801cc74 <v_Mode_Handler+0xbc0>)
 801cc32:	2200      	movs	r2, #0
 801cc34:	601a      	str	r2, [r3, #0]
 801cc36:	e791      	b.n	801cb5c <v_Mode_Handler+0xaa8>
			else if(err & modeERR_BLOW_FAN)	{mp3=30;}
 801cc38:	241e      	movs	r4, #30
 801cc3a:	e7f2      	b.n	801cc22 <v_Mode_Handler+0xb6e>
 801cc3c:	2400d378 	.word	0x2400d378
 801cc40:	2400d364 	.word	0x2400d364
 801cc44:	2400d244 	.word	0x2400d244
 801cc48:	2400d240 	.word	0x2400d240
 801cc4c:	2400d23c 	.word	0x2400d23c
 801cc50:	2400d350 	.word	0x2400d350
 801cc54:	2400d238 	.word	0x2400d238
 801cc58:	2400d32c 	.word	0x2400d32c
 801cc5c:	2400d34c 	.word	0x2400d34c
 801cc60:	2400d394 	.word	0x2400d394
 801cc64:	2400d354 	.word	0x2400d354
 801cc68:	2400d388 	.word	0x2400d388
 801cc6c:	2400d324 	.word	0x2400d324
 801cc70:	2400d230 	.word	0x2400d230
 801cc74:	2400d22c 	.word	0x2400d22c
 801cc78:	2400d374 	.word	0x2400d374
 801cc7c:	2400d2c4 	.word	0x2400d2c4
			else if(err & modeERR_COOL_FAN)	{mp3=31;}
 801cc80:	241f      	movs	r4, #31
 801cc82:	e7ce      	b.n	801cc22 <v_Mode_Handler+0xb6e>
			px_pub->u32_timLedRef = u32_Tim_1msGet();
 801cc84:	f7fd f964 	bl	8019f50 <u32_Tim_1msGet>
 801cc88:	4ba3      	ldr	r3, [pc, #652]	@ (801cf18 <v_Mode_Handler+0xe64>)
 801cc8a:	6098      	str	r0, [r3, #8]
			px_pub->u32_timLedItv = 0;
 801cc8c:	2400      	movs	r4, #0
 801cc8e:	60dc      	str	r4, [r3, #12]
			v_ESP_Send_EvtModeChange(ESP_EVT_MODE_TEST);
 801cc90:	2005      	movs	r0, #5
 801cc92:	f7fe f8e1 	bl	801ae58 <v_ESP_Send_EvtModeChange>
			ledToggle = 0;
 801cc96:	4ba1      	ldr	r3, [pc, #644]	@ (801cf1c <v_Mode_Handler+0xe68>)
 801cc98:	801c      	strh	r4, [r3, #0]
	if(px_work->cr.bit.b1_on){
 801cc9a:	4ba1      	ldr	r3, [pc, #644]	@ (801cf20 <v_Mode_Handler+0xe6c>)
 801cc9c:	781a      	ldrb	r2, [r3, #0]
 801cc9e:	f012 0f02 	tst.w	r2, #2
 801cca2:	f43f af6f 	beq.w	801cb84 <v_Mode_Handler+0xad0>
		if(i_modeTest & modeTEST_ACT){
 801cca6:	4b9f      	ldr	r3, [pc, #636]	@ (801cf24 <v_Mode_Handler+0xe70>)
 801cca8:	681b      	ldr	r3, [r3, #0]
 801ccaa:	f413 7f80 	tst.w	r3, #256	@ 0x100
 801ccae:	d11f      	bne.n	801ccf0 <v_Mode_Handler+0xc3c>
		if(action == modeTEST_FORCE_UP){
 801ccb0:	4b9d      	ldr	r3, [pc, #628]	@ (801cf28 <v_Mode_Handler+0xe74>)
 801ccb2:	681b      	ldr	r3, [r3, #0]
 801ccb4:	2b01      	cmp	r3, #1
 801ccb6:	d03f      	beq.n	801cd38 <v_Mode_Handler+0xc84>
		else if(action == modeTEST_FORCE_DOWN){
 801ccb8:	2b02      	cmp	r3, #2
 801ccba:	d060      	beq.n	801cd7e <v_Mode_Handler+0xcca>
		else if(action == modeTEST_WAITING){
 801ccbc:	2b03      	cmp	r3, #3
 801ccbe:	f47f af65 	bne.w	801cb8c <v_Mode_Handler+0xad8>
			if(cplt){
 801ccc2:	4b9a      	ldr	r3, [pc, #616]	@ (801cf2c <v_Mode_Handler+0xe78>)
 801ccc4:	681b      	ldr	r3, [r3, #0]
 801ccc6:	2b00      	cmp	r3, #0
 801ccc8:	f000 80d3 	beq.w	801ce72 <v_Mode_Handler+0xdbe>
				if(i_Mode_Is_TempHeater_Over(&px_pub->i_tempRenew, tempTarget) == 1){
 801cccc:	4b98      	ldr	r3, [pc, #608]	@ (801cf30 <v_Mode_Handler+0xe7c>)
 801ccce:	ed93 0a00 	vldr	s0, [r3]
 801ccd2:	4898      	ldr	r0, [pc, #608]	@ (801cf34 <v_Mode_Handler+0xe80>)
 801ccd4:	f7fe faf2 	bl	801b2bc <i_Mode_Is_TempHeater_Over>
 801ccd8:	2801      	cmp	r0, #1
 801ccda:	f000 80c1 	beq.w	801ce60 <v_Mode_Handler+0xdac>
	return e_modeError;
 801ccde:	4b96      	ldr	r3, [pc, #600]	@ (801cf38 <v_Mode_Handler+0xe84>)
					if(e_Mode_Get_Error() & modeERR_TEMP_IR){
 801cce0:	881b      	ldrh	r3, [r3, #0]
 801cce2:	f013 0f01 	tst.w	r3, #1
 801cce6:	f000 80be 	beq.w	801ce66 <v_Mode_Handler+0xdb2>
						v_Mode_Heater_Off();
 801ccea:	f7fe fb47 	bl	801b37c <v_Mode_Heater_Off>
 801ccee:	e74d      	b.n	801cb8c <v_Mode_Handler+0xad8>
			i_modeTest &= ~modeTEST_ACT;
 801ccf0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801ccf4:	4a8b      	ldr	r2, [pc, #556]	@ (801cf24 <v_Mode_Handler+0xe70>)
 801ccf6:	6013      	str	r3, [r2, #0]
			action =  i_modeTest;
 801ccf8:	4c8b      	ldr	r4, [pc, #556]	@ (801cf28 <v_Mode_Handler+0xe74>)
 801ccfa:	6023      	str	r3, [r4, #0]
			px_pub->i_tempRenew = 1;
 801ccfc:	4d86      	ldr	r5, [pc, #536]	@ (801cf18 <v_Mode_Handler+0xe64>)
 801ccfe:	2301      	movs	r3, #1
 801cd00:	612b      	str	r3, [r5, #16]
			cplt = 0;
 801cd02:	2600      	movs	r6, #0
 801cd04:	4b89      	ldr	r3, [pc, #548]	@ (801cf2c <v_Mode_Handler+0xe78>)
 801cd06:	601e      	str	r6, [r3, #0]
			v_Mode_Heater_Off();
 801cd08:	f7fe fb38 	bl	801b37c <v_Mode_Heater_Off>
	x_modeCoolfan.u16_on = 0;
 801cd0c:	4b8b      	ldr	r3, [pc, #556]	@ (801cf3c <v_Mode_Handler+0xe88>)
 801cd0e:	801e      	strh	r6, [r3, #0]
			px_pub->u32_timToutRef = u32_Tim_1msGet();
 801cd10:	f7fd f91e 	bl	8019f50 <u32_Tim_1msGet>
 801cd14:	6068      	str	r0, [r5, #4]
			if(action == modeTEST_FORCE_UP){
 801cd16:	6823      	ldr	r3, [r4, #0]
 801cd18:	2b01      	cmp	r3, #1
 801cd1a:	d009      	beq.n	801cd30 <v_Mode_Handler+0xc7c>
			else if(action == modeTEST_FORCE_DOWN){
 801cd1c:	2b02      	cmp	r3, #2
 801cd1e:	d02a      	beq.n	801cd76 <v_Mode_Handler+0xcc2>
			else if(action == modeTEST_WAITING){
 801cd20:	2b03      	cmp	r3, #3
 801cd22:	f47f af33 	bne.w	801cb8c <v_Mode_Handler+0xad8>
				tempTarget = f_dbg_temp_waiting;
 801cd26:	4b86      	ldr	r3, [pc, #536]	@ (801cf40 <v_Mode_Handler+0xe8c>)
 801cd28:	681a      	ldr	r2, [r3, #0]
 801cd2a:	4b81      	ldr	r3, [pc, #516]	@ (801cf30 <v_Mode_Handler+0xe7c>)
 801cd2c:	601a      	str	r2, [r3, #0]
		else if(action == modeTEST_WAITING){
 801cd2e:	e7c8      	b.n	801ccc2 <v_Mode_Handler+0xc0e>
				tempTarget = f_dbg_temp_forceUp;
 801cd30:	4b84      	ldr	r3, [pc, #528]	@ (801cf44 <v_Mode_Handler+0xe90>)
 801cd32:	681a      	ldr	r2, [r3, #0]
 801cd34:	4b7e      	ldr	r3, [pc, #504]	@ (801cf30 <v_Mode_Handler+0xe7c>)
 801cd36:	601a      	str	r2, [r3, #0]
			if(_b_Tim_Is_OVR(u32_Tim_1msGet(), px_pub->u32_timToutRef, u32_dbg_tout)){
 801cd38:	f7fd f90a 	bl	8019f50 <u32_Tim_1msGet>
 801cd3c:	4b82      	ldr	r3, [pc, #520]	@ (801cf48 <v_Mode_Handler+0xe94>)
 801cd3e:	681a      	ldr	r2, [r3, #0]
 801cd40:	4b75      	ldr	r3, [pc, #468]	@ (801cf18 <v_Mode_Handler+0xe64>)
 801cd42:	6859      	ldr	r1, [r3, #4]
 801cd44:	f000 fcf0 	bl	801d728 <_b_Tim_Is_OVR>
 801cd48:	b110      	cbz	r0, 801cd50 <v_Mode_Handler+0xc9c>
				if(!cplt){
 801cd4a:	4b78      	ldr	r3, [pc, #480]	@ (801cf2c <v_Mode_Handler+0xe78>)
 801cd4c:	681b      	ldr	r3, [r3, #0]
 801cd4e:	b353      	cbz	r3, 801cda6 <v_Mode_Handler+0xcf2>
			int temp = i_Mode_Is_TempHeater_Over(&px_pub->i_tempRenew, tempTarget);
 801cd50:	4b77      	ldr	r3, [pc, #476]	@ (801cf30 <v_Mode_Handler+0xe7c>)
 801cd52:	ed93 0a00 	vldr	s0, [r3]
 801cd56:	4877      	ldr	r0, [pc, #476]	@ (801cf34 <v_Mode_Handler+0xe80>)
 801cd58:	f7fe fab0 	bl	801b2bc <i_Mode_Is_TempHeater_Over>
			if(temp > 0){
 801cd5c:	2800      	cmp	r0, #0
 801cd5e:	dc30      	bgt.n	801cdc2 <v_Mode_Handler+0xd0e>
			else if(temp < 0){
 801cd60:	2800      	cmp	r0, #0
 801cd62:	f6bf af13 	bge.w	801cb8c <v_Mode_Handler+0xad8>
	return e_modeError;
 801cd66:	4b74      	ldr	r3, [pc, #464]	@ (801cf38 <v_Mode_Handler+0xe84>)
				if(e_Mode_Get_Error() & modeERR_TEMP_IR){
 801cd68:	881b      	ldrh	r3, [r3, #0]
 801cd6a:	f013 0f01 	tst.w	r3, #1
 801cd6e:	d038      	beq.n	801cde2 <v_Mode_Handler+0xd2e>
					v_Mode_Heater_Off();
 801cd70:	f7fe fb04 	bl	801b37c <v_Mode_Heater_Off>
 801cd74:	e70a      	b.n	801cb8c <v_Mode_Handler+0xad8>
				tempTarget = f_dbg_temp_forceDown;
 801cd76:	4b75      	ldr	r3, [pc, #468]	@ (801cf4c <v_Mode_Handler+0xe98>)
 801cd78:	681a      	ldr	r2, [r3, #0]
 801cd7a:	4b6d      	ldr	r3, [pc, #436]	@ (801cf30 <v_Mode_Handler+0xe7c>)
 801cd7c:	601a      	str	r2, [r3, #0]
			if(cplt){
 801cd7e:	4b6b      	ldr	r3, [pc, #428]	@ (801cf2c <v_Mode_Handler+0xe78>)
 801cd80:	681b      	ldr	r3, [r3, #0]
 801cd82:	2b00      	cmp	r3, #0
 801cd84:	d03c      	beq.n	801ce00 <v_Mode_Handler+0xd4c>
				if(i_Mode_Is_TempHeater_Over(&px_pub->i_tempRenew, tempTarget) == 1){
 801cd86:	4b6a      	ldr	r3, [pc, #424]	@ (801cf30 <v_Mode_Handler+0xe7c>)
 801cd88:	ed93 0a00 	vldr	s0, [r3]
 801cd8c:	4869      	ldr	r0, [pc, #420]	@ (801cf34 <v_Mode_Handler+0xe80>)
 801cd8e:	f7fe fa95 	bl	801b2bc <i_Mode_Is_TempHeater_Over>
 801cd92:	2801      	cmp	r0, #1
 801cd94:	d02b      	beq.n	801cdee <v_Mode_Handler+0xd3a>
	return e_modeError;
 801cd96:	4b68      	ldr	r3, [pc, #416]	@ (801cf38 <v_Mode_Handler+0xe84>)
					if(e_Mode_Get_Error() & modeERR_TEMP_IR){
 801cd98:	881b      	ldrh	r3, [r3, #0]
 801cd9a:	f013 0f01 	tst.w	r3, #1
 801cd9e:	d029      	beq.n	801cdf4 <v_Mode_Handler+0xd40>
						v_Mode_Heater_Off();
 801cda0:	f7fe faec 	bl	801b37c <v_Mode_Heater_Off>
 801cda4:	e6f2      	b.n	801cb8c <v_Mode_Handler+0xad8>
					cplt = 1;
 801cda6:	4b61      	ldr	r3, [pc, #388]	@ (801cf2c <v_Mode_Handler+0xe78>)
 801cda8:	2201      	movs	r2, #1
 801cdaa:	601a      	str	r2, [r3, #0]
					v_DBG_Transmit(0x0B, data, 0);
 801cdac:	2200      	movs	r2, #0
 801cdae:	4968      	ldr	r1, [pc, #416]	@ (801cf50 <v_Mode_Handler+0xe9c>)
 801cdb0:	200b      	movs	r0, #11
 801cdb2:	f7fd fb85 	bl	801a4c0 <v_DBG_Transmit>
					tempTarget = f_IR_Temp_Get();
 801cdb6:	f7f9 fdaf 	bl	8016918 <f_IR_Temp_Get>
 801cdba:	4b5d      	ldr	r3, [pc, #372]	@ (801cf30 <v_Mode_Handler+0xe7c>)
 801cdbc:	ed83 0a00 	vstr	s0, [r3]
 801cdc0:	e7c6      	b.n	801cd50 <v_Mode_Handler+0xc9c>
				v_Mode_Heater_Off();
 801cdc2:	f7fe fadb 	bl	801b37c <v_Mode_Heater_Off>
				if(!cplt){
 801cdc6:	4b59      	ldr	r3, [pc, #356]	@ (801cf2c <v_Mode_Handler+0xe78>)
 801cdc8:	681b      	ldr	r3, [r3, #0]
 801cdca:	2b00      	cmp	r3, #0
 801cdcc:	f47f aede 	bne.w	801cb8c <v_Mode_Handler+0xad8>
					cplt = 1;
 801cdd0:	4b56      	ldr	r3, [pc, #344]	@ (801cf2c <v_Mode_Handler+0xe78>)
 801cdd2:	2201      	movs	r2, #1
 801cdd4:	601a      	str	r2, [r3, #0]
					v_DBG_Transmit(0x0B, data, 0);
 801cdd6:	2200      	movs	r2, #0
 801cdd8:	495d      	ldr	r1, [pc, #372]	@ (801cf50 <v_Mode_Handler+0xe9c>)
 801cdda:	200b      	movs	r0, #11
 801cddc:	f7fd fb70 	bl	801a4c0 <v_DBG_Transmit>
 801cde0:	e6d4      	b.n	801cb8c <v_Mode_Handler+0xad8>
					f_Mode_Heater_PID_Handler(tempTarget);
 801cde2:	4b53      	ldr	r3, [pc, #332]	@ (801cf30 <v_Mode_Handler+0xe7c>)
 801cde4:	ed93 0a00 	vldr	s0, [r3]
 801cde8:	f7fe fae8 	bl	801b3bc <f_Mode_Heater_PID_Handler>
 801cdec:	e6ce      	b.n	801cb8c <v_Mode_Handler+0xad8>
					v_Mode_Heater_Off();
 801cdee:	f7fe fac5 	bl	801b37c <v_Mode_Heater_Off>
 801cdf2:	e6cb      	b.n	801cb8c <v_Mode_Handler+0xad8>
						f_Mode_Heater_PID_Handler(tempTarget);
 801cdf4:	4b4e      	ldr	r3, [pc, #312]	@ (801cf30 <v_Mode_Handler+0xe7c>)
 801cdf6:	ed93 0a00 	vldr	s0, [r3]
 801cdfa:	f7fe fadf 	bl	801b3bc <f_Mode_Heater_PID_Handler>
 801cdfe:	e6c5      	b.n	801cb8c <v_Mode_Handler+0xad8>
	x_modeCoolfan.u16_on = 1;
 801ce00:	4b4e      	ldr	r3, [pc, #312]	@ (801cf3c <v_Mode_Handler+0xe88>)
 801ce02:	2201      	movs	r2, #1
 801ce04:	801a      	strh	r2, [r3, #0]
				if(_b_Tim_Is_OVR(u32_Tim_1msGet(), px_pub->u32_timToutRef, u32_dbg_tout)){
 801ce06:	f7fd f8a3 	bl	8019f50 <u32_Tim_1msGet>
 801ce0a:	4b4f      	ldr	r3, [pc, #316]	@ (801cf48 <v_Mode_Handler+0xe94>)
 801ce0c:	681a      	ldr	r2, [r3, #0]
 801ce0e:	4b42      	ldr	r3, [pc, #264]	@ (801cf18 <v_Mode_Handler+0xe64>)
 801ce10:	6859      	ldr	r1, [r3, #4]
 801ce12:	f000 fc89 	bl	801d728 <_b_Tim_Is_OVR>
 801ce16:	b178      	cbz	r0, 801ce38 <v_Mode_Handler+0xd84>
					cplt = 1;
 801ce18:	4b44      	ldr	r3, [pc, #272]	@ (801cf2c <v_Mode_Handler+0xe78>)
 801ce1a:	2201      	movs	r2, #1
 801ce1c:	601a      	str	r2, [r3, #0]
	x_modeCoolfan.u16_on = 0;
 801ce1e:	2200      	movs	r2, #0
 801ce20:	4b46      	ldr	r3, [pc, #280]	@ (801cf3c <v_Mode_Handler+0xe88>)
 801ce22:	801a      	strh	r2, [r3, #0]
					v_DBG_Transmit(0x0D, data, 0);
 801ce24:	494a      	ldr	r1, [pc, #296]	@ (801cf50 <v_Mode_Handler+0xe9c>)
 801ce26:	200d      	movs	r0, #13
 801ce28:	f7fd fb4a 	bl	801a4c0 <v_DBG_Transmit>
					tempTarget = f_IR_Temp_Get();
 801ce2c:	f7f9 fd74 	bl	8016918 <f_IR_Temp_Get>
 801ce30:	4b3f      	ldr	r3, [pc, #252]	@ (801cf30 <v_Mode_Handler+0xe7c>)
 801ce32:	ed83 0a00 	vstr	s0, [r3]
 801ce36:	e6a9      	b.n	801cb8c <v_Mode_Handler+0xad8>
					if(i_Mode_Is_TempHeater_Under(&px_pub->i_tempRenew, tempTarget) == 1){
 801ce38:	4b3d      	ldr	r3, [pc, #244]	@ (801cf30 <v_Mode_Handler+0xe7c>)
 801ce3a:	ed93 0a00 	vldr	s0, [r3]
 801ce3e:	483d      	ldr	r0, [pc, #244]	@ (801cf34 <v_Mode_Handler+0xe80>)
 801ce40:	f7fe fa6c 	bl	801b31c <i_Mode_Is_TempHeater_Under>
 801ce44:	2801      	cmp	r0, #1
 801ce46:	f47f aea1 	bne.w	801cb8c <v_Mode_Handler+0xad8>
						cplt = 1;
 801ce4a:	4b38      	ldr	r3, [pc, #224]	@ (801cf2c <v_Mode_Handler+0xe78>)
 801ce4c:	2201      	movs	r2, #1
 801ce4e:	601a      	str	r2, [r3, #0]
	x_modeCoolfan.u16_on = 0;
 801ce50:	2200      	movs	r2, #0
 801ce52:	4b3a      	ldr	r3, [pc, #232]	@ (801cf3c <v_Mode_Handler+0xe88>)
 801ce54:	801a      	strh	r2, [r3, #0]
						v_DBG_Transmit(0x0D, data, 0);
 801ce56:	493e      	ldr	r1, [pc, #248]	@ (801cf50 <v_Mode_Handler+0xe9c>)
 801ce58:	200d      	movs	r0, #13
 801ce5a:	f7fd fb31 	bl	801a4c0 <v_DBG_Transmit>
 801ce5e:	e695      	b.n	801cb8c <v_Mode_Handler+0xad8>
					v_Mode_Heater_Off();
 801ce60:	f7fe fa8c 	bl	801b37c <v_Mode_Heater_Off>
 801ce64:	e692      	b.n	801cb8c <v_Mode_Handler+0xad8>
						f_Mode_Heater_PID_Handler(tempTarget);
 801ce66:	4b32      	ldr	r3, [pc, #200]	@ (801cf30 <v_Mode_Handler+0xe7c>)
 801ce68:	ed93 0a00 	vldr	s0, [r3]
 801ce6c:	f7fe faa6 	bl	801b3bc <f_Mode_Heater_PID_Handler>
 801ce70:	e68c      	b.n	801cb8c <v_Mode_Handler+0xad8>
	x_modeCoolfan.u16_on = 1;
 801ce72:	4b32      	ldr	r3, [pc, #200]	@ (801cf3c <v_Mode_Handler+0xe88>)
 801ce74:	2201      	movs	r2, #1
 801ce76:	801a      	strh	r2, [r3, #0]
				if(_b_Tim_Is_OVR(u32_Tim_1msGet(), px_pub->u32_timToutRef, u32_dbg_tout)){
 801ce78:	f7fd f86a 	bl	8019f50 <u32_Tim_1msGet>
 801ce7c:	4b32      	ldr	r3, [pc, #200]	@ (801cf48 <v_Mode_Handler+0xe94>)
 801ce7e:	681a      	ldr	r2, [r3, #0]
 801ce80:	4b25      	ldr	r3, [pc, #148]	@ (801cf18 <v_Mode_Handler+0xe64>)
 801ce82:	6859      	ldr	r1, [r3, #4]
 801ce84:	f000 fc50 	bl	801d728 <_b_Tim_Is_OVR>
 801ce88:	b178      	cbz	r0, 801ceaa <v_Mode_Handler+0xdf6>
					cplt = 1;
 801ce8a:	4b28      	ldr	r3, [pc, #160]	@ (801cf2c <v_Mode_Handler+0xe78>)
 801ce8c:	2201      	movs	r2, #1
 801ce8e:	601a      	str	r2, [r3, #0]
	x_modeCoolfan.u16_on = 0;
 801ce90:	2200      	movs	r2, #0
 801ce92:	4b2a      	ldr	r3, [pc, #168]	@ (801cf3c <v_Mode_Handler+0xe88>)
 801ce94:	801a      	strh	r2, [r3, #0]
					v_DBG_Transmit(0x0C, data, 0);
 801ce96:	492e      	ldr	r1, [pc, #184]	@ (801cf50 <v_Mode_Handler+0xe9c>)
 801ce98:	200c      	movs	r0, #12
 801ce9a:	f7fd fb11 	bl	801a4c0 <v_DBG_Transmit>
					tempTarget = f_IR_Temp_Get();
 801ce9e:	f7f9 fd3b 	bl	8016918 <f_IR_Temp_Get>
 801cea2:	4b23      	ldr	r3, [pc, #140]	@ (801cf30 <v_Mode_Handler+0xe7c>)
 801cea4:	ed83 0a00 	vstr	s0, [r3]
 801cea8:	e670      	b.n	801cb8c <v_Mode_Handler+0xad8>
					if(i_Mode_Is_TempHeater_Under(&px_pub->i_tempRenew, tempTarget) == 1){
 801ceaa:	4b21      	ldr	r3, [pc, #132]	@ (801cf30 <v_Mode_Handler+0xe7c>)
 801ceac:	ed93 0a00 	vldr	s0, [r3]
 801ceb0:	4820      	ldr	r0, [pc, #128]	@ (801cf34 <v_Mode_Handler+0xe80>)
 801ceb2:	f7fe fa33 	bl	801b31c <i_Mode_Is_TempHeater_Under>
 801ceb6:	2801      	cmp	r0, #1
 801ceb8:	f47f ae68 	bne.w	801cb8c <v_Mode_Handler+0xad8>
						cplt = 1;
 801cebc:	4b1b      	ldr	r3, [pc, #108]	@ (801cf2c <v_Mode_Handler+0xe78>)
 801cebe:	2201      	movs	r2, #1
 801cec0:	601a      	str	r2, [r3, #0]
	x_modeCoolfan.u16_on = 0;
 801cec2:	2200      	movs	r2, #0
 801cec4:	4b1d      	ldr	r3, [pc, #116]	@ (801cf3c <v_Mode_Handler+0xe88>)
 801cec6:	801a      	strh	r2, [r3, #0]
						v_DBG_Transmit(0x0C, data, 0);
 801cec8:	4921      	ldr	r1, [pc, #132]	@ (801cf50 <v_Mode_Handler+0xe9c>)
 801ceca:	200c      	movs	r0, #12
 801cecc:	f7fd faf8 	bl	801a4c0 <v_DBG_Transmit>
 801ced0:	e65c      	b.n	801cb8c <v_Mode_Handler+0xad8>
		v_Mode_MoveNext(px_work);
 801ced2:	4813      	ldr	r0, [pc, #76]	@ (801cf20 <v_Mode_Handler+0xe6c>)
 801ced4:	f7fe fbe0 	bl	801b698 <v_Mode_MoveNext>
	x_modeCoolfan.u16_on = 0;
 801ced8:	4b18      	ldr	r3, [pc, #96]	@ (801cf3c <v_Mode_Handler+0xe88>)
 801ceda:	2200      	movs	r2, #0
 801cedc:	801a      	strh	r2, [r3, #0]
		v_Mode_Heater_Off();
 801cede:	f7fe fa4d 	bl	801b37c <v_Mode_Heater_Off>
 801cee2:	e653      	b.n	801cb8c <v_Mode_Handler+0xad8>
		px_pub->u32_timLedRef = u32_Tim_1msGet();
 801cee4:	f7fd f834 	bl	8019f50 <u32_Tim_1msGet>
 801cee8:	4b0b      	ldr	r3, [pc, #44]	@ (801cf18 <v_Mode_Handler+0xe64>)
 801ceea:	6098      	str	r0, [r3, #8]
		px_pub->u32_timLedItv = MODE_LED_BLINK_ITV;
 801ceec:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 801cef0:	60da      	str	r2, [r3, #12]
		v_Mode_TEST_Led(ledToggle++);
 801cef2:	4a0a      	ldr	r2, [pc, #40]	@ (801cf1c <v_Mode_Handler+0xe68>)
 801cef4:	8813      	ldrh	r3, [r2, #0]
 801cef6:	1c59      	adds	r1, r3, #1
 801cef8:	8011      	strh	r1, [r2, #0]
	if(i_toggle & 1){
 801cefa:	f013 0f01 	tst.w	r3, #1
 801cefe:	d029      	beq.n	801cf54 <v_Mode_Handler+0xea0>
		v_RGB_Set_Top(0, 0, 0);
 801cf00:	2200      	movs	r2, #0
 801cf02:	4611      	mov	r1, r2
 801cf04:	4610      	mov	r0, r2
 801cf06:	f7fb fe19 	bl	8018b3c <v_RGB_Set_Top>
		v_RGB_Set_Bot(0, 0, 0);
 801cf0a:	2200      	movs	r2, #0
 801cf0c:	4611      	mov	r1, r2
 801cf0e:	4610      	mov	r0, r2
 801cf10:	f7fb fe3c 	bl	8018b8c <v_RGB_Set_Bot>
 801cf14:	e644      	b.n	801cba0 <v_Mode_Handler+0xaec>
 801cf16:	bf00      	nop
 801cf18:	2400d378 	.word	0x2400d378
 801cf1c:	2400d228 	.word	0x2400d228
 801cf20:	2400d394 	.word	0x2400d394
 801cf24:	2400d2ac 	.word	0x2400d2ac
 801cf28:	2400d224 	.word	0x2400d224
 801cf2c:	2400d220 	.word	0x2400d220
 801cf30:	2400d21c 	.word	0x2400d21c
 801cf34:	2400d388 	.word	0x2400d388
 801cf38:	2400d374 	.word	0x2400d374
 801cf3c:	2400d324 	.word	0x2400d324
 801cf40:	2400d2b4 	.word	0x2400d2b4
 801cf44:	2400d2bc 	.word	0x2400d2bc
 801cf48:	2400d2b0 	.word	0x2400d2b0
 801cf4c:	2400d2b8 	.word	0x2400d2b8
 801cf50:	2400d1ec 	.word	0x2400d1ec
		v_RGB_Set_Top(MODE_TEST_LED_R, MODE_TEST_LED_G, MODE_TEST_LED_B);
 801cf54:	2275      	movs	r2, #117	@ 0x75
 801cf56:	214a      	movs	r1, #74	@ 0x4a
 801cf58:	20db      	movs	r0, #219	@ 0xdb
 801cf5a:	f7fb fdef 	bl	8018b3c <v_RGB_Set_Top>
		v_RGB_Set_Bot(MODE_TEST_LED_R, MODE_TEST_LED_G, MODE_TEST_LED_B);
 801cf5e:	2275      	movs	r2, #117	@ 0x75
 801cf60:	214a      	movs	r1, #74	@ 0x4a
 801cf62:	20db      	movs	r0, #219	@ 0xdb
 801cf64:	f7fb fe12 	bl	8018b8c <v_RGB_Set_Bot>
 801cf68:	e61a      	b.n	801cba0 <v_Mode_Handler+0xaec>
	if(i_Mode_Get_MP3_Play()){i_MP3_Playing();}
 801cf6a:	f7f8 f885 	bl	8015078 <i_MP3_Playing>
 801cf6e:	e629      	b.n	801cbc4 <v_Mode_Handler+0xb10>
	v_FSR_Tout_Handler();
 801cf70:	f7e3 fc6a 	bl	8000848 <v_FSR_Tout_Handler>
	v_IMU_Tout_Handler();
 801cf74:	f7f4 f8a2 	bl	80110bc <v_IMU_Tout_Handler>
	v_Codec_Tout_Handler();
 801cf78:	f7f3 f9c8 	bl	801030c <v_Codec_Tout_Handler>
	v_Temp_InOut_Tout_Handler();
 801cf7c:	f7e3 fdd2 	bl	8000b24 <v_Temp_InOut_Tout_Handler>
	v_Temp_IR_Tout_Handler();
 801cf80:	f7f9 fc64 	bl	801684c <v_Temp_IR_Tout_Handler>
	v_ESP_Tout_Handler();
 801cf84:	f7fe f88e 	bl	801b0a4 <v_ESP_Tout_Handler>
	v_Mode_Speaker_Vol_Handler();
 801cf88:	f7fe fb60 	bl	801b64c <v_Mode_Speaker_Vol_Handler>
	if(_b_Tim_Is_OVR(u32_Tim_1msGet(), timRef, 100)){
 801cf8c:	f7fc ffe0 	bl	8019f50 <u32_Tim_1msGet>
 801cf90:	2264      	movs	r2, #100	@ 0x64
 801cf92:	4b18      	ldr	r3, [pc, #96]	@ (801cff4 <v_Mode_Handler+0xf40>)
 801cf94:	6819      	ldr	r1, [r3, #0]
 801cf96:	f000 fbc7 	bl	801d728 <_b_Tim_Is_OVR>
 801cf9a:	2800      	cmp	r0, #0
 801cf9c:	f43f ae17 	beq.w	801cbce <v_Mode_Handler+0xb1a>
		timRef = u32_Tim_1msGet();
 801cfa0:	f7fc ffd6 	bl	8019f50 <u32_Tim_1msGet>
 801cfa4:	4b13      	ldr	r3, [pc, #76]	@ (801cff4 <v_Mode_Handler+0xf40>)
 801cfa6:	6018      	str	r0, [r3, #0]
		if(f_ADC_Get_HeaterCurr() > MODE_HEATER_LMT_CURRENT){
 801cfa8:	f7fc f832 	bl	8019010 <f_ADC_Get_HeaterCurr>
 801cfac:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 801cfb0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 801cfb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cfb8:	dd13      	ble.n	801cfe2 <v_Mode_Handler+0xf2e>
			tick++;
 801cfba:	4b0f      	ldr	r3, [pc, #60]	@ (801cff8 <v_Mode_Handler+0xf44>)
 801cfbc:	681b      	ldr	r3, [r3, #0]
 801cfbe:	3301      	adds	r3, #1
 801cfc0:	4a0d      	ldr	r2, [pc, #52]	@ (801cff8 <v_Mode_Handler+0xf44>)
 801cfc2:	6013      	str	r3, [r2, #0]
		u32_heaterFB = tick;
 801cfc4:	4a0d      	ldr	r2, [pc, #52]	@ (801cffc <v_Mode_Handler+0xf48>)
 801cfc6:	6013      	str	r3, [r2, #0]
		if(tick > MODE_HEATER_LMT_TOUT){
 801cfc8:	2b32      	cmp	r3, #50	@ 0x32
 801cfca:	f67f ae00 	bls.w	801cbce <v_Mode_Handler+0xb1a>
			v_Mode_Set_Error(modeERR_HEATER_CURR);
 801cfce:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 801cfd2:	f7fe fb71 	bl	801b6b8 <v_Mode_Set_Error>
	px_work->guide.e_next = e_id;
 801cfd6:	4b0a      	ldr	r3, [pc, #40]	@ (801d000 <v_Mode_Handler+0xf4c>)
 801cfd8:	2208      	movs	r2, #8
 801cfda:	70da      	strb	r2, [r3, #3]
	px_work->cr.u8 = modeCR_UPD_OFF;
 801cfdc:	2205      	movs	r2, #5
 801cfde:	701a      	strb	r2, [r3, #0]
}
 801cfe0:	e5f5      	b.n	801cbce <v_Mode_Handler+0xb1a>
			if(tick){tick--;}
 801cfe2:	4b05      	ldr	r3, [pc, #20]	@ (801cff8 <v_Mode_Handler+0xf44>)
 801cfe4:	681b      	ldr	r3, [r3, #0]
 801cfe6:	b10b      	cbz	r3, 801cfec <v_Mode_Handler+0xf38>
 801cfe8:	3b01      	subs	r3, #1
 801cfea:	e7e9      	b.n	801cfc0 <v_Mode_Handler+0xf0c>
		u32_heaterFB = tick;
 801cfec:	4b03      	ldr	r3, [pc, #12]	@ (801cffc <v_Mode_Handler+0xf48>)
 801cfee:	2200      	movs	r2, #0
 801cff0:	601a      	str	r2, [r3, #0]
		if(tick > MODE_HEATER_LMT_TOUT){
 801cff2:	e5ec      	b.n	801cbce <v_Mode_Handler+0xb1a>
 801cff4:	2400d1e8 	.word	0x2400d1e8
 801cff8:	2400d1e4 	.word	0x2400d1e4
 801cffc:	2400d2c8 	.word	0x2400d2c8
 801d000:	2400d394 	.word	0x2400d394

0801d004 <v_Quaternion_Mahony_Compute>:

	return new;
}


void v_Quaternion_Mahony_Compute(_x_XYZ_t* intgral_error, x_QUAT_t* prev, _x_XYZ_t acc, _x_XYZ_t gyro, float dt, float kP, float kI){
 801d004:	b530      	push	{r4, r5, lr}
 801d006:	ed2d 8b06 	vpush	{d8-d10}
 801d00a:	b087      	sub	sp, #28
 801d00c:	4605      	mov	r5, r0
 801d00e:	460c      	mov	r4, r1
 801d010:	eef0 aa40 	vmov.f32	s21, s0
 801d014:	eef0 9a60 	vmov.f32	s19, s1
 801d018:	eeb0 9a41 	vmov.f32	s18, s2
 801d01c:	eeb0 aa43 	vmov.f32	s20, s6
 801d020:	eef0 8a63 	vmov.f32	s17, s7
 801d024:	eeb0 8a44 	vmov.f32	s16, s8
 801d028:	edcd 1a00 	vstr	s3, [sp]
 801d02c:	ed8d 2a01 	vstr	s4, [sp, #4]
 801d030:	edcd 2a02 	vstr	s5, [sp, #8]
	// 1) Normalize accelerometer measurement
	float acc_norm = sqrt(acc.x * acc.x + acc.y * acc.y + acc.z * acc.z);
 801d034:	ee20 7a00 	vmul.f32	s14, s0, s0
 801d038:	ee60 7aa0 	vmul.f32	s15, s1, s1
 801d03c:	ee37 7a27 	vadd.f32	s14, s14, s15
 801d040:	ee61 7a01 	vmul.f32	s15, s2, s2
 801d044:	ee37 7a27 	vadd.f32	s14, s14, s15
 801d048:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 801d04c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801d050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d054:	f100 80f7 	bmi.w	801d246 <v_Quaternion_Mahony_Compute+0x242>
 801d058:	eeb1 6bc7 	vsqrt.f64	d6, d7
 801d05c:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
	if(acc_norm < 1e-6f){;}

	_x_XYZ_t acc_n = {
		.x = acc.x / acc_norm,
 801d060:	ee8a 7a86 	vdiv.f32	s14, s21, s12
		.y = acc.y / acc_norm,
 801d064:	eec9 3a86 	vdiv.f32	s7, s19, s12
		.z = acc.z / acc_norm,
 801d068:	eec9 6a06 	vdiv.f32	s13, s18, s12
	};

	// 2) Estimated gravity direction from quaternion
	float vx = 2.0f * (prev->x * prev->z - prev->w * prev->y);
 801d06c:	ed94 4a01 	vldr	s8, [r4, #4]
 801d070:	ed94 5a03 	vldr	s10, [r4, #12]
 801d074:	edd4 7a00 	vldr	s15, [r4]
 801d078:	edd4 4a02 	vldr	s9, [r4, #8]
 801d07c:	ee24 6a05 	vmul.f32	s12, s8, s10
 801d080:	ee67 5aa4 	vmul.f32	s11, s15, s9
 801d084:	ee36 6a65 	vsub.f32	s12, s12, s11
 801d088:	ee36 6a06 	vadd.f32	s12, s12, s12
	float vy = 2.0f * (prev->w * prev->x + prev->y * prev->z);
 801d08c:	ee64 5a27 	vmul.f32	s11, s8, s15
 801d090:	ee25 3a24 	vmul.f32	s6, s10, s9
 801d094:	ee75 5a83 	vadd.f32	s11, s11, s6
 801d098:	ee75 5aa5 	vadd.f32	s11, s11, s11
	float vz = prev->w * prev->w - prev->x * prev->x - prev->y * prev->y + prev->z * prev->z;
 801d09c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801d0a0:	ee24 4a04 	vmul.f32	s8, s8, s8
 801d0a4:	ee77 7ac4 	vsub.f32	s15, s15, s8
 801d0a8:	ee64 4aa4 	vmul.f32	s9, s9, s9
 801d0ac:	ee77 7ae4 	vsub.f32	s15, s15, s9
 801d0b0:	ee25 5a05 	vmul.f32	s10, s10, s10
 801d0b4:	ee77 7a85 	vadd.f32	s15, s15, s10

	// 3) Error is cross product between estimated and measured gravity
	_x_XYZ_t error = {
		.x = acc_n.y * vz - acc_n.z * vy,
 801d0b8:	ee23 5aa7 	vmul.f32	s10, s7, s15
 801d0bc:	ee66 4aa5 	vmul.f32	s9, s13, s11
 801d0c0:	ee35 5a64 	vsub.f32	s10, s10, s9
		.y = acc_n.z * vx - acc_n.x * vz,
 801d0c4:	ee66 6a86 	vmul.f32	s13, s13, s12
 801d0c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 801d0cc:	ee76 6ae7 	vsub.f32	s13, s13, s15
		.z = acc_n.x * vy - acc_n.y * vx,
 801d0d0:	ee67 7a25 	vmul.f32	s15, s14, s11
 801d0d4:	ee63 3a86 	vmul.f32	s7, s7, s12
 801d0d8:	ee77 7ae3 	vsub.f32	s15, s15, s7
	};

	// 4) Integral feedback
	intgral_error->x += kI * error.x * dt;
 801d0dc:	ee25 7a08 	vmul.f32	s14, s10, s16
 801d0e0:	ee27 7a0a 	vmul.f32	s14, s14, s20
 801d0e4:	ed95 6a00 	vldr	s12, [r5]
 801d0e8:	ee37 7a06 	vadd.f32	s14, s14, s12
 801d0ec:	ed85 7a00 	vstr	s14, [r5]
	intgral_error->y += kI * error.y * dt;
 801d0f0:	ee26 6a88 	vmul.f32	s12, s13, s16
 801d0f4:	ee26 6a0a 	vmul.f32	s12, s12, s20
 801d0f8:	edd5 5a01 	vldr	s11, [r5, #4]
 801d0fc:	ee36 6a25 	vadd.f32	s12, s12, s11
 801d100:	ed85 6a01 	vstr	s12, [r5, #4]
	intgral_error->z += kI * error.z * dt;
 801d104:	ee27 8a88 	vmul.f32	s16, s15, s16
 801d108:	ee28 8a0a 	vmul.f32	s16, s16, s20
 801d10c:	edd5 5a02 	vldr	s11, [r5, #8]
 801d110:	ee38 8a25 	vadd.f32	s16, s16, s11
 801d114:	ed85 8a02 	vstr	s16, [r5, #8]

	// 5) Convert gyro to rad/s
	_x_XYZ_t gyro_rad = {
		.x = gyro.x * kDegToRad,
 801d118:	eddf 4a51 	vldr	s9, [pc, #324]	@ 801d260 <v_Quaternion_Mahony_Compute+0x25c>
 801d11c:	eddd 5a00 	vldr	s11, [sp]
 801d120:	ee65 5aa4 	vmul.f32	s11, s11, s9
		.z = gyro.z * kDegToRad,
	};

	// 6) Apply feedback terms
	_x_XYZ_t omega = {
		.x = gyro_rad.x + kP * error.x + intgral_error->x,
 801d124:	ee25 5a28 	vmul.f32	s10, s10, s17
 801d128:	ee75 5a85 	vadd.f32	s11, s11, s10
 801d12c:	ee75 5a87 	vadd.f32	s11, s11, s14
		.y = gyro.y * kDegToRad,
 801d130:	ed9d 7a01 	vldr	s14, [sp, #4]
 801d134:	ee27 7a24 	vmul.f32	s14, s14, s9
		.y = gyro_rad.y + kP * error.y + intgral_error->y,
 801d138:	ee66 6aa8 	vmul.f32	s13, s13, s17
 801d13c:	ee37 7a26 	vadd.f32	s14, s14, s13
 801d140:	ee37 7a06 	vadd.f32	s14, s14, s12
		.z = gyro.z * kDegToRad,
 801d144:	eddd 3a02 	vldr	s7, [sp, #8]
 801d148:	ee63 3aa4 	vmul.f32	s7, s7, s9
		.z = gyro_rad.z + kP * error.z + intgral_error->z,
 801d14c:	ee67 7aa8 	vmul.f32	s15, s15, s17
 801d150:	ee73 3aa7 	vadd.f32	s7, s7, s15
 801d154:	ee73 3a88 	vadd.f32	s7, s7, s16
	};

	// 7) Compute quaternion derivative
	x_QUAT_t dot = {
		.w = 0.5 * (-prev->x * omega.x - prev->y * omega.y - prev->z * omega.z),
 801d158:	ed94 5a01 	vldr	s10, [r4, #4]
 801d15c:	edd4 7a02 	vldr	s15, [r4, #8]
 801d160:	edd4 6a03 	vldr	s13, [r4, #12]
		.x = 0.5 * ( prev->w * omega.x + prev->y * omega.z - prev->z * omega.y),
 801d164:	edd4 4a00 	vldr	s9, [r4]
		.w = 0.5 * (-prev->x * omega.x - prev->y * omega.y - prev->z * omega.z),
 801d168:	ee65 9a65 	vnmul.f32	s19, s10, s11
 801d16c:	ee27 6a27 	vmul.f32	s12, s14, s15
 801d170:	ee79 9ac6 	vsub.f32	s19, s19, s12
 801d174:	ee23 6aa6 	vmul.f32	s12, s7, s13
 801d178:	ee79 9ac6 	vsub.f32	s19, s19, s12
 801d17c:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 801d180:	ee69 9a86 	vmul.f32	s19, s19, s12
		.z = 0.5 * ( prev->w * omega.z + prev->x * omega.y - prev->y * omega.x),
	};

	// 8) Integrate to yield new quaternion
	x_QUAT_t new = {
		.w = prev->w + dot.w * dt,
 801d184:	ee69 9a8a 	vmul.f32	s19, s19, s20
 801d188:	ee79 9aa4 	vadd.f32	s19, s19, s9
		.x = 0.5 * ( prev->w * omega.x + prev->y * omega.z - prev->z * omega.y),
 801d18c:	ee25 9aa4 	vmul.f32	s18, s11, s9
 801d190:	ee23 4aa7 	vmul.f32	s8, s7, s15
 801d194:	ee39 9a04 	vadd.f32	s18, s18, s8
 801d198:	ee27 4a26 	vmul.f32	s8, s14, s13
 801d19c:	ee39 9a44 	vsub.f32	s18, s18, s8
 801d1a0:	ee29 9a06 	vmul.f32	s18, s18, s12
		.x = prev->x + dot.x * dt,
 801d1a4:	ee29 9a0a 	vmul.f32	s18, s18, s20
 801d1a8:	ee39 9a05 	vadd.f32	s18, s18, s10
		.y = 0.5 * ( prev->w * omega.y - prev->x * omega.z + prev->z * omega.x),
 801d1ac:	ee67 8a24 	vmul.f32	s17, s14, s9
 801d1b0:	ee23 4a85 	vmul.f32	s8, s7, s10
 801d1b4:	ee78 8ac4 	vsub.f32	s17, s17, s8
 801d1b8:	ee25 4aa6 	vmul.f32	s8, s11, s13
 801d1bc:	ee78 8a84 	vadd.f32	s17, s17, s8
 801d1c0:	ee68 8a86 	vmul.f32	s17, s17, s12
		.y = prev->y + dot.y * dt,
 801d1c4:	ee68 8a8a 	vmul.f32	s17, s17, s20
 801d1c8:	ee78 8aa7 	vadd.f32	s17, s17, s15
		.z = 0.5 * ( prev->w * omega.z + prev->x * omega.y - prev->y * omega.x),
 801d1cc:	ee23 8aa4 	vmul.f32	s16, s7, s9
 801d1d0:	ee27 7a05 	vmul.f32	s14, s14, s10
 801d1d4:	ee38 8a07 	vadd.f32	s16, s16, s14
 801d1d8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 801d1dc:	ee38 8a67 	vsub.f32	s16, s16, s15
 801d1e0:	ee28 8a06 	vmul.f32	s16, s16, s12
		.z = prev->z + dot.z * dt,
 801d1e4:	ee28 8a0a 	vmul.f32	s16, s16, s20
 801d1e8:	ee38 8a26 	vadd.f32	s16, s16, s13
	};

	// 9) Normalize quaternion
	float norm = sqrt(new.w * new.w + new.x * new.x + new.y * new.y + new.z * new.z);
 801d1ec:	ee29 0aa9 	vmul.f32	s0, s19, s19
 801d1f0:	ee69 7a09 	vmul.f32	s15, s18, s18
 801d1f4:	ee30 0a27 	vadd.f32	s0, s0, s15
 801d1f8:	ee68 7aa8 	vmul.f32	s15, s17, s17
 801d1fc:	ee30 0a27 	vadd.f32	s0, s0, s15
 801d200:	ee68 7a08 	vmul.f32	s15, s16, s16
 801d204:	ee30 0a27 	vadd.f32	s0, s0, s15
 801d208:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 801d20c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 801d210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d214:	d41e      	bmi.n	801d254 <v_Quaternion_Mahony_Compute+0x250>
 801d216:	eeb1 7bc0 	vsqrt.f64	d7, d0
 801d21a:	eeb7 7bc7 	vcvt.f32.f64	s14, d7

	prev->w = new.w / norm;
 801d21e:	eec9 7a87 	vdiv.f32	s15, s19, s14
 801d222:	edc4 7a00 	vstr	s15, [r4]
	prev->x = new.x / norm;
 801d226:	eec9 7a07 	vdiv.f32	s15, s18, s14
 801d22a:	edc4 7a01 	vstr	s15, [r4, #4]
	prev->y = new.y / norm;
 801d22e:	eec8 7a87 	vdiv.f32	s15, s17, s14
 801d232:	edc4 7a02 	vstr	s15, [r4, #8]
	prev->z = new.z / norm;
 801d236:	eec8 7a07 	vdiv.f32	s15, s16, s14
 801d23a:	edc4 7a03 	vstr	s15, [r4, #12]
}
 801d23e:	b007      	add	sp, #28
 801d240:	ecbd 8b06 	vpop	{d8-d10}
 801d244:	bd30      	pop	{r4, r5, pc}
	float acc_norm = sqrt(acc.x * acc.x + acc.y * acc.y + acc.z * acc.z);
 801d246:	eeb0 0b47 	vmov.f64	d0, d7
 801d24a:	f005 fe0d 	bl	8022e68 <sqrt>
 801d24e:	eeb0 6b40 	vmov.f64	d6, d0
 801d252:	e703      	b.n	801d05c <v_Quaternion_Mahony_Compute+0x58>
	float norm = sqrt(new.w * new.w + new.x * new.x + new.y * new.y + new.z * new.z);
 801d254:	f005 fe08 	bl	8022e68 <sqrt>
 801d258:	eeb0 7b40 	vmov.f64	d7, d0
 801d25c:	e7dd      	b.n	801d21a <v_Quaternion_Mahony_Compute+0x216>
 801d25e:	bf00      	nop
 801d260:	3c8efa35 	.word	0x3c8efa35
 801d264:	00000000 	.word	0x00000000

0801d268 <f_Quaternion_TiltAngleX_Compute>:

float f_Quaternion_TiltAngleX_Compute(x_QUAT_t q){
 801d268:	b500      	push	{lr}
 801d26a:	b085      	sub	sp, #20
	// Rotate body X-axis into world frame, take Z-component
	float vx = 2.0f * (q.x * q.z - q.w * q.y);
 801d26c:	ee60 0aa1 	vmul.f32	s1, s1, s3
 801d270:	ee20 0a01 	vmul.f32	s0, s0, s2
 801d274:	ee30 0ac0 	vsub.f32	s0, s1, s0
 801d278:	ee30 0a00 	vadd.f32	s0, s0, s0
	// Clamp to [-1, 1]
	vx = vx > 1.0f ? 1.0f : (vx < -1.0f ? -1.0f : vx);
 801d27c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801d280:	eeb4 0ae7 	vcmpe.f32	s0, s15
 801d284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d288:	dd13      	ble.n	801d2b2 <f_Quaternion_TiltAngleX_Compute+0x4a>
 801d28a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
	// Angle between body X-axis and gravity (world Z-axis)
	return acos(vx) * kRadToDeg - x_angle_offset;
 801d28e:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 801d292:	f005 fdbd 	bl	8022e10 <acos>
 801d296:	4b0e      	ldr	r3, [pc, #56]	@ (801d2d0 <f_Quaternion_TiltAngleX_Compute+0x68>)
 801d298:	ed93 7a00 	vldr	s14, [r3]
 801d29c:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 801d2a0:	ed9f 6b09 	vldr	d6, [pc, #36]	@ 801d2c8 <f_Quaternion_TiltAngleX_Compute+0x60>
 801d2a4:	ee10 7b06 	vnmls.f64	d7, d0, d6
}
 801d2a8:	eeb7 0bc7 	vcvt.f32.f64	s0, d7
 801d2ac:	b005      	add	sp, #20
 801d2ae:	f85d fb04 	ldr.w	pc, [sp], #4
	vx = vx > 1.0f ? 1.0f : (vx < -1.0f ? -1.0f : vx);
 801d2b2:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 801d2b6:	eeb4 0a67 	vcmp.f32	s0, s15
 801d2ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d2be:	bf48      	it	mi
 801d2c0:	eeb0 0a67 	vmovmi.f32	s0, s15
 801d2c4:	e7e3      	b.n	801d28e <f_Quaternion_TiltAngleX_Compute+0x26>
 801d2c6:	bf00      	nop
 801d2c8:	00000000 	.word	0x00000000
 801d2cc:	404ca5dc 	.word	0x404ca5dc
 801d2d0:	2400d3a0 	.word	0x2400d3a0
 801d2d4:	00000000 	.word	0x00000000

0801d2d8 <f_Quaternion_TiltAngleY_Compute>:

float f_Quaternion_TiltAngleY_Compute(x_QUAT_t q){
 801d2d8:	b500      	push	{lr}
 801d2da:	b085      	sub	sp, #20
	// Rotate body Y-axis into world frame, take Z-component
	float vy = 2.0f * (q.y * q.z + q.w * q.x);
 801d2dc:	ee21 1a21 	vmul.f32	s2, s2, s3
 801d2e0:	ee20 0a20 	vmul.f32	s0, s0, s1
 801d2e4:	ee31 0a00 	vadd.f32	s0, s2, s0
 801d2e8:	ee30 0a00 	vadd.f32	s0, s0, s0
	// Clamp to [-1, 1]
	vy = vy > 1.0f ? 1.0f : (vy < -1.0f ? -1.0f : vy);
 801d2ec:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801d2f0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 801d2f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d2f8:	dd13      	ble.n	801d322 <f_Quaternion_TiltAngleY_Compute+0x4a>
 801d2fa:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
	// Angle between body Y-axis and gravity (world Z-axis)
	return acos(vy) * kRadToDeg - y_angle_offset;
 801d2fe:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 801d302:	f005 fd85 	bl	8022e10 <acos>
 801d306:	4b0e      	ldr	r3, [pc, #56]	@ (801d340 <f_Quaternion_TiltAngleY_Compute+0x68>)
 801d308:	ed93 7a00 	vldr	s14, [r3]
 801d30c:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 801d310:	ed9f 6b09 	vldr	d6, [pc, #36]	@ 801d338 <f_Quaternion_TiltAngleY_Compute+0x60>
 801d314:	ee10 7b06 	vnmls.f64	d7, d0, d6
}
 801d318:	eeb7 0bc7 	vcvt.f32.f64	s0, d7
 801d31c:	b005      	add	sp, #20
 801d31e:	f85d fb04 	ldr.w	pc, [sp], #4
	vy = vy > 1.0f ? 1.0f : (vy < -1.0f ? -1.0f : vy);
 801d322:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 801d326:	eeb4 0a67 	vcmp.f32	s0, s15
 801d32a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d32e:	bf48      	it	mi
 801d330:	eeb0 0a67 	vmovmi.f32	s0, s15
 801d334:	e7e3      	b.n	801d2fe <f_Quaternion_TiltAngleY_Compute+0x26>
 801d336:	bf00      	nop
 801d338:	00000000 	.word	0x00000000
 801d33c:	404ca5dc 	.word	0x404ca5dc
 801d340:	2400d39c 	.word	0x2400d39c
 801d344:	00000000 	.word	0x00000000

0801d348 <f_Quaternion_TiltAngleZ_Compute>:

float f_Quaternion_TiltAngleZ_Compute(x_QUAT_t q){
 801d348:	b500      	push	{lr}
 801d34a:	b085      	sub	sp, #20
	// Compute the world-frame Z component of the sensor's Z-axis
	float vz = q.w * q.w - q.x * q.x - q.y * q.y + q.z * q.z;
 801d34c:	ee20 0a00 	vmul.f32	s0, s0, s0
 801d350:	ee60 0aa0 	vmul.f32	s1, s1, s1
 801d354:	ee30 0a60 	vsub.f32	s0, s0, s1
 801d358:	ee21 1a01 	vmul.f32	s2, s2, s2
 801d35c:	ee30 0a41 	vsub.f32	s0, s0, s2
 801d360:	ee61 1aa1 	vmul.f32	s3, s3, s3
 801d364:	ee30 0a21 	vadd.f32	s0, s0, s3
	// Clamp to [-1, 1]
	vz = vz > 1.0f ? 1.0f : (vz < -1.0f ? -1.0f : vz);
 801d368:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801d36c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 801d370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d374:	dd13      	ble.n	801d39e <f_Quaternion_TiltAngleZ_Compute+0x56>
 801d376:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
	// Tilt angle between sensor Z-axis and gravity (world Z-axis)

	return acos(vz) * kRadToDeg - z_angle_offset;
 801d37a:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 801d37e:	f005 fd47 	bl	8022e10 <acos>
 801d382:	4b0f      	ldr	r3, [pc, #60]	@ (801d3c0 <f_Quaternion_TiltAngleZ_Compute+0x78>)
 801d384:	ed93 7a00 	vldr	s14, [r3]
 801d388:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 801d38c:	ed9f 6b0a 	vldr	d6, [pc, #40]	@ 801d3b8 <f_Quaternion_TiltAngleZ_Compute+0x70>
 801d390:	ee10 7b06 	vnmls.f64	d7, d0, d6
}
 801d394:	eeb7 0bc7 	vcvt.f32.f64	s0, d7
 801d398:	b005      	add	sp, #20
 801d39a:	f85d fb04 	ldr.w	pc, [sp], #4
	vz = vz > 1.0f ? 1.0f : (vz < -1.0f ? -1.0f : vz);
 801d39e:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 801d3a2:	eeb4 0a67 	vcmp.f32	s0, s15
 801d3a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d3aa:	bf48      	it	mi
 801d3ac:	eeb0 0a67 	vmovmi.f32	s0, s15
 801d3b0:	e7e3      	b.n	801d37a <f_Quaternion_TiltAngleZ_Compute+0x32>
 801d3b2:	bf00      	nop
 801d3b4:	f3af 8000 	nop.w
 801d3b8:	00000000 	.word	0x00000000
 801d3bc:	404ca5dc 	.word	0x404ca5dc
 801d3c0:	2400d398 	.word	0x2400d398

0801d3c4 <Quaternion_Inverse>:
}




x_QUAT_t Quaternion_Inverse(x_QUAT_t q){
 801d3c4:	b08c      	sub	sp, #48	@ 0x30
	q_inv.w = q.w;
	q_inv.x = -q.x;
	q_inv.y = -q.y;
	q_inv.z = -q.z;
	return q_inv;
}
 801d3c6:	eef1 0a60 	vneg.f32	s1, s1
 801d3ca:	eeb1 1a41 	vneg.f32	s2, s2
 801d3ce:	eef1 1a61 	vneg.f32	s3, s3
 801d3d2:	b00c      	add	sp, #48	@ 0x30
 801d3d4:	4770      	bx	lr

0801d3d6 <Quaternion_Multiply>:

x_QUAT_t Quaternion_Multiply(x_QUAT_t q1, x_QUAT_t q2){
 801d3d6:	b090      	sub	sp, #64	@ 0x40
 801d3d8:	eef0 7a40 	vmov.f32	s15, s0
 801d3dc:	eef0 6a60 	vmov.f32	s13, s1
 801d3e0:	eeb0 7a41 	vmov.f32	s14, s2
	x_QUAT_t result;
	result.w = q1.w*q2.w - q1.x*q2.x - q1.y*q2.y - q1.z*q2.z;
 801d3e4:	ee20 5a02 	vmul.f32	s10, s0, s4
 801d3e8:	ee20 6aa2 	vmul.f32	s12, s1, s5
 801d3ec:	ee35 5a46 	vsub.f32	s10, s10, s12
 801d3f0:	ee21 6a03 	vmul.f32	s12, s2, s6
 801d3f4:	ee35 5a46 	vsub.f32	s10, s10, s12
 801d3f8:	ee21 0aa3 	vmul.f32	s0, s3, s7
	result.x = q1.w*q2.x + q1.x*q2.w + q1.y*q2.z - q1.z*q2.y;
 801d3fc:	ee67 5aa2 	vmul.f32	s11, s15, s5
 801d400:	ee20 6a82 	vmul.f32	s12, s1, s4
 801d404:	ee75 5a86 	vadd.f32	s11, s11, s12
 801d408:	ee21 6a23 	vmul.f32	s12, s2, s7
 801d40c:	ee75 5a86 	vadd.f32	s11, s11, s12
 801d410:	ee61 0a83 	vmul.f32	s1, s3, s6
	result.y = q1.w*q2.y - q1.x*q2.z + q1.y*q2.w + q1.z*q2.x;
 801d414:	ee27 6a83 	vmul.f32	s12, s15, s6
 801d418:	ee66 4aa3 	vmul.f32	s9, s13, s7
 801d41c:	ee36 6a64 	vsub.f32	s12, s12, s9
 801d420:	ee61 4a02 	vmul.f32	s9, s2, s4
 801d424:	ee36 6a24 	vadd.f32	s12, s12, s9
 801d428:	ee21 1aa2 	vmul.f32	s2, s3, s5
	result.z = q1.w*q2.z + q1.x*q2.y - q1.y*q2.x + q1.z*q2.w;
 801d42c:	ee67 7aa3 	vmul.f32	s15, s15, s7
 801d430:	ee66 6a83 	vmul.f32	s13, s13, s6
 801d434:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801d438:	ee27 7a22 	vmul.f32	s14, s14, s5
 801d43c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801d440:	ee61 1a82 	vmul.f32	s3, s3, s4
	return result;
}
 801d444:	ee35 0a40 	vsub.f32	s0, s10, s0
 801d448:	ee75 0ae0 	vsub.f32	s1, s11, s1
 801d44c:	ee36 1a01 	vadd.f32	s2, s12, s2
 801d450:	ee77 1aa1 	vadd.f32	s3, s15, s3
 801d454:	b010      	add	sp, #64	@ 0x40
 801d456:	4770      	bx	lr

0801d458 <_e_Key_Get>:


//e_

//PRESSED or RELEASED
_e_keyREAD_t _e_Key_Get(_x_keyTIM_t* px_tim, uint32_t u32_key){
 801d458:	b510      	push	{r4, lr}
 801d45a:	4604      	mov	r4, r0
	if(u32_key){
 801d45c:	b159      	cbz	r1, 801d476 <_e_Key_Get+0x1e>
		//pressed
		if(_b_Tim_Is_OVR(px_tim->u32_tick(), px_tim->u32_ref_pressed, px_tim->u32_val_pressed)){
 801d45e:	6943      	ldr	r3, [r0, #20]
 801d460:	4798      	blx	r3
 801d462:	68a2      	ldr	r2, [r4, #8]
 801d464:	6821      	ldr	r1, [r4, #0]
 801d466:	f000 f95f 	bl	801d728 <_b_Tim_Is_OVR>
 801d46a:	b180      	cbz	r0, 801d48e <_e_Key_Get+0x36>
			px_tim->u32_ref_released = px_tim->u32_tick();
 801d46c:	6963      	ldr	r3, [r4, #20]
 801d46e:	4798      	blx	r3
 801d470:	6060      	str	r0, [r4, #4]
			return _keyPRESSED;
 801d472:	2001      	movs	r0, #1
 801d474:	e00c      	b.n	801d490 <_e_Key_Get+0x38>
			return _keyRELEASED;
		}
	}
	else{
		//released
		if(_b_Tim_Is_OVR(px_tim->u32_tick(), px_tim->u32_ref_released, px_tim->u32_val_released)){
 801d476:	6943      	ldr	r3, [r0, #20]
 801d478:	4798      	blx	r3
 801d47a:	68e2      	ldr	r2, [r4, #12]
 801d47c:	6861      	ldr	r1, [r4, #4]
 801d47e:	f000 f953 	bl	801d728 <_b_Tim_Is_OVR>
 801d482:	b130      	cbz	r0, 801d492 <_e_Key_Get+0x3a>
			px_tim->u32_ref_pressed = px_tim->u32_tick();
 801d484:	6963      	ldr	r3, [r4, #20]
 801d486:	4798      	blx	r3
 801d488:	6020      	str	r0, [r4, #0]
			return _keyRELEASED;
 801d48a:	2000      	movs	r0, #0
 801d48c:	e000      	b.n	801d490 <_e_Key_Get+0x38>
			return _keyRELEASED;
 801d48e:	2000      	movs	r0, #0
		}
		else{
			return _keyPRESSED;
		}
	}
}
 801d490:	bd10      	pop	{r4, pc}
			return _keyPRESSED;
 801d492:	2001      	movs	r0, #1
 801d494:	e7fc      	b.n	801d490 <_e_Key_Get+0x38>

0801d496 <_e_Key_Get_Long>:

_e_keyREAD_t _e_Key_Get_Long(_x_keyTIM_t* px_tim, uint32_t u32_key){
 801d496:	b510      	push	{r4, lr}
 801d498:	4604      	mov	r4, r0
	if(_e_Key_Get(px_tim, u32_key)){
 801d49a:	f7ff ffdd 	bl	801d458 <_e_Key_Get>
 801d49e:	4603      	mov	r3, r0
 801d4a0:	b138      	cbz	r0, 801d4b2 <_e_Key_Get_Long+0x1c>
		if(_b_Tim_Is_OVR(px_tim->u32_tick(), px_tim->u32_ref_pressed, px_tim->u32_val_long_pressed)){
 801d4a2:	6963      	ldr	r3, [r4, #20]
 801d4a4:	4798      	blx	r3
 801d4a6:	6922      	ldr	r2, [r4, #16]
 801d4a8:	6821      	ldr	r1, [r4, #0]
 801d4aa:	f000 f93d 	bl	801d728 <_b_Tim_Is_OVR>
 801d4ae:	1c43      	adds	r3, r0, #1
 801d4b0:	b2db      	uxtb	r3, r3
		}
	}
	else{
		return _keyRELEASED;
	}
}
 801d4b2:	4618      	mov	r0, r3
 801d4b4:	bd10      	pop	{r4, pc}

0801d4b6 <_b_Key_Get_Act>:
}


//SET
bool _b_Key_Get_Act(_x_keyACT_t* px_act, _e_keyREAD_t e_key){
	if(px_act->e_ref != e_key){
 801d4b6:	7843      	ldrb	r3, [r0, #1]
 801d4b8:	428b      	cmp	r3, r1
 801d4ba:	d00a      	beq.n	801d4d2 <_b_Key_Get_Act+0x1c>
		px_act->e_ref = e_key;
 801d4bc:	7041      	strb	r1, [r0, #1]

		px_act->reg.bit.b1_upd = 1;
 801d4be:	7802      	ldrb	r2, [r0, #0]
		px_act->reg.u8 |= 1 << e_key;
 801d4c0:	2301      	movs	r3, #1
 801d4c2:	fa03 f101 	lsl.w	r1, r3, r1
 801d4c6:	f042 0208 	orr.w	r2, r2, #8
 801d4ca:	430a      	orrs	r2, r1
 801d4cc:	7002      	strb	r2, [r0, #0]
		return true;
 801d4ce:	4618      	mov	r0, r3
 801d4d0:	4770      	bx	lr
	}
	else{
		return false;
 801d4d2:	2000      	movs	r0, #0
	}
}
 801d4d4:	4770      	bx	lr

0801d4d6 <PIDController_Init>:
#include "lib_pid.h"

void PIDController_Init(PIDController *pid) {

	/* Clear controller variables */
	pid->integrator = 0.0f;
 801d4d6:	2300      	movs	r3, #0
 801d4d8:	6243      	str	r3, [r0, #36]	@ 0x24
	pid->prevError  = 0.0f;
 801d4da:	6283      	str	r3, [r0, #40]	@ 0x28

	pid->differentiator  = 0.0f;
 801d4dc:	62c3      	str	r3, [r0, #44]	@ 0x2c
	pid->prevMeasurement = 0.0f;
 801d4de:	6303      	str	r3, [r0, #48]	@ 0x30

	pid->out = 0.0f;
 801d4e0:	6343      	str	r3, [r0, #52]	@ 0x34

}
 801d4e2:	4770      	bx	lr

0801d4e4 <PIDController_Update>:
float PIDController_Update(PIDController *pid, float setpoint, float measurement) {

	/*
	* Error signal
	*/
    float error = setpoint - measurement;
 801d4e4:	ee30 0a60 	vsub.f32	s0, s0, s1


	/*
	* Proportional
	*/
    float proportional = pid->Kp * error;
 801d4e8:	edd0 7a00 	vldr	s15, [r0]
 801d4ec:	ee20 7a27 	vmul.f32	s14, s0, s15


	/*
	* Integral
	*/
    pid->integrator = pid->integrator + 0.5f * pid->Ki * pid->T * (error + pid->prevError);
 801d4f0:	edd0 6a08 	vldr	s13, [r0, #32]
 801d4f4:	edd0 7a01 	vldr	s15, [r0, #4]
 801d4f8:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 801d4fc:	ee67 7a86 	vmul.f32	s15, s15, s12
 801d500:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801d504:	ed90 6a0a 	vldr	s12, [r0, #40]	@ 0x28
 801d508:	ee30 6a06 	vadd.f32	s12, s0, s12
 801d50c:	ee67 7a86 	vmul.f32	s15, s15, s12
 801d510:	ed90 6a09 	vldr	s12, [r0, #36]	@ 0x24
 801d514:	ee77 7a86 	vadd.f32	s15, s15, s12
 801d518:	edc0 7a09 	vstr	s15, [r0, #36]	@ 0x24

	/* Anti-wind-up via integrator clamping */
    if (pid->integrator > pid->limMaxInt) {
 801d51c:	ed90 6a07 	vldr	s12, [r0, #28]
 801d520:	eef4 7ac6 	vcmpe.f32	s15, s12
 801d524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d528:	dd37      	ble.n	801d59a <PIDController_Update+0xb6>

        pid->integrator = pid->limMaxInt;
 801d52a:	ed80 6a09 	vstr	s12, [r0, #36]	@ 0x24
	/*
	* Derivative (band-limited differentiator)
	*/
		
    pid->differentiator = -(2.0f * pid->Kd * (measurement - pid->prevMeasurement)	/* Note: derivative on measurement, therefore minus sign in front of equation! */
                        + (2.0f * pid->tau - pid->T) * pid->differentiator)
 801d52e:	ed90 6a03 	vldr	s12, [r0, #12]
 801d532:	ee36 6a06 	vadd.f32	s12, s12, s12
    pid->differentiator = -(2.0f * pid->Kd * (measurement - pid->prevMeasurement)	/* Note: derivative on measurement, therefore minus sign in front of equation! */
 801d536:	edd0 7a02 	vldr	s15, [r0, #8]
 801d53a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 801d53e:	edd0 5a0c 	vldr	s11, [r0, #48]	@ 0x30
 801d542:	ee70 5ae5 	vsub.f32	s11, s1, s11
 801d546:	ee67 7aa5 	vmul.f32	s15, s15, s11
                        + (2.0f * pid->tau - pid->T) * pid->differentiator)
 801d54a:	ee76 5a66 	vsub.f32	s11, s12, s13
 801d54e:	ed90 5a0b 	vldr	s10, [r0, #44]	@ 0x2c
 801d552:	ee65 5a85 	vmul.f32	s11, s11, s10
 801d556:	ee77 7aa5 	vadd.f32	s15, s15, s11
    pid->differentiator = -(2.0f * pid->Kd * (measurement - pid->prevMeasurement)	/* Note: derivative on measurement, therefore minus sign in front of equation! */
 801d55a:	eef1 7a67 	vneg.f32	s15, s15
                        / (2.0f * pid->tau + pid->T);
 801d55e:	ee76 6a86 	vadd.f32	s13, s13, s12
 801d562:	ee87 6aa6 	vdiv.f32	s12, s15, s13
    pid->differentiator = -(2.0f * pid->Kd * (measurement - pid->prevMeasurement)	/* Note: derivative on measurement, therefore minus sign in front of equation! */
 801d566:	ed80 6a0b 	vstr	s12, [r0, #44]	@ 0x2c


	/*
	* Compute output and apply limits
	*/
    pid->out = proportional + pid->integrator + pid->differentiator;
 801d56a:	edd0 7a09 	vldr	s15, [r0, #36]	@ 0x24
 801d56e:	ee77 7a27 	vadd.f32	s15, s14, s15
 801d572:	ee77 7a86 	vadd.f32	s15, s15, s12
 801d576:	edc0 7a0d 	vstr	s15, [r0, #52]	@ 0x34

    if (pid->out > pid->limMax) {
 801d57a:	ed90 7a05 	vldr	s14, [r0, #20]
 801d57e:	eef4 7ac7 	vcmpe.f32	s15, s14
 801d582:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d586:	dd12      	ble.n	801d5ae <PIDController_Update+0xca>

        pid->out = pid->limMax;
 801d588:	ed80 7a0d 	vstr	s14, [r0, #52]	@ 0x34
        pid->out = pid->limMin;

    }

	/* Store error and measurement for later use */
    pid->prevError       = error;
 801d58c:	ed80 0a0a 	vstr	s0, [r0, #40]	@ 0x28
    pid->prevMeasurement = measurement;
 801d590:	edc0 0a0c 	vstr	s1, [r0, #48]	@ 0x30

	/* Return controller output */
    return pid->out;

}
 801d594:	ed90 0a0d 	vldr	s0, [r0, #52]	@ 0x34
 801d598:	4770      	bx	lr
    } else if (pid->integrator < pid->limMinInt) {
 801d59a:	ed90 6a06 	vldr	s12, [r0, #24]
 801d59e:	eef4 7ac6 	vcmpe.f32	s15, s12
 801d5a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        pid->integrator = pid->limMinInt;
 801d5a6:	bf48      	it	mi
 801d5a8:	ed80 6a09 	vstrmi	s12, [r0, #36]	@ 0x24
 801d5ac:	e7bf      	b.n	801d52e <PIDController_Update+0x4a>
    } else if (pid->out < pid->limMin) {
 801d5ae:	ed90 7a04 	vldr	s14, [r0, #16]
 801d5b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 801d5b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        pid->out = pid->limMin;
 801d5ba:	bf48      	it	mi
 801d5bc:	ed80 7a0d 	vstrmi	s14, [r0, #52]	@ 0x34
 801d5c0:	e7e4      	b.n	801d58c <PIDController_Update+0xa8>

0801d5c2 <_v_RingPut_uint8_t>:
	_RING_GET_REF_ARR_FN_DEF(type)	\
	_RING_JMP_FN_DEF(type)


_RING_FN_DEF(int8_t)
_RING_FN_DEF(uint8_t)
 801d5c2:	8883      	ldrh	r3, [r0, #4]
 801d5c4:	6802      	ldr	r2, [r0, #0]
 801d5c6:	54d1      	strb	r1, [r2, r3]
 801d5c8:	8942      	ldrh	r2, [r0, #10]
 801d5ca:	8883      	ldrh	r3, [r0, #4]
 801d5cc:	3301      	adds	r3, #1
 801d5ce:	4013      	ands	r3, r2
 801d5d0:	8083      	strh	r3, [r0, #4]
 801d5d2:	8903      	ldrh	r3, [r0, #8]
 801d5d4:	429a      	cmp	r2, r3
 801d5d6:	d204      	bcs.n	801d5e2 <_v_RingPut_uint8_t+0x20>
 801d5d8:	88c3      	ldrh	r3, [r0, #6]
 801d5da:	3301      	adds	r3, #1
 801d5dc:	401a      	ands	r2, r3
 801d5de:	80c2      	strh	r2, [r0, #6]
 801d5e0:	4770      	bx	lr
 801d5e2:	3301      	adds	r3, #1
 801d5e4:	8103      	strh	r3, [r0, #8]
 801d5e6:	4770      	bx	lr

0801d5e8 <_v_RingPutArr_uint8_t>:
 801d5e8:	b510      	push	{r4, lr}
 801d5ea:	f8b0 e00a 	ldrh.w	lr, [r0, #10]
 801d5ee:	4596      	cmp	lr, r2
 801d5f0:	d228      	bcs.n	801d644 <_v_RingPutArr_uint8_t+0x5c>
 801d5f2:	8883      	ldrh	r3, [r0, #4]
 801d5f4:	4413      	add	r3, r2
 801d5f6:	ea0e 0303 	and.w	r3, lr, r3
 801d5fa:	8083      	strh	r3, [r0, #4]
 801d5fc:	f10e 0301 	add.w	r3, lr, #1
 801d600:	1ad3      	subs	r3, r2, r3
 801d602:	4419      	add	r1, r3
 801d604:	f10e 0e01 	add.w	lr, lr, #1
 801d608:	448e      	add	lr, r1
 801d60a:	f811 cb01 	ldrb.w	ip, [r1], #1
 801d60e:	8883      	ldrh	r3, [r0, #4]
 801d610:	6804      	ldr	r4, [r0, #0]
 801d612:	f804 c003 	strb.w	ip, [r4, r3]
 801d616:	8883      	ldrh	r3, [r0, #4]
 801d618:	3301      	adds	r3, #1
 801d61a:	f8b0 c00a 	ldrh.w	ip, [r0, #10]
 801d61e:	ea03 030c 	and.w	r3, r3, ip
 801d622:	8083      	strh	r3, [r0, #4]
 801d624:	458e      	cmp	lr, r1
 801d626:	d1f0      	bne.n	801d60a <_v_RingPutArr_uint8_t+0x22>
 801d628:	8903      	ldrh	r3, [r0, #8]
 801d62a:	8941      	ldrh	r1, [r0, #10]
 801d62c:	eb03 0c02 	add.w	ip, r3, r2
 801d630:	458c      	cmp	ip, r1
 801d632:	dd0e      	ble.n	801d652 <_v_RingPutArr_uint8_t+0x6a>
 801d634:	88c3      	ldrh	r3, [r0, #6]
 801d636:	4413      	add	r3, r2
 801d638:	400b      	ands	r3, r1
 801d63a:	80c3      	strh	r3, [r0, #6]
 801d63c:	3101      	adds	r1, #1
 801d63e:	b28b      	uxth	r3, r1
 801d640:	8103      	strh	r3, [r0, #8]
 801d642:	bd10      	pop	{r4, pc}
 801d644:	f102 3eff 	add.w	lr, r2, #4294967295
 801d648:	fa1f fe8e 	uxth.w	lr, lr
 801d64c:	2a00      	cmp	r2, #0
 801d64e:	d1d9      	bne.n	801d604 <_v_RingPutArr_uint8_t+0x1c>
 801d650:	e7ea      	b.n	801d628 <_v_RingPutArr_uint8_t+0x40>
 801d652:	4413      	add	r3, r2
 801d654:	b29b      	uxth	r3, r3
 801d656:	e7f3      	b.n	801d640 <_v_RingPutArr_uint8_t+0x58>

0801d658 <_b_RingGet_uint8_t>:
 801d658:	8903      	ldrh	r3, [r0, #8]
 801d65a:	b16b      	cbz	r3, 801d678 <_b_RingGet_uint8_t+0x20>
 801d65c:	88c3      	ldrh	r3, [r0, #6]
 801d65e:	6802      	ldr	r2, [r0, #0]
 801d660:	5cd3      	ldrb	r3, [r2, r3]
 801d662:	700b      	strb	r3, [r1, #0]
 801d664:	88c3      	ldrh	r3, [r0, #6]
 801d666:	3301      	adds	r3, #1
 801d668:	8942      	ldrh	r2, [r0, #10]
 801d66a:	4013      	ands	r3, r2
 801d66c:	80c3      	strh	r3, [r0, #6]
 801d66e:	8903      	ldrh	r3, [r0, #8]
 801d670:	3b01      	subs	r3, #1
 801d672:	8103      	strh	r3, [r0, #8]
 801d674:	2001      	movs	r0, #1
 801d676:	4770      	bx	lr
 801d678:	2000      	movs	r0, #0
 801d67a:	4770      	bx	lr

0801d67c <_b_RingGetArr_uint8_t>:
 801d67c:	8903      	ldrh	r3, [r0, #8]
 801d67e:	4293      	cmp	r3, r2
 801d680:	d31b      	bcc.n	801d6ba <_b_RingGetArr_uint8_t+0x3e>
 801d682:	b510      	push	{r4, lr}
 801d684:	f102 3eff 	add.w	lr, r2, #4294967295
 801d688:	fa1f fe8e 	uxth.w	lr, lr
 801d68c:	b182      	cbz	r2, 801d6b0 <_b_RingGetArr_uint8_t+0x34>
 801d68e:	f10e 0e01 	add.w	lr, lr, #1
 801d692:	448e      	add	lr, r1
 801d694:	88c3      	ldrh	r3, [r0, #6]
 801d696:	6804      	ldr	r4, [r0, #0]
 801d698:	5ce3      	ldrb	r3, [r4, r3]
 801d69a:	f801 3b01 	strb.w	r3, [r1], #1
 801d69e:	88c3      	ldrh	r3, [r0, #6]
 801d6a0:	3301      	adds	r3, #1
 801d6a2:	f8b0 c00a 	ldrh.w	ip, [r0, #10]
 801d6a6:	ea03 030c 	and.w	r3, r3, ip
 801d6aa:	80c3      	strh	r3, [r0, #6]
 801d6ac:	4571      	cmp	r1, lr
 801d6ae:	d1f1      	bne.n	801d694 <_b_RingGetArr_uint8_t+0x18>
 801d6b0:	8903      	ldrh	r3, [r0, #8]
 801d6b2:	1a9b      	subs	r3, r3, r2
 801d6b4:	8103      	strh	r3, [r0, #8]
 801d6b6:	2001      	movs	r0, #1
 801d6b8:	bd10      	pop	{r4, pc}
 801d6ba:	2000      	movs	r0, #0
 801d6bc:	4770      	bx	lr

0801d6be <_b_RingGetRef_uint8_t>:
 801d6be:	8943      	ldrh	r3, [r0, #10]
 801d6c0:	4293      	cmp	r3, r2
 801d6c2:	d304      	bcc.n	801d6ce <_b_RingGetRef_uint8_t+0x10>
 801d6c4:	6803      	ldr	r3, [r0, #0]
 801d6c6:	5c9b      	ldrb	r3, [r3, r2]
 801d6c8:	700b      	strb	r3, [r1, #0]
 801d6ca:	2001      	movs	r0, #1
 801d6cc:	4770      	bx	lr
 801d6ce:	2000      	movs	r0, #0
 801d6d0:	4770      	bx	lr

0801d6d2 <_b_RingGetRefArr_uint8_t>:
 801d6d2:	f8b0 c00a 	ldrh.w	ip, [r0, #10]
 801d6d6:	459c      	cmp	ip, r3
 801d6d8:	d312      	bcc.n	801d700 <_b_RingGetRefArr_uint8_t+0x2e>
 801d6da:	f102 3cff 	add.w	ip, r2, #4294967295
 801d6de:	fa1f fc8c 	uxth.w	ip, ip
 801d6e2:	b17a      	cbz	r2, 801d704 <_b_RingGetRefArr_uint8_t+0x32>
 801d6e4:	f10c 0c01 	add.w	ip, ip, #1
 801d6e8:	448c      	add	ip, r1
 801d6ea:	6802      	ldr	r2, [r0, #0]
 801d6ec:	5cd2      	ldrb	r2, [r2, r3]
 801d6ee:	f801 2b01 	strb.w	r2, [r1], #1
 801d6f2:	3301      	adds	r3, #1
 801d6f4:	8942      	ldrh	r2, [r0, #10]
 801d6f6:	4013      	ands	r3, r2
 801d6f8:	458c      	cmp	ip, r1
 801d6fa:	d1f6      	bne.n	801d6ea <_b_RingGetRefArr_uint8_t+0x18>
 801d6fc:	2001      	movs	r0, #1
 801d6fe:	4770      	bx	lr
 801d700:	2000      	movs	r0, #0
 801d702:	4770      	bx	lr
 801d704:	2001      	movs	r0, #1
 801d706:	4770      	bx	lr

0801d708 <_b_RingJmp_uint8_t>:
 801d708:	8903      	ldrh	r3, [r0, #8]
 801d70a:	428b      	cmp	r3, r1
 801d70c:	d30a      	bcc.n	801d724 <_b_RingJmp_uint8_t+0x1c>
 801d70e:	88c2      	ldrh	r2, [r0, #6]
 801d710:	440a      	add	r2, r1
 801d712:	f8b0 c00a 	ldrh.w	ip, [r0, #10]
 801d716:	ea02 020c 	and.w	r2, r2, ip
 801d71a:	80c2      	strh	r2, [r0, #6]
 801d71c:	1a5b      	subs	r3, r3, r1
 801d71e:	8103      	strh	r3, [r0, #8]
 801d720:	2001      	movs	r0, #1
 801d722:	4770      	bx	lr
 801d724:	2000      	movs	r0, #0
 801d726:	4770      	bx	lr

0801d728 <_b_Tim_Is_OVR>:

//use systick
static const uint32_t u32_MASK = 0xFFFFFFFF;
bool _b_Tim_Is_OVR(uint32_t u32_tick, uint32_t u32_ref, uint32_t u32_itv){
	uint32_t u32_std;
	if((u32_tick) < (u32_ref))	{u32_std = u32_MASK - (u32_ref) + u32_tick;}
 801d728:	4288      	cmp	r0, r1
 801d72a:	eba0 0001 	sub.w	r0, r0, r1
 801d72e:	bf38      	it	cc
 801d730:	f100 30ff 	addcc.w	r0, r0, #4294967295
	else						{u32_std = u32_tick - (u32_ref);}

	if(u32_std >= (u32_itv))	{return true;}
	else						{return false;}
}
 801d734:	4290      	cmp	r0, r2
 801d736:	bf34      	ite	cc
 801d738:	2000      	movcc	r0, #0
 801d73a:	2001      	movcs	r0, #1
 801d73c:	4770      	bx	lr

0801d73e <VL53L0X_GetVersion>:
#endif

/* Group PAL General Functions */

VL53L0X_Error VL53L0X_GetVersion(VL53L0X_Version_t *pVersion)
{
 801d73e:	4603      	mov	r3, r0
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	LOG_FUNCTION_START("");

	pVersion->major = VL53L0X_IMPLEMENTATION_VER_MAJOR;
 801d740:	2201      	movs	r2, #1
 801d742:	7102      	strb	r2, [r0, #4]
	pVersion->minor = VL53L0X_IMPLEMENTATION_VER_MINOR;
 801d744:	2000      	movs	r0, #0
 801d746:	7158      	strb	r0, [r3, #5]
	pVersion->build = VL53L0X_IMPLEMENTATION_VER_SUB;
 801d748:	2204      	movs	r2, #4
 801d74a:	719a      	strb	r2, [r3, #6]

	pVersion->revision = VL53L0X_IMPLEMENTATION_VER_REVISION;
 801d74c:	f44f 529b 	mov.w	r2, #4960	@ 0x1360
 801d750:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
}
 801d752:	4770      	bx	lr

0801d754 <VL53L0X_GetDeviceInfo>:

}

VL53L0X_Error VL53L0X_GetDeviceInfo(VL53L0X_DEV Dev,
	VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 801d754:	b508      	push	{r3, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_device_info(Dev, pVL53L0X_DeviceInfo);
 801d756:	f002 fbc3 	bl	801fee0 <VL53L0X_get_device_info>

	LOG_FUNCTION_END(Status);
	return Status;
}
 801d75a:	bd08      	pop	{r3, pc}

0801d75c <VL53L0X_SetDeviceMode>:
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 801d75c:	2915      	cmp	r1, #21
 801d75e:	d807      	bhi.n	801d770 <VL53L0X_SetDeviceMode+0x14>
 801d760:	4b06      	ldr	r3, [pc, #24]	@ (801d77c <VL53L0X_SetDeviceMode+0x20>)
 801d762:	40cb      	lsrs	r3, r1
 801d764:	f013 0f01 	tst.w	r3, #1
 801d768:	d005      	beq.n	801d776 <VL53L0X_SetDeviceMode+0x1a>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 801d76a:	7201      	strb	r1, [r0, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801d76c:	2000      	movs	r0, #0
		break;
 801d76e:	4770      	bx	lr
	switch (DeviceMode) {
 801d770:	f06f 0007 	mvn.w	r0, #7
 801d774:	4770      	bx	lr
 801d776:	f06f 0007 	mvn.w	r0, #7
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 801d77a:	4770      	bx	lr
 801d77c:	0030000b 	.word	0x0030000b

0801d780 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 801d780:	b510      	push	{r4, lr}
 801d782:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 801d784:	460a      	mov	r2, r1
 801d786:	2109      	movs	r1, #9
 801d788:	f002 fcc0 	bl	802010c <VL53L0X_RdByte>

	if (Status == VL53L0X_ERROR_NONE)
 801d78c:	b918      	cbnz	r0, 801d796 <VL53L0X_GetFractionEnable+0x16>
		*pEnabled = (*pEnabled & 1);
 801d78e:	7823      	ldrb	r3, [r4, #0]
 801d790:	f003 0301 	and.w	r3, r3, #1
 801d794:	7023      	strb	r3, [r4, #0]

	LOG_FUNCTION_END(Status);
	return Status;
}
 801d796:	bd10      	pop	{r4, pc}

0801d798 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 801d798:	b508      	push	{r3, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 801d79a:	f001 ff67 	bl	801f66c <VL53L0X_set_measurement_timing_budget_micro_seconds>
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
}
 801d79e:	bd08      	pop	{r3, pc}

0801d7a0 <VL53L0X_GetVcselPulsePeriod>:
	return Status;
}

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 801d7a0:	b508      	push	{r3, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 801d7a2:	f001 ff47 	bl	801f634 <VL53L0X_get_vcsel_pulse_period>
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
}
 801d7a6:	bd08      	pop	{r3, pc}

0801d7a8 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 801d7a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 801d7aa:	b083      	sub	sp, #12
 801d7ac:	4607      	mov	r7, r0
 801d7ae:	460c      	mov	r4, r1
 801d7b0:	4615      	mov	r5, r2
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t SequenceConfig = 0;
 801d7b2:	2300      	movs	r3, #0
 801d7b4:	f88d 3007 	strb.w	r3, [sp, #7]
	uint8_t SequenceConfigNew = 0;
	uint32_t MeasurementTimingBudgetMicroSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 801d7b8:	f10d 0207 	add.w	r2, sp, #7
 801d7bc:	2101      	movs	r1, #1
 801d7be:	f002 fca5 	bl	802010c <VL53L0X_RdByte>
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;

	if (Status == VL53L0X_ERROR_NONE) {
 801d7c2:	4606      	mov	r6, r0
 801d7c4:	bb60      	cbnz	r0, 801d820 <VL53L0X_SetSequenceStepEnable+0x78>
	SequenceConfigNew = SequenceConfig;
 801d7c6:	f89d 3007 	ldrb.w	r3, [sp, #7]
		if (SequenceStepEnabled == 1) {
 801d7ca:	2d01      	cmp	r5, #1
 801d7cc:	d006      	beq.n	801d7dc <VL53L0X_SetSequenceStepEnable+0x34>
				Status = VL53L0X_ERROR_INVALID_PARAMS;
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 801d7ce:	2c04      	cmp	r4, #4
 801d7d0:	d839      	bhi.n	801d846 <VL53L0X_SetSequenceStepEnable+0x9e>
 801d7d2:	e8df f004 	tbb	[pc, r4]
 801d7d6:	2819      	.short	0x2819
 801d7d8:	2e2b      	.short	0x2e2b
 801d7da:	31          	.byte	0x31
 801d7db:	00          	.byte	0x00
			switch (SequenceStepId) {
 801d7dc:	2c04      	cmp	r4, #4
 801d7de:	d82e      	bhi.n	801d83e <VL53L0X_SetSequenceStepEnable+0x96>
 801d7e0:	e8df f004 	tbb	[pc, r4]
 801d7e4:	0c090603 	.word	0x0c090603
 801d7e8:	0f          	.byte	0x0f
 801d7e9:	00          	.byte	0x00
				SequenceConfigNew |= 0x10;
 801d7ea:	f043 0410 	orr.w	r4, r3, #16
				break;
 801d7ee:	e00d      	b.n	801d80c <VL53L0X_SetSequenceStepEnable+0x64>
				SequenceConfigNew |= 0x28;
 801d7f0:	f043 0428 	orr.w	r4, r3, #40	@ 0x28
				break;
 801d7f4:	e00a      	b.n	801d80c <VL53L0X_SetSequenceStepEnable+0x64>
				SequenceConfigNew |= 0x04;
 801d7f6:	f043 0404 	orr.w	r4, r3, #4
				break;
 801d7fa:	e007      	b.n	801d80c <VL53L0X_SetSequenceStepEnable+0x64>
				SequenceConfigNew |= 0x40;
 801d7fc:	f043 0440 	orr.w	r4, r3, #64	@ 0x40
				break;
 801d800:	e004      	b.n	801d80c <VL53L0X_SetSequenceStepEnable+0x64>
				SequenceConfigNew |= 0x80;
 801d802:	f043 0480 	orr.w	r4, r3, #128	@ 0x80
				break;
 801d806:	e001      	b.n	801d80c <VL53L0X_SetSequenceStepEnable+0x64>
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 801d808:	f003 04ef 	and.w	r4, r3, #239	@ 0xef
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 801d80c:	b946      	cbnz	r6, 801d820 <VL53L0X_SetSequenceStepEnable+0x78>
 801d80e:	429c      	cmp	r4, r3
 801d810:	d006      	beq.n	801d820 <VL53L0X_SetSequenceStepEnable+0x78>
			Status = VL53L0X_WrByte(Dev,
 801d812:	4622      	mov	r2, r4
 801d814:	2101      	movs	r1, #1
 801d816:	4638      	mov	r0, r7
 801d818:	f002 fc38 	bl	802008c <VL53L0X_WrByte>
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 801d81c:	4606      	mov	r6, r0
 801d81e:	b1b0      	cbz	r0, 801d84e <VL53L0X_SetSequenceStepEnable+0xa6>
	}

	LOG_FUNCTION_END(Status);

	return Status;
}
 801d820:	4630      	mov	r0, r6
 801d822:	b003      	add	sp, #12
 801d824:	bdf0      	pop	{r4, r5, r6, r7, pc}
				SequenceConfigNew &= 0xd7;
 801d826:	f003 04d7 	and.w	r4, r3, #215	@ 0xd7
				break;
 801d82a:	e7ef      	b.n	801d80c <VL53L0X_SetSequenceStepEnable+0x64>
				SequenceConfigNew &= 0xfb;
 801d82c:	f003 04fb 	and.w	r4, r3, #251	@ 0xfb
				break;
 801d830:	e7ec      	b.n	801d80c <VL53L0X_SetSequenceStepEnable+0x64>
				SequenceConfigNew &= 0xbf;
 801d832:	f003 04bf 	and.w	r4, r3, #191	@ 0xbf
				break;
 801d836:	e7e9      	b.n	801d80c <VL53L0X_SetSequenceStepEnable+0x64>
				SequenceConfigNew &= 0x7f;
 801d838:	f003 047f 	and.w	r4, r3, #127	@ 0x7f
				break;
 801d83c:	e7e6      	b.n	801d80c <VL53L0X_SetSequenceStepEnable+0x64>
			switch (SequenceStepId) {
 801d83e:	461c      	mov	r4, r3
 801d840:	f06f 0603 	mvn.w	r6, #3
 801d844:	e7e2      	b.n	801d80c <VL53L0X_SetSequenceStepEnable+0x64>
			switch (SequenceStepId) {
 801d846:	461c      	mov	r4, r3
 801d848:	f06f 0603 	mvn.w	r6, #3
 801d84c:	e7de      	b.n	801d80c <VL53L0X_SetSequenceStepEnable+0x64>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 801d84e:	f887 415c 	strb.w	r4, [r7, #348]	@ 0x15c
			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 801d852:	68f9      	ldr	r1, [r7, #12]
 801d854:	4638      	mov	r0, r7
 801d856:	f7ff ff9f 	bl	801d798 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 801d85a:	e7e1      	b.n	801d820 <VL53L0X_SetSequenceStepEnable+0x78>

0801d85c <sequence_step_enabled>:
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	*pSequenceStepEnabled = 0;
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 801d85c:	2904      	cmp	r1, #4
 801d85e:	d818      	bhi.n	801d892 <sequence_step_enabled+0x36>
 801d860:	e8df f001 	tbb	[pc, r1]
 801d864:	100c0803 	.word	0x100c0803
 801d868:	14          	.byte	0x14
 801d869:	00          	.byte	0x00
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 801d86a:	f3c2 1200 	ubfx	r2, r2, #4, #1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801d86e:	2000      	movs	r0, #0
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 801d870:	701a      	strb	r2, [r3, #0]
		Status = VL53L0X_ERROR_INVALID_PARAMS;
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 801d872:	4770      	bx	lr
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 801d874:	f3c2 02c0 	ubfx	r2, r2, #3, #1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801d878:	2000      	movs	r0, #0
		break;
 801d87a:	e7f9      	b.n	801d870 <sequence_step_enabled+0x14>
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 801d87c:	f3c2 0280 	ubfx	r2, r2, #2, #1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801d880:	2000      	movs	r0, #0
		break;
 801d882:	e7f5      	b.n	801d870 <sequence_step_enabled+0x14>
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 801d884:	f3c2 1280 	ubfx	r2, r2, #6, #1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801d888:	2000      	movs	r0, #0
		break;
 801d88a:	e7f1      	b.n	801d870 <sequence_step_enabled+0x14>
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 801d88c:	09d2      	lsrs	r2, r2, #7
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801d88e:	2000      	movs	r0, #0
		break;
 801d890:	e7ee      	b.n	801d870 <sequence_step_enabled+0x14>
	switch (SequenceStepId) {
 801d892:	2200      	movs	r2, #0
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 801d894:	f06f 0003 	mvn.w	r0, #3
 801d898:	e7ea      	b.n	801d870 <sequence_step_enabled+0x14>

0801d89a <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 801d89a:	b570      	push	{r4, r5, r6, lr}
 801d89c:	b082      	sub	sp, #8
 801d89e:	4605      	mov	r5, r0
 801d8a0:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t SequenceConfig = 0;
 801d8a2:	2200      	movs	r2, #0
 801d8a4:	f88d 2007 	strb.w	r2, [sp, #7]

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 801d8a8:	f10d 0207 	add.w	r2, sp, #7
 801d8ac:	2101      	movs	r1, #1
 801d8ae:	f002 fc2d 	bl	802010c <VL53L0X_RdByte>
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 801d8b2:	4602      	mov	r2, r0
 801d8b4:	b110      	cbz	r0, 801d8bc <VL53L0X_GetSequenceStepEnables+0x22>
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 801d8b6:	4610      	mov	r0, r2
 801d8b8:	b002      	add	sp, #8
 801d8ba:	bd70      	pop	{r4, r5, r6, pc}
		Status = sequence_step_enabled(Dev,
 801d8bc:	f89d 6007 	ldrb.w	r6, [sp, #7]
 801d8c0:	4623      	mov	r3, r4
 801d8c2:	4632      	mov	r2, r6
 801d8c4:	2100      	movs	r1, #0
 801d8c6:	4628      	mov	r0, r5
 801d8c8:	f7ff ffc8 	bl	801d85c <sequence_step_enabled>
	if (Status == VL53L0X_ERROR_NONE) {
 801d8cc:	4602      	mov	r2, r0
 801d8ce:	2800      	cmp	r0, #0
 801d8d0:	d1f1      	bne.n	801d8b6 <VL53L0X_GetSequenceStepEnables+0x1c>
		Status = sequence_step_enabled(Dev,
 801d8d2:	1ca3      	adds	r3, r4, #2
 801d8d4:	4632      	mov	r2, r6
 801d8d6:	2101      	movs	r1, #1
 801d8d8:	4628      	mov	r0, r5
 801d8da:	f7ff ffbf 	bl	801d85c <sequence_step_enabled>
	if (Status == VL53L0X_ERROR_NONE) {
 801d8de:	4602      	mov	r2, r0
 801d8e0:	2800      	cmp	r0, #0
 801d8e2:	d1e8      	bne.n	801d8b6 <VL53L0X_GetSequenceStepEnables+0x1c>
		Status = sequence_step_enabled(Dev,
 801d8e4:	1c63      	adds	r3, r4, #1
 801d8e6:	4632      	mov	r2, r6
 801d8e8:	2102      	movs	r1, #2
 801d8ea:	4628      	mov	r0, r5
 801d8ec:	f7ff ffb6 	bl	801d85c <sequence_step_enabled>
	if (Status == VL53L0X_ERROR_NONE) {
 801d8f0:	4602      	mov	r2, r0
 801d8f2:	2800      	cmp	r0, #0
 801d8f4:	d1df      	bne.n	801d8b6 <VL53L0X_GetSequenceStepEnables+0x1c>
		Status = sequence_step_enabled(Dev,
 801d8f6:	1ce3      	adds	r3, r4, #3
 801d8f8:	4632      	mov	r2, r6
 801d8fa:	2103      	movs	r1, #3
 801d8fc:	4628      	mov	r0, r5
 801d8fe:	f7ff ffad 	bl	801d85c <sequence_step_enabled>
	if (Status == VL53L0X_ERROR_NONE) {
 801d902:	4602      	mov	r2, r0
 801d904:	2800      	cmp	r0, #0
 801d906:	d1d6      	bne.n	801d8b6 <VL53L0X_GetSequenceStepEnables+0x1c>
		Status = sequence_step_enabled(Dev,
 801d908:	1d23      	adds	r3, r4, #4
 801d90a:	4632      	mov	r2, r6
 801d90c:	2104      	movs	r1, #4
 801d90e:	4628      	mov	r0, r5
 801d910:	f7ff ffa4 	bl	801d85c <sequence_step_enabled>
 801d914:	4602      	mov	r2, r0
 801d916:	e7ce      	b.n	801d8b6 <VL53L0X_GetSequenceStepEnables+0x1c>

0801d918 <VL53L0X_SetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t InterMeasurementPeriodMilliSeconds)
{
 801d918:	b530      	push	{r4, r5, lr}
 801d91a:	b083      	sub	sp, #12
 801d91c:	4604      	mov	r4, r0
 801d91e:	460d      	mov	r5, r1
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 801d920:	f10d 0206 	add.w	r2, sp, #6
 801d924:	21f8      	movs	r1, #248	@ 0xf8
 801d926:	f002 fc15 	bl	8020154 <VL53L0X_RdWord>
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 801d92a:	b960      	cbnz	r0, 801d946 <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x2e>
		if (osc_calibrate_val != 0) {
 801d92c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 801d930:	b112      	cbz	r2, 801d938 <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x20>
			IMPeriodMilliSeconds =
 801d932:	fb05 f202 	mul.w	r2, r5, r2
 801d936:	e000      	b.n	801d93a <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x22>
				InterMeasurementPeriodMilliSeconds
					* osc_calibrate_val;
		} else {
			IMPeriodMilliSeconds =
 801d938:	462a      	mov	r2, r5
				InterMeasurementPeriodMilliSeconds;
		}
		Status = VL53L0X_WrDWord(Dev,
 801d93a:	2104      	movs	r1, #4
 801d93c:	4620      	mov	r0, r4
 801d93e:	f002 fbc9 	bl	80200d4 <VL53L0X_WrDWord>
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 801d942:	b900      	cbnz	r0, 801d946 <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x2e>
		VL53L0X_SETPARAMETERFIELD(Dev,
 801d944:	6125      	str	r5, [r4, #16]
			InterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 801d946:	b003      	add	sp, #12
 801d948:	bd30      	pop	{r4, r5, pc}

0801d94a <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 801d94a:	b530      	push	{r4, r5, lr}
 801d94c:	b083      	sub	sp, #12
 801d94e:	4605      	mov	r5, r0
 801d950:	460c      	mov	r4, r1
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 801d952:	f10d 0206 	add.w	r2, sp, #6
 801d956:	21f8      	movs	r1, #248	@ 0xf8
 801d958:	f002 fbfc 	bl	8020154 <VL53L0X_RdWord>
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 801d95c:	b108      	cbz	r0, 801d962 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x18>
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 801d95e:	b003      	add	sp, #12
 801d960:	bd30      	pop	{r4, r5, pc}
		Status = VL53L0X_RdDWord(Dev,
 801d962:	466a      	mov	r2, sp
 801d964:	2104      	movs	r1, #4
 801d966:	4628      	mov	r0, r5
 801d968:	f002 fc08 	bl	802017c <VL53L0X_RdDWord>
	if (Status == VL53L0X_ERROR_NONE) {
 801d96c:	2800      	cmp	r0, #0
 801d96e:	d1f6      	bne.n	801d95e <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x14>
		if (osc_calibrate_val != 0) {
 801d970:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 801d974:	b11b      	cbz	r3, 801d97e <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x34>
				IMPeriodMilliSeconds / osc_calibrate_val;
 801d976:	9a00      	ldr	r2, [sp, #0]
 801d978:	fbb2 f2f3 	udiv	r2, r2, r3
			*pInterMeasurementPeriodMilliSeconds =
 801d97c:	6022      	str	r2, [r4, #0]
		VL53L0X_SETPARAMETERFIELD(Dev,
 801d97e:	6823      	ldr	r3, [r4, #0]
 801d980:	612b      	str	r3, [r5, #16]
 801d982:	e7ec      	b.n	801d95e <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x14>

0801d984 <VL53L0X_GetXTalkCompensationEnable>:
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 801d984:	7d03      	ldrb	r3, [r0, #20]
	*pXTalkCompensationEnable = Temp8;
 801d986:	700b      	strb	r3, [r1, #0]

	LOG_FUNCTION_END(Status);
	return Status;
}
 801d988:	2000      	movs	r0, #0
 801d98a:	4770      	bx	lr

0801d98c <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 801d98c:	b530      	push	{r4, r5, lr}
 801d98e:	b083      	sub	sp, #12
 801d990:	4604      	mov	r4, r0
 801d992:	460d      	mov	r5, r1
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 801d994:	f10d 0206 	add.w	r2, sp, #6
 801d998:	2120      	movs	r1, #32
 801d99a:	f002 fbdb 	bl	8020154 <VL53L0X_RdWord>
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 801d99e:	b930      	cbnz	r0, 801d9ae <VL53L0X_GetXTalkCompensationRateMegaCps+0x22>
		if (Value == 0) {
 801d9a0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 801d9a4:	b92b      	cbnz	r3, 801d9b2 <VL53L0X_GetXTalkCompensationRateMegaCps+0x26>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 801d9a6:	69a3      	ldr	r3, [r4, #24]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 801d9a8:	602b      	str	r3, [r5, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 801d9aa:	2300      	movs	r3, #0
 801d9ac:	7523      	strb	r3, [r4, #20]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 801d9ae:	b003      	add	sp, #12
 801d9b0:	bd30      	pop	{r4, r5, pc}
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 801d9b2:	00db      	lsls	r3, r3, #3
			*pXTalkCompensationRateMegaCps = TempFix1616;
 801d9b4:	602b      	str	r3, [r5, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 801d9b6:	61a3      	str	r3, [r4, #24]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 801d9b8:	2301      	movs	r3, #1
 801d9ba:	7523      	strb	r3, [r4, #20]
 801d9bc:	e7f7      	b.n	801d9ae <VL53L0X_GetXTalkCompensationRateMegaCps+0x22>

0801d9be <VL53L0X_SetLimitCheckEnable>:
	uint8_t LimitCheckDisable = 0;
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 801d9be:	2905      	cmp	r1, #5
 801d9c0:	d83e      	bhi.n	801da40 <VL53L0X_SetLimitCheckEnable+0x82>
{
 801d9c2:	b570      	push	{r4, r5, r6, lr}
 801d9c4:	4605      	mov	r5, r0
 801d9c6:	460c      	mov	r4, r1
 801d9c8:	4616      	mov	r6, r2
		Status = VL53L0X_ERROR_INVALID_PARAMS;
	} else {
		if (LimitCheckEnable == 0) {
 801d9ca:	b12a      	cbz	r2, 801d9d8 <VL53L0X_SetLimitCheckEnable+0x1a>
			TempFix1616 = 0;
			LimitCheckEnableInt = 0;
			LimitCheckDisable = 1;

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 801d9cc:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 801d9d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 801d9d2:	2300      	movs	r3, #0
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 801d9d4:	2101      	movs	r1, #1
 801d9d6:	e002      	b.n	801d9de <VL53L0X_SetLimitCheckEnable+0x20>
			LimitCheckEnableInt = 0;
 801d9d8:	4611      	mov	r1, r2
			LimitCheckDisable = 1;
 801d9da:	2301      	movs	r3, #1
			TempFix1616 = 0;
 801d9dc:	2200      	movs	r2, #0
		}

		switch (LimitCheckId) {
 801d9de:	2c05      	cmp	r4, #5
 801d9e0:	d831      	bhi.n	801da46 <VL53L0X_SetLimitCheckEnable+0x88>
 801d9e2:	e8df f004 	tbb	[pc, r4]
 801d9e6:	0603      	.short	0x0603
 801d9e8:	20191613 	.word	0x20191613

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 801d9ec:	f885 1020 	strb.w	r1, [r5, #32]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 801d9f0:	e006      	b.n	801da00 <VL53L0X_SetLimitCheckEnable+0x42>
			Status = VL53L0X_WrWord(Dev,
 801d9f2:	f3c2 224f 	ubfx	r2, r2, #9, #16
 801d9f6:	2144      	movs	r1, #68	@ 0x44
 801d9f8:	4628      	mov	r0, r5
 801d9fa:	f002 fb57 	bl	80200ac <VL53L0X_WrWord>
	if (Status == VL53L0X_ERROR_NONE) {
 801d9fe:	b920      	cbnz	r0, 801da0a <VL53L0X_SetLimitCheckEnable+0x4c>
		if (LimitCheckEnable == 0) {
 801da00:	b9c6      	cbnz	r6, 801da34 <VL53L0X_SetLimitCheckEnable+0x76>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 801da02:	442c      	add	r4, r5
 801da04:	2000      	movs	r0, #0
 801da06:	f884 0020 	strb.w	r0, [r4, #32]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 801da0a:	bd70      	pop	{r4, r5, r6, pc}
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 801da0c:	f885 1022 	strb.w	r1, [r5, #34]	@ 0x22
	if (Status == VL53L0X_ERROR_NONE) {
 801da10:	e7f6      	b.n	801da00 <VL53L0X_SetLimitCheckEnable+0x42>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 801da12:	f885 1023 	strb.w	r1, [r5, #35]	@ 0x23
	if (Status == VL53L0X_ERROR_NONE) {
 801da16:	e7f3      	b.n	801da00 <VL53L0X_SetLimitCheckEnable+0x42>
			Status = VL53L0X_UpdateByte(Dev,
 801da18:	005b      	lsls	r3, r3, #1
 801da1a:	22fe      	movs	r2, #254	@ 0xfe
 801da1c:	2160      	movs	r1, #96	@ 0x60
 801da1e:	4628      	mov	r0, r5
 801da20:	f002 fb7e 	bl	8020120 <VL53L0X_UpdateByte>
			break;
 801da24:	e7eb      	b.n	801d9fe <VL53L0X_SetLimitCheckEnable+0x40>
			Status = VL53L0X_UpdateByte(Dev,
 801da26:	011b      	lsls	r3, r3, #4
 801da28:	22ef      	movs	r2, #239	@ 0xef
 801da2a:	2160      	movs	r1, #96	@ 0x60
 801da2c:	4628      	mov	r0, r5
 801da2e:	f002 fb77 	bl	8020120 <VL53L0X_UpdateByte>
			break;
 801da32:	e7e4      	b.n	801d9fe <VL53L0X_SetLimitCheckEnable+0x40>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 801da34:	4425      	add	r5, r4
 801da36:	2301      	movs	r3, #1
 801da38:	f885 3020 	strb.w	r3, [r5, #32]
 801da3c:	2000      	movs	r0, #0
 801da3e:	e7e4      	b.n	801da0a <VL53L0X_SetLimitCheckEnable+0x4c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 801da40:	f06f 0003 	mvn.w	r0, #3
}
 801da44:	4770      	bx	lr
		switch (LimitCheckId) {
 801da46:	f06f 0003 	mvn.w	r0, #3
 801da4a:	e7de      	b.n	801da0a <VL53L0X_SetLimitCheckEnable+0x4c>

0801da4c <VL53L0X_GetLimitCheckEnable>:
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 801da4c:	2905      	cmp	r1, #5
 801da4e:	d805      	bhi.n	801da5c <VL53L0X_GetLimitCheckEnable+0x10>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
		*pLimitCheckEnable = 0;
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 801da50:	4408      	add	r0, r1
 801da52:	f890 3020 	ldrb.w	r3, [r0, #32]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801da56:	2000      	movs	r0, #0
 801da58:	7013      	strb	r3, [r2, #0]
		*pLimitCheckEnable = Temp8;
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 801da5a:	4770      	bx	lr
		*pLimitCheckEnable = 0;
 801da5c:	2300      	movs	r3, #0
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 801da5e:	f06f 0003 	mvn.w	r0, #3
 801da62:	e7f9      	b.n	801da58 <VL53L0X_GetLimitCheckEnable+0xc>

0801da64 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 801da64:	b570      	push	{r4, r5, r6, lr}
 801da66:	4605      	mov	r5, r0
 801da68:	460c      	mov	r4, r1
 801da6a:	4616      	mov	r6, r2
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 801da6c:	1843      	adds	r3, r0, r1
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 801da6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 801da72:	b923      	cbnz	r3, 801da7e <VL53L0X_SetLimitCheckValue+0x1a>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 801da74:	eb00 0481 	add.w	r4, r0, r1, lsl #2
 801da78:	62e2      	str	r2, [r4, #44]	@ 0x2c
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801da7a:	2000      	movs	r0, #0
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 801da7c:	bd70      	pop	{r4, r5, r6, pc}
		switch (LimitCheckId) {
 801da7e:	2905      	cmp	r1, #5
 801da80:	d81c      	bhi.n	801dabc <VL53L0X_SetLimitCheckValue+0x58>
 801da82:	e8df f001 	tbb	[pc, r1]
 801da86:	0903      	.short	0x0903
 801da88:	15151311 	.word	0x15151311
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 801da8c:	62ea      	str	r2, [r5, #44]	@ 0x2c
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 801da8e:	eb05 0584 	add.w	r5, r5, r4, lsl #2
 801da92:	62ee      	str	r6, [r5, #44]	@ 0x2c
 801da94:	2000      	movs	r0, #0
 801da96:	e7f1      	b.n	801da7c <VL53L0X_SetLimitCheckValue+0x18>
			Status = VL53L0X_WrWord(Dev,
 801da98:	f3c2 224f 	ubfx	r2, r2, #9, #16
 801da9c:	2144      	movs	r1, #68	@ 0x44
 801da9e:	f002 fb05 	bl	80200ac <VL53L0X_WrWord>
		if (Status == VL53L0X_ERROR_NONE) {
 801daa2:	2800      	cmp	r0, #0
 801daa4:	d1ea      	bne.n	801da7c <VL53L0X_SetLimitCheckValue+0x18>
 801daa6:	e7f2      	b.n	801da8e <VL53L0X_SetLimitCheckValue+0x2a>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 801daa8:	636a      	str	r2, [r5, #52]	@ 0x34
		if (Status == VL53L0X_ERROR_NONE) {
 801daaa:	e7f0      	b.n	801da8e <VL53L0X_SetLimitCheckValue+0x2a>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 801daac:	63aa      	str	r2, [r5, #56]	@ 0x38
		if (Status == VL53L0X_ERROR_NONE) {
 801daae:	e7ee      	b.n	801da8e <VL53L0X_SetLimitCheckValue+0x2a>
			Status = VL53L0X_WrWord(Dev,
 801dab0:	f3c2 224f 	ubfx	r2, r2, #9, #16
 801dab4:	2164      	movs	r1, #100	@ 0x64
 801dab6:	f002 faf9 	bl	80200ac <VL53L0X_WrWord>
			break;
 801daba:	e7f2      	b.n	801daa2 <VL53L0X_SetLimitCheckValue+0x3e>
		switch (LimitCheckId) {
 801dabc:	f06f 0003 	mvn.w	r0, #3
 801dac0:	e7dc      	b.n	801da7c <VL53L0X_SetLimitCheckValue+0x18>

0801dac2 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 801dac2:	b570      	push	{r4, r5, r6, lr}
 801dac4:	b082      	sub	sp, #8
 801dac6:	4605      	mov	r5, r0
 801dac8:	4616      	mov	r6, r2
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 801daca:	2905      	cmp	r1, #5
 801dacc:	d836      	bhi.n	801db3c <VL53L0X_GetLimitCheckValue+0x7a>
 801dace:	e8df f001 	tbb	[pc, r1]
 801dad2:	0803      	.short	0x0803
 801dad4:	21211f1d 	.word	0x21211f1d

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 801dad8:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 801dada:	6033      	str	r3, [r6, #0]
 801dadc:	2000      	movs	r0, #0
	}

	LOG_FUNCTION_END(Status);
	return Status;

}
 801dade:	b002      	add	sp, #8
 801dae0:	bd70      	pop	{r4, r5, r6, pc}
 801dae2:	460c      	mov	r4, r1
		Status = VL53L0X_RdWord(Dev,
 801dae4:	f10d 0206 	add.w	r2, sp, #6
 801dae8:	2144      	movs	r1, #68	@ 0x44
 801daea:	f002 fb33 	bl	8020154 <VL53L0X_RdWord>
		if (Status == VL53L0X_ERROR_NONE)
 801daee:	2800      	cmp	r0, #0
 801daf0:	d1f5      	bne.n	801dade <VL53L0X_GetLimitCheckValue+0x1c>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 801daf2:	f8bd 3006 	ldrh.w	r3, [sp, #6]
			if (TempFix1616 == 0) {
 801daf6:	025a      	lsls	r2, r3, #9
 801daf8:	b1bb      	cbz	r3, 801db2a <VL53L0X_GetLimitCheckValue+0x68>
				*pLimitCheckValue = TempFix1616;
 801dafa:	6032      	str	r2, [r6, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 801dafc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801db00:	62da      	str	r2, [r3, #44]	@ 0x2c
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 801db02:	192b      	adds	r3, r5, r4
 801db04:	2201      	movs	r2, #1
 801db06:	f883 2020 	strb.w	r2, [r3, #32]
 801db0a:	e7e8      	b.n	801dade <VL53L0X_GetLimitCheckValue+0x1c>
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 801db0c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
	if (Status == VL53L0X_ERROR_NONE) {
 801db0e:	e7e4      	b.n	801dada <VL53L0X_GetLimitCheckValue+0x18>
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 801db10:	6b83      	ldr	r3, [r0, #56]	@ 0x38
	if (Status == VL53L0X_ERROR_NONE) {
 801db12:	e7e2      	b.n	801dada <VL53L0X_GetLimitCheckValue+0x18>
		Status = VL53L0X_RdWord(Dev,
 801db14:	f10d 0206 	add.w	r2, sp, #6
 801db18:	2164      	movs	r1, #100	@ 0x64
 801db1a:	f002 fb1b 	bl	8020154 <VL53L0X_RdWord>
		if (Status == VL53L0X_ERROR_NONE)
 801db1e:	2800      	cmp	r0, #0
 801db20:	d1dd      	bne.n	801dade <VL53L0X_GetLimitCheckValue+0x1c>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 801db22:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 801db26:	025b      	lsls	r3, r3, #9
		if (EnableZeroValue == 1) {
 801db28:	e7d7      	b.n	801dada <VL53L0X_GetLimitCheckValue+0x18>
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 801db2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801db2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
				*pLimitCheckValue = TempFix1616;
 801db30:	6033      	str	r3, [r6, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 801db32:	442c      	add	r4, r5
 801db34:	2300      	movs	r3, #0
 801db36:	f884 3020 	strb.w	r3, [r4, #32]
 801db3a:	e7d0      	b.n	801dade <VL53L0X_GetLimitCheckValue+0x1c>
	switch (LimitCheckId) {
 801db3c:	f06f 0003 	mvn.w	r0, #3
 801db40:	e7cd      	b.n	801dade <VL53L0X_GetLimitCheckValue+0x1c>

0801db42 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 801db42:	b530      	push	{r4, r5, lr}
 801db44:	b083      	sub	sp, #12
 801db46:	4604      	mov	r4, r0
 801db48:	460d      	mov	r5, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 801db4a:	f10d 0207 	add.w	r2, sp, #7
 801db4e:	2101      	movs	r1, #1
 801db50:	f002 fadc 	bl	802010c <VL53L0X_RdByte>
	if (Status == VL53L0X_ERROR_NONE) {
 801db54:	b938      	cbnz	r0, 801db66 <VL53L0X_GetWrapAroundCheckEnable+0x24>
		PALDevDataSet(Dev, SequenceConfig, data);
 801db56:	f89d 3007 	ldrb.w	r3, [sp, #7]
 801db5a:	f884 315c 	strb.w	r3, [r4, #348]	@ 0x15c
		if (data & (0x01 << 7))
 801db5e:	09db      	lsrs	r3, r3, #7
 801db60:	702b      	strb	r3, [r5, #0]
			*pWrapAroundCheckEnable = 0x01;
		else
			*pWrapAroundCheckEnable = 0x00;
	}
	if (Status == VL53L0X_ERROR_NONE) {
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 801db62:	f884 307c 	strb.w	r3, [r4, #124]	@ 0x7c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 801db66:	b003      	add	sp, #12
 801db68:	bd30      	pop	{r4, r5, pc}

0801db6a <VL53L0X_GetDeviceParameters>:
{
 801db6a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801db6e:	4605      	mov	r5, r0
 801db70:	460c      	mov	r4, r1
	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 801db72:	7a03      	ldrb	r3, [r0, #8]
 801db74:	f801 3b08 	strb.w	r3, [r1], #8
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 801db78:	f7ff fee7 	bl	801d94a <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
	if (Status == VL53L0X_ERROR_NONE)
 801db7c:	b108      	cbz	r0, 801db82 <VL53L0X_GetDeviceParameters+0x18>
}
 801db7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		pDeviceParameters->XTalkCompensationEnable = 0;
 801db82:	7320      	strb	r0, [r4, #12]
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 801db84:	f104 0110 	add.w	r1, r4, #16
 801db88:	4628      	mov	r0, r5
 801db8a:	f7ff feff 	bl	801d98c <VL53L0X_GetXTalkCompensationRateMegaCps>
	if (Status == VL53L0X_ERROR_NONE)
 801db8e:	2800      	cmp	r0, #0
 801db90:	d1f5      	bne.n	801db7e <VL53L0X_GetDeviceParameters+0x14>
	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 801db92:	f104 0114 	add.w	r1, r4, #20
 801db96:	4628      	mov	r0, r5
 801db98:	f000 fd1b 	bl	801e5d2 <VL53L0X_get_offset_calibration_data_micro_meter>
	if (Status == VL53L0X_ERROR_NONE) {
 801db9c:	2800      	cmp	r0, #0
 801db9e:	d1ee      	bne.n	801db7e <VL53L0X_GetDeviceParameters+0x14>
 801dba0:	f104 0724 	add.w	r7, r4, #36	@ 0x24
 801dba4:	f105 091f 	add.w	r9, r5, #31
 801dba8:	f104 0817 	add.w	r8, r4, #23
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 801dbac:	2600      	movs	r6, #0
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 801dbae:	463a      	mov	r2, r7
 801dbb0:	b2b1      	uxth	r1, r6
 801dbb2:	4628      	mov	r0, r5
 801dbb4:	f7ff ff85 	bl	801dac2 <VL53L0X_GetLimitCheckValue>
			if (Status == VL53L0X_ERROR_NONE) {
 801dbb8:	2800      	cmp	r0, #0
 801dbba:	d1e0      	bne.n	801db7e <VL53L0X_GetDeviceParameters+0x14>
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 801dbbc:	f819 3f01 	ldrb.w	r3, [r9, #1]!
		*pLimitCheckEnable = Temp8;
 801dbc0:	f808 3f01 	strb.w	r3, [r8, #1]!
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 801dbc4:	3601      	adds	r6, #1
			if (Status == VL53L0X_ERROR_NONE) {
 801dbc6:	3704      	adds	r7, #4
 801dbc8:	2e06      	cmp	r6, #6
 801dbca:	d1f0      	bne.n	801dbae <VL53L0X_GetDeviceParameters+0x44>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 801dbcc:	f104 0174 	add.w	r1, r4, #116	@ 0x74
 801dbd0:	4628      	mov	r0, r5
 801dbd2:	f7ff ffb6 	bl	801db42 <VL53L0X_GetWrapAroundCheckEnable>
	if (Status == VL53L0X_ERROR_NONE) {
 801dbd6:	2800      	cmp	r0, #0
 801dbd8:	d1d1      	bne.n	801db7e <VL53L0X_GetDeviceParameters+0x14>
	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 801dbda:	1d21      	adds	r1, r4, #4
 801dbdc:	4628      	mov	r0, r5
 801dbde:	f001 fdb3 	bl	801f748 <VL53L0X_get_measurement_timing_budget_micro_seconds>
	if (Status == VL53L0X_ERROR_NONE) {
 801dbe2:	2800      	cmp	r0, #0
 801dbe4:	d1cb      	bne.n	801db7e <VL53L0X_GetDeviceParameters+0x14>
 801dbe6:	f105 0340 	add.w	r3, r5, #64	@ 0x40
 801dbea:	3438      	adds	r4, #56	@ 0x38
 801dbec:	355c      	adds	r5, #92	@ 0x5c
			   Dev->Data.CurrentParameters.dmax_lut.ambRate_mcps[i];
 801dbee:	f853 2f04 	ldr.w	r2, [r3, #4]!
			pDeviceParameters->dmax_lut.ambRate_mcps[i] =
 801dbf2:	f844 2f04 	str.w	r2, [r4, #4]!
			   Dev->Data.CurrentParameters.dmax_lut.dmax_mm[i];
 801dbf6:	69da      	ldr	r2, [r3, #28]
			pDeviceParameters->dmax_lut.dmax_mm[i] =
 801dbf8:	61e2      	str	r2, [r4, #28]
		for (i = 0; i < VL53L0X_DMAX_LUT_SIZE; i++) {
 801dbfa:	42ab      	cmp	r3, r5
 801dbfc:	d1f7      	bne.n	801dbee <VL53L0X_GetDeviceParameters+0x84>
 801dbfe:	e7be      	b.n	801db7e <VL53L0X_GetDeviceParameters+0x14>

0801dc00 <VL53L0X_DataInit>:
{
 801dc00:	b5f0      	push	{r4, r5, r6, r7, lr}
 801dc02:	b0a1      	sub	sp, #132	@ 0x84
 801dc04:	4605      	mov	r5, r0
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 801dc06:	2200      	movs	r2, #0
 801dc08:	2188      	movs	r1, #136	@ 0x88
 801dc0a:	f002 fa3f 	bl	802008c <VL53L0X_WrByte>
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 801dc0e:	2300      	movs	r3, #0
 801dc10:	f885 311c 	strb.w	r3, [r5, #284]	@ 0x11c
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 801dc14:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801dc18:	f8a5 217e 	strh.w	r2, [r5, #382]	@ 0x17e
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 801dc1c:	4a72      	ldr	r2, [pc, #456]	@ (801dde8 <VL53L0X_DataInit+0x1e8>)
 801dc1e:	f8c5 2100 	str.w	r2, [r5, #256]	@ 0x100
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 801dc22:	61ab      	str	r3, [r5, #24]
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 801dc24:	a902      	add	r1, sp, #8
 801dc26:	4628      	mov	r0, r5
 801dc28:	f7ff ff9f 	bl	801db6a <VL53L0X_GetDeviceParameters>
	if (Status == VL53L0X_ERROR_NONE) {
 801dc2c:	4604      	mov	r4, r0
 801dc2e:	2800      	cmp	r0, #0
 801dc30:	d12d      	bne.n	801dc8e <VL53L0X_DataInit+0x8e>
		CurrentParameters.DeviceMode =
 801dc32:	2300      	movs	r3, #0
 801dc34:	f88d 3008 	strb.w	r3, [sp, #8]
		CurrentParameters.HistogramMode =
 801dc38:	f88d 3009 	strb.w	r3, [sp, #9]
	CurrentParameters.dmax_lut.ambRate_mcps[0] = (FixPoint1616_t)0x00000000;
 801dc3c:	9311      	str	r3, [sp, #68]	@ 0x44
	CurrentParameters.dmax_lut.dmax_mm[0]      = (FixPoint1616_t)0x04B00000;
 801dc3e:	f04f 6396 	mov.w	r3, #78643200	@ 0x4b00000
 801dc42:	9318      	str	r3, [sp, #96]	@ 0x60
	CurrentParameters.dmax_lut.ambRate_mcps[1] = (FixPoint1616_t)0x0000B333;
 801dc44:	f24b 3333 	movw	r3, #45875	@ 0xb333
 801dc48:	9312      	str	r3, [sp, #72]	@ 0x48
	CurrentParameters.dmax_lut.dmax_mm[1]      = (FixPoint1616_t)0x044C0000;
 801dc4a:	4b68      	ldr	r3, [pc, #416]	@ (801ddec <VL53L0X_DataInit+0x1ec>)
 801dc4c:	9319      	str	r3, [sp, #100]	@ 0x64
	CurrentParameters.dmax_lut.ambRate_mcps[2] = (FixPoint1616_t)0x00020000;
 801dc4e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 801dc52:	9313      	str	r3, [sp, #76]	@ 0x4c
	CurrentParameters.dmax_lut.dmax_mm[2]      = (FixPoint1616_t)0x03840000;
 801dc54:	f04f 7361 	mov.w	r3, #58982400	@ 0x3840000
 801dc58:	931a      	str	r3, [sp, #104]	@ 0x68
	CurrentParameters.dmax_lut.ambRate_mcps[3] = (FixPoint1616_t)0x0003CCCC;
 801dc5a:	4b65      	ldr	r3, [pc, #404]	@ (801ddf0 <VL53L0X_DataInit+0x1f0>)
 801dc5c:	9314      	str	r3, [sp, #80]	@ 0x50
	CurrentParameters.dmax_lut.dmax_mm[3]      = (FixPoint1616_t)0x02EE0000;
 801dc5e:	4b65      	ldr	r3, [pc, #404]	@ (801ddf4 <VL53L0X_DataInit+0x1f4>)
 801dc60:	931b      	str	r3, [sp, #108]	@ 0x6c
	CurrentParameters.dmax_lut.ambRate_mcps[4] = (FixPoint1616_t)0x00074CCC;
 801dc62:	4b65      	ldr	r3, [pc, #404]	@ (801ddf8 <VL53L0X_DataInit+0x1f8>)
 801dc64:	9315      	str	r3, [sp, #84]	@ 0x54
	CurrentParameters.dmax_lut.dmax_mm[4]      = (FixPoint1616_t)0x02260000;
 801dc66:	4b65      	ldr	r3, [pc, #404]	@ (801ddfc <VL53L0X_DataInit+0x1fc>)
 801dc68:	931c      	str	r3, [sp, #112]	@ 0x70
	CurrentParameters.dmax_lut.ambRate_mcps[5] = (FixPoint1616_t)0x000A0000;
 801dc6a:	f44f 2320 	mov.w	r3, #655360	@ 0xa0000
 801dc6e:	9316      	str	r3, [sp, #88]	@ 0x58
	CurrentParameters.dmax_lut.dmax_mm[5]      = (FixPoint1616_t)0x01F40000;
 801dc70:	f04f 73fa 	mov.w	r3, #32768000	@ 0x1f40000
 801dc74:	931d      	str	r3, [sp, #116]	@ 0x74
	CurrentParameters.dmax_lut.ambRate_mcps[6] = (FixPoint1616_t)0x000F0000;
 801dc76:	f44f 2370 	mov.w	r3, #983040	@ 0xf0000
 801dc7a:	9317      	str	r3, [sp, #92]	@ 0x5c
	CurrentParameters.dmax_lut.dmax_mm[6]      = (FixPoint1616_t)0x01900000;
 801dc7c:	f04f 73c8 	mov.w	r3, #26214400	@ 0x1900000
 801dc80:	931e      	str	r3, [sp, #120]	@ 0x78
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 801dc82:	2278      	movs	r2, #120	@ 0x78
 801dc84:	a902      	add	r1, sp, #8
 801dc86:	f105 0008 	add.w	r0, r5, #8
 801dc8a:	f003 fb7c 	bl	8021386 <memcpy>
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 801dc8e:	2364      	movs	r3, #100	@ 0x64
 801dc90:	f8a5 3160 	strh.w	r3, [r5, #352]	@ 0x160
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 801dc94:	f44f 7361 	mov.w	r3, #900	@ 0x384
 801dc98:	f8a5 3162 	strh.w	r3, [r5, #354]	@ 0x162
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 801dc9c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 801dca0:	f8a5 3164 	strh.w	r3, [r5, #356]	@ 0x164
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 801dca4:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 801dca8:	f8a5 3168 	strh.w	r3, [r5, #360]	@ 0x168
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 801dcac:	2601      	movs	r6, #1
 801dcae:	f885 617c 	strb.w	r6, [r5, #380]	@ 0x17c
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 801dcb2:	4632      	mov	r2, r6
 801dcb4:	2180      	movs	r1, #128	@ 0x80
 801dcb6:	4628      	mov	r0, r5
 801dcb8:	f002 f9e8 	bl	802008c <VL53L0X_WrByte>
 801dcbc:	4607      	mov	r7, r0
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 801dcbe:	4632      	mov	r2, r6
 801dcc0:	21ff      	movs	r1, #255	@ 0xff
 801dcc2:	4628      	mov	r0, r5
 801dcc4:	f002 f9e2 	bl	802008c <VL53L0X_WrByte>
 801dcc8:	4307      	orrs	r7, r0
 801dcca:	433c      	orrs	r4, r7
 801dccc:	b264      	sxtb	r4, r4
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 801dcce:	2200      	movs	r2, #0
 801dcd0:	4611      	mov	r1, r2
 801dcd2:	4628      	mov	r0, r5
 801dcd4:	f002 f9da 	bl	802008c <VL53L0X_WrByte>
 801dcd8:	4304      	orrs	r4, r0
 801dcda:	b264      	sxtb	r4, r4
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 801dcdc:	f10d 0207 	add.w	r2, sp, #7
 801dce0:	2191      	movs	r1, #145	@ 0x91
 801dce2:	4628      	mov	r0, r5
 801dce4:	f002 fa12 	bl	802010c <VL53L0X_RdByte>
 801dce8:	4304      	orrs	r4, r0
 801dcea:	b264      	sxtb	r4, r4
	PALDevDataSet(Dev, StopVariable, StopVariable);
 801dcec:	f89d 3007 	ldrb.w	r3, [sp, #7]
 801dcf0:	f885 3166 	strb.w	r3, [r5, #358]	@ 0x166
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 801dcf4:	4632      	mov	r2, r6
 801dcf6:	2100      	movs	r1, #0
 801dcf8:	4628      	mov	r0, r5
 801dcfa:	f002 f9c7 	bl	802008c <VL53L0X_WrByte>
 801dcfe:	4304      	orrs	r4, r0
 801dd00:	b264      	sxtb	r4, r4
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801dd02:	2200      	movs	r2, #0
 801dd04:	21ff      	movs	r1, #255	@ 0xff
 801dd06:	4628      	mov	r0, r5
 801dd08:	f002 f9c0 	bl	802008c <VL53L0X_WrByte>
 801dd0c:	4304      	orrs	r4, r0
 801dd0e:	b264      	sxtb	r4, r4
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 801dd10:	2200      	movs	r2, #0
 801dd12:	2180      	movs	r1, #128	@ 0x80
 801dd14:	4628      	mov	r0, r5
 801dd16:	f002 f9b9 	bl	802008c <VL53L0X_WrByte>
 801dd1a:	ea44 0300 	orr.w	r3, r4, r0
 801dd1e:	b25b      	sxtb	r3, r3
		if (Status == VL53L0X_ERROR_NONE)
 801dd20:	b95b      	cbnz	r3, 801dd3a <VL53L0X_DataInit+0x13a>
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 801dd22:	2400      	movs	r4, #0
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 801dd24:	4632      	mov	r2, r6
 801dd26:	b2a1      	uxth	r1, r4
 801dd28:	4628      	mov	r0, r5
 801dd2a:	f7ff fe48 	bl	801d9be <VL53L0X_SetLimitCheckEnable>
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 801dd2e:	3401      	adds	r4, #1
		if (Status == VL53L0X_ERROR_NONE)
 801dd30:	4603      	mov	r3, r0
 801dd32:	b908      	cbnz	r0, 801dd38 <VL53L0X_DataInit+0x138>
 801dd34:	2c05      	cmp	r4, #5
 801dd36:	ddf5      	ble.n	801dd24 <VL53L0X_DataInit+0x124>
	if (Status == VL53L0X_ERROR_NONE)
 801dd38:	b113      	cbz	r3, 801dd40 <VL53L0X_DataInit+0x140>
}
 801dd3a:	4618      	mov	r0, r3
 801dd3c:	b021      	add	sp, #132	@ 0x84
 801dd3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 801dd40:	2200      	movs	r2, #0
 801dd42:	2102      	movs	r1, #2
 801dd44:	4628      	mov	r0, r5
 801dd46:	f7ff fe3a 	bl	801d9be <VL53L0X_SetLimitCheckEnable>
	if (Status == VL53L0X_ERROR_NONE)
 801dd4a:	4603      	mov	r3, r0
 801dd4c:	2800      	cmp	r0, #0
 801dd4e:	d1f4      	bne.n	801dd3a <VL53L0X_DataInit+0x13a>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 801dd50:	2200      	movs	r2, #0
 801dd52:	2103      	movs	r1, #3
 801dd54:	4628      	mov	r0, r5
 801dd56:	f7ff fe32 	bl	801d9be <VL53L0X_SetLimitCheckEnable>
	if (Status == VL53L0X_ERROR_NONE)
 801dd5a:	4603      	mov	r3, r0
 801dd5c:	2800      	cmp	r0, #0
 801dd5e:	d1ec      	bne.n	801dd3a <VL53L0X_DataInit+0x13a>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 801dd60:	2200      	movs	r2, #0
 801dd62:	2104      	movs	r1, #4
 801dd64:	4628      	mov	r0, r5
 801dd66:	f7ff fe2a 	bl	801d9be <VL53L0X_SetLimitCheckEnable>
	if (Status == VL53L0X_ERROR_NONE)
 801dd6a:	4603      	mov	r3, r0
 801dd6c:	2800      	cmp	r0, #0
 801dd6e:	d1e4      	bne.n	801dd3a <VL53L0X_DataInit+0x13a>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 801dd70:	2200      	movs	r2, #0
 801dd72:	2105      	movs	r1, #5
 801dd74:	4628      	mov	r0, r5
 801dd76:	f7ff fe22 	bl	801d9be <VL53L0X_SetLimitCheckEnable>
	if (Status == VL53L0X_ERROR_NONE) {
 801dd7a:	4603      	mov	r3, r0
 801dd7c:	2800      	cmp	r0, #0
 801dd7e:	d1dc      	bne.n	801dd3a <VL53L0X_DataInit+0x13a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 801dd80:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 801dd84:	2100      	movs	r1, #0
 801dd86:	4628      	mov	r0, r5
 801dd88:	f7ff fe6c 	bl	801da64 <VL53L0X_SetLimitCheckValue>
	if (Status == VL53L0X_ERROR_NONE) {
 801dd8c:	4603      	mov	r3, r0
 801dd8e:	2800      	cmp	r0, #0
 801dd90:	d1d3      	bne.n	801dd3a <VL53L0X_DataInit+0x13a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 801dd92:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 801dd96:	2101      	movs	r1, #1
 801dd98:	4628      	mov	r0, r5
 801dd9a:	f7ff fe63 	bl	801da64 <VL53L0X_SetLimitCheckValue>
	if (Status == VL53L0X_ERROR_NONE) {
 801dd9e:	4603      	mov	r3, r0
 801dda0:	2800      	cmp	r0, #0
 801dda2:	d1ca      	bne.n	801dd3a <VL53L0X_DataInit+0x13a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 801dda4:	f44f 120c 	mov.w	r2, #2293760	@ 0x230000
 801dda8:	2102      	movs	r1, #2
 801ddaa:	4628      	mov	r0, r5
 801ddac:	f7ff fe5a 	bl	801da64 <VL53L0X_SetLimitCheckValue>
	if (Status == VL53L0X_ERROR_NONE) {
 801ddb0:	4603      	mov	r3, r0
 801ddb2:	2800      	cmp	r0, #0
 801ddb4:	d1c1      	bne.n	801dd3a <VL53L0X_DataInit+0x13a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 801ddb6:	2200      	movs	r2, #0
 801ddb8:	2103      	movs	r1, #3
 801ddba:	4628      	mov	r0, r5
 801ddbc:	f7ff fe52 	bl	801da64 <VL53L0X_SetLimitCheckValue>
	if (Status == VL53L0X_ERROR_NONE) {
 801ddc0:	4603      	mov	r3, r0
 801ddc2:	2800      	cmp	r0, #0
 801ddc4:	d1b9      	bne.n	801dd3a <VL53L0X_DataInit+0x13a>
		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 801ddc6:	22ff      	movs	r2, #255	@ 0xff
 801ddc8:	f885 215c 	strb.w	r2, [r5, #348]	@ 0x15c
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 801ddcc:	2101      	movs	r1, #1
 801ddce:	4628      	mov	r0, r5
 801ddd0:	f002 f95c 	bl	802008c <VL53L0X_WrByte>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 801ddd4:	2301      	movs	r3, #1
 801ddd6:	f885 315e 	strb.w	r3, [r5, #350]	@ 0x15e
	if (Status == VL53L0X_ERROR_NONE)
 801ddda:	4603      	mov	r3, r0
 801dddc:	2800      	cmp	r0, #0
 801ddde:	d1ac      	bne.n	801dd3a <VL53L0X_DataInit+0x13a>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 801dde0:	2200      	movs	r2, #0
 801dde2:	f885 2141 	strb.w	r2, [r5, #321]	@ 0x141
 801dde6:	e7a8      	b.n	801dd3a <VL53L0X_DataInit+0x13a>
 801dde8:	000970a4 	.word	0x000970a4
 801ddec:	044c0000 	.word	0x044c0000
 801ddf0:	0003cccc 	.word	0x0003cccc
 801ddf4:	02ee0000 	.word	0x02ee0000
 801ddf8:	00074ccc 	.word	0x00074ccc
 801ddfc:	02260000 	.word	0x02260000

0801de00 <VL53L0X_PerformRefCalibration>:
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 801de00:	b508      	push	{r3, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 801de02:	2301      	movs	r3, #1
 801de04:	f000 fe39 	bl	801ea7a <VL53L0X_perform_ref_calibration>
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
}
 801de08:	bd08      	pop	{r3, pc}
	...

0801de0c <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 801de0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801de0e:	b08f      	sub	sp, #60	@ 0x3c
 801de10:	4605      	mov	r5, r0
 801de12:	460c      	mov	r4, r1
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 801de14:	230c      	movs	r3, #12
 801de16:	aa0a      	add	r2, sp, #40	@ 0x28
 801de18:	2114      	movs	r1, #20
 801de1a:	f002 f92d 	bl	8020078 <VL53L0X_ReadMulti>

	if (Status == VL53L0X_ERROR_NONE) {
 801de1e:	4606      	mov	r6, r0
 801de20:	2800      	cmp	r0, #0
 801de22:	d17a      	bne.n	801df1a <VL53L0X_GetRangingMeasurementData+0x10e>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 801de24:	2300      	movs	r3, #0
 801de26:	75a3      	strb	r3, [r4, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 801de28:	6023      	str	r3, [r4, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11],
 801de2a:	f89d 2032 	ldrb.w	r2, [sp, #50]	@ 0x32
 801de2e:	f89d 0033 	ldrb.w	r0, [sp, #51]	@ 0x33
 801de32:	eb00 2002 	add.w	r0, r0, r2, lsl #8
 801de36:	b280      	uxth	r0, r0
					       localBuffer[10]);
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 801de38:	6063      	str	r3, [r4, #4]


		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 801de3a:	f89d 302e 	ldrb.w	r3, [sp, #46]	@ 0x2e
 801de3e:	f89d 202f 	ldrb.w	r2, [sp, #47]	@ 0x2f
 801de42:	eb02 2203 	add.w	r2, r2, r3, lsl #8
 801de46:	b292      	uxth	r2, r2
 801de48:	0252      	lsls	r2, r2, #9
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 801de4a:	60e2      	str	r2, [r4, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9],
 801de4c:	f89d 1030 	ldrb.w	r1, [sp, #48]	@ 0x30
 801de50:	f89d 3031 	ldrb.w	r3, [sp, #49]	@ 0x31
 801de54:	eb03 2301 	add.w	r3, r3, r1, lsl #8
						 localBuffer[8]);
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 801de58:	b29b      	uxth	r3, r3
 801de5a:	025b      	lsls	r3, r3, #9
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 801de5c:	6123      	str	r3, [r4, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 801de5e:	f89d 102a 	ldrb.w	r1, [sp, #42]	@ 0x2a
 801de62:	f89d 302b 	ldrb.w	r3, [sp, #43]	@ 0x2b
 801de66:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 801de6a:	b29b      	uxth	r3, r3
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 801de6c:	82a3      	strh	r3, [r4, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 801de6e:	f89d 1028 	ldrb.w	r1, [sp, #40]	@ 0x28

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 801de72:	f8b5 c17e 	ldrh.w	ip, [r5, #382]	@ 0x17e
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 801de76:	f895 615d 	ldrb.w	r6, [r5, #349]	@ 0x15d
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 801de7a:	f5bc 7f7a 	cmp.w	ip, #1000	@ 0x3e8
 801de7e:	d00f      	beq.n	801dea0 <VL53L0X_GetRangingMeasurementData+0x94>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 801de80:	fb00 fc0c 	mul.w	ip, r0, ip
 801de84:	f50c 7cfa 	add.w	ip, ip, #500	@ 0x1f4
 801de88:	4832      	ldr	r0, [pc, #200]	@ (801df54 <VL53L0X_GetRangingMeasurementData+0x148>)
 801de8a:	fb80 700c 	smull	r7, r0, r0, ip
 801de8e:	ea4f 7cec 	mov.w	ip, ip, asr #31
 801de92:	ebcc 1ca0 	rsb	ip, ip, r0, asr #6
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 801de96:	7d28      	ldrb	r0, [r5, #20]
 801de98:	2800      	cmp	r0, #0
 801de9a:	d141      	bne.n	801df20 <VL53L0X_GetRangingMeasurementData+0x114>
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 801de9c:	fa1f f08c 	uxth.w	r0, ip
				tmpuint16 = XtalkRangeMilliMeter;
			}

		}

		if (RangeFractionalEnable) {
 801dea0:	2e00      	cmp	r6, #0
 801dea2:	d051      	beq.n	801df48 <VL53L0X_GetRangingMeasurementData+0x13c>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 801dea4:	0886      	lsrs	r6, r0, #2
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 801dea6:	0180      	lsls	r0, r0, #6
 801dea8:	b2c0      	uxtb	r0, r0
			pRangingMeasurementData->RangeMilliMeter =
 801deaa:	8126      	strh	r6, [r4, #8]
			pRangingMeasurementData->RangeFractionalPart =
 801deac:	75e0      	strb	r0, [r4, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 801deae:	f10d 0037 	add.w	r0, sp, #55	@ 0x37
 801deb2:	9001      	str	r0, [sp, #4]
 801deb4:	9400      	str	r4, [sp, #0]
 801deb6:	4628      	mov	r0, r5
 801deb8:	f001 fec6 	bl	801fc48 <VL53L0X_get_pal_range_status>
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 801debc:	4606      	mov	r6, r0
 801debe:	bb60      	cbnz	r0, 801df1a <VL53L0X_GetRangingMeasurementData+0x10e>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 801dec0:	f89d 7037 	ldrb.w	r7, [sp, #55]	@ 0x37
 801dec4:	7627      	strb	r7, [r4, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 801dec6:	f10d 0c0c 	add.w	ip, sp, #12
 801deca:	f105 0e80 	add.w	lr, r5, #128	@ 0x80
 801dece:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801ded2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801ded6:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 801deda:	e88c 0007 	stmia.w	ip, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 801dede:	f8b4 e008 	ldrh.w	lr, [r4, #8]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 801dee2:	7de3      	ldrb	r3, [r4, #23]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 801dee4:	f8b4 c00a 	ldrh.w	ip, [r4, #10]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 801dee8:	68e0      	ldr	r0, [r4, #12]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 801deea:	6921      	ldr	r1, [r4, #16]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 801deec:	8aa2      	ldrh	r2, [r4, #20]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 801deee:	6864      	ldr	r4, [r4, #4]
 801def0:	9404      	str	r4, [sp, #16]
 801def2:	f8ad e014 	strh.w	lr, [sp, #20]
 801def6:	f8ad c016 	strh.w	ip, [sp, #22]
 801defa:	9006      	str	r0, [sp, #24]
 801defc:	9107      	str	r1, [sp, #28]
 801defe:	f8ad 2020 	strh.w	r2, [sp, #32]
 801df02:	f88d 3023 	strb.w	r3, [sp, #35]	@ 0x23
 801df06:	f88d 7024 	strb.w	r7, [sp, #36]	@ 0x24
 801df0a:	3580      	adds	r5, #128	@ 0x80
 801df0c:	ac03      	add	r4, sp, #12
 801df0e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801df10:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801df12:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 801df16:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 801df1a:	4630      	mov	r0, r6
 801df1c:	b00f      	add	sp, #60	@ 0x3c
 801df1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
					* EffectiveSpadRtnCount) >> 8))
 801df20:	8b28      	ldrh	r0, [r5, #24]
 801df22:	fb03 f000 	mul.w	r0, r3, r0
 801df26:	1207      	asrs	r7, r0, #8
				if ((SignalRate
 801df28:	ebb2 2f20 	cmp.w	r2, r0, asr #8
 801df2c:	d009      	beq.n	801df42 <VL53L0X_GetRangingMeasurementData+0x136>
					(tmpuint16 * SignalRate)
 801df2e:	fa1f fc8c 	uxth.w	ip, ip
 801df32:	fb02 fc0c 	mul.w	ip, r2, ip
						- ((XTalkCompensationRateMegaCps
 801df36:	1bd7      	subs	r7, r2, r7
						/ (SignalRate
 801df38:	fbbc fcf7 	udiv	ip, ip, r7
					XtalkRangeMilliMeter =
 801df3c:	fa1f f08c 	uxth.w	r0, ip
				tmpuint16 = XtalkRangeMilliMeter;
 801df40:	e7ae      	b.n	801dea0 <VL53L0X_GetRangingMeasurementData+0x94>
					if (RangeFractionalEnable)
 801df42:	b926      	cbnz	r6, 801df4e <VL53L0X_GetRangingMeasurementData+0x142>
				tmpuint16 = XtalkRangeMilliMeter;
 801df44:	f648 20e0 	movw	r0, #35552	@ 0x8ae0
 801df48:	4606      	mov	r6, r0
 801df4a:	2000      	movs	r0, #0
 801df4c:	e7ad      	b.n	801deaa <VL53L0X_GetRangingMeasurementData+0x9e>
 801df4e:	f242 20b8 	movw	r0, #8888	@ 0x22b8
 801df52:	e7a7      	b.n	801dea4 <VL53L0X_GetRangingMeasurementData+0x98>
 801df54:	10624dd3 	.word	0x10624dd3

0801df58 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 801df58:	b570      	push	{r4, r5, r6, lr}
 801df5a:	b082      	sub	sp, #8
 801df5c:	4606      	mov	r6, r0
 801df5e:	4614      	mov	r4, r2
 801df60:	461d      	mov	r5, r3

	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW,
 801df62:	f10d 0206 	add.w	r2, sp, #6
 801df66:	210e      	movs	r1, #14
 801df68:	f002 f8f4 	bl	8020154 <VL53L0X_RdWord>
				&Threshold16);
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 801df6c:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 801df70:	4a09      	ldr	r2, [pc, #36]	@ (801df98 <VL53L0X_GetInterruptThresholds+0x40>)
 801df72:	ea02 4241 	and.w	r2, r2, r1, lsl #17
 801df76:	6022      	str	r2, [r4, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 801df78:	b108      	cbz	r0, 801df7e <VL53L0X_GetInterruptThresholds+0x26>
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 801df7a:	b002      	add	sp, #8
 801df7c:	bd70      	pop	{r4, r5, r6, pc}
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 801df7e:	f10d 0206 	add.w	r2, sp, #6
 801df82:	210c      	movs	r1, #12
 801df84:	4630      	mov	r0, r6
 801df86:	f002 f8e5 	bl	8020154 <VL53L0X_RdWord>
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 801df8a:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 801df8e:	4b02      	ldr	r3, [pc, #8]	@ (801df98 <VL53L0X_GetInterruptThresholds+0x40>)
 801df90:	ea03 4342 	and.w	r3, r3, r2, lsl #17
		*pThresholdHigh =
 801df94:	602b      	str	r3, [r5, #0]
 801df96:	e7f0      	b.n	801df7a <VL53L0X_GetInterruptThresholds+0x22>
 801df98:	1ffe0000 	.word	0x1ffe0000

0801df9c <VL53L0X_CheckAndLoadInterruptSettings>:
{
 801df9c:	b530      	push	{r4, r5, lr}
 801df9e:	b083      	sub	sp, #12
 801dfa0:	4605      	mov	r5, r0
 801dfa2:	460c      	mov	r4, r1
	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 801dfa4:	f890 3106 	ldrb.w	r3, [r0, #262]	@ 0x106
	switch (InterruptConfig) {
 801dfa8:	2b02      	cmp	r3, #2
 801dfaa:	d031      	beq.n	801e010 <VL53L0X_CheckAndLoadInterruptSettings+0x74>
 801dfac:	2b03      	cmp	r3, #3
 801dfae:	d05b      	beq.n	801e068 <VL53L0X_CheckAndLoadInterruptSettings+0xcc>
 801dfb0:	2b01      	cmp	r3, #1
 801dfb2:	f040 8081 	bne.w	801e0b8 <VL53L0X_CheckAndLoadInterruptSettings+0x11c>
		Status = VL53L0X_GetInterruptThresholds(Dev,
 801dfb6:	466b      	mov	r3, sp
 801dfb8:	aa01      	add	r2, sp, #4
 801dfba:	2101      	movs	r1, #1
 801dfbc:	f7ff ffcc 	bl	801df58 <VL53L0X_GetInterruptThresholds>
		if ((ThresholdLow > 255*65536) &&
 801dfc0:	9b01      	ldr	r3, [sp, #4]
 801dfc2:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 801dfc6:	d978      	bls.n	801e0ba <VL53L0X_CheckAndLoadInterruptSettings+0x11e>
 801dfc8:	2800      	cmp	r0, #0
 801dfca:	d176      	bne.n	801e0ba <VL53L0X_CheckAndLoadInterruptSettings+0x11e>
			if (StartNotStopFlag != 0) {
 801dfcc:	b124      	cbz	r4, 801dfd8 <VL53L0X_CheckAndLoadInterruptSettings+0x3c>
				Status = VL53L0X_load_tuning_settings(Dev,
 801dfce:	493c      	ldr	r1, [pc, #240]	@ (801e0c0 <VL53L0X_CheckAndLoadInterruptSettings+0x124>)
 801dfd0:	4628      	mov	r0, r5
 801dfd2:	f001 fc24 	bl	801f81e <VL53L0X_load_tuning_settings>
 801dfd6:	e070      	b.n	801e0ba <VL53L0X_CheckAndLoadInterruptSettings+0x11e>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 801dfd8:	2204      	movs	r2, #4
 801dfda:	21ff      	movs	r1, #255	@ 0xff
 801dfdc:	4628      	mov	r0, r5
 801dfde:	f002 f855 	bl	802008c <VL53L0X_WrByte>
 801dfe2:	4604      	mov	r4, r0
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 801dfe4:	2200      	movs	r2, #0
 801dfe6:	2170      	movs	r1, #112	@ 0x70
 801dfe8:	4628      	mov	r0, r5
 801dfea:	f002 f84f 	bl	802008c <VL53L0X_WrByte>
 801dfee:	4304      	orrs	r4, r0
 801dff0:	b264      	sxtb	r4, r4
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801dff2:	2200      	movs	r2, #0
 801dff4:	21ff      	movs	r1, #255	@ 0xff
 801dff6:	4628      	mov	r0, r5
 801dff8:	f002 f848 	bl	802008c <VL53L0X_WrByte>
 801dffc:	4304      	orrs	r4, r0
 801dffe:	b264      	sxtb	r4, r4
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 801e000:	2200      	movs	r2, #0
 801e002:	2180      	movs	r1, #128	@ 0x80
 801e004:	4628      	mov	r0, r5
 801e006:	f002 f841 	bl	802008c <VL53L0X_WrByte>
 801e00a:	4320      	orrs	r0, r4
 801e00c:	b240      	sxtb	r0, r0
 801e00e:	e054      	b.n	801e0ba <VL53L0X_CheckAndLoadInterruptSettings+0x11e>
		Status = VL53L0X_GetInterruptThresholds(Dev,
 801e010:	466b      	mov	r3, sp
 801e012:	aa01      	add	r2, sp, #4
 801e014:	2101      	movs	r1, #1
 801e016:	f7ff ff9f 	bl	801df58 <VL53L0X_GetInterruptThresholds>
		if ((ThresholdHigh > 0) &&
 801e01a:	9b00      	ldr	r3, [sp, #0]
 801e01c:	2b00      	cmp	r3, #0
 801e01e:	d04c      	beq.n	801e0ba <VL53L0X_CheckAndLoadInterruptSettings+0x11e>
 801e020:	2800      	cmp	r0, #0
 801e022:	d14a      	bne.n	801e0ba <VL53L0X_CheckAndLoadInterruptSettings+0x11e>
			if (StartNotStopFlag != 0) {
 801e024:	b124      	cbz	r4, 801e030 <VL53L0X_CheckAndLoadInterruptSettings+0x94>
				Status = VL53L0X_load_tuning_settings(Dev,
 801e026:	4926      	ldr	r1, [pc, #152]	@ (801e0c0 <VL53L0X_CheckAndLoadInterruptSettings+0x124>)
 801e028:	4628      	mov	r0, r5
 801e02a:	f001 fbf8 	bl	801f81e <VL53L0X_load_tuning_settings>
 801e02e:	e044      	b.n	801e0ba <VL53L0X_CheckAndLoadInterruptSettings+0x11e>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 801e030:	2204      	movs	r2, #4
 801e032:	21ff      	movs	r1, #255	@ 0xff
 801e034:	4628      	mov	r0, r5
 801e036:	f002 f829 	bl	802008c <VL53L0X_WrByte>
 801e03a:	4604      	mov	r4, r0
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 801e03c:	2200      	movs	r2, #0
 801e03e:	2170      	movs	r1, #112	@ 0x70
 801e040:	4628      	mov	r0, r5
 801e042:	f002 f823 	bl	802008c <VL53L0X_WrByte>
 801e046:	4304      	orrs	r4, r0
 801e048:	b264      	sxtb	r4, r4
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801e04a:	2200      	movs	r2, #0
 801e04c:	21ff      	movs	r1, #255	@ 0xff
 801e04e:	4628      	mov	r0, r5
 801e050:	f002 f81c 	bl	802008c <VL53L0X_WrByte>
 801e054:	4304      	orrs	r4, r0
 801e056:	b264      	sxtb	r4, r4
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 801e058:	2200      	movs	r2, #0
 801e05a:	2180      	movs	r1, #128	@ 0x80
 801e05c:	4628      	mov	r0, r5
 801e05e:	f002 f815 	bl	802008c <VL53L0X_WrByte>
 801e062:	4320      	orrs	r0, r4
 801e064:	b240      	sxtb	r0, r0
 801e066:	e028      	b.n	801e0ba <VL53L0X_CheckAndLoadInterruptSettings+0x11e>
		Status = VL53L0X_GetInterruptThresholds(Dev,
 801e068:	466b      	mov	r3, sp
 801e06a:	aa01      	add	r2, sp, #4
 801e06c:	2101      	movs	r1, #1
 801e06e:	f7ff ff73 	bl	801df58 <VL53L0X_GetInterruptThresholds>
		if (Status == VL53L0X_ERROR_NONE) {
 801e072:	bb10      	cbnz	r0, 801e0ba <VL53L0X_CheckAndLoadInterruptSettings+0x11e>
			if (StartNotStopFlag != 0) {
 801e074:	b124      	cbz	r4, 801e080 <VL53L0X_CheckAndLoadInterruptSettings+0xe4>
				Status = VL53L0X_load_tuning_settings(Dev,
 801e076:	4912      	ldr	r1, [pc, #72]	@ (801e0c0 <VL53L0X_CheckAndLoadInterruptSettings+0x124>)
 801e078:	4628      	mov	r0, r5
 801e07a:	f001 fbd0 	bl	801f81e <VL53L0X_load_tuning_settings>
 801e07e:	e01c      	b.n	801e0ba <VL53L0X_CheckAndLoadInterruptSettings+0x11e>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 801e080:	2204      	movs	r2, #4
 801e082:	21ff      	movs	r1, #255	@ 0xff
 801e084:	4628      	mov	r0, r5
 801e086:	f002 f801 	bl	802008c <VL53L0X_WrByte>
 801e08a:	4604      	mov	r4, r0
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 801e08c:	2200      	movs	r2, #0
 801e08e:	2170      	movs	r1, #112	@ 0x70
 801e090:	4628      	mov	r0, r5
 801e092:	f001 fffb 	bl	802008c <VL53L0X_WrByte>
 801e096:	4304      	orrs	r4, r0
 801e098:	b264      	sxtb	r4, r4
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801e09a:	2200      	movs	r2, #0
 801e09c:	21ff      	movs	r1, #255	@ 0xff
 801e09e:	4628      	mov	r0, r5
 801e0a0:	f001 fff4 	bl	802008c <VL53L0X_WrByte>
 801e0a4:	4304      	orrs	r4, r0
 801e0a6:	b264      	sxtb	r4, r4
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 801e0a8:	2200      	movs	r2, #0
 801e0aa:	2180      	movs	r1, #128	@ 0x80
 801e0ac:	4628      	mov	r0, r5
 801e0ae:	f001 ffed 	bl	802008c <VL53L0X_WrByte>
 801e0b2:	4320      	orrs	r0, r4
 801e0b4:	b240      	sxtb	r0, r0
 801e0b6:	e000      	b.n	801e0ba <VL53L0X_CheckAndLoadInterruptSettings+0x11e>
	switch (InterruptConfig) {
 801e0b8:	2000      	movs	r0, #0
}
 801e0ba:	b003      	add	sp, #12
 801e0bc:	bd30      	pop	{r4, r5, pc}
 801e0be:	bf00      	nop
 801e0c0:	240001f0 	.word	0x240001f0

0801e0c4 <VL53L0X_StartMeasurement>:
{
 801e0c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e0c8:	b082      	sub	sp, #8
 801e0ca:	4604      	mov	r4, r0
	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 801e0cc:	7a05      	ldrb	r5, [r0, #8]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 801e0ce:	2201      	movs	r2, #1
 801e0d0:	2180      	movs	r1, #128	@ 0x80
 801e0d2:	f001 ffdb 	bl	802008c <VL53L0X_WrByte>
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 801e0d6:	2201      	movs	r2, #1
 801e0d8:	21ff      	movs	r1, #255	@ 0xff
 801e0da:	4620      	mov	r0, r4
 801e0dc:	f001 ffd6 	bl	802008c <VL53L0X_WrByte>
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 801e0e0:	2200      	movs	r2, #0
 801e0e2:	4611      	mov	r1, r2
 801e0e4:	4620      	mov	r0, r4
 801e0e6:	f001 ffd1 	bl	802008c <VL53L0X_WrByte>
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 801e0ea:	f894 2166 	ldrb.w	r2, [r4, #358]	@ 0x166
 801e0ee:	2191      	movs	r1, #145	@ 0x91
 801e0f0:	4620      	mov	r0, r4
 801e0f2:	f001 ffcb 	bl	802008c <VL53L0X_WrByte>
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 801e0f6:	2201      	movs	r2, #1
 801e0f8:	2100      	movs	r1, #0
 801e0fa:	4620      	mov	r0, r4
 801e0fc:	f001 ffc6 	bl	802008c <VL53L0X_WrByte>
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801e100:	2200      	movs	r2, #0
 801e102:	21ff      	movs	r1, #255	@ 0xff
 801e104:	4620      	mov	r0, r4
 801e106:	f001 ffc1 	bl	802008c <VL53L0X_WrByte>
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 801e10a:	2200      	movs	r2, #0
 801e10c:	2180      	movs	r1, #128	@ 0x80
 801e10e:	4620      	mov	r0, r4
 801e110:	f001 ffbc 	bl	802008c <VL53L0X_WrByte>
	switch (DeviceMode) {
 801e114:	2d01      	cmp	r5, #1
 801e116:	d031      	beq.n	801e17c <VL53L0X_StartMeasurement+0xb8>
 801e118:	2d03      	cmp	r5, #3
 801e11a:	d040      	beq.n	801e19e <VL53L0X_StartMeasurement+0xda>
 801e11c:	2d00      	cmp	r5, #0
 801e11e:	d14f      	bne.n	801e1c0 <VL53L0X_StartMeasurement+0xfc>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 801e120:	2201      	movs	r2, #1
 801e122:	2100      	movs	r1, #0
 801e124:	4620      	mov	r0, r4
 801e126:	f001 ffb1 	bl	802008c <VL53L0X_WrByte>
		Byte = StartStopByte;
 801e12a:	2301      	movs	r3, #1
 801e12c:	f88d 3007 	strb.w	r3, [sp, #7]
		if (Status == VL53L0X_ERROR_NONE) {
 801e130:	4606      	mov	r6, r0
 801e132:	2800      	cmp	r0, #0
 801e134:	d146      	bne.n	801e1c4 <VL53L0X_StartMeasurement+0x100>
					Status = VL53L0X_RdByte(Dev,
 801e136:	462f      	mov	r7, r5
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 801e138:	f240 78cf 	movw	r8, #1999	@ 0x7cf
 801e13c:	e00e      	b.n	801e15c <VL53L0X_StartMeasurement+0x98>
					Status = VL53L0X_RdByte(Dev,
 801e13e:	f10d 0207 	add.w	r2, sp, #7
 801e142:	4639      	mov	r1, r7
 801e144:	4620      	mov	r0, r4
 801e146:	f001 ffe1 	bl	802010c <VL53L0X_RdByte>
				LoopNb = LoopNb + 1;
 801e14a:	3501      	adds	r5, #1
			} while (((Byte & StartStopByte) == StartStopByte)
 801e14c:	f89d 3007 	ldrb.w	r3, [sp, #7]
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 801e150:	f013 0f01 	tst.w	r3, #1
 801e154:	d00b      	beq.n	801e16e <VL53L0X_StartMeasurement+0xaa>
 801e156:	b950      	cbnz	r0, 801e16e <VL53L0X_StartMeasurement+0xaa>
 801e158:	4545      	cmp	r5, r8
 801e15a:	d808      	bhi.n	801e16e <VL53L0X_StartMeasurement+0xaa>
				if (LoopNb > 0)
 801e15c:	2d00      	cmp	r5, #0
 801e15e:	d1ee      	bne.n	801e13e <VL53L0X_StartMeasurement+0x7a>
				LoopNb = LoopNb + 1;
 801e160:	3501      	adds	r5, #1
			} while (((Byte & StartStopByte) == StartStopByte)
 801e162:	f89d 3007 	ldrb.w	r3, [sp, #7]
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 801e166:	f013 0f01 	tst.w	r3, #1
 801e16a:	d1f7      	bne.n	801e15c <VL53L0X_StartMeasurement+0x98>
 801e16c:	4630      	mov	r0, r6
			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 801e16e:	f5b5 6ffa 	cmp.w	r5, #2000	@ 0x7d0
 801e172:	bf34      	ite	cc
 801e174:	4606      	movcc	r6, r0
 801e176:	f06f 0606 	mvncs.w	r6, #6
 801e17a:	e023      	b.n	801e1c4 <VL53L0X_StartMeasurement+0x100>
		if (Status == VL53L0X_ERROR_NONE)
 801e17c:	b150      	cbz	r0, 801e194 <VL53L0X_StartMeasurement+0xd0>
		Status = VL53L0X_WrByte(Dev,
 801e17e:	2202      	movs	r2, #2
 801e180:	2100      	movs	r1, #0
 801e182:	4620      	mov	r0, r4
 801e184:	f001 ff82 	bl	802008c <VL53L0X_WrByte>
		if (Status == VL53L0X_ERROR_NONE) {
 801e188:	4606      	mov	r6, r0
 801e18a:	b9d8      	cbnz	r0, 801e1c4 <VL53L0X_StartMeasurement+0x100>
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 801e18c:	2304      	movs	r3, #4
 801e18e:	f884 315e 	strb.w	r3, [r4, #350]	@ 0x15e
 801e192:	e017      	b.n	801e1c4 <VL53L0X_StartMeasurement+0x100>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 801e194:	2101      	movs	r1, #1
 801e196:	4620      	mov	r0, r4
 801e198:	f7ff ff00 	bl	801df9c <VL53L0X_CheckAndLoadInterruptSettings>
 801e19c:	e7ef      	b.n	801e17e <VL53L0X_StartMeasurement+0xba>
		if (Status == VL53L0X_ERROR_NONE)
 801e19e:	b150      	cbz	r0, 801e1b6 <VL53L0X_StartMeasurement+0xf2>
		Status = VL53L0X_WrByte(Dev,
 801e1a0:	2204      	movs	r2, #4
 801e1a2:	2100      	movs	r1, #0
 801e1a4:	4620      	mov	r0, r4
 801e1a6:	f001 ff71 	bl	802008c <VL53L0X_WrByte>
		if (Status == VL53L0X_ERROR_NONE) {
 801e1aa:	4606      	mov	r6, r0
 801e1ac:	b950      	cbnz	r0, 801e1c4 <VL53L0X_StartMeasurement+0x100>
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 801e1ae:	2304      	movs	r3, #4
 801e1b0:	f884 315e 	strb.w	r3, [r4, #350]	@ 0x15e
 801e1b4:	e006      	b.n	801e1c4 <VL53L0X_StartMeasurement+0x100>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 801e1b6:	2101      	movs	r1, #1
 801e1b8:	4620      	mov	r0, r4
 801e1ba:	f7ff feef 	bl	801df9c <VL53L0X_CheckAndLoadInterruptSettings>
 801e1be:	e7ef      	b.n	801e1a0 <VL53L0X_StartMeasurement+0xdc>
	switch (DeviceMode) {
 801e1c0:	f06f 0607 	mvn.w	r6, #7
}
 801e1c4:	4630      	mov	r0, r6
 801e1c6:	b002      	add	sp, #8
 801e1c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801e1cc <VL53L0X_PerformSingleMeasurement>:
{
 801e1cc:	b538      	push	{r3, r4, r5, lr}
 801e1ce:	4604      	mov	r4, r0
	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 801e1d0:	7a05      	ldrb	r5, [r0, #8]
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 801e1d2:	b115      	cbz	r5, 801e1da <VL53L0X_PerformSingleMeasurement+0xe>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 801e1d4:	f000 fdb4 	bl	801ed40 <VL53L0X_measurement_poll_for_completion>
}
 801e1d8:	bd38      	pop	{r3, r4, r5, pc}
		Status = VL53L0X_StartMeasurement(Dev);
 801e1da:	f7ff ff73 	bl	801e0c4 <VL53L0X_StartMeasurement>
	if (Status == VL53L0X_ERROR_NONE)
 801e1de:	2800      	cmp	r0, #0
 801e1e0:	d1fa      	bne.n	801e1d8 <VL53L0X_PerformSingleMeasurement+0xc>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 801e1e2:	4620      	mov	r0, r4
 801e1e4:	f000 fdac 	bl	801ed40 <VL53L0X_measurement_poll_for_completion>
 801e1e8:	4603      	mov	r3, r0
	if (Status == VL53L0X_ERROR_NONE
 801e1ea:	4305      	orrs	r5, r0
 801e1ec:	b268      	sxtb	r0, r5
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 801e1ee:	b918      	cbnz	r0, 801e1f8 <VL53L0X_PerformSingleMeasurement+0x2c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 801e1f0:	2303      	movs	r3, #3
 801e1f2:	f884 315e 	strb.w	r3, [r4, #350]	@ 0x15e
 801e1f6:	e7ef      	b.n	801e1d8 <VL53L0X_PerformSingleMeasurement+0xc>
 801e1f8:	4618      	mov	r0, r3
 801e1fa:	e7ed      	b.n	801e1d8 <VL53L0X_PerformSingleMeasurement+0xc>

0801e1fc <VL53L0X_ClearInterruptMask>:
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev,
					 uint32_t InterruptMask)
{
 801e1fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801e200:	b083      	sub	sp, #12
 801e202:	4606      	mov	r6, r0
	uint8_t Byte;

	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 801e204:	2500      	movs	r5, #0
	do {
		Status = VL53L0X_WrByte(Dev,
 801e206:	f04f 0901 	mov.w	r9, #1
 801e20a:	270b      	movs	r7, #11
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 801e20c:	46a8      	mov	r8, r5
		Status = VL53L0X_WrByte(Dev,
 801e20e:	464a      	mov	r2, r9
 801e210:	4639      	mov	r1, r7
 801e212:	4630      	mov	r0, r6
 801e214:	f001 ff3a 	bl	802008c <VL53L0X_WrByte>
 801e218:	4604      	mov	r4, r0
		Status |= VL53L0X_WrByte(Dev,
 801e21a:	4642      	mov	r2, r8
 801e21c:	4639      	mov	r1, r7
 801e21e:	4630      	mov	r0, r6
 801e220:	f001 ff34 	bl	802008c <VL53L0X_WrByte>
 801e224:	4304      	orrs	r4, r0
 801e226:	b264      	sxtb	r4, r4
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 801e228:	f10d 0207 	add.w	r2, sp, #7
 801e22c:	2113      	movs	r1, #19
 801e22e:	4630      	mov	r0, r6
 801e230:	f001 ff6c 	bl	802010c <VL53L0X_RdByte>
 801e234:	ea44 0300 	orr.w	r3, r4, r0
 801e238:	b25b      	sxtb	r3, r3
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 801e23a:	3501      	adds	r5, #1
 801e23c:	b2ed      	uxtb	r5, r5
	} while (((Byte & 0x07) != 0x00)
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 801e23e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 801e242:	f012 0f07 	tst.w	r2, #7
 801e246:	d003      	beq.n	801e250 <VL53L0X_ClearInterruptMask+0x54>
 801e248:	2d02      	cmp	r5, #2
 801e24a:	d801      	bhi.n	801e250 <VL53L0X_ClearInterruptMask+0x54>
 801e24c:	2b00      	cmp	r3, #0
 801e24e:	d0de      	beq.n	801e20e <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 801e250:	2d03      	cmp	r5, #3

	LOG_FUNCTION_END(Status);
	return Status;
}
 801e252:	bf34      	ite	cc
 801e254:	4618      	movcc	r0, r3
 801e256:	f06f 000b 	mvncs.w	r0, #11
 801e25a:	b003      	add	sp, #12
 801e25c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0801e260 <VL53L0X_PerformSingleRangingMeasurement>:
{
 801e260:	b538      	push	{r3, r4, r5, lr}
 801e262:	4604      	mov	r4, r0
 801e264:	460d      	mov	r5, r1
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 801e266:	2100      	movs	r1, #0
 801e268:	f7ff fa78 	bl	801d75c <VL53L0X_SetDeviceMode>
	if (Status == VL53L0X_ERROR_NONE)
 801e26c:	4603      	mov	r3, r0
 801e26e:	b108      	cbz	r0, 801e274 <VL53L0X_PerformSingleRangingMeasurement+0x14>
}
 801e270:	4618      	mov	r0, r3
 801e272:	bd38      	pop	{r3, r4, r5, pc}
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 801e274:	4620      	mov	r0, r4
 801e276:	f7ff ffa9 	bl	801e1cc <VL53L0X_PerformSingleMeasurement>
	if (Status == VL53L0X_ERROR_NONE)
 801e27a:	4603      	mov	r3, r0
 801e27c:	2800      	cmp	r0, #0
 801e27e:	d1f7      	bne.n	801e270 <VL53L0X_PerformSingleRangingMeasurement+0x10>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 801e280:	4629      	mov	r1, r5
 801e282:	4620      	mov	r0, r4
 801e284:	f7ff fdc2 	bl	801de0c <VL53L0X_GetRangingMeasurementData>
	if (Status == VL53L0X_ERROR_NONE)
 801e288:	4603      	mov	r3, r0
 801e28a:	2800      	cmp	r0, #0
 801e28c:	d1f0      	bne.n	801e270 <VL53L0X_PerformSingleRangingMeasurement+0x10>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 801e28e:	2100      	movs	r1, #0
 801e290:	4620      	mov	r0, r4
 801e292:	f7ff ffb3 	bl	801e1fc <VL53L0X_ClearInterruptMask>
 801e296:	4603      	mov	r3, r0
 801e298:	e7ea      	b.n	801e270 <VL53L0X_PerformSingleRangingMeasurement+0x10>

0801e29a <VL53L0X_SetGpioConfig>:
{
 801e29a:	b570      	push	{r4, r5, r6, lr}
 801e29c:	f89d 6010 	ldrb.w	r6, [sp, #16]
	if (Pin != 0) {
 801e2a0:	2900      	cmp	r1, #0
 801e2a2:	f040 8099 	bne.w	801e3d8 <VL53L0X_SetGpioConfig+0x13e>
 801e2a6:	4605      	mov	r5, r0
 801e2a8:	461c      	mov	r4, r3
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 801e2aa:	2a14      	cmp	r2, #20
 801e2ac:	d009      	beq.n	801e2c2 <VL53L0X_SetGpioConfig+0x28>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 801e2ae:	2a15      	cmp	r2, #21
 801e2b0:	d00f      	beq.n	801e2d2 <VL53L0X_SetGpioConfig+0x38>
			switch (Functionality) {
 801e2b2:	2c04      	cmp	r4, #4
 801e2b4:	f200 808d 	bhi.w	801e3d2 <VL53L0X_SetGpioConfig+0x138>
 801e2b8:	e8df f004 	tbb	[pc, r4]
 801e2bc:	73737373 	.word	0x73737373
 801e2c0:	73          	.byte	0x73
 801e2c1:	00          	.byte	0x00
			data = 0x10;
 801e2c2:	2e00      	cmp	r6, #0
		Status = VL53L0X_WrByte(Dev,
 801e2c4:	bf14      	ite	ne
 801e2c6:	2201      	movne	r2, #1
 801e2c8:	2210      	moveq	r2, #16
 801e2ca:	2184      	movs	r1, #132	@ 0x84
 801e2cc:	f001 fede 	bl	802008c <VL53L0X_WrByte>
}
 801e2d0:	bd70      	pop	{r4, r5, r6, pc}
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 801e2d2:	2201      	movs	r2, #1
 801e2d4:	21ff      	movs	r1, #255	@ 0xff
 801e2d6:	f001 fed9 	bl	802008c <VL53L0X_WrByte>
 801e2da:	4604      	mov	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 801e2dc:	2200      	movs	r2, #0
 801e2de:	4611      	mov	r1, r2
 801e2e0:	4628      	mov	r0, r5
 801e2e2:	f001 fed3 	bl	802008c <VL53L0X_WrByte>
 801e2e6:	4304      	orrs	r4, r0
 801e2e8:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 801e2ea:	2200      	movs	r2, #0
 801e2ec:	21ff      	movs	r1, #255	@ 0xff
 801e2ee:	4628      	mov	r0, r5
 801e2f0:	f001 fecc 	bl	802008c <VL53L0X_WrByte>
 801e2f4:	4304      	orrs	r4, r0
 801e2f6:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 801e2f8:	2201      	movs	r2, #1
 801e2fa:	2180      	movs	r1, #128	@ 0x80
 801e2fc:	4628      	mov	r0, r5
 801e2fe:	f001 fec5 	bl	802008c <VL53L0X_WrByte>
 801e302:	4304      	orrs	r4, r0
 801e304:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 801e306:	2202      	movs	r2, #2
 801e308:	2185      	movs	r1, #133	@ 0x85
 801e30a:	4628      	mov	r0, r5
 801e30c:	f001 febe 	bl	802008c <VL53L0X_WrByte>
 801e310:	4304      	orrs	r4, r0
 801e312:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 801e314:	2204      	movs	r2, #4
 801e316:	21ff      	movs	r1, #255	@ 0xff
 801e318:	4628      	mov	r0, r5
 801e31a:	f001 feb7 	bl	802008c <VL53L0X_WrByte>
 801e31e:	4304      	orrs	r4, r0
 801e320:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 801e322:	2200      	movs	r2, #0
 801e324:	21cd      	movs	r1, #205	@ 0xcd
 801e326:	4628      	mov	r0, r5
 801e328:	f001 feb0 	bl	802008c <VL53L0X_WrByte>
 801e32c:	4304      	orrs	r4, r0
 801e32e:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 801e330:	2211      	movs	r2, #17
 801e332:	21cc      	movs	r1, #204	@ 0xcc
 801e334:	4628      	mov	r0, r5
 801e336:	f001 fea9 	bl	802008c <VL53L0X_WrByte>
 801e33a:	4304      	orrs	r4, r0
 801e33c:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 801e33e:	2207      	movs	r2, #7
 801e340:	21ff      	movs	r1, #255	@ 0xff
 801e342:	4628      	mov	r0, r5
 801e344:	f001 fea2 	bl	802008c <VL53L0X_WrByte>
 801e348:	4304      	orrs	r4, r0
 801e34a:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 801e34c:	2200      	movs	r2, #0
 801e34e:	21be      	movs	r1, #190	@ 0xbe
 801e350:	4628      	mov	r0, r5
 801e352:	f001 fe9b 	bl	802008c <VL53L0X_WrByte>
 801e356:	4304      	orrs	r4, r0
 801e358:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 801e35a:	2206      	movs	r2, #6
 801e35c:	21ff      	movs	r1, #255	@ 0xff
 801e35e:	4628      	mov	r0, r5
 801e360:	f001 fe94 	bl	802008c <VL53L0X_WrByte>
 801e364:	4304      	orrs	r4, r0
 801e366:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 801e368:	2209      	movs	r2, #9
 801e36a:	21cc      	movs	r1, #204	@ 0xcc
 801e36c:	4628      	mov	r0, r5
 801e36e:	f001 fe8d 	bl	802008c <VL53L0X_WrByte>
 801e372:	4304      	orrs	r4, r0
 801e374:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 801e376:	2200      	movs	r2, #0
 801e378:	21ff      	movs	r1, #255	@ 0xff
 801e37a:	4628      	mov	r0, r5
 801e37c:	f001 fe86 	bl	802008c <VL53L0X_WrByte>
 801e380:	4304      	orrs	r4, r0
 801e382:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 801e384:	2201      	movs	r2, #1
 801e386:	21ff      	movs	r1, #255	@ 0xff
 801e388:	4628      	mov	r0, r5
 801e38a:	f001 fe7f 	bl	802008c <VL53L0X_WrByte>
 801e38e:	4304      	orrs	r4, r0
 801e390:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 801e392:	2200      	movs	r2, #0
 801e394:	4611      	mov	r1, r2
 801e396:	4628      	mov	r0, r5
 801e398:	f001 fe78 	bl	802008c <VL53L0X_WrByte>
 801e39c:	4320      	orrs	r0, r4
 801e39e:	b240      	sxtb	r0, r0
 801e3a0:	e796      	b.n	801e2d0 <VL53L0X_SetGpioConfig+0x36>
			Status = VL53L0X_WrByte(Dev,
 801e3a2:	4622      	mov	r2, r4
 801e3a4:	210a      	movs	r1, #10
 801e3a6:	f001 fe71 	bl	802008c <VL53L0X_WrByte>
		if (Status == VL53L0X_ERROR_NONE) {
 801e3aa:	2800      	cmp	r0, #0
 801e3ac:	d190      	bne.n	801e2d0 <VL53L0X_SetGpioConfig+0x36>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 801e3ae:	1e33      	subs	r3, r6, #0
 801e3b0:	bf18      	it	ne
 801e3b2:	2301      	movne	r3, #1
			Status = VL53L0X_UpdateByte(Dev,
 801e3b4:	011b      	lsls	r3, r3, #4
 801e3b6:	22ef      	movs	r2, #239	@ 0xef
 801e3b8:	2184      	movs	r1, #132	@ 0x84
 801e3ba:	4628      	mov	r0, r5
 801e3bc:	f001 feb0 	bl	8020120 <VL53L0X_UpdateByte>
		if (Status == VL53L0X_ERROR_NONE)
 801e3c0:	2800      	cmp	r0, #0
 801e3c2:	d185      	bne.n	801e2d0 <VL53L0X_SetGpioConfig+0x36>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801e3c4:	f885 4106 	strb.w	r4, [r5, #262]	@ 0x106
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 801e3c8:	2100      	movs	r1, #0
 801e3ca:	4628      	mov	r0, r5
 801e3cc:	f7ff ff16 	bl	801e1fc <VL53L0X_ClearInterruptMask>
 801e3d0:	e77e      	b.n	801e2d0 <VL53L0X_SetGpioConfig+0x36>
			switch (Functionality) {
 801e3d2:	f06f 000a 	mvn.w	r0, #10
 801e3d6:	e7e8      	b.n	801e3aa <VL53L0X_SetGpioConfig+0x110>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 801e3d8:	f06f 0009 	mvn.w	r0, #9
 801e3dc:	e778      	b.n	801e2d0 <VL53L0X_SetGpioConfig+0x36>
	...

0801e3e0 <VL53L0X_StaticInit>:
{
 801e3e0:	b530      	push	{r4, r5, lr}
 801e3e2:	b0a5      	sub	sp, #148	@ 0x94
 801e3e4:	4604      	mov	r4, r0
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 801e3e6:	2278      	movs	r2, #120	@ 0x78
 801e3e8:	2100      	movs	r1, #0
 801e3ea:	a806      	add	r0, sp, #24
 801e3ec:	f002 ff34 	bl	8021258 <memset>
	uint16_t tempword = 0;
 801e3f0:	2300      	movs	r3, #0
 801e3f2:	f8ad 3016 	strh.w	r3, [sp, #22]
	uint8_t tempbyte = 0;
 801e3f6:	f88d 3015 	strb.w	r3, [sp, #21]
	uint8_t isApertureSpads = 0;
 801e3fa:	f88d 3014 	strb.w	r3, [sp, #20]
	uint32_t refSpadCount = 0;
 801e3fe:	9304      	str	r3, [sp, #16]
	Status = VL53L0X_get_info_from_device(Dev, 1);
 801e400:	2101      	movs	r1, #1
 801e402:	4620      	mov	r0, r4
 801e404:	f000 fcfd 	bl	801ee02 <VL53L0X_get_info_from_device>
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 801e408:	f894 113f 	ldrb.w	r1, [r4, #319]	@ 0x13f
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 801e40c:	f894 2140 	ldrb.w	r2, [r4, #320]	@ 0x140
	if ((ApertureSpads > 1) ||
 801e410:	2a01      	cmp	r2, #1
 801e412:	d802      	bhi.n	801e41a <VL53L0X_StaticInit+0x3a>
 801e414:	d11a      	bne.n	801e44c <VL53L0X_StaticInit+0x6c>
 801e416:	2920      	cmp	r1, #32
 801e418:	d918      	bls.n	801e44c <VL53L0X_StaticInit+0x6c>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 801e41a:	aa05      	add	r2, sp, #20
 801e41c:	a904      	add	r1, sp, #16
 801e41e:	4620      	mov	r0, r4
 801e420:	f000 fb49 	bl	801eab6 <VL53L0X_perform_ref_spad_management>
	if (Status == VL53L0X_ERROR_NONE) {
 801e424:	b980      	cbnz	r0, 801e448 <VL53L0X_StaticInit+0x68>
		if (UseInternalTuningSettings == 0)
 801e426:	f894 317c 	ldrb.w	r3, [r4, #380]	@ 0x17c
 801e42a:	b9b3      	cbnz	r3, 801e45a <VL53L0X_StaticInit+0x7a>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 801e42c:	f8d4 1178 	ldr.w	r1, [r4, #376]	@ 0x178
		Status = VL53L0X_load_tuning_settings(Dev,
 801e430:	4620      	mov	r0, r4
 801e432:	f001 f9f4 	bl	801f81e <VL53L0X_load_tuning_settings>
	if (Status == VL53L0X_ERROR_NONE) {
 801e436:	b938      	cbnz	r0, 801e448 <VL53L0X_StaticInit+0x68>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 801e438:	2100      	movs	r1, #0
 801e43a:	9100      	str	r1, [sp, #0]
 801e43c:	2304      	movs	r3, #4
 801e43e:	460a      	mov	r2, r1
 801e440:	4620      	mov	r0, r4
 801e442:	f7ff ff2a 	bl	801e29a <VL53L0X_SetGpioConfig>
	if (Status == VL53L0X_ERROR_NONE) {
 801e446:	b150      	cbz	r0, 801e45e <VL53L0X_StaticInit+0x7e>
}
 801e448:	b025      	add	sp, #148	@ 0x94
 801e44a:	bd30      	pop	{r4, r5, pc}
		((ApertureSpads == 1) && (count > 32)) ||
 801e44c:	b90a      	cbnz	r2, 801e452 <VL53L0X_StaticInit+0x72>
 801e44e:	290c      	cmp	r1, #12
 801e450:	d8e3      	bhi.n	801e41a <VL53L0X_StaticInit+0x3a>
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 801e452:	4620      	mov	r0, r4
 801e454:	f000 f9ab 	bl	801e7ae <VL53L0X_set_reference_spads>
 801e458:	e7e4      	b.n	801e424 <VL53L0X_StaticInit+0x44>
			pTuningSettingBuffer = DefaultTuningSettings;
 801e45a:	4940      	ldr	r1, [pc, #256]	@ (801e55c <VL53L0X_StaticInit+0x17c>)
 801e45c:	e7e8      	b.n	801e430 <VL53L0X_StaticInit+0x50>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 801e45e:	2201      	movs	r2, #1
 801e460:	21ff      	movs	r1, #255	@ 0xff
 801e462:	4620      	mov	r0, r4
 801e464:	f001 fe12 	bl	802008c <VL53L0X_WrByte>
 801e468:	4605      	mov	r5, r0
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 801e46a:	f10d 0216 	add.w	r2, sp, #22
 801e46e:	2184      	movs	r1, #132	@ 0x84
 801e470:	4620      	mov	r0, r4
 801e472:	f001 fe6f 	bl	8020154 <VL53L0X_RdWord>
 801e476:	4305      	orrs	r5, r0
 801e478:	b26d      	sxtb	r5, r5
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801e47a:	2200      	movs	r2, #0
 801e47c:	21ff      	movs	r1, #255	@ 0xff
 801e47e:	4620      	mov	r0, r4
 801e480:	f001 fe04 	bl	802008c <VL53L0X_WrByte>
 801e484:	4328      	orrs	r0, r5
 801e486:	b240      	sxtb	r0, r0
	if (Status == VL53L0X_ERROR_NONE) {
 801e488:	2800      	cmp	r0, #0
 801e48a:	d1dd      	bne.n	801e448 <VL53L0X_StaticInit+0x68>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 801e48c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 801e490:	011b      	lsls	r3, r3, #4
 801e492:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 801e496:	a906      	add	r1, sp, #24
 801e498:	4620      	mov	r0, r4
 801e49a:	f7ff fb66 	bl	801db6a <VL53L0X_GetDeviceParameters>
	if (Status == VL53L0X_ERROR_NONE) {
 801e49e:	2800      	cmp	r0, #0
 801e4a0:	d1d2      	bne.n	801e448 <VL53L0X_StaticInit+0x68>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 801e4a2:	f10d 0115 	add.w	r1, sp, #21
 801e4a6:	4620      	mov	r0, r4
 801e4a8:	f7ff f96a 	bl	801d780 <VL53L0X_GetFractionEnable>
		if (Status == VL53L0X_ERROR_NONE)
 801e4ac:	2800      	cmp	r0, #0
 801e4ae:	d1cb      	bne.n	801e448 <VL53L0X_StaticInit+0x68>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 801e4b0:	f89d 3015 	ldrb.w	r3, [sp, #21]
 801e4b4:	f884 315d 	strb.w	r3, [r4, #349]	@ 0x15d
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 801e4b8:	2278      	movs	r2, #120	@ 0x78
 801e4ba:	a906      	add	r1, sp, #24
 801e4bc:	f104 0008 	add.w	r0, r4, #8
 801e4c0:	f002 ff61 	bl	8021386 <memcpy>
		Status = VL53L0X_RdByte(Dev,
 801e4c4:	f10d 0215 	add.w	r2, sp, #21
 801e4c8:	2101      	movs	r1, #1
 801e4ca:	4620      	mov	r0, r4
 801e4cc:	f001 fe1e 	bl	802010c <VL53L0X_RdByte>
		if (Status == VL53L0X_ERROR_NONE)
 801e4d0:	2800      	cmp	r0, #0
 801e4d2:	d1b9      	bne.n	801e448 <VL53L0X_StaticInit+0x68>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 801e4d4:	f89d 3015 	ldrb.w	r3, [sp, #21]
 801e4d8:	f884 315c 	strb.w	r3, [r4, #348]	@ 0x15c
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 801e4dc:	2200      	movs	r2, #0
 801e4de:	4611      	mov	r1, r2
 801e4e0:	4620      	mov	r0, r4
 801e4e2:	f7ff f961 	bl	801d7a8 <VL53L0X_SetSequenceStepEnable>
	if (Status == VL53L0X_ERROR_NONE)
 801e4e6:	2800      	cmp	r0, #0
 801e4e8:	d1ae      	bne.n	801e448 <VL53L0X_StaticInit+0x68>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 801e4ea:	2200      	movs	r2, #0
 801e4ec:	2102      	movs	r1, #2
 801e4ee:	4620      	mov	r0, r4
 801e4f0:	f7ff f95a 	bl	801d7a8 <VL53L0X_SetSequenceStepEnable>
	if (Status == VL53L0X_ERROR_NONE)
 801e4f4:	2800      	cmp	r0, #0
 801e4f6:	d1a7      	bne.n	801e448 <VL53L0X_StaticInit+0x68>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 801e4f8:	2303      	movs	r3, #3
 801e4fa:	f884 315e 	strb.w	r3, [r4, #350]	@ 0x15e
	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 801e4fe:	f10d 020f 	add.w	r2, sp, #15
 801e502:	2100      	movs	r1, #0
 801e504:	4620      	mov	r0, r4
 801e506:	f001 f895 	bl	801f634 <VL53L0X_get_vcsel_pulse_period>
	if (Status == VL53L0X_ERROR_NONE) {
 801e50a:	2800      	cmp	r0, #0
 801e50c:	d19c      	bne.n	801e448 <VL53L0X_StaticInit+0x68>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 801e50e:	f89d 300f 	ldrb.w	r3, [sp, #15]
 801e512:	f884 3114 	strb.w	r3, [r4, #276]	@ 0x114
	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 801e516:	f10d 020f 	add.w	r2, sp, #15
 801e51a:	2101      	movs	r1, #1
 801e51c:	4620      	mov	r0, r4
 801e51e:	f001 f889 	bl	801f634 <VL53L0X_get_vcsel_pulse_period>
	if (Status == VL53L0X_ERROR_NONE) {
 801e522:	2800      	cmp	r0, #0
 801e524:	d190      	bne.n	801e448 <VL53L0X_StaticInit+0x68>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 801e526:	f89d 300f 	ldrb.w	r3, [sp, #15]
 801e52a:	f884 310c 	strb.w	r3, [r4, #268]	@ 0x10c
		Status = get_sequence_step_timeout(
 801e52e:	aa02      	add	r2, sp, #8
 801e530:	2103      	movs	r1, #3
 801e532:	4620      	mov	r0, r4
 801e534:	f000 ff68 	bl	801f408 <get_sequence_step_timeout>
	if (Status == VL53L0X_ERROR_NONE) {
 801e538:	2800      	cmp	r0, #0
 801e53a:	d185      	bne.n	801e448 <VL53L0X_StaticInit+0x68>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 801e53c:	9b02      	ldr	r3, [sp, #8]
 801e53e:	f8c4 3110 	str.w	r3, [r4, #272]	@ 0x110
		Status = get_sequence_step_timeout(
 801e542:	aa02      	add	r2, sp, #8
 801e544:	2104      	movs	r1, #4
 801e546:	4620      	mov	r0, r4
 801e548:	f000 ff5e 	bl	801f408 <get_sequence_step_timeout>
	if (Status == VL53L0X_ERROR_NONE) {
 801e54c:	2800      	cmp	r0, #0
 801e54e:	f47f af7b 	bne.w	801e448 <VL53L0X_StaticInit+0x68>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 801e552:	9b02      	ldr	r3, [sp, #8]
 801e554:	f8c4 3108 	str.w	r3, [r4, #264]	@ 0x108
 801e558:	e776      	b.n	801e448 <VL53L0X_StaticInit+0x68>
 801e55a:	bf00      	nop
 801e55c:	240003a8 	.word	0x240003a8

0801e560 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 801e560:	b510      	push	{r4, lr}
 801e562:	b082      	sub	sp, #8
 801e564:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t Byte;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS,
 801e566:	f10d 0207 	add.w	r2, sp, #7
 801e56a:	2113      	movs	r1, #19
 801e56c:	f001 fdce 	bl	802010c <VL53L0X_RdByte>
				&Byte);
	*pInterruptMaskStatus = Byte & 0x07;
 801e570:	f89d 3007 	ldrb.w	r3, [sp, #7]
 801e574:	f003 0207 	and.w	r2, r3, #7
 801e578:	6022      	str	r2, [r4, #0]

	if (Byte & 0x18)
		Status = VL53L0X_ERROR_RANGE_ERROR;
 801e57a:	f013 0f18 	tst.w	r3, #24

	LOG_FUNCTION_END(Status);
	return Status;
}
 801e57e:	bf18      	it	ne
 801e580:	f06f 0005 	mvnne.w	r0, #5
 801e584:	b002      	add	sp, #8
 801e586:	bd10      	pop	{r4, pc}

0801e588 <VL53L0X_GetMeasurementDataReady>:
{
 801e588:	b510      	push	{r4, lr}
 801e58a:	b082      	sub	sp, #8
 801e58c:	460c      	mov	r4, r1
	if (InterruptConfig ==
 801e58e:	f890 3106 	ldrb.w	r3, [r0, #262]	@ 0x106
 801e592:	2b04      	cmp	r3, #4
 801e594:	d00e      	beq.n	801e5b4 <VL53L0X_GetMeasurementDataReady+0x2c>
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 801e596:	f10d 0207 	add.w	r2, sp, #7
 801e59a:	2114      	movs	r1, #20
 801e59c:	f001 fdb6 	bl	802010c <VL53L0X_RdByte>
		if (Status == VL53L0X_ERROR_NONE) {
 801e5a0:	b988      	cbnz	r0, 801e5c6 <VL53L0X_GetMeasurementDataReady+0x3e>
			if (SysRangeStatusRegister & 0x01)
 801e5a2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 801e5a6:	f013 0f01 	tst.w	r3, #1
				*pMeasurementDataReady = 1;
 801e5aa:	bf14      	ite	ne
 801e5ac:	2301      	movne	r3, #1
				*pMeasurementDataReady = 0;
 801e5ae:	2300      	moveq	r3, #0
 801e5b0:	7023      	strb	r3, [r4, #0]
 801e5b2:	e008      	b.n	801e5c6 <VL53L0X_GetMeasurementDataReady+0x3e>
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 801e5b4:	4669      	mov	r1, sp
 801e5b6:	f7ff ffd3 	bl	801e560 <VL53L0X_GetInterruptMaskStatus>
		if (InterruptMask ==
 801e5ba:	9b00      	ldr	r3, [sp, #0]
 801e5bc:	2b04      	cmp	r3, #4
			*pMeasurementDataReady = 1;
 801e5be:	bf0c      	ite	eq
 801e5c0:	2301      	moveq	r3, #1
			*pMeasurementDataReady = 0;
 801e5c2:	2300      	movne	r3, #0
 801e5c4:	7023      	strb	r3, [r4, #0]
}
 801e5c6:	b002      	add	sp, #8
 801e5c8:	bd10      	pop	{r4, pc}

0801e5ca <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 801e5ca:	b508      	push	{r3, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 801e5cc:	f000 fa73 	bl	801eab6 <VL53L0X_perform_ref_spad_management>
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
}
 801e5d0:	bd08      	pop	{r3, pc}

0801e5d2 <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 801e5d2:	b510      	push	{r4, lr}
 801e5d4:	b082      	sub	sp, #8
 801e5d6:	460c      	mov	r4, r1
	int16_t cMaxOffset = 2047;
	int16_t cOffsetRange = 4096;

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 801e5d8:	f10d 0206 	add.w	r2, sp, #6
 801e5dc:	2128      	movs	r1, #40	@ 0x28
 801e5de:	f001 fdb9 	bl	8020154 <VL53L0X_RdWord>
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 801e5e2:	b960      	cbnz	r0, 801e5fe <VL53L0X_get_offset_calibration_data_micro_meter+0x2c>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 801e5e4:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 801e5e8:	f3c2 030b 	ubfx	r3, r2, #0, #12

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 801e5ec:	f412 6f00 	tst.w	r2, #2048	@ 0x800
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 801e5f0:	bf18      	it	ne
 801e5f2:	f5a3 5380 	subne.w	r3, r3, #4096	@ 0x1000
					* 250;
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 801e5f6:	22fa      	movs	r2, #250	@ 0xfa
 801e5f8:	fb02 f303 	mul.w	r3, r2, r3
			*pOffsetCalibrationDataMicroMeter =
 801e5fc:	6023      	str	r3, [r4, #0]

	}

	return Status;
}
 801e5fe:	b002      	add	sp, #8
 801e600:	bd10      	pop	{r4, pc}

0801e602 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 801e602:	b530      	push	{r4, r5, lr}
 801e604:	461c      	mov	r4, r3
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 801e606:	f04f 33ff 	mov.w	r3, #4294967295
 801e60a:	6023      	str	r3, [r4, #0]

	startIndex = curr / cSpadsPerByte;
	fineOffset = curr % cSpadsPerByte;

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 801e60c:	ebb1 0fd2 	cmp.w	r1, r2, lsr #3
 801e610:	d921      	bls.n	801e656 <get_next_good_spad+0x54>
 801e612:	08d3      	lsrs	r3, r2, #3
 801e614:	f002 0507 	and.w	r5, r2, #7
 801e618:	1e5a      	subs	r2, r3, #1
 801e61a:	eb00 0e02 	add.w	lr, r0, r2
 801e61e:	469c      	mov	ip, r3
 801e620:	e007      	b.n	801e632 <get_next_good_spad+0x30>

		if (coarseIndex == startIndex) {
			/* locate the bit position of the provided current
			 * spad bit before iterating
			 */
			dataByte >>= fineOffset;
 801e622:	412a      	asrs	r2, r5
 801e624:	b2d2      	uxtb	r2, r2
			fineIndex = fineOffset;
 801e626:	4628      	mov	r0, r5
 801e628:	e008      	b.n	801e63c <get_next_good_spad+0x3a>
				coarseIndex++) {
 801e62a:	f10c 0c01 	add.w	ip, ip, #1
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 801e62e:	4561      	cmp	r1, ip
 801e630:	d011      	beq.n	801e656 <get_next_good_spad+0x54>
		dataByte = goodSpadArray[coarseIndex];
 801e632:	f81e 2f01 	ldrb.w	r2, [lr, #1]!
		if (coarseIndex == startIndex) {
 801e636:	4563      	cmp	r3, ip
 801e638:	d0f3      	beq.n	801e622 <get_next_good_spad+0x20>
		fineIndex = 0;
 801e63a:	2000      	movs	r0, #0
		}

		while (fineIndex < cSpadsPerByte) {
			if ((dataByte & 0x1) == 1) {
 801e63c:	f012 0f01 	tst.w	r2, #1
 801e640:	d106      	bne.n	801e650 <get_next_good_spad+0x4e>
				success = 1;
				*next = coarseIndex * cSpadsPerByte + fineIndex;
				break;
			}
			dataByte >>= 1;
 801e642:	0852      	lsrs	r2, r2, #1
			fineIndex++;
 801e644:	3001      	adds	r0, #1
		while (fineIndex < cSpadsPerByte) {
 801e646:	2808      	cmp	r0, #8
 801e648:	d0ef      	beq.n	801e62a <get_next_good_spad+0x28>
			if ((dataByte & 0x1) == 1) {
 801e64a:	f012 0f01 	tst.w	r2, #1
 801e64e:	d0f8      	beq.n	801e642 <get_next_good_spad+0x40>
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 801e650:	eb00 00cc 	add.w	r0, r0, ip, lsl #3
 801e654:	6020      	str	r0, [r4, #0]
		}
	}
}
 801e656:	bd30      	pop	{r4, r5, pc}

0801e658 <is_aperture>:
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;

	quadrant = spadIndex >> 6;
 801e658:	0980      	lsrs	r0, r0, #6
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 801e65a:	4b03      	ldr	r3, [pc, #12]	@ (801e668 <is_aperture+0x10>)
 801e65c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
		isAperture = 0;

	return isAperture;
}
 801e660:	3800      	subs	r0, #0
 801e662:	bf18      	it	ne
 801e664:	2001      	movne	r0, #1
 801e666:	4770      	bx	lr
 801e668:	2400049c 	.word	0x2400049c

0801e66c <enable_spad_bit>:
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
	uint32_t cSpadsPerByte = 8;
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 801e66c:	ea4f 0cd2 	mov.w	ip, r2, lsr #3
	fineIndex = spadIndex % cSpadsPerByte;
 801e670:	f002 0307 	and.w	r3, r2, #7
	if (coarseIndex >= size)
 801e674:	ebb1 0fd2 	cmp.w	r1, r2, lsr #3
 801e678:	d908      	bls.n	801e68c <enable_spad_bit+0x20>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 801e67a:	2201      	movs	r2, #1
 801e67c:	409a      	lsls	r2, r3
 801e67e:	f810 300c 	ldrb.w	r3, [r0, ip]
 801e682:	4313      	orrs	r3, r2
 801e684:	f800 300c 	strb.w	r3, [r0, ip]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 801e688:	2000      	movs	r0, #0
 801e68a:	4770      	bx	lr
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 801e68c:	f06f 0031 	mvn.w	r0, #49	@ 0x31

	return status;
}
 801e690:	4770      	bx	lr

0801e692 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 801e692:	b508      	push	{r3, lr}
 801e694:	460a      	mov	r2, r1
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 801e696:	2306      	movs	r3, #6
 801e698:	21b0      	movs	r1, #176	@ 0xb0
 801e69a:	f001 fccf 	bl	802003c <VL53L0X_WriteMulti>
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
}
 801e69e:	bd08      	pop	{r3, pc}

0801e6a0 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 801e6a0:	b508      	push	{r3, lr}
 801e6a2:	460a      	mov	r2, r1
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 801e6a4:	2306      	movs	r3, #6
 801e6a6:	21b0      	movs	r1, #176	@ 0xb0
 801e6a8:	f001 fce6 	bl	8020078 <VL53L0X_ReadMulti>
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
}
 801e6ac:	bd08      	pop	{r3, pc}

0801e6ae <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 801e6ae:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e6b2:	b087      	sub	sp, #28
 801e6b4:	9001      	str	r0, [sp, #4]
 801e6b6:	9300      	str	r3, [sp, #0]
 801e6b8:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 801e6ba:	f8dd b044 	ldr.w	fp, [sp, #68]	@ 0x44
 801e6be:	9e12      	ldr	r6, [sp, #72]	@ 0x48
 801e6c0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 801e6c4:	9605      	str	r6, [sp, #20]
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
	for (index = 0; index < spadCount; index++) {
 801e6c6:	f1ba 0f00 	cmp.w	sl, #0
 801e6ca:	d01b      	beq.n	801e704 <enable_ref_spads+0x56>
 801e6cc:	4689      	mov	r9, r1
 801e6ce:	4690      	mov	r8, r2
 801e6d0:	2500      	movs	r5, #0
		get_next_good_spad(goodSpadArray, size, currentSpad,
 801e6d2:	ab05      	add	r3, sp, #20
 801e6d4:	4632      	mov	r2, r6
 801e6d6:	4639      	mov	r1, r7
 801e6d8:	4640      	mov	r0, r8
 801e6da:	f7ff ff92 	bl	801e602 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 801e6de:	9c05      	ldr	r4, [sp, #20]
 801e6e0:	f1b4 3fff 	cmp.w	r4, #4294967295
 801e6e4:	d02a      	beq.n	801e73c <enable_ref_spads+0x8e>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
			break;
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 801e6e6:	eb04 000b 	add.w	r0, r4, fp
 801e6ea:	f7ff ffb5 	bl	801e658 <is_aperture>
 801e6ee:	4548      	cmp	r0, r9
 801e6f0:	d124      	bne.n	801e73c <enable_ref_spads+0x8e>
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
			break;
		}
		currentSpad = (uint32_t)nextGoodSpad;
		enable_spad_bit(spadArray, size, currentSpad);
 801e6f2:	4622      	mov	r2, r4
 801e6f4:	4639      	mov	r1, r7
 801e6f6:	9800      	ldr	r0, [sp, #0]
 801e6f8:	f7ff ffb8 	bl	801e66c <enable_spad_bit>
		currentSpad++;
 801e6fc:	1c66      	adds	r6, r4, #1
	for (index = 0; index < spadCount; index++) {
 801e6fe:	3501      	adds	r5, #1
 801e700:	45aa      	cmp	sl, r5
 801e702:	d1e6      	bne.n	801e6d2 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 801e704:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801e706:	601e      	str	r6, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
		status = set_ref_spad_map(Dev, spadArray);
 801e708:	9900      	ldr	r1, [sp, #0]
 801e70a:	9801      	ldr	r0, [sp, #4]
 801e70c:	f7ff ffc1 	bl	801e692 <set_ref_spad_map>


	if (status == VL53L0X_ERROR_NONE) {
 801e710:	b9c0      	cbnz	r0, 801e744 <enable_ref_spads+0x96>
		status = get_ref_spad_map(Dev, checkSpadArray);
 801e712:	a903      	add	r1, sp, #12
 801e714:	9801      	ldr	r0, [sp, #4]
 801e716:	f7ff ffc3 	bl	801e6a0 <get_ref_spad_map>

		i = 0;

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 801e71a:	b19f      	cbz	r7, 801e744 <enable_ref_spads+0x96>
 801e71c:	9b00      	ldr	r3, [sp, #0]
 801e71e:	461a      	mov	r2, r3
 801e720:	a903      	add	r1, sp, #12
 801e722:	443b      	add	r3, r7
			if (spadArray[i] != checkSpadArray[i]) {
 801e724:	f812 5b01 	ldrb.w	r5, [r2], #1
 801e728:	f811 4b01 	ldrb.w	r4, [r1], #1
 801e72c:	42a5      	cmp	r5, r4
 801e72e:	d102      	bne.n	801e736 <enable_ref_spads+0x88>
		while (i < size) {
 801e730:	429a      	cmp	r2, r3
 801e732:	d1f7      	bne.n	801e724 <enable_ref_spads+0x76>
 801e734:	e006      	b.n	801e744 <enable_ref_spads+0x96>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 801e736:	f06f 0031 	mvn.w	r0, #49	@ 0x31
 801e73a:	e003      	b.n	801e744 <enable_ref_spads+0x96>
	*lastSpad = currentSpad;
 801e73c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801e73e:	601e      	str	r6, [r3, #0]
 801e740:	f06f 0031 	mvn.w	r0, #49	@ 0x31
			}
			i++;
		}
	}
	return status;
}
 801e744:	b007      	add	sp, #28
 801e746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801e74a <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 801e74a:	b570      	push	{r4, r5, r6, lr}
 801e74c:	b088      	sub	sp, #32
 801e74e:	4604      	mov	r4, r0
 801e750:	460d      	mov	r5, r1

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 801e752:	f890 615c 	ldrb.w	r6, [r0, #348]	@ 0x15c

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
		status = VL53L0X_WrByte(Dev,
 801e756:	22c0      	movs	r2, #192	@ 0xc0
 801e758:	2101      	movs	r1, #1
 801e75a:	f001 fc97 	bl	802008c <VL53L0X_WrByte>
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 801e75e:	b108      	cbz	r0, 801e764 <perform_ref_signal_measurement+0x1a>
		if (status == VL53L0X_ERROR_NONE)
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
	}

	return status;
}
 801e760:	b008      	add	sp, #32
 801e762:	bd70      	pop	{r4, r5, r6, pc}
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 801e764:	a901      	add	r1, sp, #4
 801e766:	4620      	mov	r0, r4
 801e768:	f7ff fd7a 	bl	801e260 <VL53L0X_PerformSingleRangingMeasurement>
	if (status == VL53L0X_ERROR_NONE)
 801e76c:	2800      	cmp	r0, #0
 801e76e:	d1f7      	bne.n	801e760 <perform_ref_signal_measurement+0x16>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 801e770:	2201      	movs	r2, #1
 801e772:	21ff      	movs	r1, #255	@ 0xff
 801e774:	4620      	mov	r0, r4
 801e776:	f001 fc89 	bl	802008c <VL53L0X_WrByte>
	if (status == VL53L0X_ERROR_NONE)
 801e77a:	2800      	cmp	r0, #0
 801e77c:	d1f0      	bne.n	801e760 <perform_ref_signal_measurement+0x16>
		status = VL53L0X_RdWord(Dev,
 801e77e:	462a      	mov	r2, r5
 801e780:	21b6      	movs	r1, #182	@ 0xb6
 801e782:	4620      	mov	r0, r4
 801e784:	f001 fce6 	bl	8020154 <VL53L0X_RdWord>
	if (status == VL53L0X_ERROR_NONE)
 801e788:	2800      	cmp	r0, #0
 801e78a:	d1e9      	bne.n	801e760 <perform_ref_signal_measurement+0x16>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801e78c:	2200      	movs	r2, #0
 801e78e:	21ff      	movs	r1, #255	@ 0xff
 801e790:	4620      	mov	r0, r4
 801e792:	f001 fc7b 	bl	802008c <VL53L0X_WrByte>
	if (status == VL53L0X_ERROR_NONE) {
 801e796:	2800      	cmp	r0, #0
 801e798:	d1e2      	bne.n	801e760 <perform_ref_signal_measurement+0x16>
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 801e79a:	4632      	mov	r2, r6
 801e79c:	2101      	movs	r1, #1
 801e79e:	4620      	mov	r0, r4
 801e7a0:	f001 fc74 	bl	802008c <VL53L0X_WrByte>
		if (status == VL53L0X_ERROR_NONE)
 801e7a4:	2800      	cmp	r0, #0
 801e7a6:	d1db      	bne.n	801e760 <perform_ref_signal_measurement+0x16>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 801e7a8:	f884 615c 	strb.w	r6, [r4, #348]	@ 0x15c
 801e7ac:	e7d8      	b.n	801e760 <perform_ref_signal_measurement+0x16>

0801e7ae <VL53L0X_set_reference_spads>:
	return Status;
}

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 801e7ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 801e7b0:	b089      	sub	sp, #36	@ 0x24
 801e7b2:	4605      	mov	r5, r0
 801e7b4:	460f      	mov	r7, r1
 801e7b6:	4616      	mov	r6, r2
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 801e7b8:	2201      	movs	r2, #1
 801e7ba:	21ff      	movs	r1, #255	@ 0xff
 801e7bc:	f001 fc66 	bl	802008c <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
 801e7c0:	b348      	cbz	r0, 801e816 <VL53L0X_set_reference_spads+0x68>
		Status = VL53L0X_WrByte(Dev,
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 801e7c2:	2300      	movs	r3, #0
 801e7c4:	f885 3150 	strb.w	r3, [r5, #336]	@ 0x150
 801e7c8:	f885 3151 	strb.w	r3, [r5, #337]	@ 0x151
 801e7cc:	f885 3152 	strb.w	r3, [r5, #338]	@ 0x152
 801e7d0:	f885 3153 	strb.w	r3, [r5, #339]	@ 0x153
 801e7d4:	f885 3154 	strb.w	r3, [r5, #340]	@ 0x154
 801e7d8:	f885 3155 	strb.w	r3, [r5, #341]	@ 0x155

	if (isApertureSpads) {
 801e7dc:	2e00      	cmp	r6, #0
 801e7de:	d13f      	bne.n	801e860 <VL53L0X_set_reference_spads+0xb2>
	uint32_t currentSpadIndex = 0;
 801e7e0:	461c      	mov	r4, r3
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
		}
	}
	Status = enable_ref_spads(Dev,
 801e7e2:	ab07      	add	r3, sp, #28
 801e7e4:	9304      	str	r3, [sp, #16]
 801e7e6:	9703      	str	r7, [sp, #12]
 801e7e8:	9402      	str	r4, [sp, #8]
 801e7ea:	23b4      	movs	r3, #180	@ 0xb4
 801e7ec:	9301      	str	r3, [sp, #4]
 801e7ee:	2306      	movs	r3, #6
 801e7f0:	9300      	str	r3, [sp, #0]
 801e7f2:	f505 73a8 	add.w	r3, r5, #336	@ 0x150
 801e7f6:	f505 72ab 	add.w	r2, r5, #342	@ 0x156
 801e7fa:	4631      	mov	r1, r6
 801e7fc:	4628      	mov	r0, r5
 801e7fe:	f7ff ff56 	bl	801e6ae <enable_ref_spads>
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 801e802:	b930      	cbnz	r0, 801e812 <VL53L0X_set_reference_spads+0x64>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 801e804:	2301      	movs	r3, #1
 801e806:	f885 3141 	strb.w	r3, [r5, #321]	@ 0x141
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801e80a:	f885 713f 	strb.w	r7, [r5, #319]	@ 0x13f
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801e80e:	f885 6140 	strb.w	r6, [r5, #320]	@ 0x140
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
}
 801e812:	b009      	add	sp, #36	@ 0x24
 801e814:	bdf0      	pop	{r4, r5, r6, r7, pc}
		Status = VL53L0X_WrByte(Dev,
 801e816:	2200      	movs	r2, #0
 801e818:	214f      	movs	r1, #79	@ 0x4f
 801e81a:	4628      	mov	r0, r5
 801e81c:	f001 fc36 	bl	802008c <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
 801e820:	2800      	cmp	r0, #0
 801e822:	d1ce      	bne.n	801e7c2 <VL53L0X_set_reference_spads+0x14>
		Status = VL53L0X_WrByte(Dev,
 801e824:	222c      	movs	r2, #44	@ 0x2c
 801e826:	214e      	movs	r1, #78	@ 0x4e
 801e828:	4628      	mov	r0, r5
 801e82a:	f001 fc2f 	bl	802008c <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
 801e82e:	2800      	cmp	r0, #0
 801e830:	d1c7      	bne.n	801e7c2 <VL53L0X_set_reference_spads+0x14>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801e832:	2200      	movs	r2, #0
 801e834:	21ff      	movs	r1, #255	@ 0xff
 801e836:	4628      	mov	r0, r5
 801e838:	f001 fc28 	bl	802008c <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
 801e83c:	2800      	cmp	r0, #0
 801e83e:	d1c0      	bne.n	801e7c2 <VL53L0X_set_reference_spads+0x14>
		Status = VL53L0X_WrByte(Dev,
 801e840:	22b4      	movs	r2, #180	@ 0xb4
 801e842:	21b6      	movs	r1, #182	@ 0xb6
 801e844:	4628      	mov	r0, r5
 801e846:	f001 fc21 	bl	802008c <VL53L0X_WrByte>
 801e84a:	e7ba      	b.n	801e7c2 <VL53L0X_set_reference_spads+0x14>
			currentSpadIndex++;
 801e84c:	3401      	adds	r4, #1
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 801e84e:	f104 00b4 	add.w	r0, r4, #180	@ 0xb4
 801e852:	f7ff ff01 	bl	801e658 <is_aperture>
 801e856:	2c2b      	cmp	r4, #43	@ 0x2b
 801e858:	d8c3      	bhi.n	801e7e2 <VL53L0X_set_reference_spads+0x34>
 801e85a:	2800      	cmp	r0, #0
 801e85c:	d0f6      	beq.n	801e84c <VL53L0X_set_reference_spads+0x9e>
 801e85e:	e7c0      	b.n	801e7e2 <VL53L0X_set_reference_spads+0x34>
	uint32_t currentSpadIndex = 0;
 801e860:	2400      	movs	r4, #0
 801e862:	e7f4      	b.n	801e84e <VL53L0X_set_reference_spads+0xa0>

0801e864 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 801e864:	b510      	push	{r4, lr}
 801e866:	4604      	mov	r4, r0
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 801e868:	f041 0201 	orr.w	r2, r1, #1
 801e86c:	2100      	movs	r1, #0
 801e86e:	f001 fc0d 	bl	802008c <VL53L0X_WrByte>
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 801e872:	4603      	mov	r3, r0
 801e874:	b108      	cbz	r0, 801e87a <VL53L0X_perform_single_ref_calibration+0x16>

	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);

	return Status;
}
 801e876:	4618      	mov	r0, r3
 801e878:	bd10      	pop	{r4, pc}
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 801e87a:	4620      	mov	r0, r4
 801e87c:	f000 fa60 	bl	801ed40 <VL53L0X_measurement_poll_for_completion>
	if (Status == VL53L0X_ERROR_NONE)
 801e880:	4603      	mov	r3, r0
 801e882:	2800      	cmp	r0, #0
 801e884:	d1f7      	bne.n	801e876 <VL53L0X_perform_single_ref_calibration+0x12>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 801e886:	2100      	movs	r1, #0
 801e888:	4620      	mov	r0, r4
 801e88a:	f7ff fcb7 	bl	801e1fc <VL53L0X_ClearInterruptMask>
	if (Status == VL53L0X_ERROR_NONE)
 801e88e:	4603      	mov	r3, r0
 801e890:	2800      	cmp	r0, #0
 801e892:	d1f0      	bne.n	801e876 <VL53L0X_perform_single_ref_calibration+0x12>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 801e894:	2200      	movs	r2, #0
 801e896:	4611      	mov	r1, r2
 801e898:	4620      	mov	r0, r4
 801e89a:	f001 fbf7 	bl	802008c <VL53L0X_WrByte>
 801e89e:	4603      	mov	r3, r0
 801e8a0:	e7e9      	b.n	801e876 <VL53L0X_perform_single_ref_calibration+0x12>

0801e8a2 <VL53L0X_ref_calibration_io>:
VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev,
	uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 801e8a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e8a6:	b083      	sub	sp, #12
 801e8a8:	4605      	mov	r5, r0
 801e8aa:	460e      	mov	r6, r1
 801e8ac:	4690      	mov	r8, r2
 801e8ae:	461f      	mov	r7, r3
 801e8b0:	f89d a038 	ldrb.w	sl, [sp, #56]	@ 0x38
 801e8b4:	f89d 903c 	ldrb.w	r9, [sp, #60]	@ 0x3c
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t PhaseCalint = 0;
 801e8b8:	f04f 0b00 	mov.w	fp, #0
 801e8bc:	f88d b007 	strb.w	fp, [sp, #7]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 801e8c0:	2201      	movs	r2, #1
 801e8c2:	21ff      	movs	r1, #255	@ 0xff
 801e8c4:	f001 fbe2 	bl	802008c <VL53L0X_WrByte>
 801e8c8:	4604      	mov	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 801e8ca:	465a      	mov	r2, fp
 801e8cc:	4659      	mov	r1, fp
 801e8ce:	4628      	mov	r0, r5
 801e8d0:	f001 fbdc 	bl	802008c <VL53L0X_WrByte>
 801e8d4:	4304      	orrs	r4, r0
 801e8d6:	b264      	sxtb	r4, r4
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801e8d8:	465a      	mov	r2, fp
 801e8da:	21ff      	movs	r1, #255	@ 0xff
 801e8dc:	4628      	mov	r0, r5
 801e8de:	f001 fbd5 	bl	802008c <VL53L0X_WrByte>
 801e8e2:	4304      	orrs	r4, r0
 801e8e4:	b264      	sxtb	r4, r4

	if (read_not_write) {
 801e8e6:	b3a6      	cbz	r6, 801e952 <VL53L0X_ref_calibration_io+0xb0>
		if (vhv_enable)
 801e8e8:	f1ba 0f00 	cmp.w	sl, #0
 801e8ec:	d120      	bne.n	801e930 <VL53L0X_ref_calibration_io+0x8e>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
		if (phase_enable)
 801e8ee:	f1b9 0f00 	cmp.w	r9, #0
 801e8f2:	d125      	bne.n	801e940 <VL53L0X_ref_calibration_io+0x9e>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
		if (phase_enable)
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 801e8f4:	2201      	movs	r2, #1
 801e8f6:	21ff      	movs	r1, #255	@ 0xff
 801e8f8:	4628      	mov	r0, r5
 801e8fa:	f001 fbc7 	bl	802008c <VL53L0X_WrByte>
 801e8fe:	4304      	orrs	r4, r0
 801e900:	b264      	sxtb	r4, r4
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 801e902:	2201      	movs	r2, #1
 801e904:	2100      	movs	r1, #0
 801e906:	4628      	mov	r0, r5
 801e908:	f001 fbc0 	bl	802008c <VL53L0X_WrByte>
 801e90c:	4304      	orrs	r4, r0
 801e90e:	b264      	sxtb	r4, r4
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801e910:	2200      	movs	r2, #0
 801e912:	21ff      	movs	r1, #255	@ 0xff
 801e914:	4628      	mov	r0, r5
 801e916:	f001 fbb9 	bl	802008c <VL53L0X_WrByte>

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 801e91a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 801e91e:	f023 0310 	bic.w	r3, r3, #16
 801e922:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801e924:	7013      	strb	r3, [r2, #0]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801e926:	4320      	orrs	r0, r4

	return Status;
}
 801e928:	b240      	sxtb	r0, r0
 801e92a:	b003      	add	sp, #12
 801e92c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 801e930:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801e932:	21cb      	movs	r1, #203	@ 0xcb
 801e934:	4628      	mov	r0, r5
 801e936:	f001 fbe9 	bl	802010c <VL53L0X_RdByte>
 801e93a:	4320      	orrs	r0, r4
 801e93c:	b244      	sxtb	r4, r0
 801e93e:	e7d6      	b.n	801e8ee <VL53L0X_ref_calibration_io+0x4c>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 801e940:	f10d 0207 	add.w	r2, sp, #7
 801e944:	21ee      	movs	r1, #238	@ 0xee
 801e946:	4628      	mov	r0, r5
 801e948:	f001 fbe0 	bl	802010c <VL53L0X_RdByte>
 801e94c:	4320      	orrs	r0, r4
 801e94e:	b244      	sxtb	r4, r0
 801e950:	e7d0      	b.n	801e8f4 <VL53L0X_ref_calibration_io+0x52>
		if (vhv_enable)
 801e952:	f1ba 0f00 	cmp.w	sl, #0
 801e956:	d10b      	bne.n	801e970 <VL53L0X_ref_calibration_io+0xce>
		if (phase_enable)
 801e958:	f1b9 0f00 	cmp.w	r9, #0
 801e95c:	d0ca      	beq.n	801e8f4 <VL53L0X_ref_calibration_io+0x52>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 801e95e:	463b      	mov	r3, r7
 801e960:	2280      	movs	r2, #128	@ 0x80
 801e962:	21ee      	movs	r1, #238	@ 0xee
 801e964:	4628      	mov	r0, r5
 801e966:	f001 fbdb 	bl	8020120 <VL53L0X_UpdateByte>
 801e96a:	4320      	orrs	r0, r4
 801e96c:	b244      	sxtb	r4, r0
 801e96e:	e7c1      	b.n	801e8f4 <VL53L0X_ref_calibration_io+0x52>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 801e970:	4642      	mov	r2, r8
 801e972:	21cb      	movs	r1, #203	@ 0xcb
 801e974:	4628      	mov	r0, r5
 801e976:	f001 fb89 	bl	802008c <VL53L0X_WrByte>
 801e97a:	4320      	orrs	r0, r4
 801e97c:	b244      	sxtb	r4, r0
 801e97e:	e7eb      	b.n	801e958 <VL53L0X_ref_calibration_io+0xb6>

0801e980 <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 801e980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e984:	b086      	sub	sp, #24
 801e986:	4604      	mov	r4, r0
 801e988:	460d      	mov	r5, r1
 801e98a:	4617      	mov	r7, r2
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t SequenceConfig = 0;
	uint8_t VhvSettings = 0;
	uint8_t PhaseCal = 0;
	uint8_t PhaseCalInt = 0;
 801e98c:	2100      	movs	r1, #0
 801e98e:	f88d 1017 	strb.w	r1, [sp, #23]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 801e992:	461e      	mov	r6, r3
 801e994:	b183      	cbz	r3, 801e9b8 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 801e996:	f890 815c 	ldrb.w	r8, [r0, #348]	@ 0x15c

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 801e99a:	2201      	movs	r2, #1
 801e99c:	4611      	mov	r1, r2
 801e99e:	4620      	mov	r0, r4
 801e9a0:	f001 fb74 	bl	802008c <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
 801e9a4:	4603      	mov	r3, r0
 801e9a6:	b148      	cbz	r0, 801e9bc <VL53L0X_perform_vhv_calibration+0x3c>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 801e9a8:	2200      	movs	r2, #0
 801e9aa:	702a      	strb	r2, [r5, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 801e9ac:	b903      	cbnz	r3, 801e9b0 <VL53L0X_perform_vhv_calibration+0x30>
 801e9ae:	b9e6      	cbnz	r6, 801e9ea <VL53L0X_perform_vhv_calibration+0x6a>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);

	}

	return Status;
}
 801e9b0:	4618      	mov	r0, r3
 801e9b2:	b006      	add	sp, #24
 801e9b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t SequenceConfig = 0;
 801e9b8:	4698      	mov	r8, r3
 801e9ba:	e7ee      	b.n	801e99a <VL53L0X_perform_vhv_calibration+0x1a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 801e9bc:	2140      	movs	r1, #64	@ 0x40
 801e9be:	4620      	mov	r0, r4
 801e9c0:	f7ff ff50 	bl	801e864 <VL53L0X_perform_single_ref_calibration>
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 801e9c4:	4603      	mov	r3, r0
 801e9c6:	2800      	cmp	r0, #0
 801e9c8:	d1ee      	bne.n	801e9a8 <VL53L0X_perform_vhv_calibration+0x28>
 801e9ca:	2f01      	cmp	r7, #1
 801e9cc:	d1ec      	bne.n	801e9a8 <VL53L0X_perform_vhv_calibration+0x28>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 801e9ce:	2200      	movs	r2, #0
 801e9d0:	9203      	str	r2, [sp, #12]
 801e9d2:	2101      	movs	r1, #1
 801e9d4:	9102      	str	r1, [sp, #8]
 801e9d6:	f10d 0317 	add.w	r3, sp, #23
 801e9da:	9301      	str	r3, [sp, #4]
 801e9dc:	9500      	str	r5, [sp, #0]
 801e9de:	4613      	mov	r3, r2
 801e9e0:	4620      	mov	r0, r4
 801e9e2:	f7ff ff5e 	bl	801e8a2 <VL53L0X_ref_calibration_io>
 801e9e6:	4603      	mov	r3, r0
 801e9e8:	e7e0      	b.n	801e9ac <VL53L0X_perform_vhv_calibration+0x2c>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 801e9ea:	4642      	mov	r2, r8
 801e9ec:	2101      	movs	r1, #1
 801e9ee:	4620      	mov	r0, r4
 801e9f0:	f001 fb4c 	bl	802008c <VL53L0X_WrByte>
		if (Status == VL53L0X_ERROR_NONE)
 801e9f4:	4603      	mov	r3, r0
 801e9f6:	2800      	cmp	r0, #0
 801e9f8:	d1da      	bne.n	801e9b0 <VL53L0X_perform_vhv_calibration+0x30>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 801e9fa:	f884 815c 	strb.w	r8, [r4, #348]	@ 0x15c
 801e9fe:	e7d7      	b.n	801e9b0 <VL53L0X_perform_vhv_calibration+0x30>

0801ea00 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 801ea00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ea04:	b086      	sub	sp, #24
 801ea06:	4604      	mov	r4, r0
 801ea08:	460d      	mov	r5, r1
 801ea0a:	4616      	mov	r6, r2

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 801ea0c:	461f      	mov	r7, r3
 801ea0e:	b183      	cbz	r3, 801ea32 <VL53L0X_perform_phase_calibration+0x32>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 801ea10:	f890 815c 	ldrb.w	r8, [r0, #348]	@ 0x15c

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 801ea14:	2202      	movs	r2, #2
 801ea16:	2101      	movs	r1, #1
 801ea18:	4620      	mov	r0, r4
 801ea1a:	f001 fb37 	bl	802008c <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
 801ea1e:	4603      	mov	r3, r0
 801ea20:	b148      	cbz	r0, 801ea36 <VL53L0X_perform_phase_calibration+0x36>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 801ea22:	2200      	movs	r2, #0
 801ea24:	702a      	strb	r2, [r5, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 801ea26:	b903      	cbnz	r3, 801ea2a <VL53L0X_perform_phase_calibration+0x2a>
 801ea28:	b9e7      	cbnz	r7, 801ea64 <VL53L0X_perform_phase_calibration+0x64>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);

	}

	return Status;
}
 801ea2a:	4618      	mov	r0, r3
 801ea2c:	b006      	add	sp, #24
 801ea2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t SequenceConfig = 0;
 801ea32:	4698      	mov	r8, r3
 801ea34:	e7ee      	b.n	801ea14 <VL53L0X_perform_phase_calibration+0x14>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 801ea36:	2100      	movs	r1, #0
 801ea38:	4620      	mov	r0, r4
 801ea3a:	f7ff ff13 	bl	801e864 <VL53L0X_perform_single_ref_calibration>
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 801ea3e:	4603      	mov	r3, r0
 801ea40:	2800      	cmp	r0, #0
 801ea42:	d1ee      	bne.n	801ea22 <VL53L0X_perform_phase_calibration+0x22>
 801ea44:	2e01      	cmp	r6, #1
 801ea46:	d1ec      	bne.n	801ea22 <VL53L0X_perform_phase_calibration+0x22>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 801ea48:	2101      	movs	r1, #1
 801ea4a:	9103      	str	r1, [sp, #12]
 801ea4c:	2200      	movs	r2, #0
 801ea4e:	9202      	str	r2, [sp, #8]
 801ea50:	9501      	str	r5, [sp, #4]
 801ea52:	f10d 0317 	add.w	r3, sp, #23
 801ea56:	9300      	str	r3, [sp, #0]
 801ea58:	4613      	mov	r3, r2
 801ea5a:	4620      	mov	r0, r4
 801ea5c:	f7ff ff21 	bl	801e8a2 <VL53L0X_ref_calibration_io>
 801ea60:	4603      	mov	r3, r0
 801ea62:	e7e0      	b.n	801ea26 <VL53L0X_perform_phase_calibration+0x26>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 801ea64:	4642      	mov	r2, r8
 801ea66:	2101      	movs	r1, #1
 801ea68:	4620      	mov	r0, r4
 801ea6a:	f001 fb0f 	bl	802008c <VL53L0X_WrByte>
		if (Status == VL53L0X_ERROR_NONE)
 801ea6e:	4603      	mov	r3, r0
 801ea70:	2800      	cmp	r0, #0
 801ea72:	d1da      	bne.n	801ea2a <VL53L0X_perform_phase_calibration+0x2a>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 801ea74:	f884 815c 	strb.w	r8, [r4, #348]	@ 0x15c
 801ea78:	e7d7      	b.n	801ea2a <VL53L0X_perform_phase_calibration+0x2a>

0801ea7a <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 801ea7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ea7c:	4604      	mov	r4, r0
 801ea7e:	4616      	mov	r6, r2
 801ea80:	461d      	mov	r5, r3

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 801ea82:	f890 715c 	ldrb.w	r7, [r0, #348]	@ 0x15c

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once.
	 */
	Status = VL53L0X_perform_vhv_calibration(
 801ea86:	2300      	movs	r3, #0
 801ea88:	462a      	mov	r2, r5
 801ea8a:	f7ff ff79 	bl	801e980 <VL53L0X_perform_vhv_calibration>
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 801ea8e:	b100      	cbz	r0, 801ea92 <VL53L0X_perform_ref_calibration+0x18>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);

	}

	return Status;
}
 801ea90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ea92:	4603      	mov	r3, r0
		Status = VL53L0X_perform_phase_calibration(
 801ea94:	462a      	mov	r2, r5
 801ea96:	4631      	mov	r1, r6
 801ea98:	4620      	mov	r0, r4
 801ea9a:	f7ff ffb1 	bl	801ea00 <VL53L0X_perform_phase_calibration>
	if (Status == VL53L0X_ERROR_NONE) {
 801ea9e:	2800      	cmp	r0, #0
 801eaa0:	d1f6      	bne.n	801ea90 <VL53L0X_perform_ref_calibration+0x16>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 801eaa2:	463a      	mov	r2, r7
 801eaa4:	2101      	movs	r1, #1
 801eaa6:	4620      	mov	r0, r4
 801eaa8:	f001 faf0 	bl	802008c <VL53L0X_WrByte>
		if (Status == VL53L0X_ERROR_NONE)
 801eaac:	2800      	cmp	r0, #0
 801eaae:	d1ef      	bne.n	801ea90 <VL53L0X_perform_ref_calibration+0x16>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 801eab0:	f884 715c 	strb.w	r7, [r4, #348]	@ 0x15c
 801eab4:	e7ec      	b.n	801ea90 <VL53L0X_perform_ref_calibration+0x16>

0801eab6 <VL53L0X_perform_ref_spad_management>:
{
 801eab6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801eaba:	b093      	sub	sp, #76	@ 0x4c
 801eabc:	4604      	mov	r4, r0
 801eabe:	460d      	mov	r5, r1
 801eac0:	4616      	mov	r6, r2
	uint32_t lastSpadIndex = 0;
 801eac2:	2300      	movs	r3, #0
 801eac4:	930f      	str	r3, [sp, #60]	@ 0x3c
	int32_t nextGoodSpad = 0;
 801eac6:	930e      	str	r3, [sp, #56]	@ 0x38
	uint8_t VhvSettings = 0;
 801eac8:	f88d 3035 	strb.w	r3, [sp, #53]	@ 0x35
	uint8_t PhaseCal = 0;
 801eacc:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 801ead0:	f8b0 8168 	ldrh.w	r8, [r0, #360]	@ 0x168
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 801ead4:	f880 3150 	strb.w	r3, [r0, #336]	@ 0x150
 801ead8:	f880 3151 	strb.w	r3, [r0, #337]	@ 0x151
 801eadc:	f880 3152 	strb.w	r3, [r0, #338]	@ 0x152
 801eae0:	f880 3153 	strb.w	r3, [r0, #339]	@ 0x153
 801eae4:	f880 3154 	strb.w	r3, [r0, #340]	@ 0x154
 801eae8:	f880 3155 	strb.w	r3, [r0, #341]	@ 0x155
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 801eaec:	2201      	movs	r2, #1
 801eaee:	21ff      	movs	r1, #255	@ 0xff
 801eaf0:	f001 facc 	bl	802008c <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
 801eaf4:	4607      	mov	r7, r0
 801eaf6:	b118      	cbz	r0, 801eb00 <VL53L0X_perform_ref_spad_management+0x4a>
}
 801eaf8:	4638      	mov	r0, r7
 801eafa:	b013      	add	sp, #76	@ 0x4c
 801eafc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		Status = VL53L0X_WrByte(Dev,
 801eb00:	2200      	movs	r2, #0
 801eb02:	214f      	movs	r1, #79	@ 0x4f
 801eb04:	4620      	mov	r0, r4
 801eb06:	f001 fac1 	bl	802008c <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
 801eb0a:	4607      	mov	r7, r0
 801eb0c:	2800      	cmp	r0, #0
 801eb0e:	d1f3      	bne.n	801eaf8 <VL53L0X_perform_ref_spad_management+0x42>
		Status = VL53L0X_WrByte(Dev,
 801eb10:	222c      	movs	r2, #44	@ 0x2c
 801eb12:	214e      	movs	r1, #78	@ 0x4e
 801eb14:	4620      	mov	r0, r4
 801eb16:	f001 fab9 	bl	802008c <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
 801eb1a:	4607      	mov	r7, r0
 801eb1c:	2800      	cmp	r0, #0
 801eb1e:	d1eb      	bne.n	801eaf8 <VL53L0X_perform_ref_spad_management+0x42>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801eb20:	2200      	movs	r2, #0
 801eb22:	21ff      	movs	r1, #255	@ 0xff
 801eb24:	4620      	mov	r0, r4
 801eb26:	f001 fab1 	bl	802008c <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
 801eb2a:	4607      	mov	r7, r0
 801eb2c:	2800      	cmp	r0, #0
 801eb2e:	d1e3      	bne.n	801eaf8 <VL53L0X_perform_ref_spad_management+0x42>
		Status = VL53L0X_WrByte(Dev,
 801eb30:	22b4      	movs	r2, #180	@ 0xb4
 801eb32:	21b6      	movs	r1, #182	@ 0xb6
 801eb34:	4620      	mov	r0, r4
 801eb36:	f001 faa9 	bl	802008c <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
 801eb3a:	4607      	mov	r7, r0
 801eb3c:	2800      	cmp	r0, #0
 801eb3e:	d1db      	bne.n	801eaf8 <VL53L0X_perform_ref_spad_management+0x42>
		Status = VL53L0X_WrByte(Dev,
 801eb40:	2200      	movs	r2, #0
 801eb42:	2180      	movs	r1, #128	@ 0x80
 801eb44:	4620      	mov	r0, r4
 801eb46:	f001 faa1 	bl	802008c <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
 801eb4a:	4607      	mov	r7, r0
 801eb4c:	2800      	cmp	r0, #0
 801eb4e:	d1d3      	bne.n	801eaf8 <VL53L0X_perform_ref_spad_management+0x42>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 801eb50:	2300      	movs	r3, #0
 801eb52:	aa0d      	add	r2, sp, #52	@ 0x34
 801eb54:	f10d 0135 	add.w	r1, sp, #53	@ 0x35
 801eb58:	4620      	mov	r0, r4
 801eb5a:	f7ff ff8e 	bl	801ea7a <VL53L0X_perform_ref_calibration>
	if (Status == VL53L0X_ERROR_NONE) {
 801eb5e:	4607      	mov	r7, r0
 801eb60:	2800      	cmp	r0, #0
 801eb62:	d1c9      	bne.n	801eaf8 <VL53L0X_perform_ref_spad_management+0x42>
					Dev->Data.SpadData.RefGoodSpadMap,
 801eb64:	f504 7bab 	add.w	fp, r4, #342	@ 0x156
					Dev->Data.SpadData.RefSpadEnables,
 801eb68:	f504 7aa8 	add.w	sl, r4, #336	@ 0x150
		Status = enable_ref_spads(Dev,
 801eb6c:	ab0f      	add	r3, sp, #60	@ 0x3c
 801eb6e:	9304      	str	r3, [sp, #16]
 801eb70:	2303      	movs	r3, #3
 801eb72:	9303      	str	r3, [sp, #12]
 801eb74:	2100      	movs	r1, #0
 801eb76:	9102      	str	r1, [sp, #8]
 801eb78:	23b4      	movs	r3, #180	@ 0xb4
 801eb7a:	9301      	str	r3, [sp, #4]
 801eb7c:	2306      	movs	r3, #6
 801eb7e:	9300      	str	r3, [sp, #0]
 801eb80:	4653      	mov	r3, sl
 801eb82:	465a      	mov	r2, fp
 801eb84:	4620      	mov	r0, r4
 801eb86:	f7ff fd92 	bl	801e6ae <enable_ref_spads>
	if (Status == VL53L0X_ERROR_NONE) {
 801eb8a:	4607      	mov	r7, r0
 801eb8c:	2800      	cmp	r0, #0
 801eb8e:	d1b3      	bne.n	801eaf8 <VL53L0X_perform_ref_spad_management+0x42>
		currentSpadIndex = lastSpadIndex;
 801eb90:	f8dd 903c 	ldr.w	r9, [sp, #60]	@ 0x3c
		Status = perform_ref_signal_measurement(Dev,
 801eb94:	f10d 0136 	add.w	r1, sp, #54	@ 0x36
 801eb98:	4620      	mov	r0, r4
 801eb9a:	f7ff fdd6 	bl	801e74a <perform_ref_signal_measurement>
		if ((Status == VL53L0X_ERROR_NONE) &&
 801eb9e:	4607      	mov	r7, r0
 801eba0:	2800      	cmp	r0, #0
 801eba2:	d1a9      	bne.n	801eaf8 <VL53L0X_perform_ref_spad_management+0x42>
 801eba4:	f8bd 3036 	ldrh.w	r3, [sp, #54]	@ 0x36
 801eba8:	4543      	cmp	r3, r8
 801ebaa:	d93b      	bls.n	801ec24 <VL53L0X_perform_ref_spad_management+0x16e>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 801ebac:	2300      	movs	r3, #0
 801ebae:	f884 3150 	strb.w	r3, [r4, #336]	@ 0x150
 801ebb2:	f884 3151 	strb.w	r3, [r4, #337]	@ 0x151
 801ebb6:	f884 3152 	strb.w	r3, [r4, #338]	@ 0x152
 801ebba:	f884 3153 	strb.w	r3, [r4, #339]	@ 0x153
 801ebbe:	f884 3154 	strb.w	r3, [r4, #340]	@ 0x154
 801ebc2:	f884 3155 	strb.w	r3, [r4, #341]	@ 0x155
			for (index = 0; index < spadArraySize; index++)
 801ebc6:	e001      	b.n	801ebcc <VL53L0X_perform_ref_spad_management+0x116>
				currentSpadIndex++;
 801ebc8:	f109 0901 	add.w	r9, r9, #1
			while ((is_aperture(startSelect + currentSpadIndex)
 801ebcc:	f109 00b4 	add.w	r0, r9, #180	@ 0xb4
 801ebd0:	f7ff fd42 	bl	801e658 <is_aperture>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 801ebd4:	f1b9 0f2b 	cmp.w	r9, #43	@ 0x2b
 801ebd8:	d801      	bhi.n	801ebde <VL53L0X_perform_ref_spad_management+0x128>
 801ebda:	2800      	cmp	r0, #0
 801ebdc:	d0f4      	beq.n	801ebc8 <VL53L0X_perform_ref_spad_management+0x112>
			Status = enable_ref_spads(Dev,
 801ebde:	ab0f      	add	r3, sp, #60	@ 0x3c
 801ebe0:	9304      	str	r3, [sp, #16]
 801ebe2:	2303      	movs	r3, #3
 801ebe4:	9303      	str	r3, [sp, #12]
 801ebe6:	f8cd 9008 	str.w	r9, [sp, #8]
 801ebea:	23b4      	movs	r3, #180	@ 0xb4
 801ebec:	9301      	str	r3, [sp, #4]
 801ebee:	2306      	movs	r3, #6
 801ebf0:	9300      	str	r3, [sp, #0]
 801ebf2:	4653      	mov	r3, sl
 801ebf4:	465a      	mov	r2, fp
 801ebf6:	2101      	movs	r1, #1
 801ebf8:	4620      	mov	r0, r4
 801ebfa:	f7ff fd58 	bl	801e6ae <enable_ref_spads>
			if (Status == VL53L0X_ERROR_NONE) {
 801ebfe:	b108      	cbz	r0, 801ec04 <VL53L0X_perform_ref_spad_management+0x14e>
			Status = enable_ref_spads(Dev,
 801ec00:	4607      	mov	r7, r0
 801ec02:	e779      	b.n	801eaf8 <VL53L0X_perform_ref_spad_management+0x42>
				currentSpadIndex = lastSpadIndex;
 801ec04:	f8dd 903c 	ldr.w	r9, [sp, #60]	@ 0x3c
				Status = perform_ref_signal_measurement(Dev,
 801ec08:	f10d 0136 	add.w	r1, sp, #54	@ 0x36
 801ec0c:	4620      	mov	r0, r4
 801ec0e:	f7ff fd9c 	bl	801e74a <perform_ref_signal_measurement>
				if ((Status == VL53L0X_ERROR_NONE) &&
 801ec12:	2800      	cmp	r0, #0
 801ec14:	d176      	bne.n	801ed04 <VL53L0X_perform_ref_spad_management+0x24e>
 801ec16:	f8bd 3036 	ldrh.w	r3, [sp, #54]	@ 0x36
 801ec1a:	4543      	cmp	r3, r8
 801ec1c:	d874      	bhi.n	801ed08 <VL53L0X_perform_ref_spad_management+0x252>
			needAptSpads = 1;
 801ec1e:	2301      	movs	r3, #1
 801ec20:	9308      	str	r3, [sp, #32]
 801ec22:	e001      	b.n	801ec28 <VL53L0X_perform_ref_spad_management+0x172>
			needAptSpads = 0;
 801ec24:	2300      	movs	r3, #0
 801ec26:	9308      	str	r3, [sp, #32]
		(peakSignalRateRef < targetRefRate)) {
 801ec28:	f8bd 3036 	ldrh.w	r3, [sp, #54]	@ 0x36
	if ((Status == VL53L0X_ERROR_NONE) &&
 801ec2c:	4543      	cmp	r3, r8
 801ec2e:	d270      	bcs.n	801ed12 <VL53L0X_perform_ref_spad_management+0x25c>
		isApertureSpads_int = needAptSpads;
 801ec30:	f89d 2020 	ldrb.w	r2, [sp, #32]
 801ec34:	9209      	str	r2, [sp, #36]	@ 0x24
		lastSignalRateDiff = abs(peakSignalRateRef -
 801ec36:	eba3 0308 	sub.w	r3, r3, r8
 801ec3a:	2b00      	cmp	r3, #0
 801ec3c:	bfb8      	it	lt
 801ec3e:	425b      	neglt	r3, r3
		refSpadCount_int	= minimumSpadCount;
 801ec40:	2203      	movs	r2, #3
 801ec42:	9207      	str	r2, [sp, #28]
		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 801ec44:	f504 72a8 	add.w	r2, r4, #336	@ 0x150
 801ec48:	920b      	str	r2, [sp, #44]	@ 0x2c
 801ec4a:	970a      	str	r7, [sp, #40]	@ 0x28
 801ec4c:	464f      	mov	r7, r9
 801ec4e:	46b1      	mov	r9, r6
 801ec50:	462e      	mov	r6, r5
 801ec52:	461d      	mov	r5, r3
 801ec54:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801ec56:	6818      	ldr	r0, [r3, #0]
 801ec58:	9010      	str	r0, [sp, #64]	@ 0x40
 801ec5a:	889b      	ldrh	r3, [r3, #4]
 801ec5c:	f8ad 3044 	strh.w	r3, [sp, #68]	@ 0x44
			get_next_good_spad(
 801ec60:	ab0e      	add	r3, sp, #56	@ 0x38
 801ec62:	463a      	mov	r2, r7
 801ec64:	2106      	movs	r1, #6
 801ec66:	4658      	mov	r0, fp
 801ec68:	f7ff fccb 	bl	801e602 <get_next_good_spad>
			if (nextGoodSpad == -1) {
 801ec6c:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
 801ec6e:	f1b7 3fff 	cmp.w	r7, #4294967295
 801ec72:	d061      	beq.n	801ed38 <VL53L0X_perform_ref_spad_management+0x282>
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 801ec74:	f107 00b4 	add.w	r0, r7, #180	@ 0xb4
 801ec78:	f7ff fcee 	bl	801e658 <is_aperture>
 801ec7c:	9b08      	ldr	r3, [sp, #32]
 801ec7e:	4298      	cmp	r0, r3
 801ec80:	d13c      	bne.n	801ecfc <VL53L0X_perform_ref_spad_management+0x246>
			(refSpadCount_int)++;
 801ec82:	9b07      	ldr	r3, [sp, #28]
 801ec84:	3301      	adds	r3, #1
 801ec86:	9306      	str	r3, [sp, #24]
			Status = enable_spad_bit(
 801ec88:	463a      	mov	r2, r7
 801ec8a:	2106      	movs	r1, #6
 801ec8c:	4650      	mov	r0, sl
 801ec8e:	f7ff fced 	bl	801e66c <enable_spad_bit>
			if (Status == VL53L0X_ERROR_NONE) {
 801ec92:	4602      	mov	r2, r0
 801ec94:	2800      	cmp	r0, #0
 801ec96:	d151      	bne.n	801ed3c <VL53L0X_perform_ref_spad_management+0x286>
				currentSpadIndex++;
 801ec98:	3701      	adds	r7, #1
				Status = set_ref_spad_map(Dev,
 801ec9a:	4651      	mov	r1, sl
 801ec9c:	4620      	mov	r0, r4
 801ec9e:	f7ff fcf8 	bl	801e692 <set_ref_spad_map>
			if (Status != VL53L0X_ERROR_NONE)
 801eca2:	4602      	mov	r2, r0
 801eca4:	2800      	cmp	r0, #0
 801eca6:	d149      	bne.n	801ed3c <VL53L0X_perform_ref_spad_management+0x286>
			Status = perform_ref_signal_measurement(Dev,
 801eca8:	f10d 0136 	add.w	r1, sp, #54	@ 0x36
 801ecac:	4620      	mov	r0, r4
 801ecae:	f7ff fd4c 	bl	801e74a <perform_ref_signal_measurement>
			if (Status != VL53L0X_ERROR_NONE)
 801ecb2:	4602      	mov	r2, r0
 801ecb4:	2800      	cmp	r0, #0
 801ecb6:	d141      	bne.n	801ed3c <VL53L0X_perform_ref_spad_management+0x286>
			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 801ecb8:	f8bd 3036 	ldrh.w	r3, [sp, #54]	@ 0x36
 801ecbc:	eba3 0208 	sub.w	r2, r3, r8
 801ecc0:	2a00      	cmp	r2, #0
 801ecc2:	bfb8      	it	lt
 801ecc4:	4252      	neglt	r2, r2
			if (peakSignalRateRef > targetRefRate) {
 801ecc6:	4543      	cmp	r3, r8
 801ecc8:	d803      	bhi.n	801ecd2 <VL53L0X_perform_ref_spad_management+0x21c>
			(refSpadCount_int)++;
 801ecca:	9b06      	ldr	r3, [sp, #24]
 801eccc:	9307      	str	r3, [sp, #28]
				lastSignalRateDiff = signalRateDiff;
 801ecce:	4615      	mov	r5, r2
 801ecd0:	e7c0      	b.n	801ec54 <VL53L0X_perform_ref_spad_management+0x19e>
				if (signalRateDiff > lastSignalRateDiff) {
 801ecd2:	462b      	mov	r3, r5
 801ecd4:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 801ecd6:	4635      	mov	r5, r6
 801ecd8:	464e      	mov	r6, r9
 801ecda:	4293      	cmp	r3, r2
 801ecdc:	d21c      	bcs.n	801ed18 <VL53L0X_perform_ref_spad_management+0x262>
					Status = set_ref_spad_map(Dev,
 801ecde:	a910      	add	r1, sp, #64	@ 0x40
 801ece0:	4620      	mov	r0, r4
 801ece2:	f7ff fcd6 	bl	801e692 <set_ref_spad_map>
 801ece6:	4603      	mov	r3, r0
					memcpy(
 801ece8:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801ecea:	f8c4 0150 	str.w	r0, [r4, #336]	@ 0x150
 801ecee:	f8bd 2044 	ldrh.w	r2, [sp, #68]	@ 0x44
 801ecf2:	f8a4 2154 	strh.w	r2, [r4, #340]	@ 0x154
	if (Status == VL53L0X_ERROR_NONE) {
 801ecf6:	b18b      	cbz	r3, 801ed1c <VL53L0X_perform_ref_spad_management+0x266>
 801ecf8:	461f      	mov	r7, r3
 801ecfa:	e6fd      	b.n	801eaf8 <VL53L0X_perform_ref_spad_management+0x42>
 801ecfc:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 801ecfe:	4635      	mov	r5, r6
 801ed00:	464e      	mov	r6, r9
 801ed02:	e00b      	b.n	801ed1c <VL53L0X_perform_ref_spad_management+0x266>
				Status = perform_ref_signal_measurement(Dev,
 801ed04:	4607      	mov	r7, r0
 801ed06:	e6f7      	b.n	801eaf8 <VL53L0X_perform_ref_spad_management+0x42>
					isApertureSpads_int = 1;
 801ed08:	2301      	movs	r3, #1
 801ed0a:	9309      	str	r3, [sp, #36]	@ 0x24
					refSpadCount_int = minimumSpadCount;
 801ed0c:	2303      	movs	r3, #3
 801ed0e:	9306      	str	r3, [sp, #24]
 801ed10:	e002      	b.n	801ed18 <VL53L0X_perform_ref_spad_management+0x262>
 801ed12:	2300      	movs	r3, #0
 801ed14:	9309      	str	r3, [sp, #36]	@ 0x24
 801ed16:	9306      	str	r3, [sp, #24]
				lastSignalRateDiff = signalRateDiff;
 801ed18:	9b06      	ldr	r3, [sp, #24]
 801ed1a:	9307      	str	r3, [sp, #28]
		*refSpadCount = refSpadCount_int;
 801ed1c:	9b07      	ldr	r3, [sp, #28]
 801ed1e:	602b      	str	r3, [r5, #0]
		*isApertureSpads = isApertureSpads_int;
 801ed20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ed22:	7033      	strb	r3, [r6, #0]
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 801ed24:	2301      	movs	r3, #1
 801ed26:	f884 3141 	strb.w	r3, [r4, #321]	@ 0x141
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801ed2a:	682b      	ldr	r3, [r5, #0]
 801ed2c:	f884 313f 	strb.w	r3, [r4, #319]	@ 0x13f
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801ed30:	7833      	ldrb	r3, [r6, #0]
 801ed32:	f884 3140 	strb.w	r3, [r4, #320]	@ 0x140
 801ed36:	e6df      	b.n	801eaf8 <VL53L0X_perform_ref_spad_management+0x42>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 801ed38:	f06f 0231 	mvn.w	r2, #49	@ 0x31
			Status = enable_ref_spads(Dev,
 801ed3c:	4617      	mov	r7, r2
	return Status;
 801ed3e:	e6db      	b.n	801eaf8 <VL53L0X_perform_ref_spad_management+0x42>

0801ed40 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 801ed40:	b530      	push	{r4, r5, lr}
 801ed42:	b083      	sub	sp, #12
 801ed44:	4605      	mov	r5, r0
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t NewDataReady = 0;
 801ed46:	2300      	movs	r3, #0
 801ed48:	f88d 3007 	strb.w	r3, [sp, #7]
 801ed4c:	f44f 64fa 	mov.w	r4, #2000	@ 0x7d0
	LOG_FUNCTION_START("");

	LoopNb = 0;

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 801ed50:	f10d 0107 	add.w	r1, sp, #7
 801ed54:	4628      	mov	r0, r5
 801ed56:	f7ff fc17 	bl	801e588 <VL53L0X_GetMeasurementDataReady>
		if (Status != 0)
 801ed5a:	4602      	mov	r2, r0
 801ed5c:	b958      	cbnz	r0, 801ed76 <VL53L0X_measurement_poll_for_completion+0x36>
			break; /* the error is set */

		if (NewDataReady == 1)
 801ed5e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 801ed62:	2b01      	cmp	r3, #1
 801ed64:	d007      	beq.n	801ed76 <VL53L0X_measurement_poll_for_completion+0x36>
			break; /* done note that status == 0 */

		LoopNb++;
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 801ed66:	3c01      	subs	r4, #1
 801ed68:	d003      	beq.n	801ed72 <VL53L0X_measurement_poll_for_completion+0x32>
			Status = VL53L0X_ERROR_TIME_OUT;
			break;
		}

		VL53L0X_PollingDelay(Dev);
 801ed6a:	4628      	mov	r0, r5
 801ed6c:	f001 fa22 	bl	80201b4 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 801ed70:	e7ee      	b.n	801ed50 <VL53L0X_measurement_poll_for_completion+0x10>
			Status = VL53L0X_ERROR_TIME_OUT;
 801ed72:	f06f 0206 	mvn.w	r2, #6
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
}
 801ed76:	4610      	mov	r0, r2
 801ed78:	b003      	add	sp, #12
 801ed7a:	bd30      	pop	{r4, r5, pc}

0801ed7c <VL53L0X_isqrt>:
	return vcsel_period_reg;
}


uint32_t VL53L0X_isqrt(uint32_t num)
{
 801ed7c:	4602      	mov	r2, r0
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits
	 */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 801ed7e:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 801ed82:	d207      	bcs.n	801ed94 <VL53L0X_isqrt+0x18>
	uint32_t  bit = 1 << 30;
 801ed84:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
		bit >>= 2;
 801ed88:	089b      	lsrs	r3, r3, #2
	while (bit > num)
 801ed8a:	429a      	cmp	r2, r3
 801ed8c:	d3fc      	bcc.n	801ed88 <VL53L0X_isqrt+0xc>


	while (bit != 0) {
 801ed8e:	b17b      	cbz	r3, 801edb0 <VL53L0X_isqrt+0x34>
	uint32_t  bit = 1 << 30;
 801ed90:	2000      	movs	r0, #0
 801ed92:	e005      	b.n	801eda0 <VL53L0X_isqrt+0x24>
 801ed94:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801ed98:	e7fa      	b.n	801ed90 <VL53L0X_isqrt+0x14>
		if (num >= res + bit) {
			num -= res + bit;
			res = (res >> 1) + bit;
		} else
			res >>= 1;
 801ed9a:	0840      	lsrs	r0, r0, #1
	while (bit != 0) {
 801ed9c:	089b      	lsrs	r3, r3, #2
 801ed9e:	d006      	beq.n	801edae <VL53L0X_isqrt+0x32>
		if (num >= res + bit) {
 801eda0:	18c1      	adds	r1, r0, r3
 801eda2:	4291      	cmp	r1, r2
 801eda4:	d8f9      	bhi.n	801ed9a <VL53L0X_isqrt+0x1e>
			num -= res + bit;
 801eda6:	1a52      	subs	r2, r2, r1
			res = (res >> 1) + bit;
 801eda8:	eb03 0050 	add.w	r0, r3, r0, lsr #1
 801edac:	e7f6      	b.n	801ed9c <VL53L0X_isqrt+0x20>
 801edae:	4770      	bx	lr
	uint32_t  res = 0;
 801edb0:	4618      	mov	r0, r3

		bit >>= 2;
	}

	return res;
}
 801edb2:	4770      	bx	lr

0801edb4 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 801edb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 801edb6:	b083      	sub	sp, #12
 801edb8:	4606      	mov	r6, r0
	uint8_t strobe;
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 801edba:	2200      	movs	r2, #0
 801edbc:	2183      	movs	r1, #131	@ 0x83
 801edbe:	f001 f965 	bl	802008c <VL53L0X_WrByte>

	/* polling
	 * use timeout to avoid deadlock
	 */
	if (Status == VL53L0X_ERROR_NONE) {
 801edc2:	4604      	mov	r4, r0
 801edc4:	b9a0      	cbnz	r0, 801edf0 <VL53L0X_device_read_strobe+0x3c>
		LoopNb = 0;
 801edc6:	2500      	movs	r5, #0
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 801edc8:	2783      	movs	r7, #131	@ 0x83
 801edca:	f10d 0207 	add.w	r2, sp, #7
 801edce:	4639      	mov	r1, r7
 801edd0:	4630      	mov	r0, r6
 801edd2:	f001 f99b 	bl	802010c <VL53L0X_RdByte>
 801edd6:	4604      	mov	r4, r0
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 801edd8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 801eddc:	4303      	orrs	r3, r0
 801edde:	f013 0fff 	tst.w	r3, #255	@ 0xff
 801ede2:	d105      	bne.n	801edf0 <VL53L0X_device_read_strobe+0x3c>
				break;

			LoopNb = LoopNb + 1;
 801ede4:	3501      	adds	r5, #1
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 801ede6:	f5b5 6ffa 	cmp.w	r5, #2000	@ 0x7d0
 801edea:	d1ee      	bne.n	801edca <VL53L0X_device_read_strobe+0x16>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
			Status = VL53L0X_ERROR_TIME_OUT;
 801edec:	f06f 0406 	mvn.w	r4, #6

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 801edf0:	2201      	movs	r2, #1
 801edf2:	2183      	movs	r1, #131	@ 0x83
 801edf4:	4630      	mov	r0, r6
 801edf6:	f001 f949 	bl	802008c <VL53L0X_WrByte>
 801edfa:	4320      	orrs	r0, r4

	LOG_FUNCTION_END(Status);
	return Status;

}
 801edfc:	b240      	sxtb	r0, r0
 801edfe:	b003      	add	sp, #12
 801ee00:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801ee02 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 801ee02:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ee06:	b091      	sub	sp, #68	@ 0x44
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
	uint8_t ReferenceSpadType = 0;
	uint32_t PartUIDUpper = 0;
 801ee08:	2300      	movs	r3, #0
 801ee0a:	930c      	str	r3, [sp, #48]	@ 0x30
	uint32_t PartUIDLower = 0;
 801ee0c:	930b      	str	r3, [sp, #44]	@ 0x2c
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 801ee0e:	f890 711c 	ldrb.w	r7, [r0, #284]	@ 0x11c
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done
	 */
	if (ReadDataFromDeviceDone != 7) {
 801ee12:	2f07      	cmp	r7, #7
 801ee14:	d104      	bne.n	801ee20 <VL53L0X_get_info_from_device+0x1e>
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801ee16:	2400      	movs	r4, #0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 801ee18:	4620      	mov	r0, r4
 801ee1a:	b011      	add	sp, #68	@ 0x44
 801ee1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ee20:	4605      	mov	r5, r0
 801ee22:	460e      	mov	r6, r1
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 801ee24:	2201      	movs	r2, #1
 801ee26:	2180      	movs	r1, #128	@ 0x80
 801ee28:	f001 f930 	bl	802008c <VL53L0X_WrByte>
 801ee2c:	4604      	mov	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 801ee2e:	2201      	movs	r2, #1
 801ee30:	21ff      	movs	r1, #255	@ 0xff
 801ee32:	4628      	mov	r0, r5
 801ee34:	f001 f92a 	bl	802008c <VL53L0X_WrByte>
 801ee38:	4304      	orrs	r4, r0
 801ee3a:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 801ee3c:	2200      	movs	r2, #0
 801ee3e:	4611      	mov	r1, r2
 801ee40:	4628      	mov	r0, r5
 801ee42:	f001 f923 	bl	802008c <VL53L0X_WrByte>
 801ee46:	4304      	orrs	r4, r0
 801ee48:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 801ee4a:	2206      	movs	r2, #6
 801ee4c:	21ff      	movs	r1, #255	@ 0xff
 801ee4e:	4628      	mov	r0, r5
 801ee50:	f001 f91c 	bl	802008c <VL53L0X_WrByte>
 801ee54:	4304      	orrs	r4, r0
 801ee56:	b264      	sxtb	r4, r4
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 801ee58:	f10d 023f 	add.w	r2, sp, #63	@ 0x3f
 801ee5c:	2183      	movs	r1, #131	@ 0x83
 801ee5e:	4628      	mov	r0, r5
 801ee60:	f001 f954 	bl	802010c <VL53L0X_RdByte>
 801ee64:	4304      	orrs	r4, r0
 801ee66:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 801ee68:	f89d 203f 	ldrb.w	r2, [sp, #63]	@ 0x3f
 801ee6c:	f042 0204 	orr.w	r2, r2, #4
 801ee70:	2183      	movs	r1, #131	@ 0x83
 801ee72:	4628      	mov	r0, r5
 801ee74:	f001 f90a 	bl	802008c <VL53L0X_WrByte>
 801ee78:	4304      	orrs	r4, r0
 801ee7a:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 801ee7c:	2207      	movs	r2, #7
 801ee7e:	21ff      	movs	r1, #255	@ 0xff
 801ee80:	4628      	mov	r0, r5
 801ee82:	f001 f903 	bl	802008c <VL53L0X_WrByte>
 801ee86:	4304      	orrs	r4, r0
 801ee88:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 801ee8a:	2201      	movs	r2, #1
 801ee8c:	2181      	movs	r1, #129	@ 0x81
 801ee8e:	4628      	mov	r0, r5
 801ee90:	f001 f8fc 	bl	802008c <VL53L0X_WrByte>
 801ee94:	4304      	orrs	r4, r0
 801ee96:	b264      	sxtb	r4, r4
		Status |= VL53L0X_PollingDelay(Dev);
 801ee98:	4628      	mov	r0, r5
 801ee9a:	f001 f98b 	bl	80201b4 <VL53L0X_PollingDelay>
 801ee9e:	4304      	orrs	r4, r0
 801eea0:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 801eea2:	2201      	movs	r2, #1
 801eea4:	2180      	movs	r1, #128	@ 0x80
 801eea6:	4628      	mov	r0, r5
 801eea8:	f001 f8f0 	bl	802008c <VL53L0X_WrByte>
 801eeac:	4304      	orrs	r4, r0
 801eeae:	b264      	sxtb	r4, r4
		if (((option & 1) == 1) &&
 801eeb0:	f016 0801 	ands.w	r8, r6, #1
 801eeb4:	d05c      	beq.n	801ef70 <VL53L0X_get_info_from_device+0x16e>
 801eeb6:	f017 0f01 	tst.w	r7, #1
 801eeba:	d003      	beq.n	801eec4 <VL53L0X_get_info_from_device+0xc2>
	uint8_t ReferenceSpadType = 0;
 801eebc:	2300      	movs	r3, #0
 801eebe:	9302      	str	r3, [sp, #8]
	uint8_t ReferenceSpadCount = 0;
 801eec0:	9301      	str	r3, [sp, #4]
 801eec2:	e059      	b.n	801ef78 <VL53L0X_get_info_from_device+0x176>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 801eec4:	226b      	movs	r2, #107	@ 0x6b
 801eec6:	2194      	movs	r1, #148	@ 0x94
 801eec8:	4628      	mov	r0, r5
 801eeca:	f001 f8df 	bl	802008c <VL53L0X_WrByte>
 801eece:	4681      	mov	r9, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 801eed0:	4628      	mov	r0, r5
 801eed2:	f7ff ff6f 	bl	801edb4 <VL53L0X_device_read_strobe>
 801eed6:	ea49 0900 	orr.w	r9, r9, r0
 801eeda:	ea44 0409 	orr.w	r4, r4, r9
 801eede:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801eee0:	aa0e      	add	r2, sp, #56	@ 0x38
 801eee2:	2190      	movs	r1, #144	@ 0x90
 801eee4:	4628      	mov	r0, r5
 801eee6:	f001 f949 	bl	802017c <VL53L0X_RdDWord>
 801eeea:	4304      	orrs	r4, r0
 801eeec:	b264      	sxtb	r4, r4
			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 801eeee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801eef0:	f3c3 2206 	ubfx	r2, r3, #8, #7
 801eef4:	9201      	str	r2, [sp, #4]
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 801eef6:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 801eefa:	9302      	str	r3, [sp, #8]
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 801eefc:	2224      	movs	r2, #36	@ 0x24
 801eefe:	2194      	movs	r1, #148	@ 0x94
 801ef00:	4628      	mov	r0, r5
 801ef02:	f001 f8c3 	bl	802008c <VL53L0X_WrByte>
 801ef06:	4304      	orrs	r4, r0
 801ef08:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 801ef0a:	4628      	mov	r0, r5
 801ef0c:	f7ff ff52 	bl	801edb4 <VL53L0X_device_read_strobe>
 801ef10:	4304      	orrs	r4, r0
 801ef12:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801ef14:	aa0e      	add	r2, sp, #56	@ 0x38
 801ef16:	2190      	movs	r1, #144	@ 0x90
 801ef18:	4628      	mov	r0, r5
 801ef1a:	f001 f92f 	bl	802017c <VL53L0X_RdDWord>
 801ef1e:	4304      	orrs	r4, r0
 801ef20:	b264      	sxtb	r4, r4
			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 801ef22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801ef24:	0e1a      	lsrs	r2, r3, #24
 801ef26:	f88d 2010 	strb.w	r2, [sp, #16]
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 801ef2a:	0c1a      	lsrs	r2, r3, #16
 801ef2c:	f88d 2011 	strb.w	r2, [sp, #17]
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 801ef30:	0a1a      	lsrs	r2, r3, #8
 801ef32:	f88d 2012 	strb.w	r2, [sp, #18]
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 801ef36:	f88d 3013 	strb.w	r3, [sp, #19]
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 801ef3a:	2225      	movs	r2, #37	@ 0x25
 801ef3c:	2194      	movs	r1, #148	@ 0x94
 801ef3e:	4628      	mov	r0, r5
 801ef40:	f001 f8a4 	bl	802008c <VL53L0X_WrByte>
 801ef44:	4304      	orrs	r4, r0
 801ef46:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 801ef48:	4628      	mov	r0, r5
 801ef4a:	f7ff ff33 	bl	801edb4 <VL53L0X_device_read_strobe>
 801ef4e:	4304      	orrs	r4, r0
 801ef50:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801ef52:	aa0e      	add	r2, sp, #56	@ 0x38
 801ef54:	2190      	movs	r1, #144	@ 0x90
 801ef56:	4628      	mov	r0, r5
 801ef58:	f001 f910 	bl	802017c <VL53L0X_RdDWord>
 801ef5c:	4304      	orrs	r4, r0
 801ef5e:	b264      	sxtb	r4, r4
			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 801ef60:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801ef62:	0e1a      	lsrs	r2, r3, #24
 801ef64:	f88d 2014 	strb.w	r2, [sp, #20]
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 801ef68:	0c1b      	lsrs	r3, r3, #16
 801ef6a:	f88d 3015 	strb.w	r3, [sp, #21]
 801ef6e:	e003      	b.n	801ef78 <VL53L0X_get_info_from_device+0x176>
	uint8_t ReferenceSpadType = 0;
 801ef70:	f8cd 8008 	str.w	r8, [sp, #8]
	uint8_t ReferenceSpadCount = 0;
 801ef74:	f8cd 8004 	str.w	r8, [sp, #4]
		if (((option & 2) == 2) &&
 801ef78:	f016 0a02 	ands.w	sl, r6, #2
 801ef7c:	d002      	beq.n	801ef84 <VL53L0X_get_info_from_device+0x182>
 801ef7e:	f017 0f02 	tst.w	r7, #2
 801ef82:	d00c      	beq.n	801ef9e <VL53L0X_get_info_from_device+0x19c>
		if (((option & 4) == 4) &&
 801ef84:	f016 0904 	ands.w	r9, r6, #4
 801ef88:	f000 8169 	beq.w	801f25e <VL53L0X_get_info_from_device+0x45c>
 801ef8c:	f017 0f04 	tst.w	r7, #4
 801ef90:	f000 80df 	beq.w	801f152 <VL53L0X_get_info_from_device+0x350>
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 801ef94:	f04f 0b00 	mov.w	fp, #0
	uint32_t DistMeasFixed1104_400_mm = 0;
 801ef98:	f8cd b00c 	str.w	fp, [sp, #12]
 801ef9c:	e163      	b.n	801f266 <VL53L0X_get_info_from_device+0x464>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 801ef9e:	2202      	movs	r2, #2
 801efa0:	2194      	movs	r1, #148	@ 0x94
 801efa2:	4628      	mov	r0, r5
 801efa4:	f001 f872 	bl	802008c <VL53L0X_WrByte>
 801efa8:	4681      	mov	r9, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 801efaa:	4628      	mov	r0, r5
 801efac:	f7ff ff02 	bl	801edb4 <VL53L0X_device_read_strobe>
 801efb0:	ea49 0900 	orr.w	r9, r9, r0
 801efb4:	ea44 0409 	orr.w	r4, r4, r9
 801efb8:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 801efba:	f10d 0237 	add.w	r2, sp, #55	@ 0x37
 801efbe:	2190      	movs	r1, #144	@ 0x90
 801efc0:	4628      	mov	r0, r5
 801efc2:	f001 f8a3 	bl	802010c <VL53L0X_RdByte>
 801efc6:	4304      	orrs	r4, r0
 801efc8:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 801efca:	227b      	movs	r2, #123	@ 0x7b
 801efcc:	2194      	movs	r1, #148	@ 0x94
 801efce:	4628      	mov	r0, r5
 801efd0:	f001 f85c 	bl	802008c <VL53L0X_WrByte>
 801efd4:	4304      	orrs	r4, r0
 801efd6:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 801efd8:	4628      	mov	r0, r5
 801efda:	f7ff feeb 	bl	801edb4 <VL53L0X_device_read_strobe>
 801efde:	4304      	orrs	r4, r0
 801efe0:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 801efe2:	f10d 0236 	add.w	r2, sp, #54	@ 0x36
 801efe6:	2190      	movs	r1, #144	@ 0x90
 801efe8:	4628      	mov	r0, r5
 801efea:	f001 f88f 	bl	802010c <VL53L0X_RdByte>
 801efee:	4304      	orrs	r4, r0
 801eff0:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 801eff2:	2277      	movs	r2, #119	@ 0x77
 801eff4:	2194      	movs	r1, #148	@ 0x94
 801eff6:	4628      	mov	r0, r5
 801eff8:	f001 f848 	bl	802008c <VL53L0X_WrByte>
 801effc:	4304      	orrs	r4, r0
 801effe:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 801f000:	4628      	mov	r0, r5
 801f002:	f7ff fed7 	bl	801edb4 <VL53L0X_device_read_strobe>
 801f006:	4304      	orrs	r4, r0
 801f008:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801f00a:	aa0e      	add	r2, sp, #56	@ 0x38
 801f00c:	2190      	movs	r1, #144	@ 0x90
 801f00e:	4628      	mov	r0, r5
 801f010:	f001 f8b4 	bl	802017c <VL53L0X_RdDWord>
 801f014:	4304      	orrs	r4, r0
 801f016:	b264      	sxtb	r4, r4
			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 801f018:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801f01a:	0e5a      	lsrs	r2, r3, #25
 801f01c:	f88d 2018 	strb.w	r2, [sp, #24]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 801f020:	f3c3 4286 	ubfx	r2, r3, #18, #7
 801f024:	f88d 2019 	strb.w	r2, [sp, #25]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 801f028:	f3c3 22c6 	ubfx	r2, r3, #11, #7
 801f02c:	f88d 201a 	strb.w	r2, [sp, #26]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 801f030:	f3c3 1206 	ubfx	r2, r3, #4, #7
 801f034:	f88d 201b 	strb.w	r2, [sp, #27]
			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 801f038:	00db      	lsls	r3, r3, #3
 801f03a:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 801f03e:	f88d 303f 	strb.w	r3, [sp, #63]	@ 0x3f
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 801f042:	2278      	movs	r2, #120	@ 0x78
 801f044:	2194      	movs	r1, #148	@ 0x94
 801f046:	4628      	mov	r0, r5
 801f048:	f001 f820 	bl	802008c <VL53L0X_WrByte>
 801f04c:	4304      	orrs	r4, r0
 801f04e:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 801f050:	4628      	mov	r0, r5
 801f052:	f7ff feaf 	bl	801edb4 <VL53L0X_device_read_strobe>
 801f056:	4304      	orrs	r4, r0
 801f058:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801f05a:	aa0e      	add	r2, sp, #56	@ 0x38
 801f05c:	2190      	movs	r1, #144	@ 0x90
 801f05e:	4628      	mov	r0, r5
 801f060:	f001 f88c 	bl	802017c <VL53L0X_RdDWord>
 801f064:	4304      	orrs	r4, r0
 801f066:	b264      	sxtb	r4, r4
					((TmpDWord >> 29) & 0x07f));
 801f068:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
			ProductId[4] = (char)(byte +
 801f06a:	f89d 203f 	ldrb.w	r2, [sp, #63]	@ 0x3f
 801f06e:	eb02 7253 	add.w	r2, r2, r3, lsr #29
 801f072:	f88d 201c 	strb.w	r2, [sp, #28]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 801f076:	f3c3 5286 	ubfx	r2, r3, #22, #7
 801f07a:	f88d 201d 	strb.w	r2, [sp, #29]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 801f07e:	f3c3 32c6 	ubfx	r2, r3, #15, #7
 801f082:	f88d 201e 	strb.w	r2, [sp, #30]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 801f086:	f3c3 2206 	ubfx	r2, r3, #8, #7
 801f08a:	f88d 201f 	strb.w	r2, [sp, #31]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 801f08e:	f3c3 0246 	ubfx	r2, r3, #1, #7
 801f092:	f88d 2020 	strb.w	r2, [sp, #32]
			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 801f096:	019b      	lsls	r3, r3, #6
 801f098:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801f09c:	f88d 303f 	strb.w	r3, [sp, #63]	@ 0x3f
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 801f0a0:	2279      	movs	r2, #121	@ 0x79
 801f0a2:	2194      	movs	r1, #148	@ 0x94
 801f0a4:	4628      	mov	r0, r5
 801f0a6:	f000 fff1 	bl	802008c <VL53L0X_WrByte>
 801f0aa:	4304      	orrs	r4, r0
 801f0ac:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 801f0ae:	4628      	mov	r0, r5
 801f0b0:	f7ff fe80 	bl	801edb4 <VL53L0X_device_read_strobe>
 801f0b4:	4304      	orrs	r4, r0
 801f0b6:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801f0b8:	aa0e      	add	r2, sp, #56	@ 0x38
 801f0ba:	2190      	movs	r1, #144	@ 0x90
 801f0bc:	4628      	mov	r0, r5
 801f0be:	f001 f85d 	bl	802017c <VL53L0X_RdDWord>
 801f0c2:	4304      	orrs	r4, r0
 801f0c4:	b264      	sxtb	r4, r4
					((TmpDWord >> 26) & 0x07f));
 801f0c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
			ProductId[9] = (char)(byte +
 801f0c8:	f89d 203f 	ldrb.w	r2, [sp, #63]	@ 0x3f
 801f0cc:	eb02 6293 	add.w	r2, r2, r3, lsr #26
 801f0d0:	f88d 2021 	strb.w	r2, [sp, #33]	@ 0x21
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 801f0d4:	f3c3 42c6 	ubfx	r2, r3, #19, #7
 801f0d8:	f88d 2022 	strb.w	r2, [sp, #34]	@ 0x22
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 801f0dc:	f3c3 3206 	ubfx	r2, r3, #12, #7
 801f0e0:	f88d 2023 	strb.w	r2, [sp, #35]	@ 0x23
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 801f0e4:	f3c3 1246 	ubfx	r2, r3, #5, #7
 801f0e8:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 801f0ec:	009b      	lsls	r3, r3, #2
 801f0ee:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 801f0f2:	f88d 303f 	strb.w	r3, [sp, #63]	@ 0x3f
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 801f0f6:	227a      	movs	r2, #122	@ 0x7a
 801f0f8:	2194      	movs	r1, #148	@ 0x94
 801f0fa:	4628      	mov	r0, r5
 801f0fc:	f000 ffc6 	bl	802008c <VL53L0X_WrByte>
 801f100:	4304      	orrs	r4, r0
 801f102:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 801f104:	4628      	mov	r0, r5
 801f106:	f7ff fe55 	bl	801edb4 <VL53L0X_device_read_strobe>
 801f10a:	4320      	orrs	r0, r4
 801f10c:	b244      	sxtb	r4, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801f10e:	aa0e      	add	r2, sp, #56	@ 0x38
 801f110:	2190      	movs	r1, #144	@ 0x90
 801f112:	4628      	mov	r0, r5
 801f114:	f001 f832 	bl	802017c <VL53L0X_RdDWord>
 801f118:	4320      	orrs	r0, r4
 801f11a:	b244      	sxtb	r4, r0
					((TmpDWord >> 30) & 0x07f));
 801f11c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
			ProductId[13] = (char)(byte +
 801f11e:	f89d 203f 	ldrb.w	r2, [sp, #63]	@ 0x3f
 801f122:	eb02 7293 	add.w	r2, r2, r3, lsr #30
 801f126:	f88d 2025 	strb.w	r2, [sp, #37]	@ 0x25
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 801f12a:	f3c3 52c6 	ubfx	r2, r3, #23, #7
 801f12e:	f88d 2026 	strb.w	r2, [sp, #38]	@ 0x26
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 801f132:	f3c3 4206 	ubfx	r2, r3, #16, #7
 801f136:	f88d 2027 	strb.w	r2, [sp, #39]	@ 0x27
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 801f13a:	f3c3 2246 	ubfx	r2, r3, #9, #7
 801f13e:	f88d 2028 	strb.w	r2, [sp, #40]	@ 0x28
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 801f142:	f3c3 0386 	ubfx	r3, r3, #2, #7
 801f146:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
			ProductId[18] = '\0';
 801f14a:	2300      	movs	r3, #0
 801f14c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801f150:	e718      	b.n	801ef84 <VL53L0X_get_info_from_device+0x182>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 801f152:	227b      	movs	r2, #123	@ 0x7b
 801f154:	2194      	movs	r1, #148	@ 0x94
 801f156:	4628      	mov	r0, r5
 801f158:	f000 ff98 	bl	802008c <VL53L0X_WrByte>
 801f15c:	4683      	mov	fp, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 801f15e:	4628      	mov	r0, r5
 801f160:	f7ff fe28 	bl	801edb4 <VL53L0X_device_read_strobe>
 801f164:	ea4b 0b00 	orr.w	fp, fp, r0
 801f168:	ea44 040b 	orr.w	r4, r4, fp
 801f16c:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 801f16e:	aa0c      	add	r2, sp, #48	@ 0x30
 801f170:	2190      	movs	r1, #144	@ 0x90
 801f172:	4628      	mov	r0, r5
 801f174:	f001 f802 	bl	802017c <VL53L0X_RdDWord>
 801f178:	4304      	orrs	r4, r0
 801f17a:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 801f17c:	227c      	movs	r2, #124	@ 0x7c
 801f17e:	2194      	movs	r1, #148	@ 0x94
 801f180:	4628      	mov	r0, r5
 801f182:	f000 ff83 	bl	802008c <VL53L0X_WrByte>
 801f186:	4304      	orrs	r4, r0
 801f188:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 801f18a:	4628      	mov	r0, r5
 801f18c:	f7ff fe12 	bl	801edb4 <VL53L0X_device_read_strobe>
 801f190:	4304      	orrs	r4, r0
 801f192:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 801f194:	aa0b      	add	r2, sp, #44	@ 0x2c
 801f196:	2190      	movs	r1, #144	@ 0x90
 801f198:	4628      	mov	r0, r5
 801f19a:	f000 ffef 	bl	802017c <VL53L0X_RdDWord>
 801f19e:	4304      	orrs	r4, r0
 801f1a0:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 801f1a2:	2273      	movs	r2, #115	@ 0x73
 801f1a4:	2194      	movs	r1, #148	@ 0x94
 801f1a6:	4628      	mov	r0, r5
 801f1a8:	f000 ff70 	bl	802008c <VL53L0X_WrByte>
 801f1ac:	4304      	orrs	r4, r0
 801f1ae:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 801f1b0:	4628      	mov	r0, r5
 801f1b2:	f7ff fdff 	bl	801edb4 <VL53L0X_device_read_strobe>
 801f1b6:	4304      	orrs	r4, r0
 801f1b8:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801f1ba:	aa0e      	add	r2, sp, #56	@ 0x38
 801f1bc:	2190      	movs	r1, #144	@ 0x90
 801f1be:	4628      	mov	r0, r5
 801f1c0:	f000 ffdc 	bl	802017c <VL53L0X_RdDWord>
 801f1c4:	4304      	orrs	r4, r0
 801f1c6:	b264      	sxtb	r4, r4
				0x0000000ff) << 8;
 801f1c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801f1ca:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 801f1cc:	fa1f fb83 	uxth.w	fp, r3
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 801f1d0:	2274      	movs	r2, #116	@ 0x74
 801f1d2:	2194      	movs	r1, #148	@ 0x94
 801f1d4:	4628      	mov	r0, r5
 801f1d6:	f000 ff59 	bl	802008c <VL53L0X_WrByte>
 801f1da:	4304      	orrs	r4, r0
 801f1dc:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 801f1de:	4628      	mov	r0, r5
 801f1e0:	f7ff fde8 	bl	801edb4 <VL53L0X_device_read_strobe>
 801f1e4:	4304      	orrs	r4, r0
 801f1e6:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801f1e8:	aa0e      	add	r2, sp, #56	@ 0x38
 801f1ea:	2190      	movs	r1, #144	@ 0x90
 801f1ec:	4628      	mov	r0, r5
 801f1ee:	f000 ffc5 	bl	802017c <VL53L0X_RdDWord>
 801f1f2:	4304      	orrs	r4, r0
 801f1f4:	b264      	sxtb	r4, r4
				0xff000000) >> 24);
 801f1f6:	f89d 303b 	ldrb.w	r3, [sp, #59]	@ 0x3b
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 801f1fa:	ea43 0b0b 	orr.w	fp, r3, fp
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 801f1fe:	2275      	movs	r2, #117	@ 0x75
 801f200:	2194      	movs	r1, #148	@ 0x94
 801f202:	4628      	mov	r0, r5
 801f204:	f000 ff42 	bl	802008c <VL53L0X_WrByte>
 801f208:	4304      	orrs	r4, r0
 801f20a:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 801f20c:	4628      	mov	r0, r5
 801f20e:	f7ff fdd1 	bl	801edb4 <VL53L0X_device_read_strobe>
 801f212:	4304      	orrs	r4, r0
 801f214:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801f216:	aa0e      	add	r2, sp, #56	@ 0x38
 801f218:	2190      	movs	r1, #144	@ 0x90
 801f21a:	4628      	mov	r0, r5
 801f21c:	f000 ffae 	bl	802017c <VL53L0X_RdDWord>
 801f220:	4304      	orrs	r4, r0
 801f222:	b264      	sxtb	r4, r4
							<< 8;
 801f224:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801f226:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 801f228:	b29b      	uxth	r3, r3
 801f22a:	9303      	str	r3, [sp, #12]
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 801f22c:	2276      	movs	r2, #118	@ 0x76
 801f22e:	2194      	movs	r1, #148	@ 0x94
 801f230:	4628      	mov	r0, r5
 801f232:	f000 ff2b 	bl	802008c <VL53L0X_WrByte>
 801f236:	4304      	orrs	r4, r0
 801f238:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 801f23a:	4628      	mov	r0, r5
 801f23c:	f7ff fdba 	bl	801edb4 <VL53L0X_device_read_strobe>
 801f240:	4304      	orrs	r4, r0
 801f242:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801f244:	aa0e      	add	r2, sp, #56	@ 0x38
 801f246:	2190      	movs	r1, #144	@ 0x90
 801f248:	4628      	mov	r0, r5
 801f24a:	f000 ff97 	bl	802017c <VL53L0X_RdDWord>
 801f24e:	4304      	orrs	r4, r0
 801f250:	b264      	sxtb	r4, r4
							>> 24);
 801f252:	f89d 303b 	ldrb.w	r3, [sp, #59]	@ 0x3b
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 801f256:	9a03      	ldr	r2, [sp, #12]
 801f258:	4313      	orrs	r3, r2
 801f25a:	9303      	str	r3, [sp, #12]
 801f25c:	e003      	b.n	801f266 <VL53L0X_get_info_from_device+0x464>
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 801f25e:	f04f 0b00 	mov.w	fp, #0
	uint32_t DistMeasFixed1104_400_mm = 0;
 801f262:	f8cd b00c 	str.w	fp, [sp, #12]
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 801f266:	2200      	movs	r2, #0
 801f268:	2181      	movs	r1, #129	@ 0x81
 801f26a:	4628      	mov	r0, r5
 801f26c:	f000 ff0e 	bl	802008c <VL53L0X_WrByte>
 801f270:	4304      	orrs	r4, r0
 801f272:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 801f274:	2206      	movs	r2, #6
 801f276:	21ff      	movs	r1, #255	@ 0xff
 801f278:	4628      	mov	r0, r5
 801f27a:	f000 ff07 	bl	802008c <VL53L0X_WrByte>
 801f27e:	4304      	orrs	r4, r0
 801f280:	b264      	sxtb	r4, r4
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 801f282:	f10d 023f 	add.w	r2, sp, #63	@ 0x3f
 801f286:	2183      	movs	r1, #131	@ 0x83
 801f288:	4628      	mov	r0, r5
 801f28a:	f000 ff3f 	bl	802010c <VL53L0X_RdByte>
 801f28e:	4304      	orrs	r4, r0
 801f290:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 801f292:	f89d 203f 	ldrb.w	r2, [sp, #63]	@ 0x3f
 801f296:	f002 02fb 	and.w	r2, r2, #251	@ 0xfb
 801f29a:	2183      	movs	r1, #131	@ 0x83
 801f29c:	4628      	mov	r0, r5
 801f29e:	f000 fef5 	bl	802008c <VL53L0X_WrByte>
 801f2a2:	4304      	orrs	r4, r0
 801f2a4:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 801f2a6:	2201      	movs	r2, #1
 801f2a8:	21ff      	movs	r1, #255	@ 0xff
 801f2aa:	4628      	mov	r0, r5
 801f2ac:	f000 feee 	bl	802008c <VL53L0X_WrByte>
 801f2b0:	4304      	orrs	r4, r0
 801f2b2:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 801f2b4:	2201      	movs	r2, #1
 801f2b6:	2100      	movs	r1, #0
 801f2b8:	4628      	mov	r0, r5
 801f2ba:	f000 fee7 	bl	802008c <VL53L0X_WrByte>
 801f2be:	4304      	orrs	r4, r0
 801f2c0:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801f2c2:	2200      	movs	r2, #0
 801f2c4:	21ff      	movs	r1, #255	@ 0xff
 801f2c6:	4628      	mov	r0, r5
 801f2c8:	f000 fee0 	bl	802008c <VL53L0X_WrByte>
 801f2cc:	4304      	orrs	r4, r0
 801f2ce:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 801f2d0:	2200      	movs	r2, #0
 801f2d2:	2180      	movs	r1, #128	@ 0x80
 801f2d4:	4628      	mov	r0, r5
 801f2d6:	f000 fed9 	bl	802008c <VL53L0X_WrByte>
 801f2da:	4304      	orrs	r4, r0
 801f2dc:	b264      	sxtb	r4, r4
	if ((Status == VL53L0X_ERROR_NONE) &&
 801f2de:	2c00      	cmp	r4, #0
 801f2e0:	f47f ad9a 	bne.w	801ee18 <VL53L0X_get_info_from_device+0x16>
		if (((option & 1) == 1) &&
 801f2e4:	f1b8 0f00 	cmp.w	r8, #0
 801f2e8:	d013      	beq.n	801f312 <VL53L0X_get_info_from_device+0x510>
 801f2ea:	f017 0f01 	tst.w	r7, #1
 801f2ee:	d110      	bne.n	801f312 <VL53L0X_get_info_from_device+0x510>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801f2f0:	9b01      	ldr	r3, [sp, #4]
 801f2f2:	f885 313f 	strb.w	r3, [r5, #319]	@ 0x13f
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801f2f6:	9b02      	ldr	r3, [sp, #8]
 801f2f8:	f885 3140 	strb.w	r3, [r5, #320]	@ 0x140
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 801f2fc:	aa04      	add	r2, sp, #16
 801f2fe:	f205 1355 	addw	r3, r5, #341	@ 0x155
 801f302:	f205 105b 	addw	r0, r5, #347	@ 0x15b
					NvmRefGoodSpadMap[i];
 801f306:	f812 1b01 	ldrb.w	r1, [r2], #1
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 801f30a:	f803 1f01 	strb.w	r1, [r3, #1]!
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 801f30e:	4283      	cmp	r3, r0
 801f310:	d1f9      	bne.n	801f306 <VL53L0X_get_info_from_device+0x504>
		if (((option & 2) == 2) &&
 801f312:	f1ba 0f00 	cmp.w	sl, #0
 801f316:	d002      	beq.n	801f31e <VL53L0X_get_info_from_device+0x51c>
 801f318:	f017 0f02 	tst.w	r7, #2
 801f31c:	d01f      	beq.n	801f35e <VL53L0X_get_info_from_device+0x55c>
		if (((option & 4) == 4) &&
 801f31e:	f1b9 0f00 	cmp.w	r9, #0
 801f322:	d018      	beq.n	801f356 <VL53L0X_get_info_from_device+0x554>
 801f324:	f017 0f04 	tst.w	r7, #4
 801f328:	d115      	bne.n	801f356 <VL53L0X_get_info_from_device+0x554>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801f32a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801f32c:	f8c5 3144 	str.w	r3, [r5, #324]	@ 0x144
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801f330:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801f332:	f8c5 3148 	str.w	r3, [r5, #328]	@ 0x148
			SignalRateMeasFixed400mmFix =
 801f336:	ea4f 234b 	mov.w	r3, fp, lsl #9
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801f33a:	f8c5 314c 	str.w	r3, [r5, #332]	@ 0x14c
			if (DistMeasFixed1104_400_mm != 0) {
 801f33e:	9b03      	ldr	r3, [sp, #12]
 801f340:	b1db      	cbz	r3, 801f37a <VL53L0X_get_info_from_device+0x578>
				OffsetFixed1104_mm =
 801f342:	f5a3 53c8 	sub.w	r3, r3, #6400	@ 0x1900
						* 1000) >> 4;
 801f346:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801f34a:	fb02 f303 	mul.w	r3, r2, r3
 801f34e:	091b      	lsrs	r3, r3, #4
				OffsetMicroMeters *= -1;
 801f350:	425b      	negs	r3, r3
 801f352:	b21b      	sxth	r3, r3
			PALDevDataSet(Dev,
 801f354:	606b      	str	r3, [r5, #4]
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 801f356:	4337      	orrs	r7, r6
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 801f358:	f885 711c 	strb.w	r7, [r5, #284]	@ 0x11c
 801f35c:	e55c      	b.n	801ee18 <VL53L0X_get_info_from_device+0x16>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801f35e:	f89d 3037 	ldrb.w	r3, [sp, #55]	@ 0x37
 801f362:	f885 311d 	strb.w	r3, [r5, #285]	@ 0x11d
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801f366:	f89d 3036 	ldrb.w	r3, [sp, #54]	@ 0x36
 801f36a:	f885 311e 	strb.w	r3, [r5, #286]	@ 0x11e
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 801f36e:	a906      	add	r1, sp, #24
 801f370:	f205 101f 	addw	r0, r5, #287	@ 0x11f
 801f374:	f001 ffff 	bl	8021376 <strcpy>
 801f378:	e7d1      	b.n	801f31e <VL53L0X_get_info_from_device+0x51c>
			OffsetMicroMeters = 0;
 801f37a:	2300      	movs	r3, #0
 801f37c:	e7ea      	b.n	801f354 <VL53L0X_get_info_from_device+0x552>

0801f37e <VL53L0X_encode_timeout>:

	uint16_t encoded_timeout = 0;
	uint32_t ls_byte = 0;
	uint16_t ms_byte = 0;

	if (timeout_macro_clks > 0) {
 801f37e:	b170      	cbz	r0, 801f39e <VL53L0X_encode_timeout+0x20>
		ls_byte = timeout_macro_clks - 1;
 801f380:	3801      	subs	r0, #1

		while ((ls_byte & 0xFFFFFF00) > 0) {
 801f382:	28ff      	cmp	r0, #255	@ 0xff
 801f384:	d909      	bls.n	801f39a <VL53L0X_encode_timeout+0x1c>
	uint16_t ms_byte = 0;
 801f386:	2300      	movs	r3, #0
			ls_byte = ls_byte >> 1;
 801f388:	0840      	lsrs	r0, r0, #1
			ms_byte++;
 801f38a:	3301      	adds	r3, #1
 801f38c:	b29b      	uxth	r3, r3
		while ((ls_byte & 0xFFFFFF00) > 0) {
 801f38e:	28ff      	cmp	r0, #255	@ 0xff
 801f390:	d8fa      	bhi.n	801f388 <VL53L0X_encode_timeout+0xa>
		}

		encoded_timeout = (ms_byte << 8)
 801f392:	eb00 2003 	add.w	r0, r0, r3, lsl #8
 801f396:	b280      	uxth	r0, r0
 801f398:	4770      	bx	lr
	uint16_t ms_byte = 0;
 801f39a:	2300      	movs	r3, #0
 801f39c:	e7f9      	b.n	801f392 <VL53L0X_encode_timeout+0x14>
	uint16_t encoded_timeout = 0;
 801f39e:	2000      	movs	r0, #0
				+ (uint16_t) (ls_byte & 0x000000FF);
	}

	return encoded_timeout;

}
 801f3a0:	4770      	bx	lr

0801f3a2 <VL53L0X_decode_timeout>:
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 801f3a2:	b2c3      	uxtb	r3, r0
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 801f3a4:	0a00      	lsrs	r0, r0, #8
 801f3a6:	fa03 f000 	lsl.w	r0, r3, r0

	return timeout_macro_clks;
}
 801f3aa:	3001      	adds	r0, #1
 801f3ac:	4770      	bx	lr
	...

0801f3b0 <VL53L0X_calc_timeout_mclks>:
	macro_period_ps = (uint32_t)(macro_period_vclks
 801f3b0:	4b08      	ldr	r3, [pc, #32]	@ (801f3d4 <VL53L0X_calc_timeout_mclks+0x24>)
 801f3b2:	fb03 f202 	mul.w	r2, r3, r2
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
	macro_period_ns = (macro_period_ps + 500) / 1000;
 801f3b6:	f502 72fa 	add.w	r2, r2, #500	@ 0x1f4

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
		+ (macro_period_ns / 2)) / macro_period_ns);
 801f3ba:	4b07      	ldr	r3, [pc, #28]	@ (801f3d8 <VL53L0X_calc_timeout_mclks+0x28>)
 801f3bc:	fba3 3202 	umull	r3, r2, r3, r2
 801f3c0:	09d0      	lsrs	r0, r2, #7
 801f3c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801f3c6:	fb03 0001 	mla	r0, r3, r1, r0
	macro_period_ns = (macro_period_ps + 500) / 1000;
 801f3ca:	0992      	lsrs	r2, r2, #6

	return timeout_period_mclks;
}
 801f3cc:	fbb0 f0f2 	udiv	r0, r0, r2
 801f3d0:	4770      	bx	lr
 801f3d2:	bf00      	nop
 801f3d4:	003a2f00 	.word	0x003a2f00
 801f3d8:	10624dd3 	.word	0x10624dd3

0801f3dc <VL53L0X_calc_timeout_us>:
	macro_period_ps = (uint32_t)(macro_period_vclks
 801f3dc:	4b08      	ldr	r3, [pc, #32]	@ (801f400 <VL53L0X_calc_timeout_us+0x24>)
 801f3de:	fb02 f303 	mul.w	r3, r2, r3
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
	macro_period_ns = (macro_period_ps + 500) / 1000;
 801f3e2:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 801f3e6:	4a07      	ldr	r2, [pc, #28]	@ (801f404 <VL53L0X_calc_timeout_us+0x28>)
 801f3e8:	fba2 0303 	umull	r0, r3, r2, r3
 801f3ec:	099b      	lsrs	r3, r3, #6

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 801f3ee:	fb01 f003 	mul.w	r0, r1, r3
 801f3f2:	f500 70fa 	add.w	r0, r0, #500	@ 0x1f4
	actual_timeout_period_us =
 801f3f6:	fba2 2000 	umull	r2, r0, r2, r0

	return actual_timeout_period_us;
}
 801f3fa:	0980      	lsrs	r0, r0, #6
 801f3fc:	4770      	bx	lr
 801f3fe:	bf00      	nop
 801f400:	003a2f00 	.word	0x003a2f00
 801f404:	10624dd3 	.word	0x10624dd3

0801f408 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 801f408:	b5f0      	push	{r4, r5, r6, r7, lr}
 801f40a:	b085      	sub	sp, #20
 801f40c:	4604      	mov	r4, r0
 801f40e:	4615      	mov	r5, r2
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 801f410:	2300      	movs	r3, #0
 801f412:	f88d 300e 	strb.w	r3, [sp, #14]
	uint32_t TimeoutMicroSeconds = 0;
	uint16_t PreRangeEncodedTimeOut = 0;
 801f416:	f8ad 300c 	strh.w	r3, [sp, #12]
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 801f41a:	2902      	cmp	r1, #2
 801f41c:	d909      	bls.n	801f432 <get_sequence_step_timeout+0x2a>
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 801f41e:	2903      	cmp	r1, #3
 801f420:	d021      	beq.n	801f466 <get_sequence_step_timeout+0x5e>

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 801f422:	2904      	cmp	r1, #4
 801f424:	d042      	beq.n	801f4ac <get_sequence_step_timeout+0xa4>
	uint32_t TimeoutMicroSeconds = 0;
 801f426:	2000      	movs	r0, #0
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801f428:	4606      	mov	r6, r0
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 801f42a:	6028      	str	r0, [r5, #0]

	return Status;
}
 801f42c:	4630      	mov	r0, r6
 801f42e:	b005      	add	sp, #20
 801f430:	bdf0      	pop	{r4, r5, r6, r7, pc}
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 801f432:	f10d 020f 	add.w	r2, sp, #15
 801f436:	4619      	mov	r1, r3
 801f438:	f7fe f9b2 	bl	801d7a0 <VL53L0X_GetVcselPulsePeriod>
		if (Status == VL53L0X_ERROR_NONE) {
 801f43c:	4606      	mov	r6, r0
 801f43e:	b150      	cbz	r0, 801f456 <get_sequence_step_timeout+0x4e>
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 801f440:	f89d 000e 	ldrb.w	r0, [sp, #14]
 801f444:	f7ff ffad 	bl	801f3a2 <VL53L0X_decode_timeout>
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 801f448:	f89d 200f 	ldrb.w	r2, [sp, #15]
 801f44c:	b281      	uxth	r1, r0
 801f44e:	4620      	mov	r0, r4
 801f450:	f7ff ffc4 	bl	801f3dc <VL53L0X_calc_timeout_us>
 801f454:	e7e9      	b.n	801f42a <get_sequence_step_timeout+0x22>
			Status = VL53L0X_RdByte(Dev,
 801f456:	f10d 020e 	add.w	r2, sp, #14
 801f45a:	2146      	movs	r1, #70	@ 0x46
 801f45c:	4620      	mov	r0, r4
 801f45e:	f000 fe55 	bl	802010c <VL53L0X_RdByte>
 801f462:	4606      	mov	r6, r0
 801f464:	e7ec      	b.n	801f440 <get_sequence_step_timeout+0x38>
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 801f466:	f10d 020f 	add.w	r2, sp, #15
 801f46a:	2100      	movs	r1, #0
 801f46c:	f7fe f998 	bl	801d7a0 <VL53L0X_GetVcselPulsePeriod>
		if (Status == VL53L0X_ERROR_NONE) {
 801f470:	4606      	mov	r6, r0
 801f472:	b108      	cbz	r0, 801f478 <get_sequence_step_timeout+0x70>
	uint32_t TimeoutMicroSeconds = 0;
 801f474:	2000      	movs	r0, #0
 801f476:	e7d8      	b.n	801f42a <get_sequence_step_timeout+0x22>
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 801f478:	f10d 020f 	add.w	r2, sp, #15
 801f47c:	2100      	movs	r1, #0
 801f47e:	4620      	mov	r0, r4
 801f480:	f7fe f98e 	bl	801d7a0 <VL53L0X_GetVcselPulsePeriod>
			if (Status == VL53L0X_ERROR_NONE) {
 801f484:	4606      	mov	r6, r0
 801f486:	b150      	cbz	r0, 801f49e <get_sequence_step_timeout+0x96>
			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 801f488:	f8bd 000c 	ldrh.w	r0, [sp, #12]
 801f48c:	f7ff ff89 	bl	801f3a2 <VL53L0X_decode_timeout>
			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 801f490:	f89d 200f 	ldrb.w	r2, [sp, #15]
 801f494:	b281      	uxth	r1, r0
 801f496:	4620      	mov	r0, r4
 801f498:	f7ff ffa0 	bl	801f3dc <VL53L0X_calc_timeout_us>
 801f49c:	e7c5      	b.n	801f42a <get_sequence_step_timeout+0x22>
				Status = VL53L0X_RdWord(Dev,
 801f49e:	aa03      	add	r2, sp, #12
 801f4a0:	2151      	movs	r1, #81	@ 0x51
 801f4a2:	4620      	mov	r0, r4
 801f4a4:	f000 fe56 	bl	8020154 <VL53L0X_RdWord>
 801f4a8:	4606      	mov	r6, r0
 801f4aa:	e7ed      	b.n	801f488 <get_sequence_step_timeout+0x80>
		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 801f4ac:	a901      	add	r1, sp, #4
 801f4ae:	f7fe f9f4 	bl	801d89a <VL53L0X_GetSequenceStepEnables>
		if (SchedulerSequenceSteps.PreRangeOn) {
 801f4b2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 801f4b6:	b1c3      	cbz	r3, 801f4ea <get_sequence_step_timeout+0xe2>
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 801f4b8:	f10d 020f 	add.w	r2, sp, #15
 801f4bc:	2100      	movs	r1, #0
 801f4be:	4620      	mov	r0, r4
 801f4c0:	f7fe f96e 	bl	801d7a0 <VL53L0X_GetVcselPulsePeriod>
			if (Status == VL53L0X_ERROR_NONE) {
 801f4c4:	4606      	mov	r6, r0
 801f4c6:	b110      	cbz	r0, 801f4ce <get_sequence_step_timeout+0xc6>
		PreRangeTimeOutMClks = 0;
 801f4c8:	2700      	movs	r7, #0
	uint16_t FinalRangeTimeOutMClks = 0;
 801f4ca:	4639      	mov	r1, r7
 801f4cc:	e017      	b.n	801f4fe <get_sequence_step_timeout+0xf6>
				Status = VL53L0X_RdWord(Dev,
 801f4ce:	aa03      	add	r2, sp, #12
 801f4d0:	2151      	movs	r1, #81	@ 0x51
 801f4d2:	4620      	mov	r0, r4
 801f4d4:	f000 fe3e 	bl	8020154 <VL53L0X_RdWord>
 801f4d8:	4606      	mov	r6, r0
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 801f4da:	f8bd 000c 	ldrh.w	r0, [sp, #12]
 801f4de:	f7ff ff60 	bl	801f3a2 <VL53L0X_decode_timeout>
 801f4e2:	b287      	uxth	r7, r0
		if (Status == VL53L0X_ERROR_NONE) {
 801f4e4:	b116      	cbz	r6, 801f4ec <get_sequence_step_timeout+0xe4>
	uint16_t FinalRangeTimeOutMClks = 0;
 801f4e6:	2100      	movs	r1, #0
 801f4e8:	e009      	b.n	801f4fe <get_sequence_step_timeout+0xf6>
		PreRangeTimeOutMClks = 0;
 801f4ea:	2700      	movs	r7, #0
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 801f4ec:	f10d 020f 	add.w	r2, sp, #15
 801f4f0:	2101      	movs	r1, #1
 801f4f2:	4620      	mov	r0, r4
 801f4f4:	f7fe f954 	bl	801d7a0 <VL53L0X_GetVcselPulsePeriod>
		if (Status == VL53L0X_ERROR_NONE) {
 801f4f8:	4606      	mov	r6, r0
 801f4fa:	b140      	cbz	r0, 801f50e <get_sequence_step_timeout+0x106>
	uint16_t FinalRangeTimeOutMClks = 0;
 801f4fc:	2100      	movs	r1, #0
		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 801f4fe:	1bc9      	subs	r1, r1, r7
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 801f500:	f89d 200f 	ldrb.w	r2, [sp, #15]
 801f504:	b289      	uxth	r1, r1
 801f506:	4620      	mov	r0, r4
 801f508:	f7ff ff68 	bl	801f3dc <VL53L0X_calc_timeout_us>
 801f50c:	e78d      	b.n	801f42a <get_sequence_step_timeout+0x22>
			Status = VL53L0X_RdWord(Dev,
 801f50e:	f10d 020a 	add.w	r2, sp, #10
 801f512:	2171      	movs	r1, #113	@ 0x71
 801f514:	4620      	mov	r0, r4
 801f516:	f000 fe1d 	bl	8020154 <VL53L0X_RdWord>
 801f51a:	4606      	mov	r6, r0
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 801f51c:	f8bd 000a 	ldrh.w	r0, [sp, #10]
 801f520:	f7ff ff3f 	bl	801f3a2 <VL53L0X_decode_timeout>
 801f524:	b281      	uxth	r1, r0
 801f526:	e7ea      	b.n	801f4fe <get_sequence_step_timeout+0xf6>

0801f528 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 801f528:	b5f0      	push	{r4, r5, r6, r7, lr}
 801f52a:	b085      	sub	sp, #20
 801f52c:	4604      	mov	r4, r0
 801f52e:	4616      	mov	r6, r2
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 801f530:	2902      	cmp	r1, #2
 801f532:	d921      	bls.n	801f578 <set_sequence_step_timeout+0x50>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 801f534:	2903      	cmp	r1, #3
 801f536:	d03c      	beq.n	801f5b2 <set_sequence_step_timeout+0x8a>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 801f538:	2904      	cmp	r1, #4
 801f53a:	d178      	bne.n	801f62e <set_sequence_step_timeout+0x106>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 801f53c:	a901      	add	r1, sp, #4
 801f53e:	f7fe f9ac 	bl	801d89a <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
			if (SchedulerSequenceSteps.PreRangeOn) {
 801f542:	f89d 3007 	ldrb.w	r3, [sp, #7]
 801f546:	2b00      	cmp	r3, #0
 801f548:	d051      	beq.n	801f5ee <set_sequence_step_timeout+0xc6>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 801f54a:	f10d 020f 	add.w	r2, sp, #15
 801f54e:	2100      	movs	r1, #0
 801f550:	4620      	mov	r0, r4
 801f552:	f7fe f925 	bl	801d7a0 <VL53L0X_GetVcselPulsePeriod>
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS)
				 */
				if (Status == VL53L0X_ERROR_NONE) {
 801f556:	4605      	mov	r5, r0
 801f558:	2800      	cmp	r0, #0
 801f55a:	d151      	bne.n	801f600 <set_sequence_step_timeout+0xd8>
					Status = VL53L0X_RdWord(Dev, 0x51,
 801f55c:	aa03      	add	r2, sp, #12
 801f55e:	2151      	movs	r1, #81	@ 0x51
 801f560:	4620      	mov	r0, r4
 801f562:	f000 fdf7 	bl	8020154 <VL53L0X_RdWord>
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 801f566:	4605      	mov	r5, r0
 801f568:	2800      	cmp	r0, #0
 801f56a:	d149      	bne.n	801f600 <set_sequence_step_timeout+0xd8>
						VL53L0X_decode_timeout(
 801f56c:	f8bd 000c 	ldrh.w	r0, [sp, #12]
 801f570:	f7ff ff17 	bl	801f3a2 <VL53L0X_decode_timeout>
					PreRangeTimeOutMClks =
 801f574:	b287      	uxth	r7, r0
 801f576:	e03b      	b.n	801f5f0 <set_sequence_step_timeout+0xc8>
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 801f578:	f10d 020f 	add.w	r2, sp, #15
 801f57c:	2100      	movs	r1, #0
 801f57e:	f7fe f90f 	bl	801d7a0 <VL53L0X_GetVcselPulsePeriod>
		if (Status == VL53L0X_ERROR_NONE) {
 801f582:	4605      	mov	r5, r0
 801f584:	bbe0      	cbnz	r0, 801f600 <set_sequence_step_timeout+0xd8>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 801f586:	f89d 200f 	ldrb.w	r2, [sp, #15]
 801f58a:	4631      	mov	r1, r6
 801f58c:	4620      	mov	r0, r4
 801f58e:	f7ff ff0f 	bl	801f3b0 <VL53L0X_calc_timeout_mclks>
			if (MsrcRangeTimeOutMClks > 256)
 801f592:	b283      	uxth	r3, r0
 801f594:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801f598:	d809      	bhi.n	801f5ae <set_sequence_step_timeout+0x86>
				MsrcEncodedTimeOut =
 801f59a:	1e42      	subs	r2, r0, #1
 801f59c:	b2d2      	uxtb	r2, r2
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801f59e:	f8a4 2104 	strh.w	r2, [r4, #260]	@ 0x104
			Status = VL53L0X_WrByte(Dev,
 801f5a2:	2146      	movs	r1, #70	@ 0x46
 801f5a4:	4620      	mov	r0, r4
 801f5a6:	f000 fd71 	bl	802008c <VL53L0X_WrByte>
 801f5aa:	4605      	mov	r5, r0
 801f5ac:	e028      	b.n	801f600 <set_sequence_step_timeout+0xd8>
				MsrcEncodedTimeOut = 255;
 801f5ae:	22ff      	movs	r2, #255	@ 0xff
 801f5b0:	e7f5      	b.n	801f59e <set_sequence_step_timeout+0x76>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 801f5b2:	f10d 020f 	add.w	r2, sp, #15
 801f5b6:	2100      	movs	r1, #0
 801f5b8:	f7fe f8f2 	bl	801d7a0 <VL53L0X_GetVcselPulsePeriod>
 801f5bc:	4605      	mov	r5, r0
					VL53L0X_calc_timeout_mclks(Dev,
 801f5be:	f89d 200f 	ldrb.w	r2, [sp, #15]
 801f5c2:	4631      	mov	r1, r6
 801f5c4:	4620      	mov	r0, r4
 801f5c6:	f7ff fef3 	bl	801f3b0 <VL53L0X_calc_timeout_mclks>
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 801f5ca:	b280      	uxth	r0, r0
 801f5cc:	f7ff fed7 	bl	801f37e <VL53L0X_encode_timeout>
 801f5d0:	f8ad 000c 	strh.w	r0, [sp, #12]
				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801f5d4:	f8a4 0104 	strh.w	r0, [r4, #260]	@ 0x104
			if (Status == VL53L0X_ERROR_NONE) {
 801f5d8:	b995      	cbnz	r5, 801f600 <set_sequence_step_timeout+0xd8>
				Status = VL53L0X_WrWord(Dev,
 801f5da:	4602      	mov	r2, r0
 801f5dc:	2151      	movs	r1, #81	@ 0x51
 801f5de:	4620      	mov	r0, r4
 801f5e0:	f000 fd64 	bl	80200ac <VL53L0X_WrWord>
			if (Status == VL53L0X_ERROR_NONE) {
 801f5e4:	4605      	mov	r5, r0
 801f5e6:	b958      	cbnz	r0, 801f600 <set_sequence_step_timeout+0xd8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 801f5e8:	f8c4 6110 	str.w	r6, [r4, #272]	@ 0x110
 801f5ec:	e008      	b.n	801f600 <set_sequence_step_timeout+0xd8>
			PreRangeTimeOutMClks = 0;
 801f5ee:	2700      	movs	r7, #0

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 801f5f0:	f10d 020f 	add.w	r2, sp, #15
 801f5f4:	2101      	movs	r1, #1
 801f5f6:	4620      	mov	r0, r4
 801f5f8:	f7fe f8d2 	bl	801d7a0 <VL53L0X_GetVcselPulsePeriod>
					    VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					    &CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 801f5fc:	4605      	mov	r5, r0
 801f5fe:	b110      	cbz	r0, 801f606 <set_sequence_step_timeout+0xde>
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;

	}
	return Status;
}
 801f600:	4628      	mov	r0, r5
 801f602:	b005      	add	sp, #20
 801f604:	bdf0      	pop	{r4, r5, r6, r7, pc}
					VL53L0X_calc_timeout_mclks(Dev,
 801f606:	f89d 200f 	ldrb.w	r2, [sp, #15]
 801f60a:	4631      	mov	r1, r6
 801f60c:	4620      	mov	r0, r4
 801f60e:	f7ff fecf 	bl	801f3b0 <VL53L0X_calc_timeout_mclks>
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 801f612:	4438      	add	r0, r7
 801f614:	f7ff feb3 	bl	801f37e <VL53L0X_encode_timeout>
 801f618:	4602      	mov	r2, r0
					Status = VL53L0X_WrWord(Dev, 0x71,
 801f61a:	2171      	movs	r1, #113	@ 0x71
 801f61c:	4620      	mov	r0, r4
 801f61e:	f000 fd45 	bl	80200ac <VL53L0X_WrWord>
				if (Status == VL53L0X_ERROR_NONE) {
 801f622:	4605      	mov	r5, r0
 801f624:	2800      	cmp	r0, #0
 801f626:	d1eb      	bne.n	801f600 <set_sequence_step_timeout+0xd8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 801f628:	f8c4 6108 	str.w	r6, [r4, #264]	@ 0x108
 801f62c:	e7e8      	b.n	801f600 <set_sequence_step_timeout+0xd8>
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 801f62e:	f06f 0503 	mvn.w	r5, #3
 801f632:	e7e5      	b.n	801f600 <set_sequence_step_timeout+0xd8>

0801f634 <VL53L0X_get_vcsel_pulse_period>:
	return Status;
}

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 801f634:	b510      	push	{r4, lr}
 801f636:	b082      	sub	sp, #8
 801f638:	4614      	mov	r4, r2
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 801f63a:	b121      	cbz	r1, 801f646 <VL53L0X_get_vcsel_pulse_period+0x12>
 801f63c:	2901      	cmp	r1, #1
 801f63e:	d00f      	beq.n	801f660 <VL53L0X_get_vcsel_pulse_period+0x2c>
 801f640:	f06f 0003 	mvn.w	r0, #3
 801f644:	e00a      	b.n	801f65c <VL53L0X_get_vcsel_pulse_period+0x28>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 801f646:	f10d 0207 	add.w	r2, sp, #7
 801f64a:	2150      	movs	r1, #80	@ 0x50
 801f64c:	f000 fd5e 	bl	802010c <VL53L0X_RdByte>
	break;
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
	}

	if (Status == VL53L0X_ERROR_NONE)
 801f650:	b920      	cbnz	r0, 801f65c <VL53L0X_get_vcsel_pulse_period+0x28>
	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 801f652:	f89d 3007 	ldrb.w	r3, [sp, #7]
 801f656:	3301      	adds	r3, #1
 801f658:	005b      	lsls	r3, r3, #1
		*pVCSELPulsePeriodPCLK =
 801f65a:	7023      	strb	r3, [r4, #0]
			VL53L0X_decode_vcsel_period(vcsel_period_reg);

	return Status;
}
 801f65c:	b002      	add	sp, #8
 801f65e:	bd10      	pop	{r4, pc}
		Status = VL53L0X_RdByte(Dev,
 801f660:	f10d 0207 	add.w	r2, sp, #7
 801f664:	2170      	movs	r1, #112	@ 0x70
 801f666:	f000 fd51 	bl	802010c <VL53L0X_RdByte>
	break;
 801f66a:	e7f1      	b.n	801f650 <VL53L0X_get_vcsel_pulse_period+0x1c>

0801f66c <VL53L0X_set_measurement_timing_budget_micro_seconds>:


VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(
		VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 801f66c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801f66e:	b085      	sub	sp, #20
 801f670:	4604      	mov	r4, r0
 801f672:	460d      	mov	r5, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 801f674:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 801f678:	9301      	str	r3, [sp, #4]
	uint32_t MsrcOverheadMicroSeconds		= 660;
	uint32_t TccOverheadMicroSeconds		= 590;
	uint32_t DssOverheadMicroSeconds		= 690;
	uint32_t PreRangeOverheadMicroSeconds	= 660;
	uint32_t FinalRangeOverheadMicroSeconds = 550;
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 801f67a:	2300      	movs	r3, #0
 801f67c:	9300      	str	r3, [sp, #0]

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 801f67e:	a902      	add	r1, sp, #8
 801f680:	f7fe f90b 	bl	801d89a <VL53L0X_GetSequenceStepEnables>

	if (Status == VL53L0X_ERROR_NONE &&
 801f684:	4606      	mov	r6, r0
 801f686:	2800      	cmp	r0, #0
 801f688:	d14f      	bne.n	801f72a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbe>
	FinalRangeTimingBudgetMicroSeconds =
 801f68a:	f6a5 3736 	subw	r7, r5, #2870	@ 0xb36
		(SchedulerSequenceSteps.TccOn  ||
		SchedulerSequenceSteps.MsrcOn ||
 801f68e:	f89d 3008 	ldrb.w	r3, [sp, #8]
 801f692:	f89d 2009 	ldrb.w	r2, [sp, #9]
 801f696:	4313      	orrs	r3, r2
 801f698:	f89d 200a 	ldrb.w	r2, [sp, #10]
 801f69c:	4313      	orrs	r3, r2
 801f69e:	d01a      	beq.n	801f6d6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x6a>
		SchedulerSequenceSteps.DssOn)) {

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 801f6a0:	aa01      	add	r2, sp, #4
 801f6a2:	2102      	movs	r1, #2
 801f6a4:	4620      	mov	r0, r4
 801f6a6:	f7ff feaf 	bl	801f408 <get_sequence_step_timeout>

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled.
		 */

		if (Status != VL53L0X_ERROR_NONE)
 801f6aa:	2800      	cmp	r0, #0
 801f6ac:	d13c      	bne.n	801f728 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 801f6ae:	f89d 3008 	ldrb.w	r3, [sp, #8]
 801f6b2:	b12b      	cbz	r3, 801f6c0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x54>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 801f6b4:	9b01      	ldr	r3, [sp, #4]
 801f6b6:	f203 234e 	addw	r3, r3, #590	@ 0x24e
				+ TccOverheadMicroSeconds;

			if (SubTimeout <
 801f6ba:	429f      	cmp	r7, r3
 801f6bc:	d938      	bls.n	801f730 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xc4>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 801f6be:	1aff      	subs	r7, r7, r3
			LOG_FUNCTION_END(Status);
			return Status;
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 801f6c0:	f89d 300a 	ldrb.w	r3, [sp, #10]
 801f6c4:	b1b3      	cbz	r3, 801f6f4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x88>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 801f6c6:	9b01      	ldr	r3, [sp, #4]
 801f6c8:	f203 23b2 	addw	r3, r3, #690	@ 0x2b2
 801f6cc:	005a      	lsls	r2, r3, #1
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 801f6ce:	ebb7 0f43 	cmp.w	r7, r3, lsl #1
 801f6d2:	d930      	bls.n	801f736 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xca>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 801f6d4:	1abf      	subs	r7, r7, r2
	if (Status != VL53L0X_ERROR_NONE) {
		LOG_FUNCTION_END(Status);
		return Status;
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 801f6d6:	f89d 300b 	ldrb.w	r3, [sp, #11]
 801f6da:	b9b3      	cbnz	r3, 801f70a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9e>
			Status = VL53L0X_ERROR_INVALID_PARAMS;
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 801f6dc:	f89d 300c 	ldrb.w	r3, [sp, #12]
 801f6e0:	b31b      	cbz	r3, 801f72a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbe>
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an
		 * error will be set. Otherwise the remaining time will be
		 * applied to the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 801f6e2:	f2a7 2226 	subw	r2, r7, #550	@ 0x226
 801f6e6:	2104      	movs	r1, #4
 801f6e8:	4620      	mov	r0, r4
 801f6ea:	f7ff ff1d 	bl	801f528 <set_sequence_step_timeout>
 801f6ee:	4606      	mov	r6, r0
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 801f6f0:	60e5      	str	r5, [r4, #12]
 801f6f2:	e01a      	b.n	801f72a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbe>
		} else if (SchedulerSequenceSteps.MsrcOn) {
 801f6f4:	f89d 3009 	ldrb.w	r3, [sp, #9]
 801f6f8:	2b00      	cmp	r3, #0
 801f6fa:	d0ec      	beq.n	801f6d6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x6a>
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 801f6fc:	9b01      	ldr	r3, [sp, #4]
 801f6fe:	f503 7325 	add.w	r3, r3, #660	@ 0x294
			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 801f702:	429f      	cmp	r7, r3
 801f704:	d91a      	bls.n	801f73c <VL53L0X_set_measurement_timing_budget_micro_seconds+0xd0>
							-= SubTimeout;
 801f706:	1aff      	subs	r7, r7, r3
 801f708:	e7e5      	b.n	801f6d6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x6a>
		Status = get_sequence_step_timeout(Dev,
 801f70a:	466a      	mov	r2, sp
 801f70c:	2103      	movs	r1, #3
 801f70e:	4620      	mov	r0, r4
 801f710:	f7ff fe7a 	bl	801f408 <get_sequence_step_timeout>
		SubTimeout = PreRangeTimeoutMicroSeconds +
 801f714:	9b00      	ldr	r3, [sp, #0]
 801f716:	f503 7325 	add.w	r3, r3, #660	@ 0x294
		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 801f71a:	429f      	cmp	r7, r3
 801f71c:	d911      	bls.n	801f742 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xd6>
	if (Status == VL53L0X_ERROR_NONE &&
 801f71e:	b108      	cbz	r0, 801f724 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xb8>
 801f720:	4606      	mov	r6, r0
 801f722:	e002      	b.n	801f72a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbe>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 801f724:	1aff      	subs	r7, r7, r3
 801f726:	e7d9      	b.n	801f6dc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x70>
			return Status;
 801f728:	4606      	mov	r6, r0
	}

	LOG_FUNCTION_END(Status);

	return Status;
}
 801f72a:	4630      	mov	r0, r6
 801f72c:	b005      	add	sp, #20
 801f72e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return Status;
 801f730:	f06f 0603 	mvn.w	r6, #3
 801f734:	e7f9      	b.n	801f72a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbe>
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 801f736:	f06f 0603 	mvn.w	r6, #3
 801f73a:	e7f6      	b.n	801f72a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbe>
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 801f73c:	f06f 0603 	mvn.w	r6, #3
 801f740:	e7f3      	b.n	801f72a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbe>
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 801f742:	f06f 0603 	mvn.w	r6, #3
 801f746:	e7f0      	b.n	801f72a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbe>

0801f748 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(
		VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 801f748:	b570      	push	{r4, r5, r6, lr}
 801f74a:	b086      	sub	sp, #24
 801f74c:	4605      	mov	r5, r0
 801f74e:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 801f750:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 801f754:	9302      	str	r3, [sp, #8]
	uint32_t MsrcOverheadMicroSeconds		= 660;
	uint32_t TccOverheadMicroSeconds		= 590;
	uint32_t DssOverheadMicroSeconds		= 690;
	uint32_t PreRangeOverheadMicroSeconds	= 660;
	uint32_t FinalRangeOverheadMicroSeconds = 550;
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 801f756:	2300      	movs	r3, #0
 801f758:	9301      	str	r3, [sp, #4]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 801f75a:	f640 3336 	movw	r3, #2870	@ 0xb36
 801f75e:	600b      	str	r3, [r1, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 801f760:	a904      	add	r1, sp, #16
 801f762:	f7fe f89a 	bl	801d89a <VL53L0X_GetSequenceStepEnables>

	if (Status != VL53L0X_ERROR_NONE) {
 801f766:	4606      	mov	r6, r0
 801f768:	2800      	cmp	r0, #0
 801f76a:	d155      	bne.n	801f818 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xd0>
		return Status;
	}


	if (SchedulerSequenceSteps.TccOn  ||
		SchedulerSequenceSteps.MsrcOn ||
 801f76c:	f89d 3010 	ldrb.w	r3, [sp, #16]
 801f770:	f89d 2011 	ldrb.w	r2, [sp, #17]
 801f774:	4313      	orrs	r3, r2
 801f776:	f89d 2012 	ldrb.w	r2, [sp, #18]
 801f77a:	4313      	orrs	r3, r2
 801f77c:	d019      	beq.n	801f7b2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6a>
		SchedulerSequenceSteps.DssOn) {

		Status = get_sequence_step_timeout(Dev,
 801f77e:	aa02      	add	r2, sp, #8
 801f780:	2102      	movs	r1, #2
 801f782:	4628      	mov	r0, r5
 801f784:	f7ff fe40 	bl	801f408 <get_sequence_step_timeout>
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 801f788:	2800      	cmp	r0, #0
 801f78a:	d144      	bne.n	801f816 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xce>
			if (SchedulerSequenceSteps.TccOn) {
 801f78c:	f89d 3010 	ldrb.w	r3, [sp, #16]
 801f790:	b12b      	cbz	r3, 801f79e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x56>
				*pMeasurementTimingBudgetMicroSeconds +=
					MsrcDccTccTimeoutMicroSeconds +
 801f792:	9b02      	ldr	r3, [sp, #8]
 801f794:	f203 224e 	addw	r2, r3, #590	@ 0x24e
				*pMeasurementTimingBudgetMicroSeconds +=
 801f798:	6823      	ldr	r3, [r4, #0]
 801f79a:	4413      	add	r3, r2
 801f79c:	6023      	str	r3, [r4, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 801f79e:	f89d 3012 	ldrb.w	r3, [sp, #18]
 801f7a2:	b17b      	cbz	r3, 801f7c4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x7c>
				*pMeasurementTimingBudgetMicroSeconds +=
				2 * (MsrcDccTccTimeoutMicroSeconds +
 801f7a4:	9b02      	ldr	r3, [sp, #8]
 801f7a6:	f203 22b2 	addw	r2, r3, #690	@ 0x2b2
				*pMeasurementTimingBudgetMicroSeconds +=
 801f7aa:	6823      	ldr	r3, [r4, #0]
 801f7ac:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 801f7b0:	6023      	str	r3, [r4, #0]
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
		if (SchedulerSequenceSteps.PreRangeOn) {
 801f7b2:	f89d 3013 	ldrb.w	r3, [sp, #19]
 801f7b6:	b983      	cbnz	r3, 801f7da <VL53L0X_get_measurement_timing_budget_micro_seconds+0x92>
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
		if (SchedulerSequenceSteps.FinalRangeOn) {
 801f7b8:	f89d 3014 	ldrb.w	r3, [sp, #20]
 801f7bc:	b9e3      	cbnz	r3, 801f7f8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb0>
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
		VL53L0X_SETPARAMETERFIELD(Dev,
 801f7be:	6823      	ldr	r3, [r4, #0]
 801f7c0:	60eb      	str	r3, [r5, #12]
 801f7c2:	e029      	b.n	801f818 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xd0>
			} else if (SchedulerSequenceSteps.MsrcOn) {
 801f7c4:	f89d 3011 	ldrb.w	r3, [sp, #17]
 801f7c8:	2b00      	cmp	r3, #0
 801f7ca:	d0f2      	beq.n	801f7b2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6a>
					MsrcDccTccTimeoutMicroSeconds +
 801f7cc:	9b02      	ldr	r3, [sp, #8]
 801f7ce:	f503 7225 	add.w	r2, r3, #660	@ 0x294
				*pMeasurementTimingBudgetMicroSeconds +=
 801f7d2:	6823      	ldr	r3, [r4, #0]
 801f7d4:	4413      	add	r3, r2
 801f7d6:	6023      	str	r3, [r4, #0]
 801f7d8:	e7eb      	b.n	801f7b2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6a>
			Status = get_sequence_step_timeout(Dev,
 801f7da:	aa01      	add	r2, sp, #4
 801f7dc:	2103      	movs	r1, #3
 801f7de:	4628      	mov	r0, r5
 801f7e0:	f7ff fe12 	bl	801f408 <get_sequence_step_timeout>
				PreRangeTimeoutMicroSeconds +
 801f7e4:	9b01      	ldr	r3, [sp, #4]
 801f7e6:	f503 7225 	add.w	r2, r3, #660	@ 0x294
			*pMeasurementTimingBudgetMicroSeconds +=
 801f7ea:	6823      	ldr	r3, [r4, #0]
 801f7ec:	4413      	add	r3, r2
 801f7ee:	6023      	str	r3, [r4, #0]
	if (Status == VL53L0X_ERROR_NONE) {
 801f7f0:	2800      	cmp	r0, #0
 801f7f2:	d0e1      	beq.n	801f7b8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x70>
 801f7f4:	4606      	mov	r6, r0
 801f7f6:	e00f      	b.n	801f818 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xd0>
			Status = get_sequence_step_timeout(Dev,
 801f7f8:	aa03      	add	r2, sp, #12
 801f7fa:	2104      	movs	r1, #4
 801f7fc:	4628      	mov	r0, r5
 801f7fe:	f7ff fe03 	bl	801f408 <get_sequence_step_timeout>
				(FinalRangeTimeoutMicroSeconds +
 801f802:	9b03      	ldr	r3, [sp, #12]
 801f804:	f203 2226 	addw	r2, r3, #550	@ 0x226
			*pMeasurementTimingBudgetMicroSeconds +=
 801f808:	6823      	ldr	r3, [r4, #0]
 801f80a:	4413      	add	r3, r2
 801f80c:	6023      	str	r3, [r4, #0]
	if (Status == VL53L0X_ERROR_NONE) {
 801f80e:	2800      	cmp	r0, #0
 801f810:	d0d5      	beq.n	801f7be <VL53L0X_get_measurement_timing_budget_micro_seconds+0x76>
 801f812:	4606      	mov	r6, r0
 801f814:	e000      	b.n	801f818 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xd0>
		Status = get_sequence_step_timeout(Dev,
 801f816:	4606      	mov	r6, r0
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 801f818:	4630      	mov	r0, r6
 801f81a:	b006      	add	sp, #24
 801f81c:	bd70      	pop	{r4, r5, r6, pc}

0801f81e <VL53L0X_load_tuning_settings>:

	LOG_FUNCTION_START("");

	Index = 0;

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 801f81e:	780a      	ldrb	r2, [r1, #0]
 801f820:	2a00      	cmp	r2, #0
 801f822:	d05c      	beq.n	801f8de <VL53L0X_load_tuning_settings+0xc0>
{
 801f824:	b5f0      	push	{r4, r5, r6, r7, lr}
 801f826:	b083      	sub	sp, #12
 801f828:	4606      	mov	r6, r0
 801f82a:	460d      	mov	r5, r1
	Index = 0;
 801f82c:	2400      	movs	r4, #0
 801f82e:	1c4f      	adds	r7, r1, #1
 801f830:	e048      	b.n	801f8c4 <VL53L0X_load_tuning_settings+0xa6>
		NumberOfWrites = *(pTuningSettingBuffer + Index);
		Index++;
		if (NumberOfWrites == 0xFF) {
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
			Index++;
 801f832:	1ca2      	adds	r2, r4, #2
			switch (SelectParam) {
 801f834:	5ceb      	ldrb	r3, [r5, r3]
 801f836:	2b03      	cmp	r3, #3
 801f838:	d84d      	bhi.n	801f8d6 <VL53L0X_load_tuning_settings+0xb8>
 801f83a:	e8df f003 	tbb	[pc, r3]
 801f83e:	0c02      	.short	0x0c02
 801f840:	2016      	.short	0x2016
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
				Index++;
				lsb = *(pTuningSettingBuffer + Index);
 801f842:	192b      	adds	r3, r5, r4
 801f844:	78db      	ldrb	r3, [r3, #3]
				Index++;
 801f846:	3404      	adds	r4, #4
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 801f848:	5caa      	ldrb	r2, [r5, r2]
 801f84a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 801f84e:	f8a6 3160 	strh.w	r3, [r6, #352]	@ 0x160
				break;
 801f852:	2000      	movs	r0, #0
 801f854:	e033      	b.n	801f8be <VL53L0X_load_tuning_settings+0xa0>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
				Index++;
				lsb = *(pTuningSettingBuffer + Index);
 801f856:	192b      	adds	r3, r5, r4
 801f858:	78db      	ldrb	r3, [r3, #3]
				Index++;
 801f85a:	3404      	adds	r4, #4
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 801f85c:	5caa      	ldrb	r2, [r5, r2]
 801f85e:	eb03 2302 	add.w	r3, r3, r2, lsl #8
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 801f862:	f8a6 3162 	strh.w	r3, [r6, #354]	@ 0x162
					Temp16);
				break;
 801f866:	2000      	movs	r0, #0
 801f868:	e029      	b.n	801f8be <VL53L0X_load_tuning_settings+0xa0>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
				Index++;
				lsb = *(pTuningSettingBuffer + Index);
 801f86a:	192b      	adds	r3, r5, r4
 801f86c:	78db      	ldrb	r3, [r3, #3]
				Index++;
 801f86e:	3404      	adds	r4, #4
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 801f870:	5caa      	ldrb	r2, [r5, r2]
 801f872:	eb03 2302 	add.w	r3, r3, r2, lsl #8
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 801f876:	f8a6 3164 	strh.w	r3, [r6, #356]	@ 0x164
				break;
 801f87a:	2000      	movs	r0, #0
 801f87c:	e01f      	b.n	801f8be <VL53L0X_load_tuning_settings+0xa0>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
				Index++;
				lsb = *(pTuningSettingBuffer + Index);
 801f87e:	192b      	adds	r3, r5, r4
 801f880:	78db      	ldrb	r3, [r3, #3]
				Index++;
 801f882:	3404      	adds	r4, #4
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 801f884:	5caa      	ldrb	r2, [r5, r2]
 801f886:	eb03 2302 	add.w	r3, r3, r2, lsl #8
				PALDevDataSet(Dev, targetRefRate, Temp16);
 801f88a:	f8a6 3168 	strh.w	r3, [r6, #360]	@ 0x168
				break;
 801f88e:	2000      	movs	r0, #0
 801f890:	e015      	b.n	801f8be <VL53L0X_load_tuning_settings+0xa0>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
			}

		} else if (NumberOfWrites <= 4) {
			Address = *(pTuningSettingBuffer + Index);
 801f892:	5ce9      	ldrb	r1, [r5, r3]
			Index++;
 801f894:	f104 0e02 	add.w	lr, r4, #2

			for (i = 0; i < NumberOfWrites; i++) {
 801f898:	f104 0c01 	add.w	ip, r4, #1
 801f89c:	44ac      	add	ip, r5
 801f89e:	a801      	add	r0, sp, #4
 801f8a0:	4613      	mov	r3, r2
 801f8a2:	443c      	add	r4, r7
 801f8a4:	4414      	add	r4, r2
				localBuffer[i] = *(pTuningSettingBuffer +
 801f8a6:	f81c 2f01 	ldrb.w	r2, [ip, #1]!
 801f8aa:	f800 2b01 	strb.w	r2, [r0], #1
			for (i = 0; i < NumberOfWrites; i++) {
 801f8ae:	45a4      	cmp	ip, r4
 801f8b0:	d1f9      	bne.n	801f8a6 <VL53L0X_load_tuning_settings+0x88>
 801f8b2:	eb0e 0403 	add.w	r4, lr, r3
							Index);
				Index++;
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 801f8b6:	aa01      	add	r2, sp, #4
 801f8b8:	4630      	mov	r0, r6
 801f8ba:	f000 fbbf 	bl	802003c <VL53L0X_WriteMulti>
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 801f8be:	5d2a      	ldrb	r2, [r5, r4]
 801f8c0:	b938      	cbnz	r0, 801f8d2 <VL53L0X_load_tuning_settings+0xb4>
 801f8c2:	b132      	cbz	r2, 801f8d2 <VL53L0X_load_tuning_settings+0xb4>
		Index++;
 801f8c4:	1c63      	adds	r3, r4, #1
		if (NumberOfWrites == 0xFF) {
 801f8c6:	2aff      	cmp	r2, #255	@ 0xff
 801f8c8:	d0b3      	beq.n	801f832 <VL53L0X_load_tuning_settings+0x14>
		} else if (NumberOfWrites <= 4) {
 801f8ca:	2a04      	cmp	r2, #4
 801f8cc:	d9e1      	bls.n	801f892 <VL53L0X_load_tuning_settings+0x74>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 801f8ce:	f06f 0003 	mvn.w	r0, #3
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 801f8d2:	b003      	add	sp, #12
 801f8d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
			switch (SelectParam) {
 801f8d6:	4614      	mov	r4, r2
 801f8d8:	f06f 0003 	mvn.w	r0, #3
 801f8dc:	e7ef      	b.n	801f8be <VL53L0X_load_tuning_settings+0xa0>
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801f8de:	2000      	movs	r0, #0
}
 801f8e0:	4770      	bx	lr

0801f8e2 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 801f8e2:	b570      	push	{r4, r5, r6, lr}
 801f8e4:	b082      	sub	sp, #8
 801f8e6:	4605      	mov	r5, r0
 801f8e8:	460e      	mov	r6, r1
 801f8ea:	4614      	mov	r4, r2

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 801f8ec:	2300      	movs	r3, #0
 801f8ee:	6013      	str	r3, [r2, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 801f8f0:	f10d 0107 	add.w	r1, sp, #7
 801f8f4:	f7fe f846 	bl	801d984 <VL53L0X_GetXTalkCompensationEnable>
	if (Status == VL53L0X_ERROR_NONE) {
 801f8f8:	b948      	cbnz	r0, 801f90e <VL53L0X_get_total_xtalk_rate+0x2c>

		if (xtalkCompEnable) {
 801f8fa:	f89d 3007 	ldrb.w	r3, [sp, #7]
 801f8fe:	b133      	cbz	r3, 801f90e <VL53L0X_get_total_xtalk_rate+0x2c>
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 801f900:	8ab3      	ldrh	r3, [r6, #20]
			totalXtalkMegaCps =
 801f902:	69aa      	ldr	r2, [r5, #24]
 801f904:	fb02 f303 	mul.w	r3, r2, r3
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 801f908:	3380      	adds	r3, #128	@ 0x80
 801f90a:	0a1b      	lsrs	r3, r3, #8
			*ptotal_xtalk_rate_mcps =
 801f90c:	6023      	str	r3, [r4, #0]
		}
	}

	return Status;
}
 801f90e:	b002      	add	sp, #8
 801f910:	bd70      	pop	{r4, r5, r6, pc}

0801f912 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 801f912:	b510      	push	{r4, lr}
 801f914:	b082      	sub	sp, #8
 801f916:	4614      	mov	r4, r2
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 801f918:	68cb      	ldr	r3, [r1, #12]
	*ptotal_signal_rate_mcps =
 801f91a:	6013      	str	r3, [r2, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 801f91c:	aa01      	add	r2, sp, #4
 801f91e:	f7ff ffe0 	bl	801f8e2 <VL53L0X_get_total_xtalk_rate>
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 801f922:	b918      	cbnz	r0, 801f92c <VL53L0X_get_total_signal_rate+0x1a>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 801f924:	6823      	ldr	r3, [r4, #0]
 801f926:	9a01      	ldr	r2, [sp, #4]
 801f928:	4413      	add	r3, r2
 801f92a:	6023      	str	r3, [r4, #0]

	return Status;
}
 801f92c:	b002      	add	sp, #8
 801f92e:	bd10      	pop	{r4, pc}

0801f930 <get_dmax_lut_points>:

VL53L0X_Error get_dmax_lut_points(VL53L0X_DMaxLUT_t data, uint32_t lut_size,
	FixPoint1616_t input, int32_t *index0,	int32_t *index1){
 801f930:	b084      	sub	sp, #16
 801f932:	b410      	push	{r4}
 801f934:	ac01      	add	r4, sp, #4
 801f936:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 801f93a:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 801f93c:	9c10      	ldr	r4, [sp, #64]	@ 0x40
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	FixPoint1616_t index0_tmp = 0;
	FixPoint1616_t index1_tmp = 0;
	int index = 0;

	for (index = 0; index < lut_size; index++) {
 801f93e:	b140      	cbz	r0, 801f952 <get_dmax_lut_points+0x22>
 801f940:	466a      	mov	r2, sp
 801f942:	2300      	movs	r3, #0
		if (input <= data.ambRate_mcps[index]) {
 801f944:	f852 1f04 	ldr.w	r1, [r2, #4]!
 801f948:	42a1      	cmp	r1, r4
 801f94a:	d20d      	bcs.n	801f968 <get_dmax_lut_points+0x38>
	for (index = 0; index < lut_size; index++) {
 801f94c:	3301      	adds	r3, #1
 801f94e:	4283      	cmp	r3, r0
 801f950:	d1f8      	bne.n	801f944 <get_dmax_lut_points+0x14>
		}
	}

	if (index == lut_size) {
		/* input is higher than last x point */
		index0_tmp = index1_tmp = lut_size - 1;
 801f952:	1e43      	subs	r3, r0, #1
 801f954:	4619      	mov	r1, r3
	} else{
		/* input is in between 2 points */
		index0_tmp = index1_tmp - 1;
	}

	*index0 = index0_tmp;
 801f956:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801f958:	6013      	str	r3, [r2, #0]
	*index1 = index1_tmp;
 801f95a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801f95c:	6019      	str	r1, [r3, #0]

	return Status;
}
 801f95e:	2000      	movs	r0, #0
 801f960:	f85d 4b04 	ldr.w	r4, [sp], #4
 801f964:	b004      	add	sp, #16
 801f966:	4770      	bx	lr
	if (index == lut_size) {
 801f968:	4283      	cmp	r3, r0
 801f96a:	d0f2      	beq.n	801f952 <get_dmax_lut_points+0x22>
 801f96c:	4619      	mov	r1, r3
	} else if (index1_tmp == 0) {
 801f96e:	2b00      	cmp	r3, #0
 801f970:	d0f1      	beq.n	801f956 <get_dmax_lut_points+0x26>
		index0_tmp = index1_tmp - 1;
 801f972:	3b01      	subs	r3, #1
 801f974:	e7ef      	b.n	801f956 <get_dmax_lut_points+0x26>

0801f976 <VL53L0X_calc_dmax>:

VL53L0X_Error VL53L0X_calc_dmax(
	VL53L0X_DEV Dev, FixPoint1616_t ambRateMeas, uint32_t *pdmax_mm){
 801f976:	b570      	push	{r4, r5, r6, lr}
 801f978:	b0ae      	sub	sp, #184	@ 0xb8
 801f97a:	460c      	mov	r4, r1
 801f97c:	4616      	mov	r6, r2
	FixPoint1616_t dmax_mm;
	FixPoint1616_t linearSlope;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 801f97e:	a910      	add	r1, sp, #64	@ 0x40
 801f980:	f7fe f8f3 	bl	801db6a <VL53L0X_GetDeviceParameters>
 801f984:	4605      	mov	r5, r0

	if (ambRateMeas <= CurrentParameters.dmax_lut.ambRate_mcps[0]) {
 801f986:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 801f988:	42a3      	cmp	r3, r4
 801f98a:	d305      	bcc.n	801f998 <VL53L0X_calc_dmax+0x22>
		dmax_mm = CurrentParameters.dmax_lut.dmax_mm[0];
 801f98c:	9b26      	ldr	r3, [sp, #152]	@ 0x98
			} else{
				dmax_mm = dmax0;
			}
		}
	}
	*pdmax_mm = (uint32_t)(dmax_mm >> 16);
 801f98e:	0c1b      	lsrs	r3, r3, #16
 801f990:	6033      	str	r3, [r6, #0]

	LOG_FUNCTION_END(Status);

	return Status;
}
 801f992:	4628      	mov	r0, r5
 801f994:	b02e      	add	sp, #184	@ 0xb8
 801f996:	bd70      	pop	{r4, r5, r6, pc}
	} else if (ambRateMeas >=
 801f998:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 801f99a:	42a3      	cmp	r3, r4
 801f99c:	d801      	bhi.n	801f9a2 <VL53L0X_calc_dmax+0x2c>
		dmax_mm =
 801f99e:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 801f9a0:	e7f5      	b.n	801f98e <VL53L0X_calc_dmax+0x18>
		get_dmax_lut_points(CurrentParameters.dmax_lut,
 801f9a2:	ab0e      	add	r3, sp, #56	@ 0x38
 801f9a4:	930d      	str	r3, [sp, #52]	@ 0x34
 801f9a6:	ab0f      	add	r3, sp, #60	@ 0x3c
 801f9a8:	930c      	str	r3, [sp, #48]	@ 0x30
 801f9aa:	940b      	str	r4, [sp, #44]	@ 0x2c
 801f9ac:	2307      	movs	r3, #7
 801f9ae:	930a      	str	r3, [sp, #40]	@ 0x28
 801f9b0:	46ec      	mov	ip, sp
 801f9b2:	f10d 0e8c 	add.w	lr, sp, #140	@ 0x8c
 801f9b6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801f9ba:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801f9be:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801f9c2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801f9c6:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801f9ca:	e88c 0003 	stmia.w	ip, {r0, r1}
 801f9ce:	ab1f      	add	r3, sp, #124	@ 0x7c
 801f9d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801f9d2:	f7ff ffad 	bl	801f930 <get_dmax_lut_points>
		if (index0 == index1) {
 801f9d6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801f9d8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801f9da:	4293      	cmp	r3, r2
 801f9dc:	d01f      	beq.n	801fa1e <VL53L0X_calc_dmax+0xa8>
			amb0 = CurrentParameters.dmax_lut.ambRate_mcps[index0];
 801f9de:	a92e      	add	r1, sp, #184	@ 0xb8
 801f9e0:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 801f9e4:	f851 0c3c 	ldr.w	r0, [r1, #-60]
			amb1 = CurrentParameters.dmax_lut.ambRate_mcps[index1];
 801f9e8:	a92e      	add	r1, sp, #184	@ 0xb8
 801f9ea:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801f9ee:	f851 1c3c 	ldr.w	r1, [r1, #-60]
			dmax0 = CurrentParameters.dmax_lut.dmax_mm[index0];
 801f9f2:	f10d 0cb8 	add.w	ip, sp, #184	@ 0xb8
 801f9f6:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 801f9fa:	f853 3c20 	ldr.w	r3, [r3, #-32]
			if ((amb1 - amb0) != 0) {
 801f9fe:	4288      	cmp	r0, r1
 801fa00:	d0c5      	beq.n	801f98e <VL53L0X_calc_dmax+0x18>
			dmax1 = CurrentParameters.dmax_lut.dmax_mm[index1];
 801fa02:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
 801fa06:	f852 2c20 	ldr.w	r2, [r2, #-32]
				linearSlope = (dmax0-dmax1)/((amb1-amb0) >> 8);
 801fa0a:	1a9b      	subs	r3, r3, r2
 801fa0c:	1a08      	subs	r0, r1, r0
 801fa0e:	0a00      	lsrs	r0, r0, #8
 801fa10:	fbb3 f3f0 	udiv	r3, r3, r0
				    (((amb1 -
 801fa14:	1b09      	subs	r1, r1, r4
				       ambRateMeas) >> 8) * linearSlope) +
 801fa16:	0a09      	lsrs	r1, r1, #8
				dmax_mm =
 801fa18:	fb01 2303 	mla	r3, r1, r3, r2
 801fa1c:	e7b7      	b.n	801f98e <VL53L0X_calc_dmax+0x18>
			dmax_mm = CurrentParameters.dmax_lut.dmax_mm[index0];
 801fa1e:	aa2e      	add	r2, sp, #184	@ 0xb8
 801fa20:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801fa24:	f853 3c20 	ldr.w	r3, [r3, #-32]
 801fa28:	e7b1      	b.n	801f98e <VL53L0X_calc_dmax+0x18>
	...

0801fa2c <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate)
{
 801fa2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fa30:	b089      	sub	sp, #36	@ 0x24
 801fa32:	4604      	mov	r4, r0
 801fa34:	460e      	mov	r6, r1
 801fa36:	9200      	str	r2, [sp, #0]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 801fa38:	690f      	ldr	r7, [r1, #16]

	Status = VL53L0X_get_total_signal_rate(
 801fa3a:	aa06      	add	r2, sp, #24
 801fa3c:	f7ff ff69 	bl	801f912 <VL53L0X_get_total_signal_rate>
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 801fa40:	aa07      	add	r2, sp, #28
 801fa42:	4631      	mov	r1, r6
 801fa44:	4620      	mov	r0, r4
 801fa46:	f7ff ff4c 	bl	801f8e2 <VL53L0X_get_total_xtalk_rate>
	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
		xTalkCompRate_kcps = cMaxXTalk_kcps;

	if (Status == VL53L0X_ERROR_NONE) {
 801fa4a:	4681      	mov	r9, r0
 801fa4c:	bb00      	cbnz	r0, 801fa90 <VL53L0X_calc_sigma_estimate+0x64>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 801fa4e:	f8d4 8108 	ldr.w	r8, [r4, #264]	@ 0x108
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 801fa52:	f894 a10c 	ldrb.w	sl, [r4, #268]	@ 0x10c

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 801fa56:	f8d4 b110 	ldr.w	fp, [r4, #272]	@ 0x110
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 801fa5a:	f894 2114 	ldrb.w	r2, [r4, #276]	@ 0x114
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 801fa5e:	f1ba 0f08 	cmp.w	sl, #8
 801fa62:	bf0c      	ite	eq
 801fa64:	2302      	moveq	r3, #2
 801fa66:	2303      	movne	r3, #3
 801fa68:	9302      	str	r3, [sp, #8]
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 801fa6a:	9b06      	ldr	r3, [sp, #24]
 801fa6c:	f44f 757a 	mov.w	r5, #1000	@ 0x3e8
 801fa70:	fb03 f505 	mul.w	r5, r3, r5
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 801fa74:	f505 4500 	add.w	r5, r5, #32768	@ 0x8000
	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 801fa78:	9907      	ldr	r1, [sp, #28]
 801fa7a:	9104      	str	r1, [sp, #16]
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
		peakVcselDuration_us *= cPllPeriod_ps;
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 801fa7c:	3380      	adds	r3, #128	@ 0x80
 801fa7e:	9301      	str	r3, [sp, #4]
	if (Status != VL53L0X_ERROR_NONE) {
		LOG_FUNCTION_END(Status);
		return Status;
	}

	if (peakSignalRate_kcps == 0) {
 801fa80:	0c2b      	lsrs	r3, r5, #16
 801fa82:	9303      	str	r3, [sp, #12]
 801fa84:	d108      	bne.n	801fa98 <VL53L0X_calc_sigma_estimate+0x6c>
		*pSigmaEstimate = cSigmaEstMax;
 801fa86:	4b68      	ldr	r3, [pc, #416]	@ (801fc28 <VL53L0X_calc_sigma_estimate+0x1fc>)
 801fa88:	9a00      	ldr	r2, [sp, #0]
 801fa8a:	6013      	str	r3, [r2, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 801fa8c:	f8c4 316c 	str.w	r3, [r4, #364]	@ 0x16c
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 801fa90:	4648      	mov	r0, r9
 801fa92:	b009      	add	sp, #36	@ 0x24
 801fa94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 801fa98:	4659      	mov	r1, fp
 801fa9a:	4620      	mov	r0, r4
 801fa9c:	f7ff fc88 	bl	801f3b0 <VL53L0X_calc_timeout_mclks>
 801faa0:	9005      	str	r0, [sp, #20]
		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 801faa2:	4652      	mov	r2, sl
 801faa4:	4641      	mov	r1, r8
 801faa6:	4620      	mov	r0, r4
 801faa8:	f7ff fc82 	bl	801f3b0 <VL53L0X_calc_timeout_mclks>
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 801faac:	9b05      	ldr	r3, [sp, #20]
 801faae:	4403      	add	r3, r0
		peakVcselDuration_us = vcselWidth * 2048 *
 801fab0:	9a02      	ldr	r2, [sp, #8]
 801fab2:	fb02 f303 	mul.w	r3, r2, r3
 801fab6:	02db      	lsls	r3, r3, #11
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 801fab8:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 801fabc:	4a5b      	ldr	r2, [pc, #364]	@ (801fc2c <VL53L0X_calc_sigma_estimate+0x200>)
 801fabe:	fba2 1303 	umull	r1, r3, r2, r3
 801fac2:	099b      	lsrs	r3, r3, #6
		peakVcselDuration_us *= cPllPeriod_ps;
 801fac4:	f240 6177 	movw	r1, #1655	@ 0x677
 801fac8:	fb01 f303 	mul.w	r3, r1, r3
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 801facc:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 801fad0:	9901      	ldr	r1, [sp, #4]
 801fad2:	0a08      	lsrs	r0, r1, #8
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 801fad4:	fba2 2303 	umull	r2, r3, r2, r3
 801fad8:	099b      	lsrs	r3, r3, #6
		vcselTotalEventsRtn = totalSignalRate_mcps *
 801fada:	fb03 f000 	mul.w	r0, r3, r0
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 801fade:	3080      	adds	r0, #128	@ 0x80
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 801fae0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801fae4:	fb03 f707 	mul.w	r7, r3, r7
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 801fae8:	f36f 070f 	bfc	r7, #0, #16
 801faec:	9b03      	ldr	r3, [sp, #12]
 801faee:	fbb7 f7f3 	udiv	r7, r7, r3
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 801faf2:	4b4f      	ldr	r3, [pc, #316]	@ (801fc30 <VL53L0X_calc_sigma_estimate+0x204>)
 801faf4:	429f      	cmp	r7, r3
 801faf6:	bf28      	it	cs
 801faf8:	461f      	movcs	r7, r3
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 801fafa:	f44f 7316 	mov.w	r3, #600	@ 0x258
 801fafe:	fb03 f707 	mul.w	r7, r3, r7
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 801fb02:	0a00      	lsrs	r0, r0, #8
		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 801fb04:	2801      	cmp	r0, #1
 801fb06:	bf38      	it	cc
 801fb08:	2001      	movcc	r0, #1
 801fb0a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 801fb0e:	0080      	lsls	r0, r0, #2
 801fb10:	f7ff f934 	bl	801ed7c <VL53L0X_isqrt>
 801fb14:	ea4f 0a40 	mov.w	sl, r0, lsl #1
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 801fb18:	8932      	ldrh	r2, [r6, #8]
		if (pRangingMeasurementData->RangeStatus != 0) {
 801fb1a:	7e33      	ldrb	r3, [r6, #24]
 801fb1c:	2b00      	cmp	r3, #0
 801fb1e:	d17d      	bne.n	801fc1c <VL53L0X_calc_sigma_estimate+0x1f0>
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 801fb20:	4b44      	ldr	r3, [pc, #272]	@ (801fc34 <VL53L0X_calc_sigma_estimate+0x208>)
 801fb22:	fb03 f202 	mul.w	r2, r3, r2
			pwMult = deltaT_ps/cVcselPulseWidth_ps;
 801fb26:	4b44      	ldr	r3, [pc, #272]	@ (801fc38 <VL53L0X_calc_sigma_estimate+0x20c>)
 801fb28:	fba3 3202 	umull	r3, r2, r3, r2
 801fb2c:	0a92      	lsrs	r2, r2, #10
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 801fb2e:	f36f 050f 	bfc	r5, #0, #16
 801fb32:	f505 75fa 	add.w	r5, r5, #500	@ 0x1f4
	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 801fb36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801fb3a:	9904      	ldr	r1, [sp, #16]
 801fb3c:	fb03 f101 	mul.w	r1, r3, r1
 801fb40:	460b      	mov	r3, r1
	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 801fb42:	f5b1 1f48 	cmp.w	r1, #3276800	@ 0x320000
 801fb46:	bf28      	it	cs
 801fb48:	f44f 1348 	movcs.w	r3, #3276800	@ 0x320000
			2 * xTalkCompRate_kcps) + 500)/1000;
 801fb4c:	eba5 0343 	sub.w	r3, r5, r3, lsl #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 801fb50:	4936      	ldr	r1, [pc, #216]	@ (801fc2c <VL53L0X_calc_sigma_estimate+0x200>)
 801fb52:	fba1 0303 	umull	r0, r3, r1, r3
 801fb56:	099b      	lsrs	r3, r3, #6
		diff1_mcps <<= 8;
 801fb58:	021b      	lsls	r3, r3, #8
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 801fb5a:	fba1 1505 	umull	r1, r5, r1, r5
 801fb5e:	09ad      	lsrs	r5, r5, #6
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 801fb60:	fbb3 f3f5 	udiv	r3, r3, r5
		xTalkCorrection <<= 8;
 801fb64:	021b      	lsls	r3, r3, #8
			pwMult *= ((1 << 16) - xTalkCorrection);
 801fb66:	f5c3 3380 	rsb	r3, r3, #65536	@ 0x10000
 801fb6a:	fb02 f303 	mul.w	r3, r2, r3
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 801fb6e:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 801fb72:	0c1b      	lsrs	r3, r3, #16
			pwMult += (1 << 16);
 801fb74:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
			pwMult >>= 1;
 801fb78:	085b      	lsrs	r3, r3, #1
			pwMult = pwMult * pwMult;
 801fb7a:	fb03 f303 	mul.w	r3, r3, r3
			pwMult >>= 14;
 801fb7e:	0b9b      	lsrs	r3, r3, #14
		sqr1 = pwMult * sigmaEstimateP1;
 801fb80:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801fb84:	fb02 f303 	mul.w	r3, r2, r3
		sqr1 = (sqr1 + 0x8000) >> 16;
 801fb88:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 801fb8c:	0c1b      	lsrs	r3, r3, #16
		sqr2 = (sqr2 + 0x8000) >> 16;
 801fb8e:	f507 4000 	add.w	r0, r7, #32768	@ 0x8000
 801fb92:	0c00      	lsrs	r0, r0, #16
		sqr1 *= sqr1;
 801fb94:	fb03 f303 	mul.w	r3, r3, r3
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 801fb98:	fb00 3000 	mla	r0, r0, r0, r3
 801fb9c:	f7ff f8ee 	bl	801ed7c <VL53L0X_isqrt>
		sqrtResult_centi_ns <<= 16;
 801fba0:	0403      	lsls	r3, r0, #16
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 801fba2:	3332      	adds	r3, #50	@ 0x32
 801fba4:	4a25      	ldr	r2, [pc, #148]	@ (801fc3c <VL53L0X_calc_sigma_estimate+0x210>)
 801fba6:	fba2 2303 	umull	r2, r3, r2, r3
 801fbaa:	095b      	lsrs	r3, r3, #5
 801fbac:	fbb3 f3fa 	udiv	r3, r3, sl
		sigmaEstRtn		 += 5000;
 801fbb0:	f640 32b5 	movw	r2, #2997	@ 0xbb5
 801fbb4:	f241 3588 	movw	r5, #5000	@ 0x1388
 801fbb8:	fb02 5503 	mla	r5, r2, r3, r5
		if (sigmaEstRtn > cSigmaEstRtnMax) {
 801fbbc:	4b20      	ldr	r3, [pc, #128]	@ (801fc40 <VL53L0X_calc_sigma_estimate+0x214>)
 801fbbe:	429d      	cmp	r5, r3
 801fbc0:	d82f      	bhi.n	801fc22 <VL53L0X_calc_sigma_estimate+0x1f6>
		sigmaEstRtn		 /= 10000;
 801fbc2:	4b20      	ldr	r3, [pc, #128]	@ (801fc44 <VL53L0X_calc_sigma_estimate+0x218>)
 801fbc4:	fba3 3505 	umull	r3, r5, r3, r5
 801fbc8:	0b6d      	lsrs	r5, r5, #13
		    (finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs +
 801fbca:	44d8      	add	r8, fp
 801fbcc:	f508 78fa 	add.w	r8, r8, #500	@ 0x1f4
				finalRangeIntegrationTimeMilliSecs/2)/
 801fbd0:	4e16      	ldr	r6, [pc, #88]	@ (801fc2c <VL53L0X_calc_sigma_estimate+0x200>)
 801fbd2:	fba6 3808 	umull	r3, r8, r6, r8
 801fbd6:	ea4f 10d8 	mov.w	r0, r8, lsr #7
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 801fbda:	f500 10c8 	add.w	r0, r0, #1638400	@ 0x190000
		finalRangeIntegrationTimeMilliSecs =
 801fbde:	ea4f 1898 	mov.w	r8, r8, lsr #6
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 801fbe2:	fbb0 f0f8 	udiv	r0, r0, r8
 801fbe6:	f7ff f8c9 	bl	801ed7c <VL53L0X_isqrt>
		sigmaEstRef <<= 8;
 801fbea:	0200      	lsls	r0, r0, #8
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 801fbec:	f500 70fa 	add.w	r0, r0, #500	@ 0x1f4
 801fbf0:	fba6 6000 	umull	r6, r0, r6, r0
 801fbf4:	0980      	lsrs	r0, r0, #6
		sqr2 = sigmaEstRef * sigmaEstRef;
 801fbf6:	fb00 f000 	mul.w	r0, r0, r0
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 801fbfa:	fb05 0005 	mla	r0, r5, r5, r0
 801fbfe:	f7ff f8bd 	bl	801ed7c <VL53L0X_isqrt>
		sigmaEstimate	 = 1000 * sqrtResult;
 801fc02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801fc06:	fb03 f000 	mul.w	r0, r3, r0
		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 801fc0a:	4b07      	ldr	r3, [pc, #28]	@ (801fc28 <VL53L0X_calc_sigma_estimate+0x1fc>)
 801fc0c:	4298      	cmp	r0, r3
 801fc0e:	bf28      	it	cs
 801fc10:	4618      	movcs	r0, r3
		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 801fc12:	9b00      	ldr	r3, [sp, #0]
 801fc14:	6018      	str	r0, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 801fc16:	f8c4 016c 	str.w	r0, [r4, #364]	@ 0x16c
 801fc1a:	e739      	b.n	801fa90 <VL53L0X_calc_sigma_estimate+0x64>
			pwMult = 1 << 16;
 801fc1c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 801fc20:	e7ae      	b.n	801fb80 <VL53L0X_calc_sigma_estimate+0x154>
			sigmaEstRtn = cSigmaEstRtnMax;
 801fc22:	f44f 4570 	mov.w	r5, #61440	@ 0xf000
 801fc26:	e7d0      	b.n	801fbca <VL53L0X_calc_sigma_estimate+0x19e>
 801fc28:	028f87ae 	.word	0x028f87ae
 801fc2c:	10624dd3 	.word	0x10624dd3
 801fc30:	00666666 	.word	0x00666666
 801fc34:	0006999a 	.word	0x0006999a
 801fc38:	37c67b51 	.word	0x37c67b51
 801fc3c:	51eb851f 	.word	0x51eb851f
 801fc40:	249f270f 	.word	0x249f270f
 801fc44:	d1b71759 	.word	0xd1b71759

0801fc48 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 801fc48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fc4c:	b089      	sub	sp, #36	@ 0x24
 801fc4e:	4605      	mov	r5, r0
 801fc50:	4690      	mov	r8, r2
 801fc52:	4699      	mov	r9, r3
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
	uint8_t SignalRefClipflag = 0;
	uint8_t RangeIgnoreThresholdflag = 0;
	uint8_t SigmaLimitCheckEnable = 0;
 801fc54:	2400      	movs	r4, #0
 801fc56:	f88d 401f 	strb.w	r4, [sp, #31]
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 801fc5a:	f88d 401e 	strb.w	r4, [sp, #30]
	uint8_t SignalRefClipLimitCheckEnable = 0;
 801fc5e:	f88d 401d 	strb.w	r4, [sp, #29]
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 801fc62:	f88d 401c 	strb.w	r4, [sp, #28]
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
	uint16_t tmpWord = 0;
 801fc66:	f8ad 400a 	strh.w	r4, [sp, #10]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 801fc6a:	9401      	str	r4, [sp, #4]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 801fc6c:	f3c1 07c3 	ubfx	r7, r1, #3, #4

	if (DeviceRangeStatusInternal == 0 ||
 801fc70:	f24f 06a1 	movw	r6, #61601	@ 0xf0a1
 801fc74:	40fe      	lsrs	r6, r7
 801fc76:	f006 0a01 	and.w	sl, r6, #1
	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 801fc7a:	f10d 021f 	add.w	r2, sp, #31
 801fc7e:	4621      	mov	r1, r4
 801fc80:	f7fd fee4 	bl	801da4c <VL53L0X_GetLimitCheckEnable>
 801fc84:	4604      	mov	r4, r0
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 801fc86:	f89d b01f 	ldrb.w	fp, [sp, #31]
 801fc8a:	f1bb 0f00 	cmp.w	fp, #0
 801fc8e:	d065      	beq.n	801fd5c <VL53L0X_get_pal_range_status+0x114>
 801fc90:	2800      	cmp	r0, #0
 801fc92:	d03d      	beq.n	801fd10 <VL53L0X_get_pal_range_status+0xc8>
	if (Status == VL53L0X_ERROR_NONE)
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 801fc94:	f89d 601d 	ldrb.w	r6, [sp, #29]
 801fc98:	2e00      	cmp	r6, #0
 801fc9a:	f040 8100 	bne.w	801fe9e <VL53L0X_get_pal_range_status+0x256>
 801fc9e:	46b3      	mov	fp, r6
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 801fca0:	2c00      	cmp	r4, #0
 801fca2:	f000 809c 	beq.w	801fdde <VL53L0X_get_pal_range_status+0x196>
	uint8_t RangeIgnoreThresholdflag = 0;
 801fca6:	2400      	movs	r4, #0
		}
	}

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 801fca8:	f10d 021e 	add.w	r2, sp, #30
 801fcac:	2101      	movs	r1, #1
 801fcae:	4628      	mov	r0, r5
 801fcb0:	f7fd fecc 	bl	801da4c <VL53L0X_GetLimitCheckEnable>
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 801fcb4:	bb48      	cbnz	r0, 801fd0a <VL53L0X_get_pal_range_status+0xc2>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 801fcb6:	f89d 301f 	ldrb.w	r3, [sp, #31]
 801fcba:	f1bb 0f01 	cmp.w	fp, #1
 801fcbe:	bf18      	it	ne
 801fcc0:	2b00      	cmpne	r3, #0
 801fcc2:	bf0c      	ite	eq
 801fcc4:	2301      	moveq	r3, #1
 801fcc6:	2300      	movne	r3, #0
			Temp8 = 1;
		else
			Temp8 = 0;
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 801fcc8:	f885 3026 	strb.w	r3, [r5, #38]	@ 0x26
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 801fccc:	2f04      	cmp	r7, #4
 801fcce:	f000 80cc 	beq.w	801fe6a <VL53L0X_get_pal_range_status+0x222>
 801fcd2:	f89d 301e 	ldrb.w	r3, [sp, #30]
 801fcd6:	fab3 f383 	clz	r3, r3
 801fcda:	095b      	lsrs	r3, r3, #5
				(SignalRateFinalRangeLimitCheckEnable == 0))
			Temp8 = 1;
		else
			Temp8 = 0;
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 801fcdc:	f885 3027 	strb.w	r3, [r5, #39]	@ 0x27
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 801fce0:	f89d 301d 	ldrb.w	r3, [sp, #29]
 801fce4:	2e01      	cmp	r6, #1
 801fce6:	bf18      	it	ne
 801fce8:	2b00      	cmpne	r3, #0
 801fcea:	bf0c      	ite	eq
 801fcec:	2301      	moveq	r3, #1
 801fcee:	2300      	movne	r3, #0
					(SignalRefClipflag == 1))
			Temp8 = 1;
		else
			Temp8 = 0;

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 801fcf0:	f885 3028 	strb.w	r3, [r5, #40]	@ 0x28
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 801fcf4:	f89d 301c 	ldrb.w	r3, [sp, #28]
 801fcf8:	2c01      	cmp	r4, #1
 801fcfa:	bf18      	it	ne
 801fcfc:	2b00      	cmpne	r3, #0
 801fcfe:	bf0c      	ite	eq
 801fd00:	2301      	moveq	r3, #1
 801fd02:	2300      	movne	r3, #0
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
		else
			Temp8 = 0;

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 801fd04:	f885 3029 	strb.w	r3, [r5, #41]	@ 0x29
 801fd08:	2000      	movs	r0, #0
	}

	LOG_FUNCTION_END(Status);
	return Status;

}
 801fd0a:	b009      	add	sp, #36	@ 0x24
 801fd0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		Status = VL53L0X_calc_sigma_estimate(
 801fd10:	aa06      	add	r2, sp, #24
 801fd12:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801fd14:	4628      	mov	r0, r5
 801fd16:	f7ff fe89 	bl	801fa2c <VL53L0X_calc_sigma_estimate>
		if (Status == VL53L0X_ERROR_NONE)
 801fd1a:	4604      	mov	r4, r0
 801fd1c:	2800      	cmp	r0, #0
 801fd1e:	d1b9      	bne.n	801fc94 <VL53L0X_get_pal_range_status+0x4c>
			Status = VL53L0X_calc_dmax(
 801fd20:	aa01      	add	r2, sp, #4
 801fd22:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801fd24:	6919      	ldr	r1, [r3, #16]
 801fd26:	4628      	mov	r0, r5
 801fd28:	f7ff fe25 	bl	801f976 <VL53L0X_calc_dmax>
		if (Status == VL53L0X_ERROR_NONE)
 801fd2c:	4604      	mov	r4, r0
 801fd2e:	2800      	cmp	r0, #0
 801fd30:	d1b0      	bne.n	801fc94 <VL53L0X_get_pal_range_status+0x4c>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 801fd32:	9b01      	ldr	r3, [sp, #4]
 801fd34:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801fd36:	8153      	strh	r3, [r2, #10]
			Status = VL53L0X_GetLimitCheckValue(Dev,
 801fd38:	aa05      	add	r2, sp, #20
 801fd3a:	2100      	movs	r1, #0
 801fd3c:	4628      	mov	r0, r5
 801fd3e:	f7fd fec0 	bl	801dac2 <VL53L0X_GetLimitCheckValue>
 801fd42:	4604      	mov	r4, r0
			if ((SigmaLimitValue > 0) &&
 801fd44:	9b05      	ldr	r3, [sp, #20]
 801fd46:	b13b      	cbz	r3, 801fd58 <VL53L0X_get_pal_range_status+0x110>
 801fd48:	9a06      	ldr	r2, [sp, #24]
 801fd4a:	4293      	cmp	r3, r2
 801fd4c:	bf2c      	ite	cs
 801fd4e:	f04f 0b00 	movcs.w	fp, #0
 801fd52:	f04f 0b01 	movcc.w	fp, #1
 801fd56:	e001      	b.n	801fd5c <VL53L0X_get_pal_range_status+0x114>
	uint8_t SigmaLimitflag = 0;
 801fd58:	f04f 0b00 	mov.w	fp, #0
	if (Status == VL53L0X_ERROR_NONE)
 801fd5c:	b1d4      	cbz	r4, 801fd94 <VL53L0X_get_pal_range_status+0x14c>
	if ((SignalRefClipLimitCheckEnable != 0) &&
 801fd5e:	f89d 601d 	ldrb.w	r6, [sp, #29]
 801fd62:	2e00      	cmp	r6, #0
 801fd64:	d09f      	beq.n	801fca6 <VL53L0X_get_pal_range_status+0x5e>
 801fd66:	2c00      	cmp	r4, #0
 801fd68:	f040 809b 	bne.w	801fea2 <VL53L0X_get_pal_range_status+0x25a>
		Status = VL53L0X_GetLimitCheckValue(Dev,
 801fd6c:	aa04      	add	r2, sp, #16
 801fd6e:	2102      	movs	r1, #2
 801fd70:	4628      	mov	r0, r5
 801fd72:	f7fd fea6 	bl	801dac2 <VL53L0X_GetLimitCheckValue>
		if (Status == VL53L0X_ERROR_NONE)
 801fd76:	4604      	mov	r4, r0
 801fd78:	b1c8      	cbz	r0, 801fdae <VL53L0X_get_pal_range_status+0x166>
		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 801fd7a:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 801fd7e:	025b      	lsls	r3, r3, #9
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 801fd80:	f8c5 3174 	str.w	r3, [r5, #372]	@ 0x174
		if ((SignalRefClipValue > 0) &&
 801fd84:	9e04      	ldr	r6, [sp, #16]
 801fd86:	2e00      	cmp	r6, #0
 801fd88:	bf18      	it	ne
 801fd8a:	429e      	cmpne	r6, r3
 801fd8c:	bf34      	ite	cc
 801fd8e:	2601      	movcc	r6, #1
 801fd90:	2600      	movcs	r6, #0
 801fd92:	e785      	b.n	801fca0 <VL53L0X_get_pal_range_status+0x58>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 801fd94:	f10d 021d 	add.w	r2, sp, #29
 801fd98:	2102      	movs	r1, #2
 801fd9a:	4628      	mov	r0, r5
 801fd9c:	f7fd fe56 	bl	801da4c <VL53L0X_GetLimitCheckEnable>
 801fda0:	4604      	mov	r4, r0
	if ((SignalRefClipLimitCheckEnable != 0) &&
 801fda2:	f89d 601d 	ldrb.w	r6, [sp, #29]
 801fda6:	2e00      	cmp	r6, #0
 801fda8:	f43f af7a 	beq.w	801fca0 <VL53L0X_get_pal_range_status+0x58>
 801fdac:	e7db      	b.n	801fd66 <VL53L0X_get_pal_range_status+0x11e>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 801fdae:	2201      	movs	r2, #1
 801fdb0:	21ff      	movs	r1, #255	@ 0xff
 801fdb2:	4628      	mov	r0, r5
 801fdb4:	f000 f96a 	bl	802008c <VL53L0X_WrByte>
		if (Status == VL53L0X_ERROR_NONE)
 801fdb8:	4604      	mov	r4, r0
 801fdba:	2800      	cmp	r0, #0
 801fdbc:	d1dd      	bne.n	801fd7a <VL53L0X_get_pal_range_status+0x132>
			Status = VL53L0X_RdWord(Dev,
 801fdbe:	f10d 020a 	add.w	r2, sp, #10
 801fdc2:	21b6      	movs	r1, #182	@ 0xb6
 801fdc4:	4628      	mov	r0, r5
 801fdc6:	f000 f9c5 	bl	8020154 <VL53L0X_RdWord>
		if (Status == VL53L0X_ERROR_NONE)
 801fdca:	4604      	mov	r4, r0
 801fdcc:	2800      	cmp	r0, #0
 801fdce:	d1d4      	bne.n	801fd7a <VL53L0X_get_pal_range_status+0x132>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801fdd0:	2200      	movs	r2, #0
 801fdd2:	21ff      	movs	r1, #255	@ 0xff
 801fdd4:	4628      	mov	r0, r5
 801fdd6:	f000 f959 	bl	802008c <VL53L0X_WrByte>
 801fdda:	4604      	mov	r4, r0
 801fddc:	e7cd      	b.n	801fd7a <VL53L0X_get_pal_range_status+0x132>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 801fdde:	aa07      	add	r2, sp, #28
 801fde0:	2103      	movs	r1, #3
 801fde2:	4628      	mov	r0, r5
 801fde4:	f7fd fe32 	bl	801da4c <VL53L0X_GetLimitCheckEnable>
	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 801fde8:	f89d 401c 	ldrb.w	r4, [sp, #28]
 801fdec:	b194      	cbz	r4, 801fe14 <VL53L0X_get_pal_range_status+0x1cc>
 801fdee:	2800      	cmp	r0, #0
 801fdf0:	d139      	bne.n	801fe66 <VL53L0X_get_pal_range_status+0x21e>
		if (EffectiveSpadRtnCount == 0) {
 801fdf2:	f1b9 0f00 	cmp.w	r9, #0
 801fdf6:	d01d      	beq.n	801fe34 <VL53L0X_get_pal_range_status+0x1ec>
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 801fdf8:	ea4f 2808 	mov.w	r8, r8, lsl #8
 801fdfc:	fbb8 f8f9 	udiv	r8, r8, r9
		Status = VL53L0X_GetLimitCheckValue(Dev,
 801fe00:	aa03      	add	r2, sp, #12
 801fe02:	2103      	movs	r1, #3
 801fe04:	4628      	mov	r0, r5
 801fe06:	f7fd fe5c 	bl	801dac2 <VL53L0X_GetLimitCheckValue>
		if ((RangeIgnoreThresholdValue > 0) &&
 801fe0a:	9c03      	ldr	r4, [sp, #12]
 801fe0c:	4544      	cmp	r4, r8
 801fe0e:	bf94      	ite	ls
 801fe10:	2400      	movls	r4, #0
 801fe12:	2401      	movhi	r4, #1
	if (Status == VL53L0X_ERROR_NONE) {
 801fe14:	2800      	cmp	r0, #0
 801fe16:	f47f af47 	bne.w	801fca8 <VL53L0X_get_pal_range_status+0x60>
		if (NoneFlag == 1) {
 801fe1a:	f1ba 0f00 	cmp.w	sl, #0
 801fe1e:	d10c      	bne.n	801fe3a <VL53L0X_get_pal_range_status+0x1f2>
		} else if (DeviceRangeStatusInternal == 1 ||
 801fe20:	1e7b      	subs	r3, r7, #1
 801fe22:	2b09      	cmp	r3, #9
 801fe24:	d80f      	bhi.n	801fe46 <VL53L0X_get_pal_range_status+0x1fe>
 801fe26:	e8df f003 	tbb	[pc, r3]
 801fe2a:	2222      	.short	0x2222
 801fe2c:	0c0e0e22 	.word	0x0c0e0e22
 801fe30:	160c160e 	.word	0x160c160e
			SignalRatePerSpad = 0;
 801fe34:	f04f 0800 	mov.w	r8, #0
 801fe38:	e7e2      	b.n	801fe00 <VL53L0X_get_pal_range_status+0x1b8>
			*pPalRangeStatus = 255;	 /* NONE */
 801fe3a:	23ff      	movs	r3, #255	@ 0xff
 801fe3c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801fe3e:	7013      	strb	r3, [r2, #0]
 801fe40:	e732      	b.n	801fca8 <VL53L0X_get_pal_range_status+0x60>
		if (NoneFlag == 1) {
 801fe42:	2304      	movs	r3, #4
 801fe44:	e014      	b.n	801fe70 <VL53L0X_get_pal_range_status+0x228>
					DeviceRangeStatusInternal == 10 ||
 801fe46:	2e01      	cmp	r6, #1
 801fe48:	d005      	beq.n	801fe56 <VL53L0X_get_pal_range_status+0x20e>
		} else if (DeviceRangeStatusInternal == 4 ||
 801fe4a:	2f04      	cmp	r7, #4
 801fe4c:	d007      	beq.n	801fe5e <VL53L0X_get_pal_range_status+0x216>
 801fe4e:	2c01      	cmp	r4, #1
 801fe50:	d005      	beq.n	801fe5e <VL53L0X_get_pal_range_status+0x216>
 801fe52:	465b      	mov	r3, fp
 801fe54:	e00c      	b.n	801fe70 <VL53L0X_get_pal_range_status+0x228>
			*pPalRangeStatus = 3;  /* Min range */
 801fe56:	2303      	movs	r3, #3
 801fe58:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801fe5a:	7013      	strb	r3, [r2, #0]
 801fe5c:	e724      	b.n	801fca8 <VL53L0X_get_pal_range_status+0x60>
			*pPalRangeStatus = 2;  /* Signal Fail */
 801fe5e:	2302      	movs	r3, #2
 801fe60:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801fe62:	7013      	strb	r3, [r2, #0]
 801fe64:	e720      	b.n	801fca8 <VL53L0X_get_pal_range_status+0x60>
	uint8_t RangeIgnoreThresholdflag = 0;
 801fe66:	2400      	movs	r4, #0
 801fe68:	e71e      	b.n	801fca8 <VL53L0X_get_pal_range_status+0x60>
			Temp8 = 1;
 801fe6a:	2301      	movs	r3, #1
 801fe6c:	e736      	b.n	801fcdc <VL53L0X_get_pal_range_status+0x94>
		if (NoneFlag == 1) {
 801fe6e:	2305      	movs	r3, #5
			*pPalRangeStatus = 0; /* Range Valid */
 801fe70:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801fe72:	7013      	strb	r3, [r2, #0]
	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 801fe74:	f10d 021e 	add.w	r2, sp, #30
 801fe78:	2101      	movs	r1, #1
 801fe7a:	4628      	mov	r0, r5
 801fe7c:	f7fd fde6 	bl	801da4c <VL53L0X_GetLimitCheckEnable>
	if (Status == VL53L0X_ERROR_NONE) {
 801fe80:	2800      	cmp	r0, #0
 801fe82:	f47f af42 	bne.w	801fd0a <VL53L0X_get_pal_range_status+0xc2>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 801fe86:	f89d 301f 	ldrb.w	r3, [sp, #31]
 801fe8a:	f1bb 0f01 	cmp.w	fp, #1
 801fe8e:	bf18      	it	ne
 801fe90:	2b00      	cmpne	r3, #0
 801fe92:	bf0c      	ite	eq
 801fe94:	2301      	moveq	r3, #1
 801fe96:	2300      	movne	r3, #0
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 801fe98:	f885 3026 	strb.w	r3, [r5, #38]	@ 0x26
		if ((DeviceRangeStatusInternal == 4) ||
 801fe9c:	e719      	b.n	801fcd2 <VL53L0X_get_pal_range_status+0x8a>
	if ((SignalRefClipLimitCheckEnable != 0) &&
 801fe9e:	f04f 0b00 	mov.w	fp, #0
	uint8_t SignalRefClipflag = 0;
 801fea2:	2600      	movs	r6, #0
	uint8_t RangeIgnoreThresholdflag = 0;
 801fea4:	4634      	mov	r4, r6
 801fea6:	e6ff      	b.n	801fca8 <VL53L0X_get_pal_range_status+0x60>

0801fea8 <VL53L0X_check_part_used>:


VL53L0X_Error VL53L0X_check_part_used(VL53L0X_DEV Dev,
		uint8_t *Revision,
		VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 801fea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801feaa:	4604      	mov	r4, r0
 801feac:	460f      	mov	r7, r1
 801feae:	4615      	mov	r5, r2
	uint8_t ModuleIdInt;
	char *ProductId_tmp;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 2);
 801feb0:	2102      	movs	r1, #2
 801feb2:	f7fe ffa6 	bl	801ee02 <VL53L0X_get_info_from_device>

	if (Status == VL53L0X_ERROR_NONE) {
 801feb6:	4606      	mov	r6, r0
 801feb8:	b928      	cbnz	r0, 801fec6 <VL53L0X_check_part_used+0x1e>
		ModuleIdInt = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ModuleId);

	if (ModuleIdInt == 0) {
 801feba:	f894 311d 	ldrb.w	r3, [r4, #285]	@ 0x11d
 801febe:	b923      	cbnz	r3, 801feca <VL53L0X_check_part_used+0x22>
		*Revision = 0;
 801fec0:	703b      	strb	r3, [r7, #0]
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, "");
 801fec2:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
	}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 801fec6:	4630      	mov	r0, r6
 801fec8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		*Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
 801feca:	f894 311e 	ldrb.w	r3, [r4, #286]	@ 0x11e
 801fece:	703b      	strb	r3, [r7, #0]
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId,
 801fed0:	f204 111f 	addw	r1, r4, #287	@ 0x11f
 801fed4:	f105 0040 	add.w	r0, r5, #64	@ 0x40
 801fed8:	f001 fa4d 	bl	8021376 <strcpy>
 801fedc:	e7f3      	b.n	801fec6 <VL53L0X_check_part_used+0x1e>
	...

0801fee0 <VL53L0X_get_device_info>:


VL53L0X_Error VL53L0X_get_device_info(VL53L0X_DEV Dev,
				VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 801fee0:	b570      	push	{r4, r5, r6, lr}
 801fee2:	b082      	sub	sp, #8
 801fee4:	4605      	mov	r5, r0
 801fee6:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t revision_id;
	uint8_t Revision;

	Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
 801fee8:	460a      	mov	r2, r1
 801feea:	f10d 0106 	add.w	r1, sp, #6
 801feee:	f7ff ffdb 	bl	801fea8 <VL53L0X_check_part_used>

	if (Status == VL53L0X_ERROR_NONE) {
 801fef2:	4603      	mov	r3, r0
 801fef4:	bb70      	cbnz	r0, 801ff54 <VL53L0X_get_device_info+0x74>
		if (Revision == 0) {
 801fef6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 801fefa:	b15b      	cbz	r3, 801ff14 <VL53L0X_get_device_info+0x34>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
					VL53L0X_STRING_DEVICE_INFO_NAME_TS0);
		} else if ((Revision <= 34) && (Revision != 32)) {
 801fefc:	2b22      	cmp	r3, #34	@ 0x22
 801fefe:	d801      	bhi.n	801ff04 <VL53L0X_get_device_info+0x24>
 801ff00:	2b20      	cmp	r3, #32
 801ff02:	d12a      	bne.n	801ff5a <VL53L0X_get_device_info+0x7a>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
					VL53L0X_STRING_DEVICE_INFO_NAME_TS1);
		} else if (Revision < 39) {
 801ff04:	2b26      	cmp	r3, #38	@ 0x26
 801ff06:	d82e      	bhi.n	801ff66 <VL53L0X_get_device_info+0x86>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 801ff08:	4b1c      	ldr	r3, [pc, #112]	@ (801ff7c <VL53L0X_get_device_info+0x9c>)
 801ff0a:	cb07      	ldmia	r3!, {r0, r1, r2}
 801ff0c:	6020      	str	r0, [r4, #0]
 801ff0e:	6061      	str	r1, [r4, #4]
 801ff10:	60a2      	str	r2, [r4, #8]
 801ff12:	e004      	b.n	801ff1e <VL53L0X_get_device_info+0x3e>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 801ff14:	4b1a      	ldr	r3, [pc, #104]	@ (801ff80 <VL53L0X_get_device_info+0xa0>)
 801ff16:	cb07      	ldmia	r3!, {r0, r1, r2}
 801ff18:	6020      	str	r0, [r4, #0]
 801ff1a:	6061      	str	r1, [r4, #4]
 801ff1c:	60a2      	str	r2, [r4, #8]
		} else {
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
					VL53L0X_STRING_DEVICE_INFO_NAME_ES1);
		}

		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Type,
 801ff1e:	4b19      	ldr	r3, [pc, #100]	@ (801ff84 <VL53L0X_get_device_info+0xa4>)
 801ff20:	cb03      	ldmia	r3!, {r0, r1}
 801ff22:	6220      	str	r0, [r4, #32]
 801ff24:	6261      	str	r1, [r4, #36]	@ 0x24
				VL53L0X_STRING_DEVICE_INFO_TYPE);

	}

	if (Status == VL53L0X_ERROR_NONE) {
		Status = VL53L0X_RdByte(Dev,
 801ff26:	f104 0260 	add.w	r2, r4, #96	@ 0x60
 801ff2a:	21c0      	movs	r1, #192	@ 0xc0
 801ff2c:	4628      	mov	r0, r5
 801ff2e:	f000 f8ed 	bl	802010c <VL53L0X_RdByte>
				VL53L0X_REG_IDENTIFICATION_MODEL_ID,
				&pVL53L0X_DeviceInfo->ProductType);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 801ff32:	4603      	mov	r3, r0
 801ff34:	b970      	cbnz	r0, 801ff54 <VL53L0X_get_device_info+0x74>
		Status = VL53L0X_RdByte(Dev,
 801ff36:	f10d 0207 	add.w	r2, sp, #7
 801ff3a:	21c2      	movs	r1, #194	@ 0xc2
 801ff3c:	4628      	mov	r0, r5
 801ff3e:	f000 f8e5 	bl	802010c <VL53L0X_RdByte>
 801ff42:	4603      	mov	r3, r0
			VL53L0X_REG_IDENTIFICATION_REVISION_ID,
				&revision_id);
		pVL53L0X_DeviceInfo->ProductRevisionMajor = 1;
 801ff44:	2201      	movs	r2, #1
 801ff46:	f884 2061 	strb.w	r2, [r4, #97]	@ 0x61
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
					(revision_id & 0xF0) >> 4;
 801ff4a:	f89d 2007 	ldrb.w	r2, [sp, #7]
 801ff4e:	0912      	lsrs	r2, r2, #4
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
 801ff50:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
	}

	return Status;
}
 801ff54:	4618      	mov	r0, r3
 801ff56:	b002      	add	sp, #8
 801ff58:	bd70      	pop	{r4, r5, r6, pc}
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 801ff5a:	4b0b      	ldr	r3, [pc, #44]	@ (801ff88 <VL53L0X_get_device_info+0xa8>)
 801ff5c:	cb07      	ldmia	r3!, {r0, r1, r2}
 801ff5e:	6020      	str	r0, [r4, #0]
 801ff60:	6061      	str	r1, [r4, #4]
 801ff62:	60a2      	str	r2, [r4, #8]
 801ff64:	e7db      	b.n	801ff1e <VL53L0X_get_device_info+0x3e>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 801ff66:	4e09      	ldr	r6, [pc, #36]	@ (801ff8c <VL53L0X_get_device_info+0xac>)
 801ff68:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 801ff6a:	6020      	str	r0, [r4, #0]
 801ff6c:	6061      	str	r1, [r4, #4]
 801ff6e:	60a2      	str	r2, [r4, #8]
 801ff70:	60e3      	str	r3, [r4, #12]
 801ff72:	6830      	ldr	r0, [r6, #0]
 801ff74:	6120      	str	r0, [r4, #16]
 801ff76:	7933      	ldrb	r3, [r6, #4]
 801ff78:	7523      	strb	r3, [r4, #20]
 801ff7a:	e7d0      	b.n	801ff1e <VL53L0X_get_device_info+0x3e>
 801ff7c:	08025578 	.word	0x08025578
 801ff80:	08025560 	.word	0x08025560
 801ff84:	0802559c 	.word	0x0802559c
 801ff88:	0802556c 	.word	0x0802556c
 801ff8c:	08025584 	.word	0x08025584

0801ff90 <_I2CWrite>:
}

#define VL53L0X_FN_MEM	1

//	Function	//
static int _I2CWrite(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 801ff90:	b510      	push	{r4, lr}
 801ff92:	b084      	sub	sp, #16
#if VL53L0X_FN_MEM
	int status = HAL_I2C_Mem_Write(Dev->I2cHandle, Dev->I2cDevAddr, index, I2C_MEMADD_SIZE_8BIT, pdata, count, 1000);
 801ff94:	f44f 747a 	mov.w	r4, #1000	@ 0x3e8
 801ff98:	9402      	str	r4, [sp, #8]
 801ff9a:	b29b      	uxth	r3, r3
 801ff9c:	9301      	str	r3, [sp, #4]
 801ff9e:	9200      	str	r2, [sp, #0]
 801ffa0:	2301      	movs	r3, #1
 801ffa2:	460a      	mov	r2, r1
 801ffa4:	f890 1184 	ldrb.w	r1, [r0, #388]	@ 0x184
 801ffa8:	f8d0 0180 	ldr.w	r0, [r0, #384]	@ 0x180
 801ffac:	f7e7 fbe6 	bl	800777c <HAL_I2C_Mem_Write>
    if(status == HAL_OK)		{i2c_tof2_ok++;}
 801ffb0:	b928      	cbnz	r0, 801ffbe <_I2CWrite+0x2e>
 801ffb2:	4a07      	ldr	r2, [pc, #28]	@ (801ffd0 <_I2CWrite+0x40>)
 801ffb4:	6813      	ldr	r3, [r2, #0]
 801ffb6:	3301      	adds	r3, #1
 801ffb8:	6013      	str	r3, [r2, #0]
		if(status == HAL_BUSY)	{i2c_tof2_busy++;}
		else					{i2c_tof2_err++;}
	}
    return status;
#endif
}
 801ffba:	b004      	add	sp, #16
 801ffbc:	bd10      	pop	{r4, pc}
    	if(status == HAL_BUSY)	{i2c_tof2_busy++;}
 801ffbe:	2802      	cmp	r0, #2
 801ffc0:	bf0c      	ite	eq
 801ffc2:	4a04      	ldreq	r2, [pc, #16]	@ (801ffd4 <_I2CWrite+0x44>)
    	else					{i2c_tof2_err++;}
 801ffc4:	4a04      	ldrne	r2, [pc, #16]	@ (801ffd8 <_I2CWrite+0x48>)
 801ffc6:	6813      	ldr	r3, [r2, #0]
 801ffc8:	3301      	adds	r3, #1
 801ffca:	6013      	str	r3, [r2, #0]
    return status;
 801ffcc:	e7f5      	b.n	801ffba <_I2CWrite+0x2a>
 801ffce:	bf00      	nop
 801ffd0:	2400d61c 	.word	0x2400d61c
 801ffd4:	2400d618 	.word	0x2400d618
 801ffd8:	2400d614 	.word	0x2400d614

0801ffdc <_I2CRead>:

static int _I2CRead(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 801ffdc:	b510      	push	{r4, lr}
 801ffde:	b084      	sub	sp, #16
#if VL53L0X_FN_MEM
	int status = HAL_I2C_Mem_Read(Dev->I2cHandle, Dev->I2cDevAddr, index, I2C_MEMADD_SIZE_8BIT, pdata, count, 1000);
 801ffe0:	f44f 747a 	mov.w	r4, #1000	@ 0x3e8
 801ffe4:	9402      	str	r4, [sp, #8]
 801ffe6:	b29b      	uxth	r3, r3
 801ffe8:	9301      	str	r3, [sp, #4]
 801ffea:	9200      	str	r2, [sp, #0]
 801ffec:	2301      	movs	r3, #1
 801ffee:	460a      	mov	r2, r1
 801fff0:	f890 1184 	ldrb.w	r1, [r0, #388]	@ 0x184
 801fff4:	f8d0 0180 	ldr.w	r0, [r0, #384]	@ 0x180
 801fff8:	f7e7 fcbe 	bl	8007978 <HAL_I2C_Mem_Read>
    if(status == HAL_OK)		{i2c_tof2_ok++;}
 801fffc:	b928      	cbnz	r0, 802000a <_I2CRead+0x2e>
 801fffe:	4a07      	ldr	r2, [pc, #28]	@ (802001c <_I2CRead+0x40>)
 8020000:	6813      	ldr	r3, [r2, #0]
 8020002:	3301      	adds	r3, #1
 8020004:	6013      	str	r3, [r2, #0]
		if(status == HAL_BUSY)	{i2c_tof2_busy++;}
		else					{i2c_tof2_err++;}
	}
	return status;
#endif
}
 8020006:	b004      	add	sp, #16
 8020008:	bd10      	pop	{r4, pc}
		if(status == HAL_BUSY)	{i2c_tof2_busy++;}
 802000a:	2802      	cmp	r0, #2
 802000c:	bf0c      	ite	eq
 802000e:	4a04      	ldreq	r2, [pc, #16]	@ (8020020 <_I2CRead+0x44>)
		else					{i2c_tof2_err++;}
 8020010:	4a04      	ldrne	r2, [pc, #16]	@ (8020024 <_I2CRead+0x48>)
 8020012:	6813      	ldr	r3, [r2, #0]
 8020014:	3301      	adds	r3, #1
 8020016:	6013      	str	r3, [r2, #0]
    return status;
 8020018:	e7f5      	b.n	8020006 <_I2CRead+0x2a>
 802001a:	bf00      	nop
 802001c:	2400d61c 	.word	0x2400d61c
 8020020:	2400d618 	.word	0x2400d618
 8020024:	2400d614 	.word	0x2400d614

08020028 <v_TOF1_SHUT_High>:
void v_TOF1_SHUT_High(){
 8020028:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(DO_ACT_TOF1_SHUT_GPIO_Port, DO_ACT_TOF1_SHUT_Pin, GPIO_PIN_SET);
 802002a:	2201      	movs	r2, #1
 802002c:	2110      	movs	r1, #16
 802002e:	4802      	ldr	r0, [pc, #8]	@ (8020038 <v_TOF1_SHUT_High+0x10>)
 8020030:	f7e7 f92e 	bl	8007290 <HAL_GPIO_WritePin>
}
 8020034:	bd08      	pop	{r3, pc}
 8020036:	bf00      	nop
 8020038:	58020800 	.word	0x58020800

0802003c <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    if (count > sizeof(_I2CBuffer) - 1) {
 802003c:	2b3f      	cmp	r3, #63	@ 0x3f
 802003e:	d815      	bhi.n	802006c <VL53L0X_WriteMulti+0x30>
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8020040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020042:	4605      	mov	r5, r0
 8020044:	460e      	mov	r6, r1
 8020046:	4611      	mov	r1, r2
 8020048:	461c      	mov	r4, r3
        return VL53L0X_ERROR_INVALID_PARAMS;
    }

    memcpy(_I2CBuffer, pdata, count);
 802004a:	4f0a      	ldr	r7, [pc, #40]	@ (8020074 <VL53L0X_WriteMulti+0x38>)
 802004c:	461a      	mov	r2, r3
 802004e:	4638      	mov	r0, r7
 8020050:	f001 f999 	bl	8021386 <memcpy>

    VL53L0X_GetI2cBus();

    status_int = _I2CWrite(Dev, index, _I2CBuffer, count);
 8020054:	4623      	mov	r3, r4
 8020056:	463a      	mov	r2, r7
 8020058:	4631      	mov	r1, r6
 802005a:	4628      	mov	r0, r5
 802005c:	f7ff ff98 	bl	801ff90 <_I2CWrite>
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8020060:	2800      	cmp	r0, #0
 8020062:	bf14      	ite	ne
 8020064:	f06f 0013 	mvnne.w	r0, #19
 8020068:	2000      	moveq	r0, #0
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
    }

    VL53L0X_PutI2cBus();
    return Status;
}
 802006a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return VL53L0X_ERROR_INVALID_PARAMS;
 802006c:	f06f 0003 	mvn.w	r0, #3
}
 8020070:	4770      	bx	lr
 8020072:	bf00      	nop
 8020074:	2400d620 	.word	0x2400d620

08020078 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8020078:	b508      	push	{r3, lr}
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;
    VL53L0X_GetI2cBus();

    status_int = _I2CRead(Dev, index, pdata, count);
 802007a:	f7ff ffaf 	bl	801ffdc <_I2CRead>
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 802007e:	2800      	cmp	r0, #0
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
    }

    VL53L0X_PutI2cBus();
    return Status;
}
 8020080:	bf14      	ite	ne
 8020082:	f06f 0013 	mvnne.w	r0, #19
 8020086:	2000      	moveq	r0, #0
 8020088:	bd08      	pop	{r3, pc}
	...

0802008c <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 802008c:	b508      	push	{r3, lr}
 802008e:	4613      	mov	r3, r2
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;

    _I2CBuffer[0] = data;
 8020090:	4a05      	ldr	r2, [pc, #20]	@ (80200a8 <VL53L0X_WrByte+0x1c>)
 8020092:	7013      	strb	r3, [r2, #0]

    VL53L0X_GetI2cBus();

    status_int = _I2CWrite(Dev, index, _I2CBuffer, 1);
 8020094:	2301      	movs	r3, #1
 8020096:	f7ff ff7b 	bl	801ff90 <_I2CWrite>
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 802009a:	2800      	cmp	r0, #0
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
    }

    VL53L0X_PutI2cBus();
    return Status;
}
 802009c:	bf14      	ite	ne
 802009e:	f06f 0013 	mvnne.w	r0, #19
 80200a2:	2000      	moveq	r0, #0
 80200a4:	bd08      	pop	{r3, pc}
 80200a6:	bf00      	nop
 80200a8:	2400d620 	.word	0x2400d620

080200ac <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 80200ac:	b508      	push	{r3, lr}
 80200ae:	4613      	mov	r3, r2
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;

    _I2CBuffer[0] = data >> 8;
 80200b0:	4a07      	ldr	r2, [pc, #28]	@ (80200d0 <VL53L0X_WrWord+0x24>)
 80200b2:	ea4f 2c13 	mov.w	ip, r3, lsr #8
 80200b6:	f882 c000 	strb.w	ip, [r2]
    _I2CBuffer[1] = data & 0x00FF;
 80200ba:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();

    status_int = _I2CWrite(Dev, index, _I2CBuffer, 2);
 80200bc:	2302      	movs	r3, #2
 80200be:	f7ff ff67 	bl	801ff90 <_I2CWrite>
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80200c2:	2800      	cmp	r0, #0
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
    }

    VL53L0X_PutI2cBus();
    return Status;
}
 80200c4:	bf14      	ite	ne
 80200c6:	f06f 0013 	mvnne.w	r0, #19
 80200ca:	2000      	moveq	r0, #0
 80200cc:	bd08      	pop	{r3, pc}
 80200ce:	bf00      	nop
 80200d0:	2400d620 	.word	0x2400d620

080200d4 <VL53L0X_WrDWord>:

VL53L0X_Error VL53L0X_WrDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t data) {
 80200d4:	b508      	push	{r3, lr}
 80200d6:	4613      	mov	r3, r2
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;

    _I2CBuffer[0] = (data >> 24) & 0xFF;
 80200d8:	4a0b      	ldr	r2, [pc, #44]	@ (8020108 <VL53L0X_WrDWord+0x34>)
 80200da:	ea4f 6c13 	mov.w	ip, r3, lsr #24
 80200de:	f882 c000 	strb.w	ip, [r2]
    _I2CBuffer[1] = (data >> 16) & 0xFF;
 80200e2:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80200e6:	f882 c001 	strb.w	ip, [r2, #1]
    _I2CBuffer[2] = (data >> 8)  & 0xFF;
 80200ea:	ea4f 2c13 	mov.w	ip, r3, lsr #8
 80200ee:	f882 c002 	strb.w	ip, [r2, #2]
    _I2CBuffer[3] = (data >> 0 ) & 0xFF;
 80200f2:	70d3      	strb	r3, [r2, #3]

    VL53L0X_GetI2cBus();

    status_int = _I2CWrite(Dev, index, _I2CBuffer, 4);
 80200f4:	2304      	movs	r3, #4
 80200f6:	f7ff ff4b 	bl	801ff90 <_I2CWrite>
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80200fa:	2800      	cmp	r0, #0
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
    }

    VL53L0X_PutI2cBus();
    return Status;
}
 80200fc:	bf14      	ite	ne
 80200fe:	f06f 0013 	mvnne.w	r0, #19
 8020102:	2000      	moveq	r0, #0
 8020104:	bd08      	pop	{r3, pc}
 8020106:	bf00      	nop
 8020108:	2400d620 	.word	0x2400d620

0802010c <VL53L0X_RdByte>:
    Status = VL53L0X_WrByte(Dev, index, data);
done:
    return Status;
}

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 802010c:	b508      	push	{r3, lr}
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;

    VL53L0X_GetI2cBus();

    status_int = _I2CRead(Dev, index, data, 1);
 802010e:	2301      	movs	r3, #1
 8020110:	f7ff ff64 	bl	801ffdc <_I2CRead>
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8020114:	2800      	cmp	r0, #0
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
    }

    VL53L0X_PutI2cBus();
    return Status;
}
 8020116:	bf14      	ite	ne
 8020118:	f06f 0013 	mvnne.w	r0, #19
 802011c:	2000      	moveq	r0, #0
 802011e:	bd08      	pop	{r3, pc}

08020120 <VL53L0X_UpdateByte>:
VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 8020120:	b5f0      	push	{r4, r5, r6, r7, lr}
 8020122:	b083      	sub	sp, #12
 8020124:	4606      	mov	r6, r0
 8020126:	460f      	mov	r7, r1
 8020128:	4615      	mov	r5, r2
 802012a:	461c      	mov	r4, r3
    Status = VL53L0X_RdByte(Dev, index, &data);
 802012c:	f10d 0207 	add.w	r2, sp, #7
 8020130:	f7ff ffec 	bl	802010c <VL53L0X_RdByte>
    if (Status) {
 8020134:	b108      	cbz	r0, 802013a <VL53L0X_UpdateByte+0x1a>
}
 8020136:	b003      	add	sp, #12
 8020138:	bdf0      	pop	{r4, r5, r6, r7, pc}
    data = (data & AndData) | OrData;
 802013a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 802013e:	ea05 0203 	and.w	r2, r5, r3
 8020142:	4322      	orrs	r2, r4
 8020144:	f88d 2007 	strb.w	r2, [sp, #7]
    Status = VL53L0X_WrByte(Dev, index, data);
 8020148:	4639      	mov	r1, r7
 802014a:	4630      	mov	r0, r6
 802014c:	f7ff ff9e 	bl	802008c <VL53L0X_WrByte>
 8020150:	e7f1      	b.n	8020136 <VL53L0X_UpdateByte+0x16>
	...

08020154 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 8020154:	b510      	push	{r4, lr}
 8020156:	4614      	mov	r4, r2
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;

    VL53L0X_GetI2cBus();

    status_int = _I2CRead(Dev, index, _I2CBuffer, 2);
 8020158:	2302      	movs	r3, #2
 802015a:	4a07      	ldr	r2, [pc, #28]	@ (8020178 <VL53L0X_RdWord+0x24>)
 802015c:	f7ff ff3e 	bl	801ffdc <_I2CRead>
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8020160:	2800      	cmp	r0, #0
    if (status_int != 0) {
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 8020162:	4b05      	ldr	r3, [pc, #20]	@ (8020178 <VL53L0X_RdWord+0x24>)
 8020164:	781a      	ldrb	r2, [r3, #0]
 8020166:	785b      	ldrb	r3, [r3, #1]
 8020168:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 802016c:	8023      	strh	r3, [r4, #0]

    VL53L0X_PutI2cBus();
    return Status;
}
 802016e:	bf14      	ite	ne
 8020170:	f06f 0013 	mvnne.w	r0, #19
 8020174:	2000      	moveq	r0, #0
 8020176:	bd10      	pop	{r4, pc}
 8020178:	2400d620 	.word	0x2400d620

0802017c <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 802017c:	b510      	push	{r4, lr}
 802017e:	4614      	mov	r4, r2
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;

    VL53L0X_GetI2cBus();

    status_int = _I2CRead(Dev, index, _I2CBuffer, 4);
 8020180:	2304      	movs	r3, #4
 8020182:	4a0b      	ldr	r2, [pc, #44]	@ (80201b0 <VL53L0X_RdDWord+0x34>)
 8020184:	f7ff ff2a 	bl	801ffdc <_I2CRead>
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8020188:	2800      	cmp	r0, #0
    if (status_int != 0) {
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 802018a:	4909      	ldr	r1, [pc, #36]	@ (80201b0 <VL53L0X_RdDWord+0x34>)
 802018c:	780a      	ldrb	r2, [r1, #0]
 802018e:	784b      	ldrb	r3, [r1, #1]
 8020190:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8020194:	eb03 6302 	add.w	r3, r3, r2, lsl #24
 8020198:	78ca      	ldrb	r2, [r1, #3]
 802019a:	4413      	add	r3, r2
 802019c:	788a      	ldrb	r2, [r1, #2]
 802019e:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80201a2:	6023      	str	r3, [r4, #0]

    VL53L0X_PutI2cBus();
    return Status;
}
 80201a4:	bf14      	ite	ne
 80201a6:	f06f 0013 	mvnne.w	r0, #19
 80201aa:	2000      	moveq	r0, #0
 80201ac:	bd10      	pop	{r4, pc}
 80201ae:	bf00      	nop
 80201b0:	2400d620 	.word	0x2400d620

080201b4 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 80201b4:	b508      	push	{r3, lr}
    VL53L0X_Error status = VL53L0X_ERROR_NONE;

    // do nothing
    VL53L0X_OsDelay();
 80201b6:	2002      	movs	r0, #2
 80201b8:	f7e3 f812 	bl	80031e0 <HAL_Delay>
    return status;
}
 80201bc:	2000      	movs	r0, #0
 80201be:	bd08      	pop	{r3, pc}

080201c0 <i_TOF_Init>:

uint32_t tof_err;



int i_TOF_Init(VL53L0X_DEV dev, VL53L0X_Version_t* ver, VL53L0X_DeviceInfo_t* info){
 80201c0:	b538      	push	{r3, r4, r5, lr}
 80201c2:	4604      	mov	r4, r0
 80201c4:	4615      	mov	r5, r2
	VL53L0X_Error status;
	status = VL53L0X_GetVersion(ver);
 80201c6:	4608      	mov	r0, r1
 80201c8:	f7fd fab9 	bl	801d73e <VL53L0X_GetVersion>
	if(status != VL53L0X_ERROR_NONE){
 80201cc:	b960      	cbnz	r0, 80201e8 <i_TOF_Init+0x28>
		v_printf_poll("VL53L0X GetVersion fail\n");
#endif
		return -1;
	}

	status = VL53L0X_DataInit(dev);
 80201ce:	4620      	mov	r0, r4
 80201d0:	f7fd fd16 	bl	801dc00 <VL53L0X_DataInit>
	if(status != VL53L0X_ERROR_NONE){
 80201d4:	b958      	cbnz	r0, 80201ee <i_TOF_Init+0x2e>
		v_printf_poll("VL53L0X DataInit fail\n");
#endif
		return -1;
	}

	status = VL53L0X_GetDeviceInfo(dev, info);
 80201d6:	4629      	mov	r1, r5
 80201d8:	4620      	mov	r0, r4
 80201da:	f7fd fabb 	bl	801d754 <VL53L0X_GetDeviceInfo>
	if(status != VL53L0X_ERROR_NONE){
 80201de:	3800      	subs	r0, #0
 80201e0:	bf18      	it	ne
 80201e2:	2001      	movne	r0, #1
 80201e4:	4240      	negs	r0, r0
		v_printf_poll("VL53L0X GetDeviceInfo fail\n");
#endif
		return -1;
	}
	return 0;
}
 80201e6:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
 80201e8:	f04f 30ff 	mov.w	r0, #4294967295
 80201ec:	e7fb      	b.n	80201e6 <i_TOF_Init+0x26>
		return -1;
 80201ee:	f04f 30ff 	mov.w	r0, #4294967295
 80201f2:	e7f8      	b.n	80201e6 <i_TOF_Init+0x26>

080201f4 <i_TOF_RangingTest_Cont>:
	}
#endif

}

int i_TOF_RangingTest_Cont(VL53L0X_DEV dev){
 80201f4:	b510      	push	{r4, lr}
 80201f6:	4604      	mov	r4, r0
	//VL53L0X_STATE_WAIT_STATICINIT to VL53L0X_STATE_IDLE.
	if(VL53L0X_StaticInit(dev) != VL53L0X_ERROR_NONE){return -1;}
 80201f8:	f7fe f8f2 	bl	801e3e0 <VL53L0X_StaticInit>
 80201fc:	b9e8      	cbnz	r0, 802023a <i_TOF_RangingTest_Cont+0x46>
	if(VL53L0X_PerformRefCalibration(dev, &VhvSettings, &phaseCal) != VL53L0X_ERROR_NONE){return -1;}
 80201fe:	4a16      	ldr	r2, [pc, #88]	@ (8020258 <i_TOF_RangingTest_Cont+0x64>)
 8020200:	4916      	ldr	r1, [pc, #88]	@ (802025c <i_TOF_RangingTest_Cont+0x68>)
 8020202:	4620      	mov	r0, r4
 8020204:	f7fd fdfc 	bl	801de00 <VL53L0X_PerformRefCalibration>
 8020208:	b9d0      	cbnz	r0, 8020240 <i_TOF_RangingTest_Cont+0x4c>
	if(VL53L0X_PerformRefSpadManagement(dev, &refSpadCount, &isAperture) != VL53L0X_ERROR_NONE){return -1;}
 802020a:	4a15      	ldr	r2, [pc, #84]	@ (8020260 <i_TOF_RangingTest_Cont+0x6c>)
 802020c:	4915      	ldr	r1, [pc, #84]	@ (8020264 <i_TOF_RangingTest_Cont+0x70>)
 802020e:	4620      	mov	r0, r4
 8020210:	f7fe f9db 	bl	801e5ca <VL53L0X_PerformRefSpadManagement>
 8020214:	b9b8      	cbnz	r0, 8020246 <i_TOF_RangingTest_Cont+0x52>
	if(VL53L0X_SetDeviceMode(dev, VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING) != VL53L0X_ERROR_NONE){return -1;}
 8020216:	2103      	movs	r1, #3
 8020218:	4620      	mov	r0, r4
 802021a:	f7fd fa9f 	bl	801d75c <VL53L0X_SetDeviceMode>
 802021e:	b9a8      	cbnz	r0, 802024c <i_TOF_RangingTest_Cont+0x58>
	if(VL53L0X_SetInterMeasurementPeriodMilliSeconds(dev, 100) != VL53L0X_ERROR_NONE){return -1;}
 8020220:	2164      	movs	r1, #100	@ 0x64
 8020222:	4620      	mov	r0, r4
 8020224:	f7fd fb78 	bl	801d918 <VL53L0X_SetInterMeasurementPeriodMilliSeconds>
 8020228:	b998      	cbnz	r0, 8020252 <i_TOF_RangingTest_Cont+0x5e>
	if(VL53L0X_StartMeasurement(dev) != VL53L0X_ERROR_NONE){return -1;}
 802022a:	4620      	mov	r0, r4
 802022c:	f7fd ff4a 	bl	801e0c4 <VL53L0X_StartMeasurement>
 8020230:	3800      	subs	r0, #0
 8020232:	bf18      	it	ne
 8020234:	2001      	movne	r0, #1
 8020236:	4240      	negs	r0, r0
	return 0;
}
 8020238:	bd10      	pop	{r4, pc}
	if(VL53L0X_StaticInit(dev) != VL53L0X_ERROR_NONE){return -1;}
 802023a:	f04f 30ff 	mov.w	r0, #4294967295
 802023e:	e7fb      	b.n	8020238 <i_TOF_RangingTest_Cont+0x44>
	if(VL53L0X_PerformRefCalibration(dev, &VhvSettings, &phaseCal) != VL53L0X_ERROR_NONE){return -1;}
 8020240:	f04f 30ff 	mov.w	r0, #4294967295
 8020244:	e7f8      	b.n	8020238 <i_TOF_RangingTest_Cont+0x44>
	if(VL53L0X_PerformRefSpadManagement(dev, &refSpadCount, &isAperture) != VL53L0X_ERROR_NONE){return -1;}
 8020246:	f04f 30ff 	mov.w	r0, #4294967295
 802024a:	e7f5      	b.n	8020238 <i_TOF_RangingTest_Cont+0x44>
	if(VL53L0X_SetDeviceMode(dev, VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING) != VL53L0X_ERROR_NONE){return -1;}
 802024c:	f04f 30ff 	mov.w	r0, #4294967295
 8020250:	e7f2      	b.n	8020238 <i_TOF_RangingTest_Cont+0x44>
	if(VL53L0X_SetInterMeasurementPeriodMilliSeconds(dev, 100) != VL53L0X_ERROR_NONE){return -1;}
 8020252:	f04f 30ff 	mov.w	r0, #4294967295
 8020256:	e7ef      	b.n	8020238 <i_TOF_RangingTest_Cont+0x44>
 8020258:	2400d3e4 	.word	0x2400d3e4
 802025c:	2400d3ec 	.word	0x2400d3ec
 8020260:	2400d3e5 	.word	0x2400d3e5
 8020264:	2400d3e8 	.word	0x2400d3e8

08020268 <v_TOF_Deinit>:


e_COMM_STAT_t e_tof_config;

void v_TOF_Deinit(){
	e_tof_config = COMM_STAT_READY;
 8020268:	4b01      	ldr	r3, [pc, #4]	@ (8020270 <v_TOF_Deinit+0x8>)
 802026a:	2200      	movs	r2, #0
 802026c:	701a      	strb	r2, [r3, #0]
}
 802026e:	4770      	bx	lr
 8020270:	2400d3a9 	.word	0x2400d3a9

08020274 <e_TOF_Ready>:

e_COMM_STAT_t e_TOF_Ready(){
	if(e_tof_config == COMM_STAT_READY){
 8020274:	4b16      	ldr	r3, [pc, #88]	@ (80202d0 <e_TOF_Ready+0x5c>)
 8020276:	781b      	ldrb	r3, [r3, #0]
 8020278:	b113      	cbz	r3, 8020280 <e_TOF_Ready+0xc>
			return e_tof_config = COMM_STAT_ERR;
		}
#endif
		e_tof_config = COMM_STAT_DONE;
	}
	return e_tof_config;
 802027a:	4b15      	ldr	r3, [pc, #84]	@ (80202d0 <e_TOF_Ready+0x5c>)
 802027c:	7818      	ldrb	r0, [r3, #0]
}
 802027e:	4770      	bx	lr
e_COMM_STAT_t e_TOF_Ready(){
 8020280:	b510      	push	{r4, lr}
		p_dev1->I2cDevAddr = ADDR_TOF1;
 8020282:	4c14      	ldr	r4, [pc, #80]	@ (80202d4 <e_TOF_Ready+0x60>)
 8020284:	6823      	ldr	r3, [r4, #0]
 8020286:	2252      	movs	r2, #82	@ 0x52
 8020288:	f883 2184 	strb.w	r2, [r3, #388]	@ 0x184
		p_dev1->I2cHandle = p_i2c_tof1;
 802028c:	4a12      	ldr	r2, [pc, #72]	@ (80202d8 <e_TOF_Ready+0x64>)
 802028e:	6812      	ldr	r2, [r2, #0]
 8020290:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180
		v_TOF1_SHUT_High();
 8020294:	f7ff fec8 	bl	8020028 <v_TOF1_SHUT_High>
		HAL_Delay(100);
 8020298:	2064      	movs	r0, #100	@ 0x64
 802029a:	f7e2 ffa1 	bl	80031e0 <HAL_Delay>
		if(i_TOF_Init(p_dev1, &tof_ver1, &tof_info1) != 0){
 802029e:	4a0f      	ldr	r2, [pc, #60]	@ (80202dc <e_TOF_Ready+0x68>)
 80202a0:	490f      	ldr	r1, [pc, #60]	@ (80202e0 <e_TOF_Ready+0x6c>)
 80202a2:	6820      	ldr	r0, [r4, #0]
 80202a4:	f7ff ff8c 	bl	80201c0 <i_TOF_Init>
 80202a8:	b950      	cbnz	r0, 80202c0 <e_TOF_Ready+0x4c>
		if(i_TOF_RangingTest_Cont(p_dev1) != 0){
 80202aa:	4b0a      	ldr	r3, [pc, #40]	@ (80202d4 <e_TOF_Ready+0x60>)
 80202ac:	6818      	ldr	r0, [r3, #0]
 80202ae:	f7ff ffa1 	bl	80201f4 <i_TOF_RangingTest_Cont>
 80202b2:	b948      	cbnz	r0, 80202c8 <e_TOF_Ready+0x54>
		e_tof_config = COMM_STAT_DONE;
 80202b4:	4b06      	ldr	r3, [pc, #24]	@ (80202d0 <e_TOF_Ready+0x5c>)
 80202b6:	2204      	movs	r2, #4
 80202b8:	701a      	strb	r2, [r3, #0]
	return e_tof_config;
 80202ba:	4b05      	ldr	r3, [pc, #20]	@ (80202d0 <e_TOF_Ready+0x5c>)
 80202bc:	7818      	ldrb	r0, [r3, #0]
}
 80202be:	bd10      	pop	{r4, pc}
			return e_tof_config = COMM_STAT_ERR;
 80202c0:	2003      	movs	r0, #3
 80202c2:	4b03      	ldr	r3, [pc, #12]	@ (80202d0 <e_TOF_Ready+0x5c>)
 80202c4:	7018      	strb	r0, [r3, #0]
 80202c6:	e7fa      	b.n	80202be <e_TOF_Ready+0x4a>
			return e_tof_config = COMM_STAT_ERR;
 80202c8:	2003      	movs	r0, #3
 80202ca:	4b01      	ldr	r3, [pc, #4]	@ (80202d0 <e_TOF_Ready+0x5c>)
 80202cc:	7018      	strb	r0, [r3, #0]
 80202ce:	e7f6      	b.n	80202be <e_TOF_Ready+0x4a>
 80202d0:	2400d3a9 	.word	0x2400d3a9
 80202d4:	240004ac 	.word	0x240004ac
 80202d8:	240004b0 	.word	0x240004b0
 80202dc:	2400d3f4 	.word	0x2400d3f4
 80202e0:	2400d458 	.word	0x2400d458

080202e4 <v_TOF_Handler>:


uint8_t tof_ready1;

void v_TOF_Handler(){
 80202e4:	b508      	push	{r3, lr}
	static uint32_t timRef;
	if(e_tof_config != COMM_STAT_DONE){return;}
 80202e6:	4b18      	ldr	r3, [pc, #96]	@ (8020348 <v_TOF_Handler+0x64>)
 80202e8:	781b      	ldrb	r3, [r3, #0]
 80202ea:	2b04      	cmp	r3, #4
 80202ec:	d000      	beq.n	80202f0 <v_TOF_Handler+0xc>
		status = VL53L0X_GetRangingMeasurementData(p_dev1, &tof1_meas);
		if(status != VL53L0X_ERROR_NONE){tof_err++;}
		VL53L0X_ClearInterruptMask(p_dev1, 0);
	}
#endif
}
 80202ee:	bd08      	pop	{r3, pc}
	if(!_b_Tim_Is_OVR(u32_Tim_1msGet(), timRef, 100)){return;}
 80202f0:	f7f9 fe2e 	bl	8019f50 <u32_Tim_1msGet>
 80202f4:	2264      	movs	r2, #100	@ 0x64
 80202f6:	4b15      	ldr	r3, [pc, #84]	@ (802034c <v_TOF_Handler+0x68>)
 80202f8:	6819      	ldr	r1, [r3, #0]
 80202fa:	f7fd fa15 	bl	801d728 <_b_Tim_Is_OVR>
 80202fe:	2800      	cmp	r0, #0
 8020300:	d0f5      	beq.n	80202ee <v_TOF_Handler+0xa>
	timRef = u32_Tim_1msGet();
 8020302:	f7f9 fe25 	bl	8019f50 <u32_Tim_1msGet>
 8020306:	4b11      	ldr	r3, [pc, #68]	@ (802034c <v_TOF_Handler+0x68>)
 8020308:	6018      	str	r0, [r3, #0]
	status = VL53L0X_GetMeasurementDataReady(p_dev1, &tof_ready1);
 802030a:	4911      	ldr	r1, [pc, #68]	@ (8020350 <v_TOF_Handler+0x6c>)
 802030c:	4b11      	ldr	r3, [pc, #68]	@ (8020354 <v_TOF_Handler+0x70>)
 802030e:	6818      	ldr	r0, [r3, #0]
 8020310:	f7fe f93a 	bl	801e588 <VL53L0X_GetMeasurementDataReady>
	if(status != VL53L0X_ERROR_NONE){tof_err++;}
 8020314:	b118      	cbz	r0, 802031e <v_TOF_Handler+0x3a>
 8020316:	4a10      	ldr	r2, [pc, #64]	@ (8020358 <v_TOF_Handler+0x74>)
 8020318:	6813      	ldr	r3, [r2, #0]
 802031a:	3301      	adds	r3, #1
 802031c:	6013      	str	r3, [r2, #0]
	if(tof_ready1 == 1){
 802031e:	4b0c      	ldr	r3, [pc, #48]	@ (8020350 <v_TOF_Handler+0x6c>)
 8020320:	781b      	ldrb	r3, [r3, #0]
 8020322:	2b01      	cmp	r3, #1
 8020324:	d1e3      	bne.n	80202ee <v_TOF_Handler+0xa>
		status = VL53L0X_GetRangingMeasurementData(p_dev1, &tof1_meas);
 8020326:	490d      	ldr	r1, [pc, #52]	@ (802035c <v_TOF_Handler+0x78>)
 8020328:	4b0a      	ldr	r3, [pc, #40]	@ (8020354 <v_TOF_Handler+0x70>)
 802032a:	6818      	ldr	r0, [r3, #0]
 802032c:	f7fd fd6e 	bl	801de0c <VL53L0X_GetRangingMeasurementData>
		if(status != VL53L0X_ERROR_NONE){tof_err++;}
 8020330:	b118      	cbz	r0, 802033a <v_TOF_Handler+0x56>
 8020332:	4a09      	ldr	r2, [pc, #36]	@ (8020358 <v_TOF_Handler+0x74>)
 8020334:	6813      	ldr	r3, [r2, #0]
 8020336:	3301      	adds	r3, #1
 8020338:	6013      	str	r3, [r2, #0]
		VL53L0X_ClearInterruptMask(p_dev1, 0);
 802033a:	2100      	movs	r1, #0
 802033c:	4b05      	ldr	r3, [pc, #20]	@ (8020354 <v_TOF_Handler+0x70>)
 802033e:	6818      	ldr	r0, [r3, #0]
 8020340:	f7fd ff5c 	bl	801e1fc <VL53L0X_ClearInterruptMask>
 8020344:	e7d3      	b.n	80202ee <v_TOF_Handler+0xa>
 8020346:	bf00      	nop
 8020348:	2400d3a9 	.word	0x2400d3a9
 802034c:	2400d3a4 	.word	0x2400d3a4
 8020350:	2400d3a8 	.word	0x2400d3a8
 8020354:	240004ac 	.word	0x240004ac
 8020358:	2400d3f0 	.word	0x2400d3f0
 802035c:	2400d3c8 	.word	0x2400d3c8

08020360 <u16_TOF_Get_1>:


uint16_t u16_TOF_Get_1(){
	return tof1_meas.RangeMilliMeter;
}
 8020360:	4b01      	ldr	r3, [pc, #4]	@ (8020368 <u16_TOF_Get_1+0x8>)
 8020362:	8918      	ldrh	r0, [r3, #8]
 8020364:	4770      	bx	lr
 8020366:	bf00      	nop
 8020368:	2400d3c8 	.word	0x2400d3c8

0802036c <u16_TOF_Get_2>:

uint16_t u16_TOF_Get_2(){
	return tof2_meas.RangeMilliMeter;
}
 802036c:	4b01      	ldr	r3, [pc, #4]	@ (8020374 <u16_TOF_Get_2+0x8>)
 802036e:	8918      	ldrh	r0, [r3, #8]
 8020370:	4770      	bx	lr
 8020372:	bf00      	nop
 8020374:	2400d3ac 	.word	0x2400d3ac

08020378 <_calloc_r>:
 8020378:	b570      	push	{r4, r5, r6, lr}
 802037a:	fba1 5402 	umull	r5, r4, r1, r2
 802037e:	b934      	cbnz	r4, 802038e <_calloc_r+0x16>
 8020380:	4629      	mov	r1, r5
 8020382:	f000 f837 	bl	80203f4 <_malloc_r>
 8020386:	4606      	mov	r6, r0
 8020388:	b928      	cbnz	r0, 8020396 <_calloc_r+0x1e>
 802038a:	4630      	mov	r0, r6
 802038c:	bd70      	pop	{r4, r5, r6, pc}
 802038e:	220c      	movs	r2, #12
 8020390:	6002      	str	r2, [r0, #0]
 8020392:	2600      	movs	r6, #0
 8020394:	e7f9      	b.n	802038a <_calloc_r+0x12>
 8020396:	462a      	mov	r2, r5
 8020398:	4621      	mov	r1, r4
 802039a:	f000 ff5d 	bl	8021258 <memset>
 802039e:	e7f4      	b.n	802038a <_calloc_r+0x12>

080203a0 <malloc>:
 80203a0:	4b02      	ldr	r3, [pc, #8]	@ (80203ac <malloc+0xc>)
 80203a2:	4601      	mov	r1, r0
 80203a4:	6818      	ldr	r0, [r3, #0]
 80203a6:	f000 b825 	b.w	80203f4 <_malloc_r>
 80203aa:	bf00      	nop
 80203ac:	240004c0 	.word	0x240004c0

080203b0 <sbrk_aligned>:
 80203b0:	b570      	push	{r4, r5, r6, lr}
 80203b2:	4e0f      	ldr	r6, [pc, #60]	@ (80203f0 <sbrk_aligned+0x40>)
 80203b4:	460c      	mov	r4, r1
 80203b6:	6831      	ldr	r1, [r6, #0]
 80203b8:	4605      	mov	r5, r0
 80203ba:	b911      	cbnz	r1, 80203c2 <sbrk_aligned+0x12>
 80203bc:	f000 ff8c 	bl	80212d8 <_sbrk_r>
 80203c0:	6030      	str	r0, [r6, #0]
 80203c2:	4621      	mov	r1, r4
 80203c4:	4628      	mov	r0, r5
 80203c6:	f000 ff87 	bl	80212d8 <_sbrk_r>
 80203ca:	1c43      	adds	r3, r0, #1
 80203cc:	d103      	bne.n	80203d6 <sbrk_aligned+0x26>
 80203ce:	f04f 34ff 	mov.w	r4, #4294967295
 80203d2:	4620      	mov	r0, r4
 80203d4:	bd70      	pop	{r4, r5, r6, pc}
 80203d6:	1cc4      	adds	r4, r0, #3
 80203d8:	f024 0403 	bic.w	r4, r4, #3
 80203dc:	42a0      	cmp	r0, r4
 80203de:	d0f8      	beq.n	80203d2 <sbrk_aligned+0x22>
 80203e0:	1a21      	subs	r1, r4, r0
 80203e2:	4628      	mov	r0, r5
 80203e4:	f000 ff78 	bl	80212d8 <_sbrk_r>
 80203e8:	3001      	adds	r0, #1
 80203ea:	d1f2      	bne.n	80203d2 <sbrk_aligned+0x22>
 80203ec:	e7ef      	b.n	80203ce <sbrk_aligned+0x1e>
 80203ee:	bf00      	nop
 80203f0:	2400d660 	.word	0x2400d660

080203f4 <_malloc_r>:
 80203f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80203f8:	1ccd      	adds	r5, r1, #3
 80203fa:	f025 0503 	bic.w	r5, r5, #3
 80203fe:	3508      	adds	r5, #8
 8020400:	2d0c      	cmp	r5, #12
 8020402:	bf38      	it	cc
 8020404:	250c      	movcc	r5, #12
 8020406:	2d00      	cmp	r5, #0
 8020408:	4606      	mov	r6, r0
 802040a:	db01      	blt.n	8020410 <_malloc_r+0x1c>
 802040c:	42a9      	cmp	r1, r5
 802040e:	d904      	bls.n	802041a <_malloc_r+0x26>
 8020410:	230c      	movs	r3, #12
 8020412:	6033      	str	r3, [r6, #0]
 8020414:	2000      	movs	r0, #0
 8020416:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802041a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80204f0 <_malloc_r+0xfc>
 802041e:	f000 f869 	bl	80204f4 <__malloc_lock>
 8020422:	f8d8 3000 	ldr.w	r3, [r8]
 8020426:	461c      	mov	r4, r3
 8020428:	bb44      	cbnz	r4, 802047c <_malloc_r+0x88>
 802042a:	4629      	mov	r1, r5
 802042c:	4630      	mov	r0, r6
 802042e:	f7ff ffbf 	bl	80203b0 <sbrk_aligned>
 8020432:	1c43      	adds	r3, r0, #1
 8020434:	4604      	mov	r4, r0
 8020436:	d158      	bne.n	80204ea <_malloc_r+0xf6>
 8020438:	f8d8 4000 	ldr.w	r4, [r8]
 802043c:	4627      	mov	r7, r4
 802043e:	2f00      	cmp	r7, #0
 8020440:	d143      	bne.n	80204ca <_malloc_r+0xd6>
 8020442:	2c00      	cmp	r4, #0
 8020444:	d04b      	beq.n	80204de <_malloc_r+0xea>
 8020446:	6823      	ldr	r3, [r4, #0]
 8020448:	4639      	mov	r1, r7
 802044a:	4630      	mov	r0, r6
 802044c:	eb04 0903 	add.w	r9, r4, r3
 8020450:	f000 ff42 	bl	80212d8 <_sbrk_r>
 8020454:	4581      	cmp	r9, r0
 8020456:	d142      	bne.n	80204de <_malloc_r+0xea>
 8020458:	6821      	ldr	r1, [r4, #0]
 802045a:	1a6d      	subs	r5, r5, r1
 802045c:	4629      	mov	r1, r5
 802045e:	4630      	mov	r0, r6
 8020460:	f7ff ffa6 	bl	80203b0 <sbrk_aligned>
 8020464:	3001      	adds	r0, #1
 8020466:	d03a      	beq.n	80204de <_malloc_r+0xea>
 8020468:	6823      	ldr	r3, [r4, #0]
 802046a:	442b      	add	r3, r5
 802046c:	6023      	str	r3, [r4, #0]
 802046e:	f8d8 3000 	ldr.w	r3, [r8]
 8020472:	685a      	ldr	r2, [r3, #4]
 8020474:	bb62      	cbnz	r2, 80204d0 <_malloc_r+0xdc>
 8020476:	f8c8 7000 	str.w	r7, [r8]
 802047a:	e00f      	b.n	802049c <_malloc_r+0xa8>
 802047c:	6822      	ldr	r2, [r4, #0]
 802047e:	1b52      	subs	r2, r2, r5
 8020480:	d420      	bmi.n	80204c4 <_malloc_r+0xd0>
 8020482:	2a0b      	cmp	r2, #11
 8020484:	d917      	bls.n	80204b6 <_malloc_r+0xc2>
 8020486:	1961      	adds	r1, r4, r5
 8020488:	42a3      	cmp	r3, r4
 802048a:	6025      	str	r5, [r4, #0]
 802048c:	bf18      	it	ne
 802048e:	6059      	strne	r1, [r3, #4]
 8020490:	6863      	ldr	r3, [r4, #4]
 8020492:	bf08      	it	eq
 8020494:	f8c8 1000 	streq.w	r1, [r8]
 8020498:	5162      	str	r2, [r4, r5]
 802049a:	604b      	str	r3, [r1, #4]
 802049c:	4630      	mov	r0, r6
 802049e:	f000 f82f 	bl	8020500 <__malloc_unlock>
 80204a2:	f104 000b 	add.w	r0, r4, #11
 80204a6:	1d23      	adds	r3, r4, #4
 80204a8:	f020 0007 	bic.w	r0, r0, #7
 80204ac:	1ac2      	subs	r2, r0, r3
 80204ae:	bf1c      	itt	ne
 80204b0:	1a1b      	subne	r3, r3, r0
 80204b2:	50a3      	strne	r3, [r4, r2]
 80204b4:	e7af      	b.n	8020416 <_malloc_r+0x22>
 80204b6:	6862      	ldr	r2, [r4, #4]
 80204b8:	42a3      	cmp	r3, r4
 80204ba:	bf0c      	ite	eq
 80204bc:	f8c8 2000 	streq.w	r2, [r8]
 80204c0:	605a      	strne	r2, [r3, #4]
 80204c2:	e7eb      	b.n	802049c <_malloc_r+0xa8>
 80204c4:	4623      	mov	r3, r4
 80204c6:	6864      	ldr	r4, [r4, #4]
 80204c8:	e7ae      	b.n	8020428 <_malloc_r+0x34>
 80204ca:	463c      	mov	r4, r7
 80204cc:	687f      	ldr	r7, [r7, #4]
 80204ce:	e7b6      	b.n	802043e <_malloc_r+0x4a>
 80204d0:	461a      	mov	r2, r3
 80204d2:	685b      	ldr	r3, [r3, #4]
 80204d4:	42a3      	cmp	r3, r4
 80204d6:	d1fb      	bne.n	80204d0 <_malloc_r+0xdc>
 80204d8:	2300      	movs	r3, #0
 80204da:	6053      	str	r3, [r2, #4]
 80204dc:	e7de      	b.n	802049c <_malloc_r+0xa8>
 80204de:	230c      	movs	r3, #12
 80204e0:	6033      	str	r3, [r6, #0]
 80204e2:	4630      	mov	r0, r6
 80204e4:	f000 f80c 	bl	8020500 <__malloc_unlock>
 80204e8:	e794      	b.n	8020414 <_malloc_r+0x20>
 80204ea:	6005      	str	r5, [r0, #0]
 80204ec:	e7d6      	b.n	802049c <_malloc_r+0xa8>
 80204ee:	bf00      	nop
 80204f0:	2400d664 	.word	0x2400d664

080204f4 <__malloc_lock>:
 80204f4:	4801      	ldr	r0, [pc, #4]	@ (80204fc <__malloc_lock+0x8>)
 80204f6:	f000 bf3c 	b.w	8021372 <__retarget_lock_acquire_recursive>
 80204fa:	bf00      	nop
 80204fc:	2400d7a8 	.word	0x2400d7a8

08020500 <__malloc_unlock>:
 8020500:	4801      	ldr	r0, [pc, #4]	@ (8020508 <__malloc_unlock+0x8>)
 8020502:	f000 bf37 	b.w	8021374 <__retarget_lock_release_recursive>
 8020506:	bf00      	nop
 8020508:	2400d7a8 	.word	0x2400d7a8

0802050c <__cvt>:
 802050c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802050e:	ed2d 8b02 	vpush	{d8}
 8020512:	eeb0 8b40 	vmov.f64	d8, d0
 8020516:	b085      	sub	sp, #20
 8020518:	4617      	mov	r7, r2
 802051a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 802051c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 802051e:	ee18 2a90 	vmov	r2, s17
 8020522:	f025 0520 	bic.w	r5, r5, #32
 8020526:	2a00      	cmp	r2, #0
 8020528:	bfb6      	itet	lt
 802052a:	222d      	movlt	r2, #45	@ 0x2d
 802052c:	2200      	movge	r2, #0
 802052e:	eeb1 8b40 	vneglt.f64	d8, d0
 8020532:	2d46      	cmp	r5, #70	@ 0x46
 8020534:	460c      	mov	r4, r1
 8020536:	701a      	strb	r2, [r3, #0]
 8020538:	d004      	beq.n	8020544 <__cvt+0x38>
 802053a:	2d45      	cmp	r5, #69	@ 0x45
 802053c:	d100      	bne.n	8020540 <__cvt+0x34>
 802053e:	3401      	adds	r4, #1
 8020540:	2102      	movs	r1, #2
 8020542:	e000      	b.n	8020546 <__cvt+0x3a>
 8020544:	2103      	movs	r1, #3
 8020546:	ab03      	add	r3, sp, #12
 8020548:	9301      	str	r3, [sp, #4]
 802054a:	ab02      	add	r3, sp, #8
 802054c:	9300      	str	r3, [sp, #0]
 802054e:	4622      	mov	r2, r4
 8020550:	4633      	mov	r3, r6
 8020552:	eeb0 0b48 	vmov.f64	d0, d8
 8020556:	f001 f807 	bl	8021568 <_dtoa_r>
 802055a:	2d47      	cmp	r5, #71	@ 0x47
 802055c:	d114      	bne.n	8020588 <__cvt+0x7c>
 802055e:	07fb      	lsls	r3, r7, #31
 8020560:	d50a      	bpl.n	8020578 <__cvt+0x6c>
 8020562:	1902      	adds	r2, r0, r4
 8020564:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8020568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802056c:	bf08      	it	eq
 802056e:	9203      	streq	r2, [sp, #12]
 8020570:	2130      	movs	r1, #48	@ 0x30
 8020572:	9b03      	ldr	r3, [sp, #12]
 8020574:	4293      	cmp	r3, r2
 8020576:	d319      	bcc.n	80205ac <__cvt+0xa0>
 8020578:	9b03      	ldr	r3, [sp, #12]
 802057a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 802057c:	1a1b      	subs	r3, r3, r0
 802057e:	6013      	str	r3, [r2, #0]
 8020580:	b005      	add	sp, #20
 8020582:	ecbd 8b02 	vpop	{d8}
 8020586:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020588:	2d46      	cmp	r5, #70	@ 0x46
 802058a:	eb00 0204 	add.w	r2, r0, r4
 802058e:	d1e9      	bne.n	8020564 <__cvt+0x58>
 8020590:	7803      	ldrb	r3, [r0, #0]
 8020592:	2b30      	cmp	r3, #48	@ 0x30
 8020594:	d107      	bne.n	80205a6 <__cvt+0x9a>
 8020596:	eeb5 8b40 	vcmp.f64	d8, #0.0
 802059a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802059e:	bf1c      	itt	ne
 80205a0:	f1c4 0401 	rsbne	r4, r4, #1
 80205a4:	6034      	strne	r4, [r6, #0]
 80205a6:	6833      	ldr	r3, [r6, #0]
 80205a8:	441a      	add	r2, r3
 80205aa:	e7db      	b.n	8020564 <__cvt+0x58>
 80205ac:	1c5c      	adds	r4, r3, #1
 80205ae:	9403      	str	r4, [sp, #12]
 80205b0:	7019      	strb	r1, [r3, #0]
 80205b2:	e7de      	b.n	8020572 <__cvt+0x66>

080205b4 <__exponent>:
 80205b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80205b6:	2900      	cmp	r1, #0
 80205b8:	bfba      	itte	lt
 80205ba:	4249      	neglt	r1, r1
 80205bc:	232d      	movlt	r3, #45	@ 0x2d
 80205be:	232b      	movge	r3, #43	@ 0x2b
 80205c0:	2909      	cmp	r1, #9
 80205c2:	7002      	strb	r2, [r0, #0]
 80205c4:	7043      	strb	r3, [r0, #1]
 80205c6:	dd29      	ble.n	802061c <__exponent+0x68>
 80205c8:	f10d 0307 	add.w	r3, sp, #7
 80205cc:	461d      	mov	r5, r3
 80205ce:	270a      	movs	r7, #10
 80205d0:	461a      	mov	r2, r3
 80205d2:	fbb1 f6f7 	udiv	r6, r1, r7
 80205d6:	fb07 1416 	mls	r4, r7, r6, r1
 80205da:	3430      	adds	r4, #48	@ 0x30
 80205dc:	f802 4c01 	strb.w	r4, [r2, #-1]
 80205e0:	460c      	mov	r4, r1
 80205e2:	2c63      	cmp	r4, #99	@ 0x63
 80205e4:	f103 33ff 	add.w	r3, r3, #4294967295
 80205e8:	4631      	mov	r1, r6
 80205ea:	dcf1      	bgt.n	80205d0 <__exponent+0x1c>
 80205ec:	3130      	adds	r1, #48	@ 0x30
 80205ee:	1e94      	subs	r4, r2, #2
 80205f0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80205f4:	1c41      	adds	r1, r0, #1
 80205f6:	4623      	mov	r3, r4
 80205f8:	42ab      	cmp	r3, r5
 80205fa:	d30a      	bcc.n	8020612 <__exponent+0x5e>
 80205fc:	f10d 0309 	add.w	r3, sp, #9
 8020600:	1a9b      	subs	r3, r3, r2
 8020602:	42ac      	cmp	r4, r5
 8020604:	bf88      	it	hi
 8020606:	2300      	movhi	r3, #0
 8020608:	3302      	adds	r3, #2
 802060a:	4403      	add	r3, r0
 802060c:	1a18      	subs	r0, r3, r0
 802060e:	b003      	add	sp, #12
 8020610:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020612:	f813 6b01 	ldrb.w	r6, [r3], #1
 8020616:	f801 6f01 	strb.w	r6, [r1, #1]!
 802061a:	e7ed      	b.n	80205f8 <__exponent+0x44>
 802061c:	2330      	movs	r3, #48	@ 0x30
 802061e:	3130      	adds	r1, #48	@ 0x30
 8020620:	7083      	strb	r3, [r0, #2]
 8020622:	70c1      	strb	r1, [r0, #3]
 8020624:	1d03      	adds	r3, r0, #4
 8020626:	e7f1      	b.n	802060c <__exponent+0x58>

08020628 <_printf_float>:
 8020628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802062c:	b08d      	sub	sp, #52	@ 0x34
 802062e:	460c      	mov	r4, r1
 8020630:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8020634:	4616      	mov	r6, r2
 8020636:	461f      	mov	r7, r3
 8020638:	4605      	mov	r5, r0
 802063a:	f000 fe15 	bl	8021268 <_localeconv_r>
 802063e:	f8d0 b000 	ldr.w	fp, [r0]
 8020642:	4658      	mov	r0, fp
 8020644:	f7df feb4 	bl	80003b0 <strlen>
 8020648:	2300      	movs	r3, #0
 802064a:	930a      	str	r3, [sp, #40]	@ 0x28
 802064c:	f8d8 3000 	ldr.w	r3, [r8]
 8020650:	f894 9018 	ldrb.w	r9, [r4, #24]
 8020654:	6822      	ldr	r2, [r4, #0]
 8020656:	9005      	str	r0, [sp, #20]
 8020658:	3307      	adds	r3, #7
 802065a:	f023 0307 	bic.w	r3, r3, #7
 802065e:	f103 0108 	add.w	r1, r3, #8
 8020662:	f8c8 1000 	str.w	r1, [r8]
 8020666:	ed93 0b00 	vldr	d0, [r3]
 802066a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 80208c8 <_printf_float+0x2a0>
 802066e:	eeb0 7bc0 	vabs.f64	d7, d0
 8020672:	eeb4 7b46 	vcmp.f64	d7, d6
 8020676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802067a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 802067e:	dd24      	ble.n	80206ca <_printf_float+0xa2>
 8020680:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8020684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020688:	d502      	bpl.n	8020690 <_printf_float+0x68>
 802068a:	232d      	movs	r3, #45	@ 0x2d
 802068c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8020690:	498f      	ldr	r1, [pc, #572]	@ (80208d0 <_printf_float+0x2a8>)
 8020692:	4b90      	ldr	r3, [pc, #576]	@ (80208d4 <_printf_float+0x2ac>)
 8020694:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8020698:	bf8c      	ite	hi
 802069a:	4688      	movhi	r8, r1
 802069c:	4698      	movls	r8, r3
 802069e:	f022 0204 	bic.w	r2, r2, #4
 80206a2:	2303      	movs	r3, #3
 80206a4:	6123      	str	r3, [r4, #16]
 80206a6:	6022      	str	r2, [r4, #0]
 80206a8:	f04f 0a00 	mov.w	sl, #0
 80206ac:	9700      	str	r7, [sp, #0]
 80206ae:	4633      	mov	r3, r6
 80206b0:	aa0b      	add	r2, sp, #44	@ 0x2c
 80206b2:	4621      	mov	r1, r4
 80206b4:	4628      	mov	r0, r5
 80206b6:	f000 f9d1 	bl	8020a5c <_printf_common>
 80206ba:	3001      	adds	r0, #1
 80206bc:	f040 8089 	bne.w	80207d2 <_printf_float+0x1aa>
 80206c0:	f04f 30ff 	mov.w	r0, #4294967295
 80206c4:	b00d      	add	sp, #52	@ 0x34
 80206c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80206ca:	eeb4 0b40 	vcmp.f64	d0, d0
 80206ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80206d2:	d709      	bvc.n	80206e8 <_printf_float+0xc0>
 80206d4:	ee10 3a90 	vmov	r3, s1
 80206d8:	2b00      	cmp	r3, #0
 80206da:	bfbc      	itt	lt
 80206dc:	232d      	movlt	r3, #45	@ 0x2d
 80206de:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80206e2:	497d      	ldr	r1, [pc, #500]	@ (80208d8 <_printf_float+0x2b0>)
 80206e4:	4b7d      	ldr	r3, [pc, #500]	@ (80208dc <_printf_float+0x2b4>)
 80206e6:	e7d5      	b.n	8020694 <_printf_float+0x6c>
 80206e8:	6863      	ldr	r3, [r4, #4]
 80206ea:	1c59      	adds	r1, r3, #1
 80206ec:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 80206f0:	d139      	bne.n	8020766 <_printf_float+0x13e>
 80206f2:	2306      	movs	r3, #6
 80206f4:	6063      	str	r3, [r4, #4]
 80206f6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80206fa:	2300      	movs	r3, #0
 80206fc:	6022      	str	r2, [r4, #0]
 80206fe:	9303      	str	r3, [sp, #12]
 8020700:	ab0a      	add	r3, sp, #40	@ 0x28
 8020702:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8020706:	ab09      	add	r3, sp, #36	@ 0x24
 8020708:	9300      	str	r3, [sp, #0]
 802070a:	6861      	ldr	r1, [r4, #4]
 802070c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8020710:	4628      	mov	r0, r5
 8020712:	f7ff fefb 	bl	802050c <__cvt>
 8020716:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 802071a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 802071c:	4680      	mov	r8, r0
 802071e:	d129      	bne.n	8020774 <_printf_float+0x14c>
 8020720:	1cc8      	adds	r0, r1, #3
 8020722:	db02      	blt.n	802072a <_printf_float+0x102>
 8020724:	6863      	ldr	r3, [r4, #4]
 8020726:	4299      	cmp	r1, r3
 8020728:	dd41      	ble.n	80207ae <_printf_float+0x186>
 802072a:	f1a9 0902 	sub.w	r9, r9, #2
 802072e:	fa5f f989 	uxtb.w	r9, r9
 8020732:	3901      	subs	r1, #1
 8020734:	464a      	mov	r2, r9
 8020736:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 802073a:	9109      	str	r1, [sp, #36]	@ 0x24
 802073c:	f7ff ff3a 	bl	80205b4 <__exponent>
 8020740:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8020742:	1813      	adds	r3, r2, r0
 8020744:	2a01      	cmp	r2, #1
 8020746:	4682      	mov	sl, r0
 8020748:	6123      	str	r3, [r4, #16]
 802074a:	dc02      	bgt.n	8020752 <_printf_float+0x12a>
 802074c:	6822      	ldr	r2, [r4, #0]
 802074e:	07d2      	lsls	r2, r2, #31
 8020750:	d501      	bpl.n	8020756 <_printf_float+0x12e>
 8020752:	3301      	adds	r3, #1
 8020754:	6123      	str	r3, [r4, #16]
 8020756:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 802075a:	2b00      	cmp	r3, #0
 802075c:	d0a6      	beq.n	80206ac <_printf_float+0x84>
 802075e:	232d      	movs	r3, #45	@ 0x2d
 8020760:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8020764:	e7a2      	b.n	80206ac <_printf_float+0x84>
 8020766:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 802076a:	d1c4      	bne.n	80206f6 <_printf_float+0xce>
 802076c:	2b00      	cmp	r3, #0
 802076e:	d1c2      	bne.n	80206f6 <_printf_float+0xce>
 8020770:	2301      	movs	r3, #1
 8020772:	e7bf      	b.n	80206f4 <_printf_float+0xcc>
 8020774:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8020778:	d9db      	bls.n	8020732 <_printf_float+0x10a>
 802077a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 802077e:	d118      	bne.n	80207b2 <_printf_float+0x18a>
 8020780:	2900      	cmp	r1, #0
 8020782:	6863      	ldr	r3, [r4, #4]
 8020784:	dd0b      	ble.n	802079e <_printf_float+0x176>
 8020786:	6121      	str	r1, [r4, #16]
 8020788:	b913      	cbnz	r3, 8020790 <_printf_float+0x168>
 802078a:	6822      	ldr	r2, [r4, #0]
 802078c:	07d0      	lsls	r0, r2, #31
 802078e:	d502      	bpl.n	8020796 <_printf_float+0x16e>
 8020790:	3301      	adds	r3, #1
 8020792:	440b      	add	r3, r1
 8020794:	6123      	str	r3, [r4, #16]
 8020796:	65a1      	str	r1, [r4, #88]	@ 0x58
 8020798:	f04f 0a00 	mov.w	sl, #0
 802079c:	e7db      	b.n	8020756 <_printf_float+0x12e>
 802079e:	b913      	cbnz	r3, 80207a6 <_printf_float+0x17e>
 80207a0:	6822      	ldr	r2, [r4, #0]
 80207a2:	07d2      	lsls	r2, r2, #31
 80207a4:	d501      	bpl.n	80207aa <_printf_float+0x182>
 80207a6:	3302      	adds	r3, #2
 80207a8:	e7f4      	b.n	8020794 <_printf_float+0x16c>
 80207aa:	2301      	movs	r3, #1
 80207ac:	e7f2      	b.n	8020794 <_printf_float+0x16c>
 80207ae:	f04f 0967 	mov.w	r9, #103	@ 0x67
 80207b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80207b4:	4299      	cmp	r1, r3
 80207b6:	db05      	blt.n	80207c4 <_printf_float+0x19c>
 80207b8:	6823      	ldr	r3, [r4, #0]
 80207ba:	6121      	str	r1, [r4, #16]
 80207bc:	07d8      	lsls	r0, r3, #31
 80207be:	d5ea      	bpl.n	8020796 <_printf_float+0x16e>
 80207c0:	1c4b      	adds	r3, r1, #1
 80207c2:	e7e7      	b.n	8020794 <_printf_float+0x16c>
 80207c4:	2900      	cmp	r1, #0
 80207c6:	bfd4      	ite	le
 80207c8:	f1c1 0202 	rsble	r2, r1, #2
 80207cc:	2201      	movgt	r2, #1
 80207ce:	4413      	add	r3, r2
 80207d0:	e7e0      	b.n	8020794 <_printf_float+0x16c>
 80207d2:	6823      	ldr	r3, [r4, #0]
 80207d4:	055a      	lsls	r2, r3, #21
 80207d6:	d407      	bmi.n	80207e8 <_printf_float+0x1c0>
 80207d8:	6923      	ldr	r3, [r4, #16]
 80207da:	4642      	mov	r2, r8
 80207dc:	4631      	mov	r1, r6
 80207de:	4628      	mov	r0, r5
 80207e0:	47b8      	blx	r7
 80207e2:	3001      	adds	r0, #1
 80207e4:	d12a      	bne.n	802083c <_printf_float+0x214>
 80207e6:	e76b      	b.n	80206c0 <_printf_float+0x98>
 80207e8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80207ec:	f240 80e0 	bls.w	80209b0 <_printf_float+0x388>
 80207f0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80207f4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80207f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80207fc:	d133      	bne.n	8020866 <_printf_float+0x23e>
 80207fe:	4a38      	ldr	r2, [pc, #224]	@ (80208e0 <_printf_float+0x2b8>)
 8020800:	2301      	movs	r3, #1
 8020802:	4631      	mov	r1, r6
 8020804:	4628      	mov	r0, r5
 8020806:	47b8      	blx	r7
 8020808:	3001      	adds	r0, #1
 802080a:	f43f af59 	beq.w	80206c0 <_printf_float+0x98>
 802080e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8020812:	4543      	cmp	r3, r8
 8020814:	db02      	blt.n	802081c <_printf_float+0x1f4>
 8020816:	6823      	ldr	r3, [r4, #0]
 8020818:	07d8      	lsls	r0, r3, #31
 802081a:	d50f      	bpl.n	802083c <_printf_float+0x214>
 802081c:	9b05      	ldr	r3, [sp, #20]
 802081e:	465a      	mov	r2, fp
 8020820:	4631      	mov	r1, r6
 8020822:	4628      	mov	r0, r5
 8020824:	47b8      	blx	r7
 8020826:	3001      	adds	r0, #1
 8020828:	f43f af4a 	beq.w	80206c0 <_printf_float+0x98>
 802082c:	f04f 0900 	mov.w	r9, #0
 8020830:	f108 38ff 	add.w	r8, r8, #4294967295
 8020834:	f104 0a1a 	add.w	sl, r4, #26
 8020838:	45c8      	cmp	r8, r9
 802083a:	dc09      	bgt.n	8020850 <_printf_float+0x228>
 802083c:	6823      	ldr	r3, [r4, #0]
 802083e:	079b      	lsls	r3, r3, #30
 8020840:	f100 8107 	bmi.w	8020a52 <_printf_float+0x42a>
 8020844:	68e0      	ldr	r0, [r4, #12]
 8020846:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8020848:	4298      	cmp	r0, r3
 802084a:	bfb8      	it	lt
 802084c:	4618      	movlt	r0, r3
 802084e:	e739      	b.n	80206c4 <_printf_float+0x9c>
 8020850:	2301      	movs	r3, #1
 8020852:	4652      	mov	r2, sl
 8020854:	4631      	mov	r1, r6
 8020856:	4628      	mov	r0, r5
 8020858:	47b8      	blx	r7
 802085a:	3001      	adds	r0, #1
 802085c:	f43f af30 	beq.w	80206c0 <_printf_float+0x98>
 8020860:	f109 0901 	add.w	r9, r9, #1
 8020864:	e7e8      	b.n	8020838 <_printf_float+0x210>
 8020866:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020868:	2b00      	cmp	r3, #0
 802086a:	dc3b      	bgt.n	80208e4 <_printf_float+0x2bc>
 802086c:	4a1c      	ldr	r2, [pc, #112]	@ (80208e0 <_printf_float+0x2b8>)
 802086e:	2301      	movs	r3, #1
 8020870:	4631      	mov	r1, r6
 8020872:	4628      	mov	r0, r5
 8020874:	47b8      	blx	r7
 8020876:	3001      	adds	r0, #1
 8020878:	f43f af22 	beq.w	80206c0 <_printf_float+0x98>
 802087c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8020880:	ea59 0303 	orrs.w	r3, r9, r3
 8020884:	d102      	bne.n	802088c <_printf_float+0x264>
 8020886:	6823      	ldr	r3, [r4, #0]
 8020888:	07d9      	lsls	r1, r3, #31
 802088a:	d5d7      	bpl.n	802083c <_printf_float+0x214>
 802088c:	9b05      	ldr	r3, [sp, #20]
 802088e:	465a      	mov	r2, fp
 8020890:	4631      	mov	r1, r6
 8020892:	4628      	mov	r0, r5
 8020894:	47b8      	blx	r7
 8020896:	3001      	adds	r0, #1
 8020898:	f43f af12 	beq.w	80206c0 <_printf_float+0x98>
 802089c:	f04f 0a00 	mov.w	sl, #0
 80208a0:	f104 0b1a 	add.w	fp, r4, #26
 80208a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80208a6:	425b      	negs	r3, r3
 80208a8:	4553      	cmp	r3, sl
 80208aa:	dc01      	bgt.n	80208b0 <_printf_float+0x288>
 80208ac:	464b      	mov	r3, r9
 80208ae:	e794      	b.n	80207da <_printf_float+0x1b2>
 80208b0:	2301      	movs	r3, #1
 80208b2:	465a      	mov	r2, fp
 80208b4:	4631      	mov	r1, r6
 80208b6:	4628      	mov	r0, r5
 80208b8:	47b8      	blx	r7
 80208ba:	3001      	adds	r0, #1
 80208bc:	f43f af00 	beq.w	80206c0 <_printf_float+0x98>
 80208c0:	f10a 0a01 	add.w	sl, sl, #1
 80208c4:	e7ee      	b.n	80208a4 <_printf_float+0x27c>
 80208c6:	bf00      	nop
 80208c8:	ffffffff 	.word	0xffffffff
 80208cc:	7fefffff 	.word	0x7fefffff
 80208d0:	08025e2d 	.word	0x08025e2d
 80208d4:	08025e29 	.word	0x08025e29
 80208d8:	08025e35 	.word	0x08025e35
 80208dc:	08025e31 	.word	0x08025e31
 80208e0:	08025e39 	.word	0x08025e39
 80208e4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80208e6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80208ea:	4553      	cmp	r3, sl
 80208ec:	bfa8      	it	ge
 80208ee:	4653      	movge	r3, sl
 80208f0:	2b00      	cmp	r3, #0
 80208f2:	4699      	mov	r9, r3
 80208f4:	dc37      	bgt.n	8020966 <_printf_float+0x33e>
 80208f6:	2300      	movs	r3, #0
 80208f8:	9307      	str	r3, [sp, #28]
 80208fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80208fe:	f104 021a 	add.w	r2, r4, #26
 8020902:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8020904:	9907      	ldr	r1, [sp, #28]
 8020906:	9306      	str	r3, [sp, #24]
 8020908:	eba3 0309 	sub.w	r3, r3, r9
 802090c:	428b      	cmp	r3, r1
 802090e:	dc31      	bgt.n	8020974 <_printf_float+0x34c>
 8020910:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020912:	459a      	cmp	sl, r3
 8020914:	dc3b      	bgt.n	802098e <_printf_float+0x366>
 8020916:	6823      	ldr	r3, [r4, #0]
 8020918:	07da      	lsls	r2, r3, #31
 802091a:	d438      	bmi.n	802098e <_printf_float+0x366>
 802091c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802091e:	ebaa 0903 	sub.w	r9, sl, r3
 8020922:	9b06      	ldr	r3, [sp, #24]
 8020924:	ebaa 0303 	sub.w	r3, sl, r3
 8020928:	4599      	cmp	r9, r3
 802092a:	bfa8      	it	ge
 802092c:	4699      	movge	r9, r3
 802092e:	f1b9 0f00 	cmp.w	r9, #0
 8020932:	dc34      	bgt.n	802099e <_printf_float+0x376>
 8020934:	f04f 0800 	mov.w	r8, #0
 8020938:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 802093c:	f104 0b1a 	add.w	fp, r4, #26
 8020940:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020942:	ebaa 0303 	sub.w	r3, sl, r3
 8020946:	eba3 0309 	sub.w	r3, r3, r9
 802094a:	4543      	cmp	r3, r8
 802094c:	f77f af76 	ble.w	802083c <_printf_float+0x214>
 8020950:	2301      	movs	r3, #1
 8020952:	465a      	mov	r2, fp
 8020954:	4631      	mov	r1, r6
 8020956:	4628      	mov	r0, r5
 8020958:	47b8      	blx	r7
 802095a:	3001      	adds	r0, #1
 802095c:	f43f aeb0 	beq.w	80206c0 <_printf_float+0x98>
 8020960:	f108 0801 	add.w	r8, r8, #1
 8020964:	e7ec      	b.n	8020940 <_printf_float+0x318>
 8020966:	4642      	mov	r2, r8
 8020968:	4631      	mov	r1, r6
 802096a:	4628      	mov	r0, r5
 802096c:	47b8      	blx	r7
 802096e:	3001      	adds	r0, #1
 8020970:	d1c1      	bne.n	80208f6 <_printf_float+0x2ce>
 8020972:	e6a5      	b.n	80206c0 <_printf_float+0x98>
 8020974:	2301      	movs	r3, #1
 8020976:	4631      	mov	r1, r6
 8020978:	4628      	mov	r0, r5
 802097a:	9206      	str	r2, [sp, #24]
 802097c:	47b8      	blx	r7
 802097e:	3001      	adds	r0, #1
 8020980:	f43f ae9e 	beq.w	80206c0 <_printf_float+0x98>
 8020984:	9b07      	ldr	r3, [sp, #28]
 8020986:	9a06      	ldr	r2, [sp, #24]
 8020988:	3301      	adds	r3, #1
 802098a:	9307      	str	r3, [sp, #28]
 802098c:	e7b9      	b.n	8020902 <_printf_float+0x2da>
 802098e:	9b05      	ldr	r3, [sp, #20]
 8020990:	465a      	mov	r2, fp
 8020992:	4631      	mov	r1, r6
 8020994:	4628      	mov	r0, r5
 8020996:	47b8      	blx	r7
 8020998:	3001      	adds	r0, #1
 802099a:	d1bf      	bne.n	802091c <_printf_float+0x2f4>
 802099c:	e690      	b.n	80206c0 <_printf_float+0x98>
 802099e:	9a06      	ldr	r2, [sp, #24]
 80209a0:	464b      	mov	r3, r9
 80209a2:	4442      	add	r2, r8
 80209a4:	4631      	mov	r1, r6
 80209a6:	4628      	mov	r0, r5
 80209a8:	47b8      	blx	r7
 80209aa:	3001      	adds	r0, #1
 80209ac:	d1c2      	bne.n	8020934 <_printf_float+0x30c>
 80209ae:	e687      	b.n	80206c0 <_printf_float+0x98>
 80209b0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 80209b4:	f1b9 0f01 	cmp.w	r9, #1
 80209b8:	dc01      	bgt.n	80209be <_printf_float+0x396>
 80209ba:	07db      	lsls	r3, r3, #31
 80209bc:	d536      	bpl.n	8020a2c <_printf_float+0x404>
 80209be:	2301      	movs	r3, #1
 80209c0:	4642      	mov	r2, r8
 80209c2:	4631      	mov	r1, r6
 80209c4:	4628      	mov	r0, r5
 80209c6:	47b8      	blx	r7
 80209c8:	3001      	adds	r0, #1
 80209ca:	f43f ae79 	beq.w	80206c0 <_printf_float+0x98>
 80209ce:	9b05      	ldr	r3, [sp, #20]
 80209d0:	465a      	mov	r2, fp
 80209d2:	4631      	mov	r1, r6
 80209d4:	4628      	mov	r0, r5
 80209d6:	47b8      	blx	r7
 80209d8:	3001      	adds	r0, #1
 80209da:	f43f ae71 	beq.w	80206c0 <_printf_float+0x98>
 80209de:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80209e2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80209e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80209ea:	f109 39ff 	add.w	r9, r9, #4294967295
 80209ee:	d018      	beq.n	8020a22 <_printf_float+0x3fa>
 80209f0:	464b      	mov	r3, r9
 80209f2:	f108 0201 	add.w	r2, r8, #1
 80209f6:	4631      	mov	r1, r6
 80209f8:	4628      	mov	r0, r5
 80209fa:	47b8      	blx	r7
 80209fc:	3001      	adds	r0, #1
 80209fe:	d10c      	bne.n	8020a1a <_printf_float+0x3f2>
 8020a00:	e65e      	b.n	80206c0 <_printf_float+0x98>
 8020a02:	2301      	movs	r3, #1
 8020a04:	465a      	mov	r2, fp
 8020a06:	4631      	mov	r1, r6
 8020a08:	4628      	mov	r0, r5
 8020a0a:	47b8      	blx	r7
 8020a0c:	3001      	adds	r0, #1
 8020a0e:	f43f ae57 	beq.w	80206c0 <_printf_float+0x98>
 8020a12:	f108 0801 	add.w	r8, r8, #1
 8020a16:	45c8      	cmp	r8, r9
 8020a18:	dbf3      	blt.n	8020a02 <_printf_float+0x3da>
 8020a1a:	4653      	mov	r3, sl
 8020a1c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8020a20:	e6dc      	b.n	80207dc <_printf_float+0x1b4>
 8020a22:	f04f 0800 	mov.w	r8, #0
 8020a26:	f104 0b1a 	add.w	fp, r4, #26
 8020a2a:	e7f4      	b.n	8020a16 <_printf_float+0x3ee>
 8020a2c:	2301      	movs	r3, #1
 8020a2e:	4642      	mov	r2, r8
 8020a30:	e7e1      	b.n	80209f6 <_printf_float+0x3ce>
 8020a32:	2301      	movs	r3, #1
 8020a34:	464a      	mov	r2, r9
 8020a36:	4631      	mov	r1, r6
 8020a38:	4628      	mov	r0, r5
 8020a3a:	47b8      	blx	r7
 8020a3c:	3001      	adds	r0, #1
 8020a3e:	f43f ae3f 	beq.w	80206c0 <_printf_float+0x98>
 8020a42:	f108 0801 	add.w	r8, r8, #1
 8020a46:	68e3      	ldr	r3, [r4, #12]
 8020a48:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8020a4a:	1a5b      	subs	r3, r3, r1
 8020a4c:	4543      	cmp	r3, r8
 8020a4e:	dcf0      	bgt.n	8020a32 <_printf_float+0x40a>
 8020a50:	e6f8      	b.n	8020844 <_printf_float+0x21c>
 8020a52:	f04f 0800 	mov.w	r8, #0
 8020a56:	f104 0919 	add.w	r9, r4, #25
 8020a5a:	e7f4      	b.n	8020a46 <_printf_float+0x41e>

08020a5c <_printf_common>:
 8020a5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020a60:	4616      	mov	r6, r2
 8020a62:	4698      	mov	r8, r3
 8020a64:	688a      	ldr	r2, [r1, #8]
 8020a66:	690b      	ldr	r3, [r1, #16]
 8020a68:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8020a6c:	4293      	cmp	r3, r2
 8020a6e:	bfb8      	it	lt
 8020a70:	4613      	movlt	r3, r2
 8020a72:	6033      	str	r3, [r6, #0]
 8020a74:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8020a78:	4607      	mov	r7, r0
 8020a7a:	460c      	mov	r4, r1
 8020a7c:	b10a      	cbz	r2, 8020a82 <_printf_common+0x26>
 8020a7e:	3301      	adds	r3, #1
 8020a80:	6033      	str	r3, [r6, #0]
 8020a82:	6823      	ldr	r3, [r4, #0]
 8020a84:	0699      	lsls	r1, r3, #26
 8020a86:	bf42      	ittt	mi
 8020a88:	6833      	ldrmi	r3, [r6, #0]
 8020a8a:	3302      	addmi	r3, #2
 8020a8c:	6033      	strmi	r3, [r6, #0]
 8020a8e:	6825      	ldr	r5, [r4, #0]
 8020a90:	f015 0506 	ands.w	r5, r5, #6
 8020a94:	d106      	bne.n	8020aa4 <_printf_common+0x48>
 8020a96:	f104 0a19 	add.w	sl, r4, #25
 8020a9a:	68e3      	ldr	r3, [r4, #12]
 8020a9c:	6832      	ldr	r2, [r6, #0]
 8020a9e:	1a9b      	subs	r3, r3, r2
 8020aa0:	42ab      	cmp	r3, r5
 8020aa2:	dc26      	bgt.n	8020af2 <_printf_common+0x96>
 8020aa4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8020aa8:	6822      	ldr	r2, [r4, #0]
 8020aaa:	3b00      	subs	r3, #0
 8020aac:	bf18      	it	ne
 8020aae:	2301      	movne	r3, #1
 8020ab0:	0692      	lsls	r2, r2, #26
 8020ab2:	d42b      	bmi.n	8020b0c <_printf_common+0xb0>
 8020ab4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8020ab8:	4641      	mov	r1, r8
 8020aba:	4638      	mov	r0, r7
 8020abc:	47c8      	blx	r9
 8020abe:	3001      	adds	r0, #1
 8020ac0:	d01e      	beq.n	8020b00 <_printf_common+0xa4>
 8020ac2:	6823      	ldr	r3, [r4, #0]
 8020ac4:	6922      	ldr	r2, [r4, #16]
 8020ac6:	f003 0306 	and.w	r3, r3, #6
 8020aca:	2b04      	cmp	r3, #4
 8020acc:	bf02      	ittt	eq
 8020ace:	68e5      	ldreq	r5, [r4, #12]
 8020ad0:	6833      	ldreq	r3, [r6, #0]
 8020ad2:	1aed      	subeq	r5, r5, r3
 8020ad4:	68a3      	ldr	r3, [r4, #8]
 8020ad6:	bf0c      	ite	eq
 8020ad8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8020adc:	2500      	movne	r5, #0
 8020ade:	4293      	cmp	r3, r2
 8020ae0:	bfc4      	itt	gt
 8020ae2:	1a9b      	subgt	r3, r3, r2
 8020ae4:	18ed      	addgt	r5, r5, r3
 8020ae6:	2600      	movs	r6, #0
 8020ae8:	341a      	adds	r4, #26
 8020aea:	42b5      	cmp	r5, r6
 8020aec:	d11a      	bne.n	8020b24 <_printf_common+0xc8>
 8020aee:	2000      	movs	r0, #0
 8020af0:	e008      	b.n	8020b04 <_printf_common+0xa8>
 8020af2:	2301      	movs	r3, #1
 8020af4:	4652      	mov	r2, sl
 8020af6:	4641      	mov	r1, r8
 8020af8:	4638      	mov	r0, r7
 8020afa:	47c8      	blx	r9
 8020afc:	3001      	adds	r0, #1
 8020afe:	d103      	bne.n	8020b08 <_printf_common+0xac>
 8020b00:	f04f 30ff 	mov.w	r0, #4294967295
 8020b04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020b08:	3501      	adds	r5, #1
 8020b0a:	e7c6      	b.n	8020a9a <_printf_common+0x3e>
 8020b0c:	18e1      	adds	r1, r4, r3
 8020b0e:	1c5a      	adds	r2, r3, #1
 8020b10:	2030      	movs	r0, #48	@ 0x30
 8020b12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8020b16:	4422      	add	r2, r4
 8020b18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8020b1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8020b20:	3302      	adds	r3, #2
 8020b22:	e7c7      	b.n	8020ab4 <_printf_common+0x58>
 8020b24:	2301      	movs	r3, #1
 8020b26:	4622      	mov	r2, r4
 8020b28:	4641      	mov	r1, r8
 8020b2a:	4638      	mov	r0, r7
 8020b2c:	47c8      	blx	r9
 8020b2e:	3001      	adds	r0, #1
 8020b30:	d0e6      	beq.n	8020b00 <_printf_common+0xa4>
 8020b32:	3601      	adds	r6, #1
 8020b34:	e7d9      	b.n	8020aea <_printf_common+0x8e>
	...

08020b38 <_printf_i>:
 8020b38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8020b3c:	7e0f      	ldrb	r7, [r1, #24]
 8020b3e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8020b40:	2f78      	cmp	r7, #120	@ 0x78
 8020b42:	4691      	mov	r9, r2
 8020b44:	4680      	mov	r8, r0
 8020b46:	460c      	mov	r4, r1
 8020b48:	469a      	mov	sl, r3
 8020b4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8020b4e:	d807      	bhi.n	8020b60 <_printf_i+0x28>
 8020b50:	2f62      	cmp	r7, #98	@ 0x62
 8020b52:	d80a      	bhi.n	8020b6a <_printf_i+0x32>
 8020b54:	2f00      	cmp	r7, #0
 8020b56:	f000 80d1 	beq.w	8020cfc <_printf_i+0x1c4>
 8020b5a:	2f58      	cmp	r7, #88	@ 0x58
 8020b5c:	f000 80b8 	beq.w	8020cd0 <_printf_i+0x198>
 8020b60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8020b64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8020b68:	e03a      	b.n	8020be0 <_printf_i+0xa8>
 8020b6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8020b6e:	2b15      	cmp	r3, #21
 8020b70:	d8f6      	bhi.n	8020b60 <_printf_i+0x28>
 8020b72:	a101      	add	r1, pc, #4	@ (adr r1, 8020b78 <_printf_i+0x40>)
 8020b74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8020b78:	08020bd1 	.word	0x08020bd1
 8020b7c:	08020be5 	.word	0x08020be5
 8020b80:	08020b61 	.word	0x08020b61
 8020b84:	08020b61 	.word	0x08020b61
 8020b88:	08020b61 	.word	0x08020b61
 8020b8c:	08020b61 	.word	0x08020b61
 8020b90:	08020be5 	.word	0x08020be5
 8020b94:	08020b61 	.word	0x08020b61
 8020b98:	08020b61 	.word	0x08020b61
 8020b9c:	08020b61 	.word	0x08020b61
 8020ba0:	08020b61 	.word	0x08020b61
 8020ba4:	08020ce3 	.word	0x08020ce3
 8020ba8:	08020c0f 	.word	0x08020c0f
 8020bac:	08020c9d 	.word	0x08020c9d
 8020bb0:	08020b61 	.word	0x08020b61
 8020bb4:	08020b61 	.word	0x08020b61
 8020bb8:	08020d05 	.word	0x08020d05
 8020bbc:	08020b61 	.word	0x08020b61
 8020bc0:	08020c0f 	.word	0x08020c0f
 8020bc4:	08020b61 	.word	0x08020b61
 8020bc8:	08020b61 	.word	0x08020b61
 8020bcc:	08020ca5 	.word	0x08020ca5
 8020bd0:	6833      	ldr	r3, [r6, #0]
 8020bd2:	1d1a      	adds	r2, r3, #4
 8020bd4:	681b      	ldr	r3, [r3, #0]
 8020bd6:	6032      	str	r2, [r6, #0]
 8020bd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8020bdc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8020be0:	2301      	movs	r3, #1
 8020be2:	e09c      	b.n	8020d1e <_printf_i+0x1e6>
 8020be4:	6833      	ldr	r3, [r6, #0]
 8020be6:	6820      	ldr	r0, [r4, #0]
 8020be8:	1d19      	adds	r1, r3, #4
 8020bea:	6031      	str	r1, [r6, #0]
 8020bec:	0606      	lsls	r6, r0, #24
 8020bee:	d501      	bpl.n	8020bf4 <_printf_i+0xbc>
 8020bf0:	681d      	ldr	r5, [r3, #0]
 8020bf2:	e003      	b.n	8020bfc <_printf_i+0xc4>
 8020bf4:	0645      	lsls	r5, r0, #25
 8020bf6:	d5fb      	bpl.n	8020bf0 <_printf_i+0xb8>
 8020bf8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8020bfc:	2d00      	cmp	r5, #0
 8020bfe:	da03      	bge.n	8020c08 <_printf_i+0xd0>
 8020c00:	232d      	movs	r3, #45	@ 0x2d
 8020c02:	426d      	negs	r5, r5
 8020c04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8020c08:	4858      	ldr	r0, [pc, #352]	@ (8020d6c <_printf_i+0x234>)
 8020c0a:	230a      	movs	r3, #10
 8020c0c:	e011      	b.n	8020c32 <_printf_i+0xfa>
 8020c0e:	6821      	ldr	r1, [r4, #0]
 8020c10:	6833      	ldr	r3, [r6, #0]
 8020c12:	0608      	lsls	r0, r1, #24
 8020c14:	f853 5b04 	ldr.w	r5, [r3], #4
 8020c18:	d402      	bmi.n	8020c20 <_printf_i+0xe8>
 8020c1a:	0649      	lsls	r1, r1, #25
 8020c1c:	bf48      	it	mi
 8020c1e:	b2ad      	uxthmi	r5, r5
 8020c20:	2f6f      	cmp	r7, #111	@ 0x6f
 8020c22:	4852      	ldr	r0, [pc, #328]	@ (8020d6c <_printf_i+0x234>)
 8020c24:	6033      	str	r3, [r6, #0]
 8020c26:	bf14      	ite	ne
 8020c28:	230a      	movne	r3, #10
 8020c2a:	2308      	moveq	r3, #8
 8020c2c:	2100      	movs	r1, #0
 8020c2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8020c32:	6866      	ldr	r6, [r4, #4]
 8020c34:	60a6      	str	r6, [r4, #8]
 8020c36:	2e00      	cmp	r6, #0
 8020c38:	db05      	blt.n	8020c46 <_printf_i+0x10e>
 8020c3a:	6821      	ldr	r1, [r4, #0]
 8020c3c:	432e      	orrs	r6, r5
 8020c3e:	f021 0104 	bic.w	r1, r1, #4
 8020c42:	6021      	str	r1, [r4, #0]
 8020c44:	d04b      	beq.n	8020cde <_printf_i+0x1a6>
 8020c46:	4616      	mov	r6, r2
 8020c48:	fbb5 f1f3 	udiv	r1, r5, r3
 8020c4c:	fb03 5711 	mls	r7, r3, r1, r5
 8020c50:	5dc7      	ldrb	r7, [r0, r7]
 8020c52:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8020c56:	462f      	mov	r7, r5
 8020c58:	42bb      	cmp	r3, r7
 8020c5a:	460d      	mov	r5, r1
 8020c5c:	d9f4      	bls.n	8020c48 <_printf_i+0x110>
 8020c5e:	2b08      	cmp	r3, #8
 8020c60:	d10b      	bne.n	8020c7a <_printf_i+0x142>
 8020c62:	6823      	ldr	r3, [r4, #0]
 8020c64:	07df      	lsls	r7, r3, #31
 8020c66:	d508      	bpl.n	8020c7a <_printf_i+0x142>
 8020c68:	6923      	ldr	r3, [r4, #16]
 8020c6a:	6861      	ldr	r1, [r4, #4]
 8020c6c:	4299      	cmp	r1, r3
 8020c6e:	bfde      	ittt	le
 8020c70:	2330      	movle	r3, #48	@ 0x30
 8020c72:	f806 3c01 	strble.w	r3, [r6, #-1]
 8020c76:	f106 36ff 	addle.w	r6, r6, #4294967295
 8020c7a:	1b92      	subs	r2, r2, r6
 8020c7c:	6122      	str	r2, [r4, #16]
 8020c7e:	f8cd a000 	str.w	sl, [sp]
 8020c82:	464b      	mov	r3, r9
 8020c84:	aa03      	add	r2, sp, #12
 8020c86:	4621      	mov	r1, r4
 8020c88:	4640      	mov	r0, r8
 8020c8a:	f7ff fee7 	bl	8020a5c <_printf_common>
 8020c8e:	3001      	adds	r0, #1
 8020c90:	d14a      	bne.n	8020d28 <_printf_i+0x1f0>
 8020c92:	f04f 30ff 	mov.w	r0, #4294967295
 8020c96:	b004      	add	sp, #16
 8020c98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020c9c:	6823      	ldr	r3, [r4, #0]
 8020c9e:	f043 0320 	orr.w	r3, r3, #32
 8020ca2:	6023      	str	r3, [r4, #0]
 8020ca4:	4832      	ldr	r0, [pc, #200]	@ (8020d70 <_printf_i+0x238>)
 8020ca6:	2778      	movs	r7, #120	@ 0x78
 8020ca8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8020cac:	6823      	ldr	r3, [r4, #0]
 8020cae:	6831      	ldr	r1, [r6, #0]
 8020cb0:	061f      	lsls	r7, r3, #24
 8020cb2:	f851 5b04 	ldr.w	r5, [r1], #4
 8020cb6:	d402      	bmi.n	8020cbe <_printf_i+0x186>
 8020cb8:	065f      	lsls	r7, r3, #25
 8020cba:	bf48      	it	mi
 8020cbc:	b2ad      	uxthmi	r5, r5
 8020cbe:	6031      	str	r1, [r6, #0]
 8020cc0:	07d9      	lsls	r1, r3, #31
 8020cc2:	bf44      	itt	mi
 8020cc4:	f043 0320 	orrmi.w	r3, r3, #32
 8020cc8:	6023      	strmi	r3, [r4, #0]
 8020cca:	b11d      	cbz	r5, 8020cd4 <_printf_i+0x19c>
 8020ccc:	2310      	movs	r3, #16
 8020cce:	e7ad      	b.n	8020c2c <_printf_i+0xf4>
 8020cd0:	4826      	ldr	r0, [pc, #152]	@ (8020d6c <_printf_i+0x234>)
 8020cd2:	e7e9      	b.n	8020ca8 <_printf_i+0x170>
 8020cd4:	6823      	ldr	r3, [r4, #0]
 8020cd6:	f023 0320 	bic.w	r3, r3, #32
 8020cda:	6023      	str	r3, [r4, #0]
 8020cdc:	e7f6      	b.n	8020ccc <_printf_i+0x194>
 8020cde:	4616      	mov	r6, r2
 8020ce0:	e7bd      	b.n	8020c5e <_printf_i+0x126>
 8020ce2:	6833      	ldr	r3, [r6, #0]
 8020ce4:	6825      	ldr	r5, [r4, #0]
 8020ce6:	6961      	ldr	r1, [r4, #20]
 8020ce8:	1d18      	adds	r0, r3, #4
 8020cea:	6030      	str	r0, [r6, #0]
 8020cec:	062e      	lsls	r6, r5, #24
 8020cee:	681b      	ldr	r3, [r3, #0]
 8020cf0:	d501      	bpl.n	8020cf6 <_printf_i+0x1be>
 8020cf2:	6019      	str	r1, [r3, #0]
 8020cf4:	e002      	b.n	8020cfc <_printf_i+0x1c4>
 8020cf6:	0668      	lsls	r0, r5, #25
 8020cf8:	d5fb      	bpl.n	8020cf2 <_printf_i+0x1ba>
 8020cfa:	8019      	strh	r1, [r3, #0]
 8020cfc:	2300      	movs	r3, #0
 8020cfe:	6123      	str	r3, [r4, #16]
 8020d00:	4616      	mov	r6, r2
 8020d02:	e7bc      	b.n	8020c7e <_printf_i+0x146>
 8020d04:	6833      	ldr	r3, [r6, #0]
 8020d06:	1d1a      	adds	r2, r3, #4
 8020d08:	6032      	str	r2, [r6, #0]
 8020d0a:	681e      	ldr	r6, [r3, #0]
 8020d0c:	6862      	ldr	r2, [r4, #4]
 8020d0e:	2100      	movs	r1, #0
 8020d10:	4630      	mov	r0, r6
 8020d12:	f7df fafd 	bl	8000310 <memchr>
 8020d16:	b108      	cbz	r0, 8020d1c <_printf_i+0x1e4>
 8020d18:	1b80      	subs	r0, r0, r6
 8020d1a:	6060      	str	r0, [r4, #4]
 8020d1c:	6863      	ldr	r3, [r4, #4]
 8020d1e:	6123      	str	r3, [r4, #16]
 8020d20:	2300      	movs	r3, #0
 8020d22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8020d26:	e7aa      	b.n	8020c7e <_printf_i+0x146>
 8020d28:	6923      	ldr	r3, [r4, #16]
 8020d2a:	4632      	mov	r2, r6
 8020d2c:	4649      	mov	r1, r9
 8020d2e:	4640      	mov	r0, r8
 8020d30:	47d0      	blx	sl
 8020d32:	3001      	adds	r0, #1
 8020d34:	d0ad      	beq.n	8020c92 <_printf_i+0x15a>
 8020d36:	6823      	ldr	r3, [r4, #0]
 8020d38:	079b      	lsls	r3, r3, #30
 8020d3a:	d413      	bmi.n	8020d64 <_printf_i+0x22c>
 8020d3c:	68e0      	ldr	r0, [r4, #12]
 8020d3e:	9b03      	ldr	r3, [sp, #12]
 8020d40:	4298      	cmp	r0, r3
 8020d42:	bfb8      	it	lt
 8020d44:	4618      	movlt	r0, r3
 8020d46:	e7a6      	b.n	8020c96 <_printf_i+0x15e>
 8020d48:	2301      	movs	r3, #1
 8020d4a:	4632      	mov	r2, r6
 8020d4c:	4649      	mov	r1, r9
 8020d4e:	4640      	mov	r0, r8
 8020d50:	47d0      	blx	sl
 8020d52:	3001      	adds	r0, #1
 8020d54:	d09d      	beq.n	8020c92 <_printf_i+0x15a>
 8020d56:	3501      	adds	r5, #1
 8020d58:	68e3      	ldr	r3, [r4, #12]
 8020d5a:	9903      	ldr	r1, [sp, #12]
 8020d5c:	1a5b      	subs	r3, r3, r1
 8020d5e:	42ab      	cmp	r3, r5
 8020d60:	dcf2      	bgt.n	8020d48 <_printf_i+0x210>
 8020d62:	e7eb      	b.n	8020d3c <_printf_i+0x204>
 8020d64:	2500      	movs	r5, #0
 8020d66:	f104 0619 	add.w	r6, r4, #25
 8020d6a:	e7f5      	b.n	8020d58 <_printf_i+0x220>
 8020d6c:	08025e3b 	.word	0x08025e3b
 8020d70:	08025e4c 	.word	0x08025e4c

08020d74 <std>:
 8020d74:	2300      	movs	r3, #0
 8020d76:	b510      	push	{r4, lr}
 8020d78:	4604      	mov	r4, r0
 8020d7a:	e9c0 3300 	strd	r3, r3, [r0]
 8020d7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8020d82:	6083      	str	r3, [r0, #8]
 8020d84:	8181      	strh	r1, [r0, #12]
 8020d86:	6643      	str	r3, [r0, #100]	@ 0x64
 8020d88:	81c2      	strh	r2, [r0, #14]
 8020d8a:	6183      	str	r3, [r0, #24]
 8020d8c:	4619      	mov	r1, r3
 8020d8e:	2208      	movs	r2, #8
 8020d90:	305c      	adds	r0, #92	@ 0x5c
 8020d92:	f000 fa61 	bl	8021258 <memset>
 8020d96:	4b0d      	ldr	r3, [pc, #52]	@ (8020dcc <std+0x58>)
 8020d98:	6263      	str	r3, [r4, #36]	@ 0x24
 8020d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8020dd0 <std+0x5c>)
 8020d9c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8020d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8020dd4 <std+0x60>)
 8020da0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8020da2:	4b0d      	ldr	r3, [pc, #52]	@ (8020dd8 <std+0x64>)
 8020da4:	6323      	str	r3, [r4, #48]	@ 0x30
 8020da6:	4b0d      	ldr	r3, [pc, #52]	@ (8020ddc <std+0x68>)
 8020da8:	6224      	str	r4, [r4, #32]
 8020daa:	429c      	cmp	r4, r3
 8020dac:	d006      	beq.n	8020dbc <std+0x48>
 8020dae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8020db2:	4294      	cmp	r4, r2
 8020db4:	d002      	beq.n	8020dbc <std+0x48>
 8020db6:	33d0      	adds	r3, #208	@ 0xd0
 8020db8:	429c      	cmp	r4, r3
 8020dba:	d105      	bne.n	8020dc8 <std+0x54>
 8020dbc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8020dc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020dc4:	f000 bad4 	b.w	8021370 <__retarget_lock_init_recursive>
 8020dc8:	bd10      	pop	{r4, pc}
 8020dca:	bf00      	nop
 8020dcc:	08021061 	.word	0x08021061
 8020dd0:	08021083 	.word	0x08021083
 8020dd4:	080210bb 	.word	0x080210bb
 8020dd8:	080210df 	.word	0x080210df
 8020ddc:	2400d668 	.word	0x2400d668

08020de0 <stdio_exit_handler>:
 8020de0:	4a02      	ldr	r2, [pc, #8]	@ (8020dec <stdio_exit_handler+0xc>)
 8020de2:	4903      	ldr	r1, [pc, #12]	@ (8020df0 <stdio_exit_handler+0x10>)
 8020de4:	4803      	ldr	r0, [pc, #12]	@ (8020df4 <stdio_exit_handler+0x14>)
 8020de6:	f000 b869 	b.w	8020ebc <_fwalk_sglue>
 8020dea:	bf00      	nop
 8020dec:	240004b4 	.word	0x240004b4
 8020df0:	08022b39 	.word	0x08022b39
 8020df4:	240004c4 	.word	0x240004c4

08020df8 <cleanup_stdio>:
 8020df8:	6841      	ldr	r1, [r0, #4]
 8020dfa:	4b0c      	ldr	r3, [pc, #48]	@ (8020e2c <cleanup_stdio+0x34>)
 8020dfc:	4299      	cmp	r1, r3
 8020dfe:	b510      	push	{r4, lr}
 8020e00:	4604      	mov	r4, r0
 8020e02:	d001      	beq.n	8020e08 <cleanup_stdio+0x10>
 8020e04:	f001 fe98 	bl	8022b38 <_fflush_r>
 8020e08:	68a1      	ldr	r1, [r4, #8]
 8020e0a:	4b09      	ldr	r3, [pc, #36]	@ (8020e30 <cleanup_stdio+0x38>)
 8020e0c:	4299      	cmp	r1, r3
 8020e0e:	d002      	beq.n	8020e16 <cleanup_stdio+0x1e>
 8020e10:	4620      	mov	r0, r4
 8020e12:	f001 fe91 	bl	8022b38 <_fflush_r>
 8020e16:	68e1      	ldr	r1, [r4, #12]
 8020e18:	4b06      	ldr	r3, [pc, #24]	@ (8020e34 <cleanup_stdio+0x3c>)
 8020e1a:	4299      	cmp	r1, r3
 8020e1c:	d004      	beq.n	8020e28 <cleanup_stdio+0x30>
 8020e1e:	4620      	mov	r0, r4
 8020e20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020e24:	f001 be88 	b.w	8022b38 <_fflush_r>
 8020e28:	bd10      	pop	{r4, pc}
 8020e2a:	bf00      	nop
 8020e2c:	2400d668 	.word	0x2400d668
 8020e30:	2400d6d0 	.word	0x2400d6d0
 8020e34:	2400d738 	.word	0x2400d738

08020e38 <global_stdio_init.part.0>:
 8020e38:	b510      	push	{r4, lr}
 8020e3a:	4b0b      	ldr	r3, [pc, #44]	@ (8020e68 <global_stdio_init.part.0+0x30>)
 8020e3c:	4c0b      	ldr	r4, [pc, #44]	@ (8020e6c <global_stdio_init.part.0+0x34>)
 8020e3e:	4a0c      	ldr	r2, [pc, #48]	@ (8020e70 <global_stdio_init.part.0+0x38>)
 8020e40:	601a      	str	r2, [r3, #0]
 8020e42:	4620      	mov	r0, r4
 8020e44:	2200      	movs	r2, #0
 8020e46:	2104      	movs	r1, #4
 8020e48:	f7ff ff94 	bl	8020d74 <std>
 8020e4c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8020e50:	2201      	movs	r2, #1
 8020e52:	2109      	movs	r1, #9
 8020e54:	f7ff ff8e 	bl	8020d74 <std>
 8020e58:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8020e5c:	2202      	movs	r2, #2
 8020e5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020e62:	2112      	movs	r1, #18
 8020e64:	f7ff bf86 	b.w	8020d74 <std>
 8020e68:	2400d7a0 	.word	0x2400d7a0
 8020e6c:	2400d668 	.word	0x2400d668
 8020e70:	08020de1 	.word	0x08020de1

08020e74 <__sfp_lock_acquire>:
 8020e74:	4801      	ldr	r0, [pc, #4]	@ (8020e7c <__sfp_lock_acquire+0x8>)
 8020e76:	f000 ba7c 	b.w	8021372 <__retarget_lock_acquire_recursive>
 8020e7a:	bf00      	nop
 8020e7c:	2400d7a9 	.word	0x2400d7a9

08020e80 <__sfp_lock_release>:
 8020e80:	4801      	ldr	r0, [pc, #4]	@ (8020e88 <__sfp_lock_release+0x8>)
 8020e82:	f000 ba77 	b.w	8021374 <__retarget_lock_release_recursive>
 8020e86:	bf00      	nop
 8020e88:	2400d7a9 	.word	0x2400d7a9

08020e8c <__sinit>:
 8020e8c:	b510      	push	{r4, lr}
 8020e8e:	4604      	mov	r4, r0
 8020e90:	f7ff fff0 	bl	8020e74 <__sfp_lock_acquire>
 8020e94:	6a23      	ldr	r3, [r4, #32]
 8020e96:	b11b      	cbz	r3, 8020ea0 <__sinit+0x14>
 8020e98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020e9c:	f7ff bff0 	b.w	8020e80 <__sfp_lock_release>
 8020ea0:	4b04      	ldr	r3, [pc, #16]	@ (8020eb4 <__sinit+0x28>)
 8020ea2:	6223      	str	r3, [r4, #32]
 8020ea4:	4b04      	ldr	r3, [pc, #16]	@ (8020eb8 <__sinit+0x2c>)
 8020ea6:	681b      	ldr	r3, [r3, #0]
 8020ea8:	2b00      	cmp	r3, #0
 8020eaa:	d1f5      	bne.n	8020e98 <__sinit+0xc>
 8020eac:	f7ff ffc4 	bl	8020e38 <global_stdio_init.part.0>
 8020eb0:	e7f2      	b.n	8020e98 <__sinit+0xc>
 8020eb2:	bf00      	nop
 8020eb4:	08020df9 	.word	0x08020df9
 8020eb8:	2400d7a0 	.word	0x2400d7a0

08020ebc <_fwalk_sglue>:
 8020ebc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020ec0:	4607      	mov	r7, r0
 8020ec2:	4688      	mov	r8, r1
 8020ec4:	4614      	mov	r4, r2
 8020ec6:	2600      	movs	r6, #0
 8020ec8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8020ecc:	f1b9 0901 	subs.w	r9, r9, #1
 8020ed0:	d505      	bpl.n	8020ede <_fwalk_sglue+0x22>
 8020ed2:	6824      	ldr	r4, [r4, #0]
 8020ed4:	2c00      	cmp	r4, #0
 8020ed6:	d1f7      	bne.n	8020ec8 <_fwalk_sglue+0xc>
 8020ed8:	4630      	mov	r0, r6
 8020eda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020ede:	89ab      	ldrh	r3, [r5, #12]
 8020ee0:	2b01      	cmp	r3, #1
 8020ee2:	d907      	bls.n	8020ef4 <_fwalk_sglue+0x38>
 8020ee4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8020ee8:	3301      	adds	r3, #1
 8020eea:	d003      	beq.n	8020ef4 <_fwalk_sglue+0x38>
 8020eec:	4629      	mov	r1, r5
 8020eee:	4638      	mov	r0, r7
 8020ef0:	47c0      	blx	r8
 8020ef2:	4306      	orrs	r6, r0
 8020ef4:	3568      	adds	r5, #104	@ 0x68
 8020ef6:	e7e9      	b.n	8020ecc <_fwalk_sglue+0x10>

08020ef8 <setvbuf>:
 8020ef8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8020efc:	461d      	mov	r5, r3
 8020efe:	4b57      	ldr	r3, [pc, #348]	@ (802105c <setvbuf+0x164>)
 8020f00:	681f      	ldr	r7, [r3, #0]
 8020f02:	4604      	mov	r4, r0
 8020f04:	460e      	mov	r6, r1
 8020f06:	4690      	mov	r8, r2
 8020f08:	b127      	cbz	r7, 8020f14 <setvbuf+0x1c>
 8020f0a:	6a3b      	ldr	r3, [r7, #32]
 8020f0c:	b913      	cbnz	r3, 8020f14 <setvbuf+0x1c>
 8020f0e:	4638      	mov	r0, r7
 8020f10:	f7ff ffbc 	bl	8020e8c <__sinit>
 8020f14:	f1b8 0f02 	cmp.w	r8, #2
 8020f18:	d006      	beq.n	8020f28 <setvbuf+0x30>
 8020f1a:	f1b8 0f01 	cmp.w	r8, #1
 8020f1e:	f200 809a 	bhi.w	8021056 <setvbuf+0x15e>
 8020f22:	2d00      	cmp	r5, #0
 8020f24:	f2c0 8097 	blt.w	8021056 <setvbuf+0x15e>
 8020f28:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8020f2a:	07d9      	lsls	r1, r3, #31
 8020f2c:	d405      	bmi.n	8020f3a <setvbuf+0x42>
 8020f2e:	89a3      	ldrh	r3, [r4, #12]
 8020f30:	059a      	lsls	r2, r3, #22
 8020f32:	d402      	bmi.n	8020f3a <setvbuf+0x42>
 8020f34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8020f36:	f000 fa1c 	bl	8021372 <__retarget_lock_acquire_recursive>
 8020f3a:	4621      	mov	r1, r4
 8020f3c:	4638      	mov	r0, r7
 8020f3e:	f001 fdfb 	bl	8022b38 <_fflush_r>
 8020f42:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8020f44:	b141      	cbz	r1, 8020f58 <setvbuf+0x60>
 8020f46:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8020f4a:	4299      	cmp	r1, r3
 8020f4c:	d002      	beq.n	8020f54 <setvbuf+0x5c>
 8020f4e:	4638      	mov	r0, r7
 8020f50:	f001 f868 	bl	8022024 <_free_r>
 8020f54:	2300      	movs	r3, #0
 8020f56:	6363      	str	r3, [r4, #52]	@ 0x34
 8020f58:	2300      	movs	r3, #0
 8020f5a:	61a3      	str	r3, [r4, #24]
 8020f5c:	6063      	str	r3, [r4, #4]
 8020f5e:	89a3      	ldrh	r3, [r4, #12]
 8020f60:	061b      	lsls	r3, r3, #24
 8020f62:	d503      	bpl.n	8020f6c <setvbuf+0x74>
 8020f64:	6921      	ldr	r1, [r4, #16]
 8020f66:	4638      	mov	r0, r7
 8020f68:	f001 f85c 	bl	8022024 <_free_r>
 8020f6c:	89a3      	ldrh	r3, [r4, #12]
 8020f6e:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8020f72:	f023 0303 	bic.w	r3, r3, #3
 8020f76:	f1b8 0f02 	cmp.w	r8, #2
 8020f7a:	81a3      	strh	r3, [r4, #12]
 8020f7c:	d061      	beq.n	8021042 <setvbuf+0x14a>
 8020f7e:	ab01      	add	r3, sp, #4
 8020f80:	466a      	mov	r2, sp
 8020f82:	4621      	mov	r1, r4
 8020f84:	4638      	mov	r0, r7
 8020f86:	f001 fdff 	bl	8022b88 <__swhatbuf_r>
 8020f8a:	89a3      	ldrh	r3, [r4, #12]
 8020f8c:	4318      	orrs	r0, r3
 8020f8e:	81a0      	strh	r0, [r4, #12]
 8020f90:	bb2d      	cbnz	r5, 8020fde <setvbuf+0xe6>
 8020f92:	9d00      	ldr	r5, [sp, #0]
 8020f94:	4628      	mov	r0, r5
 8020f96:	f7ff fa03 	bl	80203a0 <malloc>
 8020f9a:	4606      	mov	r6, r0
 8020f9c:	2800      	cmp	r0, #0
 8020f9e:	d152      	bne.n	8021046 <setvbuf+0x14e>
 8020fa0:	f8dd 9000 	ldr.w	r9, [sp]
 8020fa4:	45a9      	cmp	r9, r5
 8020fa6:	d140      	bne.n	802102a <setvbuf+0x132>
 8020fa8:	f04f 35ff 	mov.w	r5, #4294967295
 8020fac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020fb0:	f043 0202 	orr.w	r2, r3, #2
 8020fb4:	81a2      	strh	r2, [r4, #12]
 8020fb6:	2200      	movs	r2, #0
 8020fb8:	60a2      	str	r2, [r4, #8]
 8020fba:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8020fbe:	6022      	str	r2, [r4, #0]
 8020fc0:	6122      	str	r2, [r4, #16]
 8020fc2:	2201      	movs	r2, #1
 8020fc4:	6162      	str	r2, [r4, #20]
 8020fc6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8020fc8:	07d6      	lsls	r6, r2, #31
 8020fca:	d404      	bmi.n	8020fd6 <setvbuf+0xde>
 8020fcc:	0598      	lsls	r0, r3, #22
 8020fce:	d402      	bmi.n	8020fd6 <setvbuf+0xde>
 8020fd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8020fd2:	f000 f9cf 	bl	8021374 <__retarget_lock_release_recursive>
 8020fd6:	4628      	mov	r0, r5
 8020fd8:	b003      	add	sp, #12
 8020fda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8020fde:	2e00      	cmp	r6, #0
 8020fe0:	d0d8      	beq.n	8020f94 <setvbuf+0x9c>
 8020fe2:	6a3b      	ldr	r3, [r7, #32]
 8020fe4:	b913      	cbnz	r3, 8020fec <setvbuf+0xf4>
 8020fe6:	4638      	mov	r0, r7
 8020fe8:	f7ff ff50 	bl	8020e8c <__sinit>
 8020fec:	f1b8 0f01 	cmp.w	r8, #1
 8020ff0:	bf08      	it	eq
 8020ff2:	89a3      	ldrheq	r3, [r4, #12]
 8020ff4:	6026      	str	r6, [r4, #0]
 8020ff6:	bf04      	itt	eq
 8020ff8:	f043 0301 	orreq.w	r3, r3, #1
 8020ffc:	81a3      	strheq	r3, [r4, #12]
 8020ffe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021002:	f013 0208 	ands.w	r2, r3, #8
 8021006:	e9c4 6504 	strd	r6, r5, [r4, #16]
 802100a:	d01e      	beq.n	802104a <setvbuf+0x152>
 802100c:	07d9      	lsls	r1, r3, #31
 802100e:	bf41      	itttt	mi
 8021010:	2200      	movmi	r2, #0
 8021012:	426d      	negmi	r5, r5
 8021014:	60a2      	strmi	r2, [r4, #8]
 8021016:	61a5      	strmi	r5, [r4, #24]
 8021018:	bf58      	it	pl
 802101a:	60a5      	strpl	r5, [r4, #8]
 802101c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 802101e:	07d2      	lsls	r2, r2, #31
 8021020:	d401      	bmi.n	8021026 <setvbuf+0x12e>
 8021022:	059b      	lsls	r3, r3, #22
 8021024:	d513      	bpl.n	802104e <setvbuf+0x156>
 8021026:	2500      	movs	r5, #0
 8021028:	e7d5      	b.n	8020fd6 <setvbuf+0xde>
 802102a:	4648      	mov	r0, r9
 802102c:	f7ff f9b8 	bl	80203a0 <malloc>
 8021030:	4606      	mov	r6, r0
 8021032:	2800      	cmp	r0, #0
 8021034:	d0b8      	beq.n	8020fa8 <setvbuf+0xb0>
 8021036:	89a3      	ldrh	r3, [r4, #12]
 8021038:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802103c:	81a3      	strh	r3, [r4, #12]
 802103e:	464d      	mov	r5, r9
 8021040:	e7cf      	b.n	8020fe2 <setvbuf+0xea>
 8021042:	2500      	movs	r5, #0
 8021044:	e7b2      	b.n	8020fac <setvbuf+0xb4>
 8021046:	46a9      	mov	r9, r5
 8021048:	e7f5      	b.n	8021036 <setvbuf+0x13e>
 802104a:	60a2      	str	r2, [r4, #8]
 802104c:	e7e6      	b.n	802101c <setvbuf+0x124>
 802104e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8021050:	f000 f990 	bl	8021374 <__retarget_lock_release_recursive>
 8021054:	e7e7      	b.n	8021026 <setvbuf+0x12e>
 8021056:	f04f 35ff 	mov.w	r5, #4294967295
 802105a:	e7bc      	b.n	8020fd6 <setvbuf+0xde>
 802105c:	240004c0 	.word	0x240004c0

08021060 <__sread>:
 8021060:	b510      	push	{r4, lr}
 8021062:	460c      	mov	r4, r1
 8021064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8021068:	f000 f924 	bl	80212b4 <_read_r>
 802106c:	2800      	cmp	r0, #0
 802106e:	bfab      	itete	ge
 8021070:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8021072:	89a3      	ldrhlt	r3, [r4, #12]
 8021074:	181b      	addge	r3, r3, r0
 8021076:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 802107a:	bfac      	ite	ge
 802107c:	6563      	strge	r3, [r4, #84]	@ 0x54
 802107e:	81a3      	strhlt	r3, [r4, #12]
 8021080:	bd10      	pop	{r4, pc}

08021082 <__swrite>:
 8021082:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8021086:	461f      	mov	r7, r3
 8021088:	898b      	ldrh	r3, [r1, #12]
 802108a:	05db      	lsls	r3, r3, #23
 802108c:	4605      	mov	r5, r0
 802108e:	460c      	mov	r4, r1
 8021090:	4616      	mov	r6, r2
 8021092:	d505      	bpl.n	80210a0 <__swrite+0x1e>
 8021094:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8021098:	2302      	movs	r3, #2
 802109a:	2200      	movs	r2, #0
 802109c:	f000 f8f8 	bl	8021290 <_lseek_r>
 80210a0:	89a3      	ldrh	r3, [r4, #12]
 80210a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80210a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80210aa:	81a3      	strh	r3, [r4, #12]
 80210ac:	4632      	mov	r2, r6
 80210ae:	463b      	mov	r3, r7
 80210b0:	4628      	mov	r0, r5
 80210b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80210b6:	f000 b91f 	b.w	80212f8 <_write_r>

080210ba <__sseek>:
 80210ba:	b510      	push	{r4, lr}
 80210bc:	460c      	mov	r4, r1
 80210be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80210c2:	f000 f8e5 	bl	8021290 <_lseek_r>
 80210c6:	1c43      	adds	r3, r0, #1
 80210c8:	89a3      	ldrh	r3, [r4, #12]
 80210ca:	bf15      	itete	ne
 80210cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80210ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80210d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80210d6:	81a3      	strheq	r3, [r4, #12]
 80210d8:	bf18      	it	ne
 80210da:	81a3      	strhne	r3, [r4, #12]
 80210dc:	bd10      	pop	{r4, pc}

080210de <__sclose>:
 80210de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80210e2:	f000 b8c5 	b.w	8021270 <_close_r>
	...

080210e8 <viprintf>:
 80210e8:	460b      	mov	r3, r1
 80210ea:	4903      	ldr	r1, [pc, #12]	@ (80210f8 <viprintf+0x10>)
 80210ec:	4602      	mov	r2, r0
 80210ee:	6808      	ldr	r0, [r1, #0]
 80210f0:	6881      	ldr	r1, [r0, #8]
 80210f2:	f001 bb85 	b.w	8022800 <_vfiprintf_r>
 80210f6:	bf00      	nop
 80210f8:	240004c0 	.word	0x240004c0

080210fc <__swbuf_r>:
 80210fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80210fe:	460e      	mov	r6, r1
 8021100:	4614      	mov	r4, r2
 8021102:	4605      	mov	r5, r0
 8021104:	b118      	cbz	r0, 802110e <__swbuf_r+0x12>
 8021106:	6a03      	ldr	r3, [r0, #32]
 8021108:	b90b      	cbnz	r3, 802110e <__swbuf_r+0x12>
 802110a:	f7ff febf 	bl	8020e8c <__sinit>
 802110e:	69a3      	ldr	r3, [r4, #24]
 8021110:	60a3      	str	r3, [r4, #8]
 8021112:	89a3      	ldrh	r3, [r4, #12]
 8021114:	071a      	lsls	r2, r3, #28
 8021116:	d501      	bpl.n	802111c <__swbuf_r+0x20>
 8021118:	6923      	ldr	r3, [r4, #16]
 802111a:	b943      	cbnz	r3, 802112e <__swbuf_r+0x32>
 802111c:	4621      	mov	r1, r4
 802111e:	4628      	mov	r0, r5
 8021120:	f000 f82a 	bl	8021178 <__swsetup_r>
 8021124:	b118      	cbz	r0, 802112e <__swbuf_r+0x32>
 8021126:	f04f 37ff 	mov.w	r7, #4294967295
 802112a:	4638      	mov	r0, r7
 802112c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802112e:	6823      	ldr	r3, [r4, #0]
 8021130:	6922      	ldr	r2, [r4, #16]
 8021132:	1a98      	subs	r0, r3, r2
 8021134:	6963      	ldr	r3, [r4, #20]
 8021136:	b2f6      	uxtb	r6, r6
 8021138:	4283      	cmp	r3, r0
 802113a:	4637      	mov	r7, r6
 802113c:	dc05      	bgt.n	802114a <__swbuf_r+0x4e>
 802113e:	4621      	mov	r1, r4
 8021140:	4628      	mov	r0, r5
 8021142:	f001 fcf9 	bl	8022b38 <_fflush_r>
 8021146:	2800      	cmp	r0, #0
 8021148:	d1ed      	bne.n	8021126 <__swbuf_r+0x2a>
 802114a:	68a3      	ldr	r3, [r4, #8]
 802114c:	3b01      	subs	r3, #1
 802114e:	60a3      	str	r3, [r4, #8]
 8021150:	6823      	ldr	r3, [r4, #0]
 8021152:	1c5a      	adds	r2, r3, #1
 8021154:	6022      	str	r2, [r4, #0]
 8021156:	701e      	strb	r6, [r3, #0]
 8021158:	6962      	ldr	r2, [r4, #20]
 802115a:	1c43      	adds	r3, r0, #1
 802115c:	429a      	cmp	r2, r3
 802115e:	d004      	beq.n	802116a <__swbuf_r+0x6e>
 8021160:	89a3      	ldrh	r3, [r4, #12]
 8021162:	07db      	lsls	r3, r3, #31
 8021164:	d5e1      	bpl.n	802112a <__swbuf_r+0x2e>
 8021166:	2e0a      	cmp	r6, #10
 8021168:	d1df      	bne.n	802112a <__swbuf_r+0x2e>
 802116a:	4621      	mov	r1, r4
 802116c:	4628      	mov	r0, r5
 802116e:	f001 fce3 	bl	8022b38 <_fflush_r>
 8021172:	2800      	cmp	r0, #0
 8021174:	d0d9      	beq.n	802112a <__swbuf_r+0x2e>
 8021176:	e7d6      	b.n	8021126 <__swbuf_r+0x2a>

08021178 <__swsetup_r>:
 8021178:	b538      	push	{r3, r4, r5, lr}
 802117a:	4b29      	ldr	r3, [pc, #164]	@ (8021220 <__swsetup_r+0xa8>)
 802117c:	4605      	mov	r5, r0
 802117e:	6818      	ldr	r0, [r3, #0]
 8021180:	460c      	mov	r4, r1
 8021182:	b118      	cbz	r0, 802118c <__swsetup_r+0x14>
 8021184:	6a03      	ldr	r3, [r0, #32]
 8021186:	b90b      	cbnz	r3, 802118c <__swsetup_r+0x14>
 8021188:	f7ff fe80 	bl	8020e8c <__sinit>
 802118c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021190:	0719      	lsls	r1, r3, #28
 8021192:	d422      	bmi.n	80211da <__swsetup_r+0x62>
 8021194:	06da      	lsls	r2, r3, #27
 8021196:	d407      	bmi.n	80211a8 <__swsetup_r+0x30>
 8021198:	2209      	movs	r2, #9
 802119a:	602a      	str	r2, [r5, #0]
 802119c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80211a0:	81a3      	strh	r3, [r4, #12]
 80211a2:	f04f 30ff 	mov.w	r0, #4294967295
 80211a6:	e033      	b.n	8021210 <__swsetup_r+0x98>
 80211a8:	0758      	lsls	r0, r3, #29
 80211aa:	d512      	bpl.n	80211d2 <__swsetup_r+0x5a>
 80211ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80211ae:	b141      	cbz	r1, 80211c2 <__swsetup_r+0x4a>
 80211b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80211b4:	4299      	cmp	r1, r3
 80211b6:	d002      	beq.n	80211be <__swsetup_r+0x46>
 80211b8:	4628      	mov	r0, r5
 80211ba:	f000 ff33 	bl	8022024 <_free_r>
 80211be:	2300      	movs	r3, #0
 80211c0:	6363      	str	r3, [r4, #52]	@ 0x34
 80211c2:	89a3      	ldrh	r3, [r4, #12]
 80211c4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80211c8:	81a3      	strh	r3, [r4, #12]
 80211ca:	2300      	movs	r3, #0
 80211cc:	6063      	str	r3, [r4, #4]
 80211ce:	6923      	ldr	r3, [r4, #16]
 80211d0:	6023      	str	r3, [r4, #0]
 80211d2:	89a3      	ldrh	r3, [r4, #12]
 80211d4:	f043 0308 	orr.w	r3, r3, #8
 80211d8:	81a3      	strh	r3, [r4, #12]
 80211da:	6923      	ldr	r3, [r4, #16]
 80211dc:	b94b      	cbnz	r3, 80211f2 <__swsetup_r+0x7a>
 80211de:	89a3      	ldrh	r3, [r4, #12]
 80211e0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80211e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80211e8:	d003      	beq.n	80211f2 <__swsetup_r+0x7a>
 80211ea:	4621      	mov	r1, r4
 80211ec:	4628      	mov	r0, r5
 80211ee:	f001 fcf1 	bl	8022bd4 <__smakebuf_r>
 80211f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80211f6:	f013 0201 	ands.w	r2, r3, #1
 80211fa:	d00a      	beq.n	8021212 <__swsetup_r+0x9a>
 80211fc:	2200      	movs	r2, #0
 80211fe:	60a2      	str	r2, [r4, #8]
 8021200:	6962      	ldr	r2, [r4, #20]
 8021202:	4252      	negs	r2, r2
 8021204:	61a2      	str	r2, [r4, #24]
 8021206:	6922      	ldr	r2, [r4, #16]
 8021208:	b942      	cbnz	r2, 802121c <__swsetup_r+0xa4>
 802120a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 802120e:	d1c5      	bne.n	802119c <__swsetup_r+0x24>
 8021210:	bd38      	pop	{r3, r4, r5, pc}
 8021212:	0799      	lsls	r1, r3, #30
 8021214:	bf58      	it	pl
 8021216:	6962      	ldrpl	r2, [r4, #20]
 8021218:	60a2      	str	r2, [r4, #8]
 802121a:	e7f4      	b.n	8021206 <__swsetup_r+0x8e>
 802121c:	2000      	movs	r0, #0
 802121e:	e7f7      	b.n	8021210 <__swsetup_r+0x98>
 8021220:	240004c0 	.word	0x240004c0

08021224 <memmove>:
 8021224:	4288      	cmp	r0, r1
 8021226:	b510      	push	{r4, lr}
 8021228:	eb01 0402 	add.w	r4, r1, r2
 802122c:	d902      	bls.n	8021234 <memmove+0x10>
 802122e:	4284      	cmp	r4, r0
 8021230:	4623      	mov	r3, r4
 8021232:	d807      	bhi.n	8021244 <memmove+0x20>
 8021234:	1e43      	subs	r3, r0, #1
 8021236:	42a1      	cmp	r1, r4
 8021238:	d008      	beq.n	802124c <memmove+0x28>
 802123a:	f811 2b01 	ldrb.w	r2, [r1], #1
 802123e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8021242:	e7f8      	b.n	8021236 <memmove+0x12>
 8021244:	4402      	add	r2, r0
 8021246:	4601      	mov	r1, r0
 8021248:	428a      	cmp	r2, r1
 802124a:	d100      	bne.n	802124e <memmove+0x2a>
 802124c:	bd10      	pop	{r4, pc}
 802124e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8021252:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8021256:	e7f7      	b.n	8021248 <memmove+0x24>

08021258 <memset>:
 8021258:	4402      	add	r2, r0
 802125a:	4603      	mov	r3, r0
 802125c:	4293      	cmp	r3, r2
 802125e:	d100      	bne.n	8021262 <memset+0xa>
 8021260:	4770      	bx	lr
 8021262:	f803 1b01 	strb.w	r1, [r3], #1
 8021266:	e7f9      	b.n	802125c <memset+0x4>

08021268 <_localeconv_r>:
 8021268:	4800      	ldr	r0, [pc, #0]	@ (802126c <_localeconv_r+0x4>)
 802126a:	4770      	bx	lr
 802126c:	24000600 	.word	0x24000600

08021270 <_close_r>:
 8021270:	b538      	push	{r3, r4, r5, lr}
 8021272:	4d06      	ldr	r5, [pc, #24]	@ (802128c <_close_r+0x1c>)
 8021274:	2300      	movs	r3, #0
 8021276:	4604      	mov	r4, r0
 8021278:	4608      	mov	r0, r1
 802127a:	602b      	str	r3, [r5, #0]
 802127c:	f7e1 fe79 	bl	8002f72 <_close>
 8021280:	1c43      	adds	r3, r0, #1
 8021282:	d102      	bne.n	802128a <_close_r+0x1a>
 8021284:	682b      	ldr	r3, [r5, #0]
 8021286:	b103      	cbz	r3, 802128a <_close_r+0x1a>
 8021288:	6023      	str	r3, [r4, #0]
 802128a:	bd38      	pop	{r3, r4, r5, pc}
 802128c:	2400d7a4 	.word	0x2400d7a4

08021290 <_lseek_r>:
 8021290:	b538      	push	{r3, r4, r5, lr}
 8021292:	4d07      	ldr	r5, [pc, #28]	@ (80212b0 <_lseek_r+0x20>)
 8021294:	4604      	mov	r4, r0
 8021296:	4608      	mov	r0, r1
 8021298:	4611      	mov	r1, r2
 802129a:	2200      	movs	r2, #0
 802129c:	602a      	str	r2, [r5, #0]
 802129e:	461a      	mov	r2, r3
 80212a0:	f7e1 fe71 	bl	8002f86 <_lseek>
 80212a4:	1c43      	adds	r3, r0, #1
 80212a6:	d102      	bne.n	80212ae <_lseek_r+0x1e>
 80212a8:	682b      	ldr	r3, [r5, #0]
 80212aa:	b103      	cbz	r3, 80212ae <_lseek_r+0x1e>
 80212ac:	6023      	str	r3, [r4, #0]
 80212ae:	bd38      	pop	{r3, r4, r5, pc}
 80212b0:	2400d7a4 	.word	0x2400d7a4

080212b4 <_read_r>:
 80212b4:	b538      	push	{r3, r4, r5, lr}
 80212b6:	4d07      	ldr	r5, [pc, #28]	@ (80212d4 <_read_r+0x20>)
 80212b8:	4604      	mov	r4, r0
 80212ba:	4608      	mov	r0, r1
 80212bc:	4611      	mov	r1, r2
 80212be:	2200      	movs	r2, #0
 80212c0:	602a      	str	r2, [r5, #0]
 80212c2:	461a      	mov	r2, r3
 80212c4:	f7e1 fe48 	bl	8002f58 <_read>
 80212c8:	1c43      	adds	r3, r0, #1
 80212ca:	d102      	bne.n	80212d2 <_read_r+0x1e>
 80212cc:	682b      	ldr	r3, [r5, #0]
 80212ce:	b103      	cbz	r3, 80212d2 <_read_r+0x1e>
 80212d0:	6023      	str	r3, [r4, #0]
 80212d2:	bd38      	pop	{r3, r4, r5, pc}
 80212d4:	2400d7a4 	.word	0x2400d7a4

080212d8 <_sbrk_r>:
 80212d8:	b538      	push	{r3, r4, r5, lr}
 80212da:	4d06      	ldr	r5, [pc, #24]	@ (80212f4 <_sbrk_r+0x1c>)
 80212dc:	2300      	movs	r3, #0
 80212de:	4604      	mov	r4, r0
 80212e0:	4608      	mov	r0, r1
 80212e2:	602b      	str	r3, [r5, #0]
 80212e4:	f7e1 fe52 	bl	8002f8c <_sbrk>
 80212e8:	1c43      	adds	r3, r0, #1
 80212ea:	d102      	bne.n	80212f2 <_sbrk_r+0x1a>
 80212ec:	682b      	ldr	r3, [r5, #0]
 80212ee:	b103      	cbz	r3, 80212f2 <_sbrk_r+0x1a>
 80212f0:	6023      	str	r3, [r4, #0]
 80212f2:	bd38      	pop	{r3, r4, r5, pc}
 80212f4:	2400d7a4 	.word	0x2400d7a4

080212f8 <_write_r>:
 80212f8:	b538      	push	{r3, r4, r5, lr}
 80212fa:	4d07      	ldr	r5, [pc, #28]	@ (8021318 <_write_r+0x20>)
 80212fc:	4604      	mov	r4, r0
 80212fe:	4608      	mov	r0, r1
 8021300:	4611      	mov	r1, r2
 8021302:	2200      	movs	r2, #0
 8021304:	602a      	str	r2, [r5, #0]
 8021306:	461a      	mov	r2, r3
 8021308:	f7f9 f89c 	bl	801a444 <_write>
 802130c:	1c43      	adds	r3, r0, #1
 802130e:	d102      	bne.n	8021316 <_write_r+0x1e>
 8021310:	682b      	ldr	r3, [r5, #0]
 8021312:	b103      	cbz	r3, 8021316 <_write_r+0x1e>
 8021314:	6023      	str	r3, [r4, #0]
 8021316:	bd38      	pop	{r3, r4, r5, pc}
 8021318:	2400d7a4 	.word	0x2400d7a4

0802131c <__errno>:
 802131c:	4b01      	ldr	r3, [pc, #4]	@ (8021324 <__errno+0x8>)
 802131e:	6818      	ldr	r0, [r3, #0]
 8021320:	4770      	bx	lr
 8021322:	bf00      	nop
 8021324:	240004c0 	.word	0x240004c0

08021328 <__libc_init_array>:
 8021328:	b570      	push	{r4, r5, r6, lr}
 802132a:	4d0d      	ldr	r5, [pc, #52]	@ (8021360 <__libc_init_array+0x38>)
 802132c:	4c0d      	ldr	r4, [pc, #52]	@ (8021364 <__libc_init_array+0x3c>)
 802132e:	1b64      	subs	r4, r4, r5
 8021330:	10a4      	asrs	r4, r4, #2
 8021332:	2600      	movs	r6, #0
 8021334:	42a6      	cmp	r6, r4
 8021336:	d109      	bne.n	802134c <__libc_init_array+0x24>
 8021338:	4d0b      	ldr	r5, [pc, #44]	@ (8021368 <__libc_init_array+0x40>)
 802133a:	4c0c      	ldr	r4, [pc, #48]	@ (802136c <__libc_init_array+0x44>)
 802133c:	f002 f9f0 	bl	8023720 <_init>
 8021340:	1b64      	subs	r4, r4, r5
 8021342:	10a4      	asrs	r4, r4, #2
 8021344:	2600      	movs	r6, #0
 8021346:	42a6      	cmp	r6, r4
 8021348:	d105      	bne.n	8021356 <__libc_init_array+0x2e>
 802134a:	bd70      	pop	{r4, r5, r6, pc}
 802134c:	f855 3b04 	ldr.w	r3, [r5], #4
 8021350:	4798      	blx	r3
 8021352:	3601      	adds	r6, #1
 8021354:	e7ee      	b.n	8021334 <__libc_init_array+0xc>
 8021356:	f855 3b04 	ldr.w	r3, [r5], #4
 802135a:	4798      	blx	r3
 802135c:	3601      	adds	r6, #1
 802135e:	e7f2      	b.n	8021346 <__libc_init_array+0x1e>
 8021360:	08027958 	.word	0x08027958
 8021364:	08027958 	.word	0x08027958
 8021368:	08027958 	.word	0x08027958
 802136c:	0802795c 	.word	0x0802795c

08021370 <__retarget_lock_init_recursive>:
 8021370:	4770      	bx	lr

08021372 <__retarget_lock_acquire_recursive>:
 8021372:	4770      	bx	lr

08021374 <__retarget_lock_release_recursive>:
 8021374:	4770      	bx	lr

08021376 <strcpy>:
 8021376:	4603      	mov	r3, r0
 8021378:	f811 2b01 	ldrb.w	r2, [r1], #1
 802137c:	f803 2b01 	strb.w	r2, [r3], #1
 8021380:	2a00      	cmp	r2, #0
 8021382:	d1f9      	bne.n	8021378 <strcpy+0x2>
 8021384:	4770      	bx	lr

08021386 <memcpy>:
 8021386:	440a      	add	r2, r1
 8021388:	4291      	cmp	r1, r2
 802138a:	f100 33ff 	add.w	r3, r0, #4294967295
 802138e:	d100      	bne.n	8021392 <memcpy+0xc>
 8021390:	4770      	bx	lr
 8021392:	b510      	push	{r4, lr}
 8021394:	f811 4b01 	ldrb.w	r4, [r1], #1
 8021398:	f803 4f01 	strb.w	r4, [r3, #1]!
 802139c:	4291      	cmp	r1, r2
 802139e:	d1f9      	bne.n	8021394 <memcpy+0xe>
 80213a0:	bd10      	pop	{r4, pc}
	...

080213a4 <modf>:
 80213a4:	b570      	push	{r4, r5, r6, lr}
 80213a6:	ed2d 8b02 	vpush	{d8}
 80213aa:	eeb0 8b40 	vmov.f64	d8, d0
 80213ae:	ee18 5a90 	vmov	r5, s17
 80213b2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80213b6:	f2a3 32ff 	subw	r2, r3, #1023	@ 0x3ff
 80213ba:	2a13      	cmp	r2, #19
 80213bc:	ee10 1a10 	vmov	r1, s0
 80213c0:	4604      	mov	r4, r0
 80213c2:	dc23      	bgt.n	802140c <modf+0x68>
 80213c4:	2a00      	cmp	r2, #0
 80213c6:	da09      	bge.n	80213dc <modf+0x38>
 80213c8:	2200      	movs	r2, #0
 80213ca:	f005 4300 	and.w	r3, r5, #2147483648	@ 0x80000000
 80213ce:	e9c0 2300 	strd	r2, r3, [r0]
 80213d2:	eeb0 0b48 	vmov.f64	d0, d8
 80213d6:	ecbd 8b02 	vpop	{d8}
 80213da:	bd70      	pop	{r4, r5, r6, pc}
 80213dc:	481c      	ldr	r0, [pc, #112]	@ (8021450 <modf+0xac>)
 80213de:	4110      	asrs	r0, r2
 80213e0:	ea05 0300 	and.w	r3, r5, r0
 80213e4:	4319      	orrs	r1, r3
 80213e6:	d107      	bne.n	80213f8 <modf+0x54>
 80213e8:	ed84 0b00 	vstr	d0, [r4]
 80213ec:	f005 4300 	and.w	r3, r5, #2147483648	@ 0x80000000
 80213f0:	460a      	mov	r2, r1
 80213f2:	ec43 2b18 	vmov	d8, r2, r3
 80213f6:	e7ec      	b.n	80213d2 <modf+0x2e>
 80213f8:	2200      	movs	r2, #0
 80213fa:	ea25 0300 	bic.w	r3, r5, r0
 80213fe:	ec43 2b17 	vmov	d7, r2, r3
 8021402:	e9c4 2300 	strd	r2, r3, [r4]
 8021406:	ee38 8b47 	vsub.f64	d8, d8, d7
 802140a:	e7e2      	b.n	80213d2 <modf+0x2e>
 802140c:	2a33      	cmp	r2, #51	@ 0x33
 802140e:	dd0d      	ble.n	802142c <modf+0x88>
 8021410:	ed84 0b00 	vstr	d0, [r4]
 8021414:	f001 fc3c 	bl	8022c90 <__fpclassifyd>
 8021418:	b920      	cbnz	r0, 8021424 <modf+0x80>
 802141a:	ee38 8b08 	vadd.f64	d8, d8, d8
 802141e:	ed84 8b00 	vstr	d8, [r4]
 8021422:	e7d6      	b.n	80213d2 <modf+0x2e>
 8021424:	2200      	movs	r2, #0
 8021426:	f005 4300 	and.w	r3, r5, #2147483648	@ 0x80000000
 802142a:	e7e2      	b.n	80213f2 <modf+0x4e>
 802142c:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8021430:	f04f 30ff 	mov.w	r0, #4294967295
 8021434:	40d8      	lsrs	r0, r3
 8021436:	ea11 0600 	ands.w	r6, r1, r0
 802143a:	d105      	bne.n	8021448 <modf+0xa4>
 802143c:	ed84 0b00 	vstr	d0, [r4]
 8021440:	f005 4300 	and.w	r3, r5, #2147483648	@ 0x80000000
 8021444:	4632      	mov	r2, r6
 8021446:	e7d4      	b.n	80213f2 <modf+0x4e>
 8021448:	462b      	mov	r3, r5
 802144a:	ea21 0200 	bic.w	r2, r1, r0
 802144e:	e7d6      	b.n	80213fe <modf+0x5a>
 8021450:	000fffff 	.word	0x000fffff

08021454 <quorem>:
 8021454:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021458:	6903      	ldr	r3, [r0, #16]
 802145a:	690c      	ldr	r4, [r1, #16]
 802145c:	42a3      	cmp	r3, r4
 802145e:	4607      	mov	r7, r0
 8021460:	db7e      	blt.n	8021560 <quorem+0x10c>
 8021462:	3c01      	subs	r4, #1
 8021464:	f101 0814 	add.w	r8, r1, #20
 8021468:	00a3      	lsls	r3, r4, #2
 802146a:	f100 0514 	add.w	r5, r0, #20
 802146e:	9300      	str	r3, [sp, #0]
 8021470:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8021474:	9301      	str	r3, [sp, #4]
 8021476:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 802147a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 802147e:	3301      	adds	r3, #1
 8021480:	429a      	cmp	r2, r3
 8021482:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8021486:	fbb2 f6f3 	udiv	r6, r2, r3
 802148a:	d32e      	bcc.n	80214ea <quorem+0x96>
 802148c:	f04f 0a00 	mov.w	sl, #0
 8021490:	46c4      	mov	ip, r8
 8021492:	46ae      	mov	lr, r5
 8021494:	46d3      	mov	fp, sl
 8021496:	f85c 3b04 	ldr.w	r3, [ip], #4
 802149a:	b298      	uxth	r0, r3
 802149c:	fb06 a000 	mla	r0, r6, r0, sl
 80214a0:	0c02      	lsrs	r2, r0, #16
 80214a2:	0c1b      	lsrs	r3, r3, #16
 80214a4:	fb06 2303 	mla	r3, r6, r3, r2
 80214a8:	f8de 2000 	ldr.w	r2, [lr]
 80214ac:	b280      	uxth	r0, r0
 80214ae:	b292      	uxth	r2, r2
 80214b0:	1a12      	subs	r2, r2, r0
 80214b2:	445a      	add	r2, fp
 80214b4:	f8de 0000 	ldr.w	r0, [lr]
 80214b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80214bc:	b29b      	uxth	r3, r3
 80214be:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80214c2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80214c6:	b292      	uxth	r2, r2
 80214c8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80214cc:	45e1      	cmp	r9, ip
 80214ce:	f84e 2b04 	str.w	r2, [lr], #4
 80214d2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80214d6:	d2de      	bcs.n	8021496 <quorem+0x42>
 80214d8:	9b00      	ldr	r3, [sp, #0]
 80214da:	58eb      	ldr	r3, [r5, r3]
 80214dc:	b92b      	cbnz	r3, 80214ea <quorem+0x96>
 80214de:	9b01      	ldr	r3, [sp, #4]
 80214e0:	3b04      	subs	r3, #4
 80214e2:	429d      	cmp	r5, r3
 80214e4:	461a      	mov	r2, r3
 80214e6:	d32f      	bcc.n	8021548 <quorem+0xf4>
 80214e8:	613c      	str	r4, [r7, #16]
 80214ea:	4638      	mov	r0, r7
 80214ec:	f001 f856 	bl	802259c <__mcmp>
 80214f0:	2800      	cmp	r0, #0
 80214f2:	db25      	blt.n	8021540 <quorem+0xec>
 80214f4:	4629      	mov	r1, r5
 80214f6:	2000      	movs	r0, #0
 80214f8:	f858 2b04 	ldr.w	r2, [r8], #4
 80214fc:	f8d1 c000 	ldr.w	ip, [r1]
 8021500:	fa1f fe82 	uxth.w	lr, r2
 8021504:	fa1f f38c 	uxth.w	r3, ip
 8021508:	eba3 030e 	sub.w	r3, r3, lr
 802150c:	4403      	add	r3, r0
 802150e:	0c12      	lsrs	r2, r2, #16
 8021510:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8021514:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8021518:	b29b      	uxth	r3, r3
 802151a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 802151e:	45c1      	cmp	r9, r8
 8021520:	f841 3b04 	str.w	r3, [r1], #4
 8021524:	ea4f 4022 	mov.w	r0, r2, asr #16
 8021528:	d2e6      	bcs.n	80214f8 <quorem+0xa4>
 802152a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 802152e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8021532:	b922      	cbnz	r2, 802153e <quorem+0xea>
 8021534:	3b04      	subs	r3, #4
 8021536:	429d      	cmp	r5, r3
 8021538:	461a      	mov	r2, r3
 802153a:	d30b      	bcc.n	8021554 <quorem+0x100>
 802153c:	613c      	str	r4, [r7, #16]
 802153e:	3601      	adds	r6, #1
 8021540:	4630      	mov	r0, r6
 8021542:	b003      	add	sp, #12
 8021544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021548:	6812      	ldr	r2, [r2, #0]
 802154a:	3b04      	subs	r3, #4
 802154c:	2a00      	cmp	r2, #0
 802154e:	d1cb      	bne.n	80214e8 <quorem+0x94>
 8021550:	3c01      	subs	r4, #1
 8021552:	e7c6      	b.n	80214e2 <quorem+0x8e>
 8021554:	6812      	ldr	r2, [r2, #0]
 8021556:	3b04      	subs	r3, #4
 8021558:	2a00      	cmp	r2, #0
 802155a:	d1ef      	bne.n	802153c <quorem+0xe8>
 802155c:	3c01      	subs	r4, #1
 802155e:	e7ea      	b.n	8021536 <quorem+0xe2>
 8021560:	2000      	movs	r0, #0
 8021562:	e7ee      	b.n	8021542 <quorem+0xee>
 8021564:	0000      	movs	r0, r0
	...

08021568 <_dtoa_r>:
 8021568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802156c:	ed2d 8b02 	vpush	{d8}
 8021570:	69c7      	ldr	r7, [r0, #28]
 8021572:	b091      	sub	sp, #68	@ 0x44
 8021574:	ed8d 0b02 	vstr	d0, [sp, #8]
 8021578:	ec55 4b10 	vmov	r4, r5, d0
 802157c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 802157e:	9107      	str	r1, [sp, #28]
 8021580:	4681      	mov	r9, r0
 8021582:	9209      	str	r2, [sp, #36]	@ 0x24
 8021584:	930d      	str	r3, [sp, #52]	@ 0x34
 8021586:	b97f      	cbnz	r7, 80215a8 <_dtoa_r+0x40>
 8021588:	2010      	movs	r0, #16
 802158a:	f7fe ff09 	bl	80203a0 <malloc>
 802158e:	4602      	mov	r2, r0
 8021590:	f8c9 001c 	str.w	r0, [r9, #28]
 8021594:	b920      	cbnz	r0, 80215a0 <_dtoa_r+0x38>
 8021596:	4ba0      	ldr	r3, [pc, #640]	@ (8021818 <_dtoa_r+0x2b0>)
 8021598:	21ef      	movs	r1, #239	@ 0xef
 802159a:	48a0      	ldr	r0, [pc, #640]	@ (802181c <_dtoa_r+0x2b4>)
 802159c:	f001 fb9c 	bl	8022cd8 <__assert_func>
 80215a0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80215a4:	6007      	str	r7, [r0, #0]
 80215a6:	60c7      	str	r7, [r0, #12]
 80215a8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80215ac:	6819      	ldr	r1, [r3, #0]
 80215ae:	b159      	cbz	r1, 80215c8 <_dtoa_r+0x60>
 80215b0:	685a      	ldr	r2, [r3, #4]
 80215b2:	604a      	str	r2, [r1, #4]
 80215b4:	2301      	movs	r3, #1
 80215b6:	4093      	lsls	r3, r2
 80215b8:	608b      	str	r3, [r1, #8]
 80215ba:	4648      	mov	r0, r9
 80215bc:	f000 fdbc 	bl	8022138 <_Bfree>
 80215c0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80215c4:	2200      	movs	r2, #0
 80215c6:	601a      	str	r2, [r3, #0]
 80215c8:	1e2b      	subs	r3, r5, #0
 80215ca:	bfbb      	ittet	lt
 80215cc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80215d0:	9303      	strlt	r3, [sp, #12]
 80215d2:	2300      	movge	r3, #0
 80215d4:	2201      	movlt	r2, #1
 80215d6:	bfac      	ite	ge
 80215d8:	6033      	strge	r3, [r6, #0]
 80215da:	6032      	strlt	r2, [r6, #0]
 80215dc:	4b90      	ldr	r3, [pc, #576]	@ (8021820 <_dtoa_r+0x2b8>)
 80215de:	9e03      	ldr	r6, [sp, #12]
 80215e0:	43b3      	bics	r3, r6
 80215e2:	d110      	bne.n	8021606 <_dtoa_r+0x9e>
 80215e4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80215e6:	f242 730f 	movw	r3, #9999	@ 0x270f
 80215ea:	6013      	str	r3, [r2, #0]
 80215ec:	f3c6 0313 	ubfx	r3, r6, #0, #20
 80215f0:	4323      	orrs	r3, r4
 80215f2:	f000 84e6 	beq.w	8021fc2 <_dtoa_r+0xa5a>
 80215f6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80215f8:	4f8a      	ldr	r7, [pc, #552]	@ (8021824 <_dtoa_r+0x2bc>)
 80215fa:	2b00      	cmp	r3, #0
 80215fc:	f000 84e8 	beq.w	8021fd0 <_dtoa_r+0xa68>
 8021600:	1cfb      	adds	r3, r7, #3
 8021602:	f000 bce3 	b.w	8021fcc <_dtoa_r+0xa64>
 8021606:	ed9d 8b02 	vldr	d8, [sp, #8]
 802160a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 802160e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021612:	d10a      	bne.n	802162a <_dtoa_r+0xc2>
 8021614:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8021616:	2301      	movs	r3, #1
 8021618:	6013      	str	r3, [r2, #0]
 802161a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 802161c:	b113      	cbz	r3, 8021624 <_dtoa_r+0xbc>
 802161e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8021620:	4b81      	ldr	r3, [pc, #516]	@ (8021828 <_dtoa_r+0x2c0>)
 8021622:	6013      	str	r3, [r2, #0]
 8021624:	4f81      	ldr	r7, [pc, #516]	@ (802182c <_dtoa_r+0x2c4>)
 8021626:	f000 bcd3 	b.w	8021fd0 <_dtoa_r+0xa68>
 802162a:	aa0e      	add	r2, sp, #56	@ 0x38
 802162c:	a90f      	add	r1, sp, #60	@ 0x3c
 802162e:	4648      	mov	r0, r9
 8021630:	eeb0 0b48 	vmov.f64	d0, d8
 8021634:	f001 f862 	bl	80226fc <__d2b>
 8021638:	f3c6 530a 	ubfx	r3, r6, #20, #11
 802163c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 802163e:	9001      	str	r0, [sp, #4]
 8021640:	2b00      	cmp	r3, #0
 8021642:	d045      	beq.n	80216d0 <_dtoa_r+0x168>
 8021644:	eeb0 7b48 	vmov.f64	d7, d8
 8021648:	ee18 1a90 	vmov	r1, s17
 802164c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8021650:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8021654:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8021658:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 802165c:	2500      	movs	r5, #0
 802165e:	ee07 1a90 	vmov	s15, r1
 8021662:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8021666:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8021800 <_dtoa_r+0x298>
 802166a:	ee37 7b46 	vsub.f64	d7, d7, d6
 802166e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8021808 <_dtoa_r+0x2a0>
 8021672:	eea7 6b05 	vfma.f64	d6, d7, d5
 8021676:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8021810 <_dtoa_r+0x2a8>
 802167a:	ee07 3a90 	vmov	s15, r3
 802167e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8021682:	eeb0 7b46 	vmov.f64	d7, d6
 8021686:	eea4 7b05 	vfma.f64	d7, d4, d5
 802168a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 802168e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8021692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021696:	ee16 8a90 	vmov	r8, s13
 802169a:	d508      	bpl.n	80216ae <_dtoa_r+0x146>
 802169c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80216a0:	eeb4 6b47 	vcmp.f64	d6, d7
 80216a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80216a8:	bf18      	it	ne
 80216aa:	f108 38ff 	addne.w	r8, r8, #4294967295
 80216ae:	f1b8 0f16 	cmp.w	r8, #22
 80216b2:	d82b      	bhi.n	802170c <_dtoa_r+0x1a4>
 80216b4:	495e      	ldr	r1, [pc, #376]	@ (8021830 <_dtoa_r+0x2c8>)
 80216b6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 80216ba:	ed91 7b00 	vldr	d7, [r1]
 80216be:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80216c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80216c6:	d501      	bpl.n	80216cc <_dtoa_r+0x164>
 80216c8:	f108 38ff 	add.w	r8, r8, #4294967295
 80216cc:	2100      	movs	r1, #0
 80216ce:	e01e      	b.n	802170e <_dtoa_r+0x1a6>
 80216d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80216d2:	4413      	add	r3, r2
 80216d4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 80216d8:	2920      	cmp	r1, #32
 80216da:	bfc1      	itttt	gt
 80216dc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 80216e0:	408e      	lslgt	r6, r1
 80216e2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 80216e6:	fa24 f101 	lsrgt.w	r1, r4, r1
 80216ea:	bfd6      	itet	le
 80216ec:	f1c1 0120 	rsble	r1, r1, #32
 80216f0:	4331      	orrgt	r1, r6
 80216f2:	fa04 f101 	lslle.w	r1, r4, r1
 80216f6:	ee07 1a90 	vmov	s15, r1
 80216fa:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80216fe:	3b01      	subs	r3, #1
 8021700:	ee17 1a90 	vmov	r1, s15
 8021704:	2501      	movs	r5, #1
 8021706:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 802170a:	e7a8      	b.n	802165e <_dtoa_r+0xf6>
 802170c:	2101      	movs	r1, #1
 802170e:	1ad2      	subs	r2, r2, r3
 8021710:	1e53      	subs	r3, r2, #1
 8021712:	9306      	str	r3, [sp, #24]
 8021714:	bf45      	ittet	mi
 8021716:	f1c2 0301 	rsbmi	r3, r2, #1
 802171a:	9304      	strmi	r3, [sp, #16]
 802171c:	2300      	movpl	r3, #0
 802171e:	2300      	movmi	r3, #0
 8021720:	bf4c      	ite	mi
 8021722:	9306      	strmi	r3, [sp, #24]
 8021724:	9304      	strpl	r3, [sp, #16]
 8021726:	f1b8 0f00 	cmp.w	r8, #0
 802172a:	910c      	str	r1, [sp, #48]	@ 0x30
 802172c:	db18      	blt.n	8021760 <_dtoa_r+0x1f8>
 802172e:	9b06      	ldr	r3, [sp, #24]
 8021730:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8021734:	4443      	add	r3, r8
 8021736:	9306      	str	r3, [sp, #24]
 8021738:	2300      	movs	r3, #0
 802173a:	9a07      	ldr	r2, [sp, #28]
 802173c:	2a09      	cmp	r2, #9
 802173e:	d845      	bhi.n	80217cc <_dtoa_r+0x264>
 8021740:	2a05      	cmp	r2, #5
 8021742:	bfc4      	itt	gt
 8021744:	3a04      	subgt	r2, #4
 8021746:	9207      	strgt	r2, [sp, #28]
 8021748:	9a07      	ldr	r2, [sp, #28]
 802174a:	f1a2 0202 	sub.w	r2, r2, #2
 802174e:	bfcc      	ite	gt
 8021750:	2400      	movgt	r4, #0
 8021752:	2401      	movle	r4, #1
 8021754:	2a03      	cmp	r2, #3
 8021756:	d844      	bhi.n	80217e2 <_dtoa_r+0x27a>
 8021758:	e8df f002 	tbb	[pc, r2]
 802175c:	0b173634 	.word	0x0b173634
 8021760:	9b04      	ldr	r3, [sp, #16]
 8021762:	2200      	movs	r2, #0
 8021764:	eba3 0308 	sub.w	r3, r3, r8
 8021768:	9304      	str	r3, [sp, #16]
 802176a:	920a      	str	r2, [sp, #40]	@ 0x28
 802176c:	f1c8 0300 	rsb	r3, r8, #0
 8021770:	e7e3      	b.n	802173a <_dtoa_r+0x1d2>
 8021772:	2201      	movs	r2, #1
 8021774:	9208      	str	r2, [sp, #32]
 8021776:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8021778:	eb08 0b02 	add.w	fp, r8, r2
 802177c:	f10b 0a01 	add.w	sl, fp, #1
 8021780:	4652      	mov	r2, sl
 8021782:	2a01      	cmp	r2, #1
 8021784:	bfb8      	it	lt
 8021786:	2201      	movlt	r2, #1
 8021788:	e006      	b.n	8021798 <_dtoa_r+0x230>
 802178a:	2201      	movs	r2, #1
 802178c:	9208      	str	r2, [sp, #32]
 802178e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8021790:	2a00      	cmp	r2, #0
 8021792:	dd29      	ble.n	80217e8 <_dtoa_r+0x280>
 8021794:	4693      	mov	fp, r2
 8021796:	4692      	mov	sl, r2
 8021798:	f8d9 701c 	ldr.w	r7, [r9, #28]
 802179c:	2100      	movs	r1, #0
 802179e:	2004      	movs	r0, #4
 80217a0:	f100 0614 	add.w	r6, r0, #20
 80217a4:	4296      	cmp	r6, r2
 80217a6:	d926      	bls.n	80217f6 <_dtoa_r+0x28e>
 80217a8:	6079      	str	r1, [r7, #4]
 80217aa:	4648      	mov	r0, r9
 80217ac:	9305      	str	r3, [sp, #20]
 80217ae:	f000 fc83 	bl	80220b8 <_Balloc>
 80217b2:	9b05      	ldr	r3, [sp, #20]
 80217b4:	4607      	mov	r7, r0
 80217b6:	2800      	cmp	r0, #0
 80217b8:	d13e      	bne.n	8021838 <_dtoa_r+0x2d0>
 80217ba:	4b1e      	ldr	r3, [pc, #120]	@ (8021834 <_dtoa_r+0x2cc>)
 80217bc:	4602      	mov	r2, r0
 80217be:	f240 11af 	movw	r1, #431	@ 0x1af
 80217c2:	e6ea      	b.n	802159a <_dtoa_r+0x32>
 80217c4:	2200      	movs	r2, #0
 80217c6:	e7e1      	b.n	802178c <_dtoa_r+0x224>
 80217c8:	2200      	movs	r2, #0
 80217ca:	e7d3      	b.n	8021774 <_dtoa_r+0x20c>
 80217cc:	2401      	movs	r4, #1
 80217ce:	2200      	movs	r2, #0
 80217d0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80217d4:	f04f 3bff 	mov.w	fp, #4294967295
 80217d8:	2100      	movs	r1, #0
 80217da:	46da      	mov	sl, fp
 80217dc:	2212      	movs	r2, #18
 80217de:	9109      	str	r1, [sp, #36]	@ 0x24
 80217e0:	e7da      	b.n	8021798 <_dtoa_r+0x230>
 80217e2:	2201      	movs	r2, #1
 80217e4:	9208      	str	r2, [sp, #32]
 80217e6:	e7f5      	b.n	80217d4 <_dtoa_r+0x26c>
 80217e8:	f04f 0b01 	mov.w	fp, #1
 80217ec:	46da      	mov	sl, fp
 80217ee:	465a      	mov	r2, fp
 80217f0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 80217f4:	e7d0      	b.n	8021798 <_dtoa_r+0x230>
 80217f6:	3101      	adds	r1, #1
 80217f8:	0040      	lsls	r0, r0, #1
 80217fa:	e7d1      	b.n	80217a0 <_dtoa_r+0x238>
 80217fc:	f3af 8000 	nop.w
 8021800:	636f4361 	.word	0x636f4361
 8021804:	3fd287a7 	.word	0x3fd287a7
 8021808:	8b60c8b3 	.word	0x8b60c8b3
 802180c:	3fc68a28 	.word	0x3fc68a28
 8021810:	509f79fb 	.word	0x509f79fb
 8021814:	3fd34413 	.word	0x3fd34413
 8021818:	08025e6a 	.word	0x08025e6a
 802181c:	08025e81 	.word	0x08025e81
 8021820:	7ff00000 	.word	0x7ff00000
 8021824:	08025e66 	.word	0x08025e66
 8021828:	08025e3a 	.word	0x08025e3a
 802182c:	08025e39 	.word	0x08025e39
 8021830:	08025fd0 	.word	0x08025fd0
 8021834:	08025ed9 	.word	0x08025ed9
 8021838:	f8d9 201c 	ldr.w	r2, [r9, #28]
 802183c:	f1ba 0f0e 	cmp.w	sl, #14
 8021840:	6010      	str	r0, [r2, #0]
 8021842:	d86e      	bhi.n	8021922 <_dtoa_r+0x3ba>
 8021844:	2c00      	cmp	r4, #0
 8021846:	d06c      	beq.n	8021922 <_dtoa_r+0x3ba>
 8021848:	f1b8 0f00 	cmp.w	r8, #0
 802184c:	f340 80b4 	ble.w	80219b8 <_dtoa_r+0x450>
 8021850:	4ac8      	ldr	r2, [pc, #800]	@ (8021b74 <_dtoa_r+0x60c>)
 8021852:	f008 010f 	and.w	r1, r8, #15
 8021856:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 802185a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 802185e:	ed92 7b00 	vldr	d7, [r2]
 8021862:	ea4f 1128 	mov.w	r1, r8, asr #4
 8021866:	f000 809b 	beq.w	80219a0 <_dtoa_r+0x438>
 802186a:	4ac3      	ldr	r2, [pc, #780]	@ (8021b78 <_dtoa_r+0x610>)
 802186c:	ed92 6b08 	vldr	d6, [r2, #32]
 8021870:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8021874:	ed8d 6b02 	vstr	d6, [sp, #8]
 8021878:	f001 010f 	and.w	r1, r1, #15
 802187c:	2203      	movs	r2, #3
 802187e:	48be      	ldr	r0, [pc, #760]	@ (8021b78 <_dtoa_r+0x610>)
 8021880:	2900      	cmp	r1, #0
 8021882:	f040 808f 	bne.w	80219a4 <_dtoa_r+0x43c>
 8021886:	ed9d 6b02 	vldr	d6, [sp, #8]
 802188a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 802188e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8021892:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8021894:	ed9d 7b02 	vldr	d7, [sp, #8]
 8021898:	2900      	cmp	r1, #0
 802189a:	f000 80b3 	beq.w	8021a04 <_dtoa_r+0x49c>
 802189e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80218a2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80218a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80218aa:	f140 80ab 	bpl.w	8021a04 <_dtoa_r+0x49c>
 80218ae:	f1ba 0f00 	cmp.w	sl, #0
 80218b2:	f000 80a7 	beq.w	8021a04 <_dtoa_r+0x49c>
 80218b6:	f1bb 0f00 	cmp.w	fp, #0
 80218ba:	dd30      	ble.n	802191e <_dtoa_r+0x3b6>
 80218bc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80218c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80218c4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80218c8:	f108 31ff 	add.w	r1, r8, #4294967295
 80218cc:	9105      	str	r1, [sp, #20]
 80218ce:	3201      	adds	r2, #1
 80218d0:	465c      	mov	r4, fp
 80218d2:	ed9d 6b02 	vldr	d6, [sp, #8]
 80218d6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 80218da:	ee07 2a90 	vmov	s15, r2
 80218de:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80218e2:	eea7 5b06 	vfma.f64	d5, d7, d6
 80218e6:	ee15 2a90 	vmov	r2, s11
 80218ea:	ec51 0b15 	vmov	r0, r1, d5
 80218ee:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 80218f2:	2c00      	cmp	r4, #0
 80218f4:	f040 808a 	bne.w	8021a0c <_dtoa_r+0x4a4>
 80218f8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80218fc:	ee36 6b47 	vsub.f64	d6, d6, d7
 8021900:	ec41 0b17 	vmov	d7, r0, r1
 8021904:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8021908:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802190c:	f300 826a 	bgt.w	8021de4 <_dtoa_r+0x87c>
 8021910:	eeb1 7b47 	vneg.f64	d7, d7
 8021914:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8021918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802191c:	d423      	bmi.n	8021966 <_dtoa_r+0x3fe>
 802191e:	ed8d 8b02 	vstr	d8, [sp, #8]
 8021922:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8021924:	2a00      	cmp	r2, #0
 8021926:	f2c0 8129 	blt.w	8021b7c <_dtoa_r+0x614>
 802192a:	f1b8 0f0e 	cmp.w	r8, #14
 802192e:	f300 8125 	bgt.w	8021b7c <_dtoa_r+0x614>
 8021932:	4b90      	ldr	r3, [pc, #576]	@ (8021b74 <_dtoa_r+0x60c>)
 8021934:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8021938:	ed93 6b00 	vldr	d6, [r3]
 802193c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802193e:	2b00      	cmp	r3, #0
 8021940:	f280 80c8 	bge.w	8021ad4 <_dtoa_r+0x56c>
 8021944:	f1ba 0f00 	cmp.w	sl, #0
 8021948:	f300 80c4 	bgt.w	8021ad4 <_dtoa_r+0x56c>
 802194c:	d10b      	bne.n	8021966 <_dtoa_r+0x3fe>
 802194e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8021952:	ee26 6b07 	vmul.f64	d6, d6, d7
 8021956:	ed9d 7b02 	vldr	d7, [sp, #8]
 802195a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 802195e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021962:	f2c0 823c 	blt.w	8021dde <_dtoa_r+0x876>
 8021966:	2400      	movs	r4, #0
 8021968:	4625      	mov	r5, r4
 802196a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802196c:	43db      	mvns	r3, r3
 802196e:	9305      	str	r3, [sp, #20]
 8021970:	463e      	mov	r6, r7
 8021972:	f04f 0800 	mov.w	r8, #0
 8021976:	4621      	mov	r1, r4
 8021978:	4648      	mov	r0, r9
 802197a:	f000 fbdd 	bl	8022138 <_Bfree>
 802197e:	2d00      	cmp	r5, #0
 8021980:	f000 80a2 	beq.w	8021ac8 <_dtoa_r+0x560>
 8021984:	f1b8 0f00 	cmp.w	r8, #0
 8021988:	d005      	beq.n	8021996 <_dtoa_r+0x42e>
 802198a:	45a8      	cmp	r8, r5
 802198c:	d003      	beq.n	8021996 <_dtoa_r+0x42e>
 802198e:	4641      	mov	r1, r8
 8021990:	4648      	mov	r0, r9
 8021992:	f000 fbd1 	bl	8022138 <_Bfree>
 8021996:	4629      	mov	r1, r5
 8021998:	4648      	mov	r0, r9
 802199a:	f000 fbcd 	bl	8022138 <_Bfree>
 802199e:	e093      	b.n	8021ac8 <_dtoa_r+0x560>
 80219a0:	2202      	movs	r2, #2
 80219a2:	e76c      	b.n	802187e <_dtoa_r+0x316>
 80219a4:	07cc      	lsls	r4, r1, #31
 80219a6:	d504      	bpl.n	80219b2 <_dtoa_r+0x44a>
 80219a8:	ed90 6b00 	vldr	d6, [r0]
 80219ac:	3201      	adds	r2, #1
 80219ae:	ee27 7b06 	vmul.f64	d7, d7, d6
 80219b2:	1049      	asrs	r1, r1, #1
 80219b4:	3008      	adds	r0, #8
 80219b6:	e763      	b.n	8021880 <_dtoa_r+0x318>
 80219b8:	d022      	beq.n	8021a00 <_dtoa_r+0x498>
 80219ba:	f1c8 0100 	rsb	r1, r8, #0
 80219be:	4a6d      	ldr	r2, [pc, #436]	@ (8021b74 <_dtoa_r+0x60c>)
 80219c0:	f001 000f 	and.w	r0, r1, #15
 80219c4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80219c8:	ed92 7b00 	vldr	d7, [r2]
 80219cc:	ee28 7b07 	vmul.f64	d7, d8, d7
 80219d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80219d4:	4868      	ldr	r0, [pc, #416]	@ (8021b78 <_dtoa_r+0x610>)
 80219d6:	1109      	asrs	r1, r1, #4
 80219d8:	2400      	movs	r4, #0
 80219da:	2202      	movs	r2, #2
 80219dc:	b929      	cbnz	r1, 80219ea <_dtoa_r+0x482>
 80219de:	2c00      	cmp	r4, #0
 80219e0:	f43f af57 	beq.w	8021892 <_dtoa_r+0x32a>
 80219e4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80219e8:	e753      	b.n	8021892 <_dtoa_r+0x32a>
 80219ea:	07ce      	lsls	r6, r1, #31
 80219ec:	d505      	bpl.n	80219fa <_dtoa_r+0x492>
 80219ee:	ed90 6b00 	vldr	d6, [r0]
 80219f2:	3201      	adds	r2, #1
 80219f4:	2401      	movs	r4, #1
 80219f6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80219fa:	1049      	asrs	r1, r1, #1
 80219fc:	3008      	adds	r0, #8
 80219fe:	e7ed      	b.n	80219dc <_dtoa_r+0x474>
 8021a00:	2202      	movs	r2, #2
 8021a02:	e746      	b.n	8021892 <_dtoa_r+0x32a>
 8021a04:	f8cd 8014 	str.w	r8, [sp, #20]
 8021a08:	4654      	mov	r4, sl
 8021a0a:	e762      	b.n	80218d2 <_dtoa_r+0x36a>
 8021a0c:	4a59      	ldr	r2, [pc, #356]	@ (8021b74 <_dtoa_r+0x60c>)
 8021a0e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8021a12:	ed12 4b02 	vldr	d4, [r2, #-8]
 8021a16:	9a08      	ldr	r2, [sp, #32]
 8021a18:	ec41 0b17 	vmov	d7, r0, r1
 8021a1c:	443c      	add	r4, r7
 8021a1e:	b34a      	cbz	r2, 8021a74 <_dtoa_r+0x50c>
 8021a20:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8021a24:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8021a28:	463e      	mov	r6, r7
 8021a2a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8021a2e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8021a32:	ee35 7b47 	vsub.f64	d7, d5, d7
 8021a36:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8021a3a:	ee14 2a90 	vmov	r2, s9
 8021a3e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8021a42:	3230      	adds	r2, #48	@ 0x30
 8021a44:	ee36 6b45 	vsub.f64	d6, d6, d5
 8021a48:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8021a4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021a50:	f806 2b01 	strb.w	r2, [r6], #1
 8021a54:	d438      	bmi.n	8021ac8 <_dtoa_r+0x560>
 8021a56:	ee32 5b46 	vsub.f64	d5, d2, d6
 8021a5a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8021a5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021a62:	d46e      	bmi.n	8021b42 <_dtoa_r+0x5da>
 8021a64:	42a6      	cmp	r6, r4
 8021a66:	f43f af5a 	beq.w	802191e <_dtoa_r+0x3b6>
 8021a6a:	ee27 7b03 	vmul.f64	d7, d7, d3
 8021a6e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8021a72:	e7e0      	b.n	8021a36 <_dtoa_r+0x4ce>
 8021a74:	4621      	mov	r1, r4
 8021a76:	463e      	mov	r6, r7
 8021a78:	ee27 7b04 	vmul.f64	d7, d7, d4
 8021a7c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8021a80:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8021a84:	ee14 2a90 	vmov	r2, s9
 8021a88:	3230      	adds	r2, #48	@ 0x30
 8021a8a:	f806 2b01 	strb.w	r2, [r6], #1
 8021a8e:	42a6      	cmp	r6, r4
 8021a90:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8021a94:	ee36 6b45 	vsub.f64	d6, d6, d5
 8021a98:	d119      	bne.n	8021ace <_dtoa_r+0x566>
 8021a9a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8021a9e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8021aa2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8021aa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021aaa:	dc4a      	bgt.n	8021b42 <_dtoa_r+0x5da>
 8021aac:	ee35 5b47 	vsub.f64	d5, d5, d7
 8021ab0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8021ab4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021ab8:	f57f af31 	bpl.w	802191e <_dtoa_r+0x3b6>
 8021abc:	460e      	mov	r6, r1
 8021abe:	3901      	subs	r1, #1
 8021ac0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8021ac4:	2b30      	cmp	r3, #48	@ 0x30
 8021ac6:	d0f9      	beq.n	8021abc <_dtoa_r+0x554>
 8021ac8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8021acc:	e027      	b.n	8021b1e <_dtoa_r+0x5b6>
 8021ace:	ee26 6b03 	vmul.f64	d6, d6, d3
 8021ad2:	e7d5      	b.n	8021a80 <_dtoa_r+0x518>
 8021ad4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8021ad8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8021adc:	463e      	mov	r6, r7
 8021ade:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8021ae2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8021ae6:	ee15 3a10 	vmov	r3, s10
 8021aea:	3330      	adds	r3, #48	@ 0x30
 8021aec:	f806 3b01 	strb.w	r3, [r6], #1
 8021af0:	1bf3      	subs	r3, r6, r7
 8021af2:	459a      	cmp	sl, r3
 8021af4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8021af8:	eea3 7b46 	vfms.f64	d7, d3, d6
 8021afc:	d132      	bne.n	8021b64 <_dtoa_r+0x5fc>
 8021afe:	ee37 7b07 	vadd.f64	d7, d7, d7
 8021b02:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8021b06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021b0a:	dc18      	bgt.n	8021b3e <_dtoa_r+0x5d6>
 8021b0c:	eeb4 7b46 	vcmp.f64	d7, d6
 8021b10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021b14:	d103      	bne.n	8021b1e <_dtoa_r+0x5b6>
 8021b16:	ee15 3a10 	vmov	r3, s10
 8021b1a:	07db      	lsls	r3, r3, #31
 8021b1c:	d40f      	bmi.n	8021b3e <_dtoa_r+0x5d6>
 8021b1e:	9901      	ldr	r1, [sp, #4]
 8021b20:	4648      	mov	r0, r9
 8021b22:	f000 fb09 	bl	8022138 <_Bfree>
 8021b26:	2300      	movs	r3, #0
 8021b28:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8021b2a:	7033      	strb	r3, [r6, #0]
 8021b2c:	f108 0301 	add.w	r3, r8, #1
 8021b30:	6013      	str	r3, [r2, #0]
 8021b32:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8021b34:	2b00      	cmp	r3, #0
 8021b36:	f000 824b 	beq.w	8021fd0 <_dtoa_r+0xa68>
 8021b3a:	601e      	str	r6, [r3, #0]
 8021b3c:	e248      	b.n	8021fd0 <_dtoa_r+0xa68>
 8021b3e:	f8cd 8014 	str.w	r8, [sp, #20]
 8021b42:	4633      	mov	r3, r6
 8021b44:	461e      	mov	r6, r3
 8021b46:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8021b4a:	2a39      	cmp	r2, #57	@ 0x39
 8021b4c:	d106      	bne.n	8021b5c <_dtoa_r+0x5f4>
 8021b4e:	429f      	cmp	r7, r3
 8021b50:	d1f8      	bne.n	8021b44 <_dtoa_r+0x5dc>
 8021b52:	9a05      	ldr	r2, [sp, #20]
 8021b54:	3201      	adds	r2, #1
 8021b56:	9205      	str	r2, [sp, #20]
 8021b58:	2230      	movs	r2, #48	@ 0x30
 8021b5a:	703a      	strb	r2, [r7, #0]
 8021b5c:	781a      	ldrb	r2, [r3, #0]
 8021b5e:	3201      	adds	r2, #1
 8021b60:	701a      	strb	r2, [r3, #0]
 8021b62:	e7b1      	b.n	8021ac8 <_dtoa_r+0x560>
 8021b64:	ee27 7b04 	vmul.f64	d7, d7, d4
 8021b68:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8021b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021b70:	d1b5      	bne.n	8021ade <_dtoa_r+0x576>
 8021b72:	e7d4      	b.n	8021b1e <_dtoa_r+0x5b6>
 8021b74:	08025fd0 	.word	0x08025fd0
 8021b78:	08025fa8 	.word	0x08025fa8
 8021b7c:	9908      	ldr	r1, [sp, #32]
 8021b7e:	2900      	cmp	r1, #0
 8021b80:	f000 80e9 	beq.w	8021d56 <_dtoa_r+0x7ee>
 8021b84:	9907      	ldr	r1, [sp, #28]
 8021b86:	2901      	cmp	r1, #1
 8021b88:	f300 80cb 	bgt.w	8021d22 <_dtoa_r+0x7ba>
 8021b8c:	2d00      	cmp	r5, #0
 8021b8e:	f000 80c4 	beq.w	8021d1a <_dtoa_r+0x7b2>
 8021b92:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8021b96:	9e04      	ldr	r6, [sp, #16]
 8021b98:	461c      	mov	r4, r3
 8021b9a:	9305      	str	r3, [sp, #20]
 8021b9c:	9b04      	ldr	r3, [sp, #16]
 8021b9e:	4413      	add	r3, r2
 8021ba0:	9304      	str	r3, [sp, #16]
 8021ba2:	9b06      	ldr	r3, [sp, #24]
 8021ba4:	2101      	movs	r1, #1
 8021ba6:	4413      	add	r3, r2
 8021ba8:	4648      	mov	r0, r9
 8021baa:	9306      	str	r3, [sp, #24]
 8021bac:	f000 fb78 	bl	80222a0 <__i2b>
 8021bb0:	9b05      	ldr	r3, [sp, #20]
 8021bb2:	4605      	mov	r5, r0
 8021bb4:	b166      	cbz	r6, 8021bd0 <_dtoa_r+0x668>
 8021bb6:	9a06      	ldr	r2, [sp, #24]
 8021bb8:	2a00      	cmp	r2, #0
 8021bba:	dd09      	ble.n	8021bd0 <_dtoa_r+0x668>
 8021bbc:	42b2      	cmp	r2, r6
 8021bbe:	9904      	ldr	r1, [sp, #16]
 8021bc0:	bfa8      	it	ge
 8021bc2:	4632      	movge	r2, r6
 8021bc4:	1a89      	subs	r1, r1, r2
 8021bc6:	9104      	str	r1, [sp, #16]
 8021bc8:	9906      	ldr	r1, [sp, #24]
 8021bca:	1ab6      	subs	r6, r6, r2
 8021bcc:	1a8a      	subs	r2, r1, r2
 8021bce:	9206      	str	r2, [sp, #24]
 8021bd0:	b30b      	cbz	r3, 8021c16 <_dtoa_r+0x6ae>
 8021bd2:	9a08      	ldr	r2, [sp, #32]
 8021bd4:	2a00      	cmp	r2, #0
 8021bd6:	f000 80c5 	beq.w	8021d64 <_dtoa_r+0x7fc>
 8021bda:	2c00      	cmp	r4, #0
 8021bdc:	f000 80bf 	beq.w	8021d5e <_dtoa_r+0x7f6>
 8021be0:	4629      	mov	r1, r5
 8021be2:	4622      	mov	r2, r4
 8021be4:	4648      	mov	r0, r9
 8021be6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8021be8:	f000 fc12 	bl	8022410 <__pow5mult>
 8021bec:	9a01      	ldr	r2, [sp, #4]
 8021bee:	4601      	mov	r1, r0
 8021bf0:	4605      	mov	r5, r0
 8021bf2:	4648      	mov	r0, r9
 8021bf4:	f000 fb6a 	bl	80222cc <__multiply>
 8021bf8:	9901      	ldr	r1, [sp, #4]
 8021bfa:	9005      	str	r0, [sp, #20]
 8021bfc:	4648      	mov	r0, r9
 8021bfe:	f000 fa9b 	bl	8022138 <_Bfree>
 8021c02:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8021c04:	1b1b      	subs	r3, r3, r4
 8021c06:	f000 80b0 	beq.w	8021d6a <_dtoa_r+0x802>
 8021c0a:	9905      	ldr	r1, [sp, #20]
 8021c0c:	461a      	mov	r2, r3
 8021c0e:	4648      	mov	r0, r9
 8021c10:	f000 fbfe 	bl	8022410 <__pow5mult>
 8021c14:	9001      	str	r0, [sp, #4]
 8021c16:	2101      	movs	r1, #1
 8021c18:	4648      	mov	r0, r9
 8021c1a:	f000 fb41 	bl	80222a0 <__i2b>
 8021c1e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8021c20:	4604      	mov	r4, r0
 8021c22:	2b00      	cmp	r3, #0
 8021c24:	f000 81da 	beq.w	8021fdc <_dtoa_r+0xa74>
 8021c28:	461a      	mov	r2, r3
 8021c2a:	4601      	mov	r1, r0
 8021c2c:	4648      	mov	r0, r9
 8021c2e:	f000 fbef 	bl	8022410 <__pow5mult>
 8021c32:	9b07      	ldr	r3, [sp, #28]
 8021c34:	2b01      	cmp	r3, #1
 8021c36:	4604      	mov	r4, r0
 8021c38:	f300 80a0 	bgt.w	8021d7c <_dtoa_r+0x814>
 8021c3c:	9b02      	ldr	r3, [sp, #8]
 8021c3e:	2b00      	cmp	r3, #0
 8021c40:	f040 8096 	bne.w	8021d70 <_dtoa_r+0x808>
 8021c44:	9b03      	ldr	r3, [sp, #12]
 8021c46:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8021c4a:	2a00      	cmp	r2, #0
 8021c4c:	f040 8092 	bne.w	8021d74 <_dtoa_r+0x80c>
 8021c50:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8021c54:	0d12      	lsrs	r2, r2, #20
 8021c56:	0512      	lsls	r2, r2, #20
 8021c58:	2a00      	cmp	r2, #0
 8021c5a:	f000 808d 	beq.w	8021d78 <_dtoa_r+0x810>
 8021c5e:	9b04      	ldr	r3, [sp, #16]
 8021c60:	3301      	adds	r3, #1
 8021c62:	9304      	str	r3, [sp, #16]
 8021c64:	9b06      	ldr	r3, [sp, #24]
 8021c66:	3301      	adds	r3, #1
 8021c68:	9306      	str	r3, [sp, #24]
 8021c6a:	2301      	movs	r3, #1
 8021c6c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8021c6e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8021c70:	2b00      	cmp	r3, #0
 8021c72:	f000 81b9 	beq.w	8021fe8 <_dtoa_r+0xa80>
 8021c76:	6922      	ldr	r2, [r4, #16]
 8021c78:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8021c7c:	6910      	ldr	r0, [r2, #16]
 8021c7e:	f000 fac3 	bl	8022208 <__hi0bits>
 8021c82:	f1c0 0020 	rsb	r0, r0, #32
 8021c86:	9b06      	ldr	r3, [sp, #24]
 8021c88:	4418      	add	r0, r3
 8021c8a:	f010 001f 	ands.w	r0, r0, #31
 8021c8e:	f000 8081 	beq.w	8021d94 <_dtoa_r+0x82c>
 8021c92:	f1c0 0220 	rsb	r2, r0, #32
 8021c96:	2a04      	cmp	r2, #4
 8021c98:	dd73      	ble.n	8021d82 <_dtoa_r+0x81a>
 8021c9a:	9b04      	ldr	r3, [sp, #16]
 8021c9c:	f1c0 001c 	rsb	r0, r0, #28
 8021ca0:	4403      	add	r3, r0
 8021ca2:	9304      	str	r3, [sp, #16]
 8021ca4:	9b06      	ldr	r3, [sp, #24]
 8021ca6:	4406      	add	r6, r0
 8021ca8:	4403      	add	r3, r0
 8021caa:	9306      	str	r3, [sp, #24]
 8021cac:	9b04      	ldr	r3, [sp, #16]
 8021cae:	2b00      	cmp	r3, #0
 8021cb0:	dd05      	ble.n	8021cbe <_dtoa_r+0x756>
 8021cb2:	9901      	ldr	r1, [sp, #4]
 8021cb4:	461a      	mov	r2, r3
 8021cb6:	4648      	mov	r0, r9
 8021cb8:	f000 fc04 	bl	80224c4 <__lshift>
 8021cbc:	9001      	str	r0, [sp, #4]
 8021cbe:	9b06      	ldr	r3, [sp, #24]
 8021cc0:	2b00      	cmp	r3, #0
 8021cc2:	dd05      	ble.n	8021cd0 <_dtoa_r+0x768>
 8021cc4:	4621      	mov	r1, r4
 8021cc6:	461a      	mov	r2, r3
 8021cc8:	4648      	mov	r0, r9
 8021cca:	f000 fbfb 	bl	80224c4 <__lshift>
 8021cce:	4604      	mov	r4, r0
 8021cd0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8021cd2:	2b00      	cmp	r3, #0
 8021cd4:	d060      	beq.n	8021d98 <_dtoa_r+0x830>
 8021cd6:	9801      	ldr	r0, [sp, #4]
 8021cd8:	4621      	mov	r1, r4
 8021cda:	f000 fc5f 	bl	802259c <__mcmp>
 8021cde:	2800      	cmp	r0, #0
 8021ce0:	da5a      	bge.n	8021d98 <_dtoa_r+0x830>
 8021ce2:	f108 33ff 	add.w	r3, r8, #4294967295
 8021ce6:	9305      	str	r3, [sp, #20]
 8021ce8:	9901      	ldr	r1, [sp, #4]
 8021cea:	2300      	movs	r3, #0
 8021cec:	220a      	movs	r2, #10
 8021cee:	4648      	mov	r0, r9
 8021cf0:	f000 fa44 	bl	802217c <__multadd>
 8021cf4:	9b08      	ldr	r3, [sp, #32]
 8021cf6:	9001      	str	r0, [sp, #4]
 8021cf8:	2b00      	cmp	r3, #0
 8021cfa:	f000 8177 	beq.w	8021fec <_dtoa_r+0xa84>
 8021cfe:	4629      	mov	r1, r5
 8021d00:	2300      	movs	r3, #0
 8021d02:	220a      	movs	r2, #10
 8021d04:	4648      	mov	r0, r9
 8021d06:	f000 fa39 	bl	802217c <__multadd>
 8021d0a:	f1bb 0f00 	cmp.w	fp, #0
 8021d0e:	4605      	mov	r5, r0
 8021d10:	dc6e      	bgt.n	8021df0 <_dtoa_r+0x888>
 8021d12:	9b07      	ldr	r3, [sp, #28]
 8021d14:	2b02      	cmp	r3, #2
 8021d16:	dc48      	bgt.n	8021daa <_dtoa_r+0x842>
 8021d18:	e06a      	b.n	8021df0 <_dtoa_r+0x888>
 8021d1a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8021d1c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8021d20:	e739      	b.n	8021b96 <_dtoa_r+0x62e>
 8021d22:	f10a 34ff 	add.w	r4, sl, #4294967295
 8021d26:	42a3      	cmp	r3, r4
 8021d28:	db07      	blt.n	8021d3a <_dtoa_r+0x7d2>
 8021d2a:	f1ba 0f00 	cmp.w	sl, #0
 8021d2e:	eba3 0404 	sub.w	r4, r3, r4
 8021d32:	db0b      	blt.n	8021d4c <_dtoa_r+0x7e4>
 8021d34:	9e04      	ldr	r6, [sp, #16]
 8021d36:	4652      	mov	r2, sl
 8021d38:	e72f      	b.n	8021b9a <_dtoa_r+0x632>
 8021d3a:	1ae2      	subs	r2, r4, r3
 8021d3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8021d3e:	9e04      	ldr	r6, [sp, #16]
 8021d40:	4413      	add	r3, r2
 8021d42:	930a      	str	r3, [sp, #40]	@ 0x28
 8021d44:	4652      	mov	r2, sl
 8021d46:	4623      	mov	r3, r4
 8021d48:	2400      	movs	r4, #0
 8021d4a:	e726      	b.n	8021b9a <_dtoa_r+0x632>
 8021d4c:	9a04      	ldr	r2, [sp, #16]
 8021d4e:	eba2 060a 	sub.w	r6, r2, sl
 8021d52:	2200      	movs	r2, #0
 8021d54:	e721      	b.n	8021b9a <_dtoa_r+0x632>
 8021d56:	9e04      	ldr	r6, [sp, #16]
 8021d58:	9d08      	ldr	r5, [sp, #32]
 8021d5a:	461c      	mov	r4, r3
 8021d5c:	e72a      	b.n	8021bb4 <_dtoa_r+0x64c>
 8021d5e:	9a01      	ldr	r2, [sp, #4]
 8021d60:	9205      	str	r2, [sp, #20]
 8021d62:	e752      	b.n	8021c0a <_dtoa_r+0x6a2>
 8021d64:	9901      	ldr	r1, [sp, #4]
 8021d66:	461a      	mov	r2, r3
 8021d68:	e751      	b.n	8021c0e <_dtoa_r+0x6a6>
 8021d6a:	9b05      	ldr	r3, [sp, #20]
 8021d6c:	9301      	str	r3, [sp, #4]
 8021d6e:	e752      	b.n	8021c16 <_dtoa_r+0x6ae>
 8021d70:	2300      	movs	r3, #0
 8021d72:	e77b      	b.n	8021c6c <_dtoa_r+0x704>
 8021d74:	9b02      	ldr	r3, [sp, #8]
 8021d76:	e779      	b.n	8021c6c <_dtoa_r+0x704>
 8021d78:	920b      	str	r2, [sp, #44]	@ 0x2c
 8021d7a:	e778      	b.n	8021c6e <_dtoa_r+0x706>
 8021d7c:	2300      	movs	r3, #0
 8021d7e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8021d80:	e779      	b.n	8021c76 <_dtoa_r+0x70e>
 8021d82:	d093      	beq.n	8021cac <_dtoa_r+0x744>
 8021d84:	9b04      	ldr	r3, [sp, #16]
 8021d86:	321c      	adds	r2, #28
 8021d88:	4413      	add	r3, r2
 8021d8a:	9304      	str	r3, [sp, #16]
 8021d8c:	9b06      	ldr	r3, [sp, #24]
 8021d8e:	4416      	add	r6, r2
 8021d90:	4413      	add	r3, r2
 8021d92:	e78a      	b.n	8021caa <_dtoa_r+0x742>
 8021d94:	4602      	mov	r2, r0
 8021d96:	e7f5      	b.n	8021d84 <_dtoa_r+0x81c>
 8021d98:	f1ba 0f00 	cmp.w	sl, #0
 8021d9c:	f8cd 8014 	str.w	r8, [sp, #20]
 8021da0:	46d3      	mov	fp, sl
 8021da2:	dc21      	bgt.n	8021de8 <_dtoa_r+0x880>
 8021da4:	9b07      	ldr	r3, [sp, #28]
 8021da6:	2b02      	cmp	r3, #2
 8021da8:	dd1e      	ble.n	8021de8 <_dtoa_r+0x880>
 8021daa:	f1bb 0f00 	cmp.w	fp, #0
 8021dae:	f47f addc 	bne.w	802196a <_dtoa_r+0x402>
 8021db2:	4621      	mov	r1, r4
 8021db4:	465b      	mov	r3, fp
 8021db6:	2205      	movs	r2, #5
 8021db8:	4648      	mov	r0, r9
 8021dba:	f000 f9df 	bl	802217c <__multadd>
 8021dbe:	4601      	mov	r1, r0
 8021dc0:	4604      	mov	r4, r0
 8021dc2:	9801      	ldr	r0, [sp, #4]
 8021dc4:	f000 fbea 	bl	802259c <__mcmp>
 8021dc8:	2800      	cmp	r0, #0
 8021dca:	f77f adce 	ble.w	802196a <_dtoa_r+0x402>
 8021dce:	463e      	mov	r6, r7
 8021dd0:	2331      	movs	r3, #49	@ 0x31
 8021dd2:	f806 3b01 	strb.w	r3, [r6], #1
 8021dd6:	9b05      	ldr	r3, [sp, #20]
 8021dd8:	3301      	adds	r3, #1
 8021dda:	9305      	str	r3, [sp, #20]
 8021ddc:	e5c9      	b.n	8021972 <_dtoa_r+0x40a>
 8021dde:	f8cd 8014 	str.w	r8, [sp, #20]
 8021de2:	4654      	mov	r4, sl
 8021de4:	4625      	mov	r5, r4
 8021de6:	e7f2      	b.n	8021dce <_dtoa_r+0x866>
 8021de8:	9b08      	ldr	r3, [sp, #32]
 8021dea:	2b00      	cmp	r3, #0
 8021dec:	f000 8102 	beq.w	8021ff4 <_dtoa_r+0xa8c>
 8021df0:	2e00      	cmp	r6, #0
 8021df2:	dd05      	ble.n	8021e00 <_dtoa_r+0x898>
 8021df4:	4629      	mov	r1, r5
 8021df6:	4632      	mov	r2, r6
 8021df8:	4648      	mov	r0, r9
 8021dfa:	f000 fb63 	bl	80224c4 <__lshift>
 8021dfe:	4605      	mov	r5, r0
 8021e00:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8021e02:	2b00      	cmp	r3, #0
 8021e04:	d058      	beq.n	8021eb8 <_dtoa_r+0x950>
 8021e06:	6869      	ldr	r1, [r5, #4]
 8021e08:	4648      	mov	r0, r9
 8021e0a:	f000 f955 	bl	80220b8 <_Balloc>
 8021e0e:	4606      	mov	r6, r0
 8021e10:	b928      	cbnz	r0, 8021e1e <_dtoa_r+0x8b6>
 8021e12:	4b82      	ldr	r3, [pc, #520]	@ (802201c <_dtoa_r+0xab4>)
 8021e14:	4602      	mov	r2, r0
 8021e16:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8021e1a:	f7ff bbbe 	b.w	802159a <_dtoa_r+0x32>
 8021e1e:	692a      	ldr	r2, [r5, #16]
 8021e20:	3202      	adds	r2, #2
 8021e22:	0092      	lsls	r2, r2, #2
 8021e24:	f105 010c 	add.w	r1, r5, #12
 8021e28:	300c      	adds	r0, #12
 8021e2a:	f7ff faac 	bl	8021386 <memcpy>
 8021e2e:	2201      	movs	r2, #1
 8021e30:	4631      	mov	r1, r6
 8021e32:	4648      	mov	r0, r9
 8021e34:	f000 fb46 	bl	80224c4 <__lshift>
 8021e38:	1c7b      	adds	r3, r7, #1
 8021e3a:	9304      	str	r3, [sp, #16]
 8021e3c:	eb07 030b 	add.w	r3, r7, fp
 8021e40:	9309      	str	r3, [sp, #36]	@ 0x24
 8021e42:	9b02      	ldr	r3, [sp, #8]
 8021e44:	f003 0301 	and.w	r3, r3, #1
 8021e48:	46a8      	mov	r8, r5
 8021e4a:	9308      	str	r3, [sp, #32]
 8021e4c:	4605      	mov	r5, r0
 8021e4e:	9b04      	ldr	r3, [sp, #16]
 8021e50:	9801      	ldr	r0, [sp, #4]
 8021e52:	4621      	mov	r1, r4
 8021e54:	f103 3bff 	add.w	fp, r3, #4294967295
 8021e58:	f7ff fafc 	bl	8021454 <quorem>
 8021e5c:	4641      	mov	r1, r8
 8021e5e:	9002      	str	r0, [sp, #8]
 8021e60:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8021e64:	9801      	ldr	r0, [sp, #4]
 8021e66:	f000 fb99 	bl	802259c <__mcmp>
 8021e6a:	462a      	mov	r2, r5
 8021e6c:	9006      	str	r0, [sp, #24]
 8021e6e:	4621      	mov	r1, r4
 8021e70:	4648      	mov	r0, r9
 8021e72:	f000 fbaf 	bl	80225d4 <__mdiff>
 8021e76:	68c2      	ldr	r2, [r0, #12]
 8021e78:	4606      	mov	r6, r0
 8021e7a:	b9fa      	cbnz	r2, 8021ebc <_dtoa_r+0x954>
 8021e7c:	4601      	mov	r1, r0
 8021e7e:	9801      	ldr	r0, [sp, #4]
 8021e80:	f000 fb8c 	bl	802259c <__mcmp>
 8021e84:	4602      	mov	r2, r0
 8021e86:	4631      	mov	r1, r6
 8021e88:	4648      	mov	r0, r9
 8021e8a:	920a      	str	r2, [sp, #40]	@ 0x28
 8021e8c:	f000 f954 	bl	8022138 <_Bfree>
 8021e90:	9b07      	ldr	r3, [sp, #28]
 8021e92:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8021e94:	9e04      	ldr	r6, [sp, #16]
 8021e96:	ea42 0103 	orr.w	r1, r2, r3
 8021e9a:	9b08      	ldr	r3, [sp, #32]
 8021e9c:	4319      	orrs	r1, r3
 8021e9e:	d10f      	bne.n	8021ec0 <_dtoa_r+0x958>
 8021ea0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8021ea4:	d028      	beq.n	8021ef8 <_dtoa_r+0x990>
 8021ea6:	9b06      	ldr	r3, [sp, #24]
 8021ea8:	2b00      	cmp	r3, #0
 8021eaa:	dd02      	ble.n	8021eb2 <_dtoa_r+0x94a>
 8021eac:	9b02      	ldr	r3, [sp, #8]
 8021eae:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8021eb2:	f88b a000 	strb.w	sl, [fp]
 8021eb6:	e55e      	b.n	8021976 <_dtoa_r+0x40e>
 8021eb8:	4628      	mov	r0, r5
 8021eba:	e7bd      	b.n	8021e38 <_dtoa_r+0x8d0>
 8021ebc:	2201      	movs	r2, #1
 8021ebe:	e7e2      	b.n	8021e86 <_dtoa_r+0x91e>
 8021ec0:	9b06      	ldr	r3, [sp, #24]
 8021ec2:	2b00      	cmp	r3, #0
 8021ec4:	db04      	blt.n	8021ed0 <_dtoa_r+0x968>
 8021ec6:	9907      	ldr	r1, [sp, #28]
 8021ec8:	430b      	orrs	r3, r1
 8021eca:	9908      	ldr	r1, [sp, #32]
 8021ecc:	430b      	orrs	r3, r1
 8021ece:	d120      	bne.n	8021f12 <_dtoa_r+0x9aa>
 8021ed0:	2a00      	cmp	r2, #0
 8021ed2:	ddee      	ble.n	8021eb2 <_dtoa_r+0x94a>
 8021ed4:	9901      	ldr	r1, [sp, #4]
 8021ed6:	2201      	movs	r2, #1
 8021ed8:	4648      	mov	r0, r9
 8021eda:	f000 faf3 	bl	80224c4 <__lshift>
 8021ede:	4621      	mov	r1, r4
 8021ee0:	9001      	str	r0, [sp, #4]
 8021ee2:	f000 fb5b 	bl	802259c <__mcmp>
 8021ee6:	2800      	cmp	r0, #0
 8021ee8:	dc03      	bgt.n	8021ef2 <_dtoa_r+0x98a>
 8021eea:	d1e2      	bne.n	8021eb2 <_dtoa_r+0x94a>
 8021eec:	f01a 0f01 	tst.w	sl, #1
 8021ef0:	d0df      	beq.n	8021eb2 <_dtoa_r+0x94a>
 8021ef2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8021ef6:	d1d9      	bne.n	8021eac <_dtoa_r+0x944>
 8021ef8:	2339      	movs	r3, #57	@ 0x39
 8021efa:	f88b 3000 	strb.w	r3, [fp]
 8021efe:	4633      	mov	r3, r6
 8021f00:	461e      	mov	r6, r3
 8021f02:	3b01      	subs	r3, #1
 8021f04:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8021f08:	2a39      	cmp	r2, #57	@ 0x39
 8021f0a:	d052      	beq.n	8021fb2 <_dtoa_r+0xa4a>
 8021f0c:	3201      	adds	r2, #1
 8021f0e:	701a      	strb	r2, [r3, #0]
 8021f10:	e531      	b.n	8021976 <_dtoa_r+0x40e>
 8021f12:	2a00      	cmp	r2, #0
 8021f14:	dd07      	ble.n	8021f26 <_dtoa_r+0x9be>
 8021f16:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8021f1a:	d0ed      	beq.n	8021ef8 <_dtoa_r+0x990>
 8021f1c:	f10a 0301 	add.w	r3, sl, #1
 8021f20:	f88b 3000 	strb.w	r3, [fp]
 8021f24:	e527      	b.n	8021976 <_dtoa_r+0x40e>
 8021f26:	9b04      	ldr	r3, [sp, #16]
 8021f28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8021f2a:	f803 ac01 	strb.w	sl, [r3, #-1]
 8021f2e:	4293      	cmp	r3, r2
 8021f30:	d029      	beq.n	8021f86 <_dtoa_r+0xa1e>
 8021f32:	9901      	ldr	r1, [sp, #4]
 8021f34:	2300      	movs	r3, #0
 8021f36:	220a      	movs	r2, #10
 8021f38:	4648      	mov	r0, r9
 8021f3a:	f000 f91f 	bl	802217c <__multadd>
 8021f3e:	45a8      	cmp	r8, r5
 8021f40:	9001      	str	r0, [sp, #4]
 8021f42:	f04f 0300 	mov.w	r3, #0
 8021f46:	f04f 020a 	mov.w	r2, #10
 8021f4a:	4641      	mov	r1, r8
 8021f4c:	4648      	mov	r0, r9
 8021f4e:	d107      	bne.n	8021f60 <_dtoa_r+0x9f8>
 8021f50:	f000 f914 	bl	802217c <__multadd>
 8021f54:	4680      	mov	r8, r0
 8021f56:	4605      	mov	r5, r0
 8021f58:	9b04      	ldr	r3, [sp, #16]
 8021f5a:	3301      	adds	r3, #1
 8021f5c:	9304      	str	r3, [sp, #16]
 8021f5e:	e776      	b.n	8021e4e <_dtoa_r+0x8e6>
 8021f60:	f000 f90c 	bl	802217c <__multadd>
 8021f64:	4629      	mov	r1, r5
 8021f66:	4680      	mov	r8, r0
 8021f68:	2300      	movs	r3, #0
 8021f6a:	220a      	movs	r2, #10
 8021f6c:	4648      	mov	r0, r9
 8021f6e:	f000 f905 	bl	802217c <__multadd>
 8021f72:	4605      	mov	r5, r0
 8021f74:	e7f0      	b.n	8021f58 <_dtoa_r+0x9f0>
 8021f76:	f1bb 0f00 	cmp.w	fp, #0
 8021f7a:	bfcc      	ite	gt
 8021f7c:	465e      	movgt	r6, fp
 8021f7e:	2601      	movle	r6, #1
 8021f80:	443e      	add	r6, r7
 8021f82:	f04f 0800 	mov.w	r8, #0
 8021f86:	9901      	ldr	r1, [sp, #4]
 8021f88:	2201      	movs	r2, #1
 8021f8a:	4648      	mov	r0, r9
 8021f8c:	f000 fa9a 	bl	80224c4 <__lshift>
 8021f90:	4621      	mov	r1, r4
 8021f92:	9001      	str	r0, [sp, #4]
 8021f94:	f000 fb02 	bl	802259c <__mcmp>
 8021f98:	2800      	cmp	r0, #0
 8021f9a:	dcb0      	bgt.n	8021efe <_dtoa_r+0x996>
 8021f9c:	d102      	bne.n	8021fa4 <_dtoa_r+0xa3c>
 8021f9e:	f01a 0f01 	tst.w	sl, #1
 8021fa2:	d1ac      	bne.n	8021efe <_dtoa_r+0x996>
 8021fa4:	4633      	mov	r3, r6
 8021fa6:	461e      	mov	r6, r3
 8021fa8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8021fac:	2a30      	cmp	r2, #48	@ 0x30
 8021fae:	d0fa      	beq.n	8021fa6 <_dtoa_r+0xa3e>
 8021fb0:	e4e1      	b.n	8021976 <_dtoa_r+0x40e>
 8021fb2:	429f      	cmp	r7, r3
 8021fb4:	d1a4      	bne.n	8021f00 <_dtoa_r+0x998>
 8021fb6:	9b05      	ldr	r3, [sp, #20]
 8021fb8:	3301      	adds	r3, #1
 8021fba:	9305      	str	r3, [sp, #20]
 8021fbc:	2331      	movs	r3, #49	@ 0x31
 8021fbe:	703b      	strb	r3, [r7, #0]
 8021fc0:	e4d9      	b.n	8021976 <_dtoa_r+0x40e>
 8021fc2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8021fc4:	4f16      	ldr	r7, [pc, #88]	@ (8022020 <_dtoa_r+0xab8>)
 8021fc6:	b11b      	cbz	r3, 8021fd0 <_dtoa_r+0xa68>
 8021fc8:	f107 0308 	add.w	r3, r7, #8
 8021fcc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8021fce:	6013      	str	r3, [r2, #0]
 8021fd0:	4638      	mov	r0, r7
 8021fd2:	b011      	add	sp, #68	@ 0x44
 8021fd4:	ecbd 8b02 	vpop	{d8}
 8021fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021fdc:	9b07      	ldr	r3, [sp, #28]
 8021fde:	2b01      	cmp	r3, #1
 8021fe0:	f77f ae2c 	ble.w	8021c3c <_dtoa_r+0x6d4>
 8021fe4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8021fe6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8021fe8:	2001      	movs	r0, #1
 8021fea:	e64c      	b.n	8021c86 <_dtoa_r+0x71e>
 8021fec:	f1bb 0f00 	cmp.w	fp, #0
 8021ff0:	f77f aed8 	ble.w	8021da4 <_dtoa_r+0x83c>
 8021ff4:	463e      	mov	r6, r7
 8021ff6:	9801      	ldr	r0, [sp, #4]
 8021ff8:	4621      	mov	r1, r4
 8021ffa:	f7ff fa2b 	bl	8021454 <quorem>
 8021ffe:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8022002:	f806 ab01 	strb.w	sl, [r6], #1
 8022006:	1bf2      	subs	r2, r6, r7
 8022008:	4593      	cmp	fp, r2
 802200a:	ddb4      	ble.n	8021f76 <_dtoa_r+0xa0e>
 802200c:	9901      	ldr	r1, [sp, #4]
 802200e:	2300      	movs	r3, #0
 8022010:	220a      	movs	r2, #10
 8022012:	4648      	mov	r0, r9
 8022014:	f000 f8b2 	bl	802217c <__multadd>
 8022018:	9001      	str	r0, [sp, #4]
 802201a:	e7ec      	b.n	8021ff6 <_dtoa_r+0xa8e>
 802201c:	08025ed9 	.word	0x08025ed9
 8022020:	08025e5d 	.word	0x08025e5d

08022024 <_free_r>:
 8022024:	b538      	push	{r3, r4, r5, lr}
 8022026:	4605      	mov	r5, r0
 8022028:	2900      	cmp	r1, #0
 802202a:	d041      	beq.n	80220b0 <_free_r+0x8c>
 802202c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8022030:	1f0c      	subs	r4, r1, #4
 8022032:	2b00      	cmp	r3, #0
 8022034:	bfb8      	it	lt
 8022036:	18e4      	addlt	r4, r4, r3
 8022038:	f7fe fa5c 	bl	80204f4 <__malloc_lock>
 802203c:	4a1d      	ldr	r2, [pc, #116]	@ (80220b4 <_free_r+0x90>)
 802203e:	6813      	ldr	r3, [r2, #0]
 8022040:	b933      	cbnz	r3, 8022050 <_free_r+0x2c>
 8022042:	6063      	str	r3, [r4, #4]
 8022044:	6014      	str	r4, [r2, #0]
 8022046:	4628      	mov	r0, r5
 8022048:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802204c:	f7fe ba58 	b.w	8020500 <__malloc_unlock>
 8022050:	42a3      	cmp	r3, r4
 8022052:	d908      	bls.n	8022066 <_free_r+0x42>
 8022054:	6820      	ldr	r0, [r4, #0]
 8022056:	1821      	adds	r1, r4, r0
 8022058:	428b      	cmp	r3, r1
 802205a:	bf01      	itttt	eq
 802205c:	6819      	ldreq	r1, [r3, #0]
 802205e:	685b      	ldreq	r3, [r3, #4]
 8022060:	1809      	addeq	r1, r1, r0
 8022062:	6021      	streq	r1, [r4, #0]
 8022064:	e7ed      	b.n	8022042 <_free_r+0x1e>
 8022066:	461a      	mov	r2, r3
 8022068:	685b      	ldr	r3, [r3, #4]
 802206a:	b10b      	cbz	r3, 8022070 <_free_r+0x4c>
 802206c:	42a3      	cmp	r3, r4
 802206e:	d9fa      	bls.n	8022066 <_free_r+0x42>
 8022070:	6811      	ldr	r1, [r2, #0]
 8022072:	1850      	adds	r0, r2, r1
 8022074:	42a0      	cmp	r0, r4
 8022076:	d10b      	bne.n	8022090 <_free_r+0x6c>
 8022078:	6820      	ldr	r0, [r4, #0]
 802207a:	4401      	add	r1, r0
 802207c:	1850      	adds	r0, r2, r1
 802207e:	4283      	cmp	r3, r0
 8022080:	6011      	str	r1, [r2, #0]
 8022082:	d1e0      	bne.n	8022046 <_free_r+0x22>
 8022084:	6818      	ldr	r0, [r3, #0]
 8022086:	685b      	ldr	r3, [r3, #4]
 8022088:	6053      	str	r3, [r2, #4]
 802208a:	4408      	add	r0, r1
 802208c:	6010      	str	r0, [r2, #0]
 802208e:	e7da      	b.n	8022046 <_free_r+0x22>
 8022090:	d902      	bls.n	8022098 <_free_r+0x74>
 8022092:	230c      	movs	r3, #12
 8022094:	602b      	str	r3, [r5, #0]
 8022096:	e7d6      	b.n	8022046 <_free_r+0x22>
 8022098:	6820      	ldr	r0, [r4, #0]
 802209a:	1821      	adds	r1, r4, r0
 802209c:	428b      	cmp	r3, r1
 802209e:	bf04      	itt	eq
 80220a0:	6819      	ldreq	r1, [r3, #0]
 80220a2:	685b      	ldreq	r3, [r3, #4]
 80220a4:	6063      	str	r3, [r4, #4]
 80220a6:	bf04      	itt	eq
 80220a8:	1809      	addeq	r1, r1, r0
 80220aa:	6021      	streq	r1, [r4, #0]
 80220ac:	6054      	str	r4, [r2, #4]
 80220ae:	e7ca      	b.n	8022046 <_free_r+0x22>
 80220b0:	bd38      	pop	{r3, r4, r5, pc}
 80220b2:	bf00      	nop
 80220b4:	2400d664 	.word	0x2400d664

080220b8 <_Balloc>:
 80220b8:	b570      	push	{r4, r5, r6, lr}
 80220ba:	69c6      	ldr	r6, [r0, #28]
 80220bc:	4604      	mov	r4, r0
 80220be:	460d      	mov	r5, r1
 80220c0:	b976      	cbnz	r6, 80220e0 <_Balloc+0x28>
 80220c2:	2010      	movs	r0, #16
 80220c4:	f7fe f96c 	bl	80203a0 <malloc>
 80220c8:	4602      	mov	r2, r0
 80220ca:	61e0      	str	r0, [r4, #28]
 80220cc:	b920      	cbnz	r0, 80220d8 <_Balloc+0x20>
 80220ce:	4b18      	ldr	r3, [pc, #96]	@ (8022130 <_Balloc+0x78>)
 80220d0:	4818      	ldr	r0, [pc, #96]	@ (8022134 <_Balloc+0x7c>)
 80220d2:	216b      	movs	r1, #107	@ 0x6b
 80220d4:	f000 fe00 	bl	8022cd8 <__assert_func>
 80220d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80220dc:	6006      	str	r6, [r0, #0]
 80220de:	60c6      	str	r6, [r0, #12]
 80220e0:	69e6      	ldr	r6, [r4, #28]
 80220e2:	68f3      	ldr	r3, [r6, #12]
 80220e4:	b183      	cbz	r3, 8022108 <_Balloc+0x50>
 80220e6:	69e3      	ldr	r3, [r4, #28]
 80220e8:	68db      	ldr	r3, [r3, #12]
 80220ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80220ee:	b9b8      	cbnz	r0, 8022120 <_Balloc+0x68>
 80220f0:	2101      	movs	r1, #1
 80220f2:	fa01 f605 	lsl.w	r6, r1, r5
 80220f6:	1d72      	adds	r2, r6, #5
 80220f8:	0092      	lsls	r2, r2, #2
 80220fa:	4620      	mov	r0, r4
 80220fc:	f7fe f93c 	bl	8020378 <_calloc_r>
 8022100:	b160      	cbz	r0, 802211c <_Balloc+0x64>
 8022102:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8022106:	e00e      	b.n	8022126 <_Balloc+0x6e>
 8022108:	2221      	movs	r2, #33	@ 0x21
 802210a:	2104      	movs	r1, #4
 802210c:	4620      	mov	r0, r4
 802210e:	f7fe f933 	bl	8020378 <_calloc_r>
 8022112:	69e3      	ldr	r3, [r4, #28]
 8022114:	60f0      	str	r0, [r6, #12]
 8022116:	68db      	ldr	r3, [r3, #12]
 8022118:	2b00      	cmp	r3, #0
 802211a:	d1e4      	bne.n	80220e6 <_Balloc+0x2e>
 802211c:	2000      	movs	r0, #0
 802211e:	bd70      	pop	{r4, r5, r6, pc}
 8022120:	6802      	ldr	r2, [r0, #0]
 8022122:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8022126:	2300      	movs	r3, #0
 8022128:	e9c0 3303 	strd	r3, r3, [r0, #12]
 802212c:	e7f7      	b.n	802211e <_Balloc+0x66>
 802212e:	bf00      	nop
 8022130:	08025e6a 	.word	0x08025e6a
 8022134:	08025eea 	.word	0x08025eea

08022138 <_Bfree>:
 8022138:	b570      	push	{r4, r5, r6, lr}
 802213a:	69c6      	ldr	r6, [r0, #28]
 802213c:	4605      	mov	r5, r0
 802213e:	460c      	mov	r4, r1
 8022140:	b976      	cbnz	r6, 8022160 <_Bfree+0x28>
 8022142:	2010      	movs	r0, #16
 8022144:	f7fe f92c 	bl	80203a0 <malloc>
 8022148:	4602      	mov	r2, r0
 802214a:	61e8      	str	r0, [r5, #28]
 802214c:	b920      	cbnz	r0, 8022158 <_Bfree+0x20>
 802214e:	4b09      	ldr	r3, [pc, #36]	@ (8022174 <_Bfree+0x3c>)
 8022150:	4809      	ldr	r0, [pc, #36]	@ (8022178 <_Bfree+0x40>)
 8022152:	218f      	movs	r1, #143	@ 0x8f
 8022154:	f000 fdc0 	bl	8022cd8 <__assert_func>
 8022158:	e9c0 6601 	strd	r6, r6, [r0, #4]
 802215c:	6006      	str	r6, [r0, #0]
 802215e:	60c6      	str	r6, [r0, #12]
 8022160:	b13c      	cbz	r4, 8022172 <_Bfree+0x3a>
 8022162:	69eb      	ldr	r3, [r5, #28]
 8022164:	6862      	ldr	r2, [r4, #4]
 8022166:	68db      	ldr	r3, [r3, #12]
 8022168:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 802216c:	6021      	str	r1, [r4, #0]
 802216e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8022172:	bd70      	pop	{r4, r5, r6, pc}
 8022174:	08025e6a 	.word	0x08025e6a
 8022178:	08025eea 	.word	0x08025eea

0802217c <__multadd>:
 802217c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022180:	690d      	ldr	r5, [r1, #16]
 8022182:	4607      	mov	r7, r0
 8022184:	460c      	mov	r4, r1
 8022186:	461e      	mov	r6, r3
 8022188:	f101 0c14 	add.w	ip, r1, #20
 802218c:	2000      	movs	r0, #0
 802218e:	f8dc 3000 	ldr.w	r3, [ip]
 8022192:	b299      	uxth	r1, r3
 8022194:	fb02 6101 	mla	r1, r2, r1, r6
 8022198:	0c1e      	lsrs	r6, r3, #16
 802219a:	0c0b      	lsrs	r3, r1, #16
 802219c:	fb02 3306 	mla	r3, r2, r6, r3
 80221a0:	b289      	uxth	r1, r1
 80221a2:	3001      	adds	r0, #1
 80221a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80221a8:	4285      	cmp	r5, r0
 80221aa:	f84c 1b04 	str.w	r1, [ip], #4
 80221ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80221b2:	dcec      	bgt.n	802218e <__multadd+0x12>
 80221b4:	b30e      	cbz	r6, 80221fa <__multadd+0x7e>
 80221b6:	68a3      	ldr	r3, [r4, #8]
 80221b8:	42ab      	cmp	r3, r5
 80221ba:	dc19      	bgt.n	80221f0 <__multadd+0x74>
 80221bc:	6861      	ldr	r1, [r4, #4]
 80221be:	4638      	mov	r0, r7
 80221c0:	3101      	adds	r1, #1
 80221c2:	f7ff ff79 	bl	80220b8 <_Balloc>
 80221c6:	4680      	mov	r8, r0
 80221c8:	b928      	cbnz	r0, 80221d6 <__multadd+0x5a>
 80221ca:	4602      	mov	r2, r0
 80221cc:	4b0c      	ldr	r3, [pc, #48]	@ (8022200 <__multadd+0x84>)
 80221ce:	480d      	ldr	r0, [pc, #52]	@ (8022204 <__multadd+0x88>)
 80221d0:	21ba      	movs	r1, #186	@ 0xba
 80221d2:	f000 fd81 	bl	8022cd8 <__assert_func>
 80221d6:	6922      	ldr	r2, [r4, #16]
 80221d8:	3202      	adds	r2, #2
 80221da:	f104 010c 	add.w	r1, r4, #12
 80221de:	0092      	lsls	r2, r2, #2
 80221e0:	300c      	adds	r0, #12
 80221e2:	f7ff f8d0 	bl	8021386 <memcpy>
 80221e6:	4621      	mov	r1, r4
 80221e8:	4638      	mov	r0, r7
 80221ea:	f7ff ffa5 	bl	8022138 <_Bfree>
 80221ee:	4644      	mov	r4, r8
 80221f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80221f4:	3501      	adds	r5, #1
 80221f6:	615e      	str	r6, [r3, #20]
 80221f8:	6125      	str	r5, [r4, #16]
 80221fa:	4620      	mov	r0, r4
 80221fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8022200:	08025ed9 	.word	0x08025ed9
 8022204:	08025eea 	.word	0x08025eea

08022208 <__hi0bits>:
 8022208:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 802220c:	4603      	mov	r3, r0
 802220e:	bf36      	itet	cc
 8022210:	0403      	lslcc	r3, r0, #16
 8022212:	2000      	movcs	r0, #0
 8022214:	2010      	movcc	r0, #16
 8022216:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 802221a:	bf3c      	itt	cc
 802221c:	021b      	lslcc	r3, r3, #8
 802221e:	3008      	addcc	r0, #8
 8022220:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8022224:	bf3c      	itt	cc
 8022226:	011b      	lslcc	r3, r3, #4
 8022228:	3004      	addcc	r0, #4
 802222a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802222e:	bf3c      	itt	cc
 8022230:	009b      	lslcc	r3, r3, #2
 8022232:	3002      	addcc	r0, #2
 8022234:	2b00      	cmp	r3, #0
 8022236:	db05      	blt.n	8022244 <__hi0bits+0x3c>
 8022238:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 802223c:	f100 0001 	add.w	r0, r0, #1
 8022240:	bf08      	it	eq
 8022242:	2020      	moveq	r0, #32
 8022244:	4770      	bx	lr

08022246 <__lo0bits>:
 8022246:	6803      	ldr	r3, [r0, #0]
 8022248:	4602      	mov	r2, r0
 802224a:	f013 0007 	ands.w	r0, r3, #7
 802224e:	d00b      	beq.n	8022268 <__lo0bits+0x22>
 8022250:	07d9      	lsls	r1, r3, #31
 8022252:	d421      	bmi.n	8022298 <__lo0bits+0x52>
 8022254:	0798      	lsls	r0, r3, #30
 8022256:	bf49      	itett	mi
 8022258:	085b      	lsrmi	r3, r3, #1
 802225a:	089b      	lsrpl	r3, r3, #2
 802225c:	2001      	movmi	r0, #1
 802225e:	6013      	strmi	r3, [r2, #0]
 8022260:	bf5c      	itt	pl
 8022262:	6013      	strpl	r3, [r2, #0]
 8022264:	2002      	movpl	r0, #2
 8022266:	4770      	bx	lr
 8022268:	b299      	uxth	r1, r3
 802226a:	b909      	cbnz	r1, 8022270 <__lo0bits+0x2a>
 802226c:	0c1b      	lsrs	r3, r3, #16
 802226e:	2010      	movs	r0, #16
 8022270:	b2d9      	uxtb	r1, r3
 8022272:	b909      	cbnz	r1, 8022278 <__lo0bits+0x32>
 8022274:	3008      	adds	r0, #8
 8022276:	0a1b      	lsrs	r3, r3, #8
 8022278:	0719      	lsls	r1, r3, #28
 802227a:	bf04      	itt	eq
 802227c:	091b      	lsreq	r3, r3, #4
 802227e:	3004      	addeq	r0, #4
 8022280:	0799      	lsls	r1, r3, #30
 8022282:	bf04      	itt	eq
 8022284:	089b      	lsreq	r3, r3, #2
 8022286:	3002      	addeq	r0, #2
 8022288:	07d9      	lsls	r1, r3, #31
 802228a:	d403      	bmi.n	8022294 <__lo0bits+0x4e>
 802228c:	085b      	lsrs	r3, r3, #1
 802228e:	f100 0001 	add.w	r0, r0, #1
 8022292:	d003      	beq.n	802229c <__lo0bits+0x56>
 8022294:	6013      	str	r3, [r2, #0]
 8022296:	4770      	bx	lr
 8022298:	2000      	movs	r0, #0
 802229a:	4770      	bx	lr
 802229c:	2020      	movs	r0, #32
 802229e:	4770      	bx	lr

080222a0 <__i2b>:
 80222a0:	b510      	push	{r4, lr}
 80222a2:	460c      	mov	r4, r1
 80222a4:	2101      	movs	r1, #1
 80222a6:	f7ff ff07 	bl	80220b8 <_Balloc>
 80222aa:	4602      	mov	r2, r0
 80222ac:	b928      	cbnz	r0, 80222ba <__i2b+0x1a>
 80222ae:	4b05      	ldr	r3, [pc, #20]	@ (80222c4 <__i2b+0x24>)
 80222b0:	4805      	ldr	r0, [pc, #20]	@ (80222c8 <__i2b+0x28>)
 80222b2:	f240 1145 	movw	r1, #325	@ 0x145
 80222b6:	f000 fd0f 	bl	8022cd8 <__assert_func>
 80222ba:	2301      	movs	r3, #1
 80222bc:	6144      	str	r4, [r0, #20]
 80222be:	6103      	str	r3, [r0, #16]
 80222c0:	bd10      	pop	{r4, pc}
 80222c2:	bf00      	nop
 80222c4:	08025ed9 	.word	0x08025ed9
 80222c8:	08025eea 	.word	0x08025eea

080222cc <__multiply>:
 80222cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80222d0:	4617      	mov	r7, r2
 80222d2:	690a      	ldr	r2, [r1, #16]
 80222d4:	693b      	ldr	r3, [r7, #16]
 80222d6:	429a      	cmp	r2, r3
 80222d8:	bfa8      	it	ge
 80222da:	463b      	movge	r3, r7
 80222dc:	4689      	mov	r9, r1
 80222de:	bfa4      	itt	ge
 80222e0:	460f      	movge	r7, r1
 80222e2:	4699      	movge	r9, r3
 80222e4:	693d      	ldr	r5, [r7, #16]
 80222e6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80222ea:	68bb      	ldr	r3, [r7, #8]
 80222ec:	6879      	ldr	r1, [r7, #4]
 80222ee:	eb05 060a 	add.w	r6, r5, sl
 80222f2:	42b3      	cmp	r3, r6
 80222f4:	b085      	sub	sp, #20
 80222f6:	bfb8      	it	lt
 80222f8:	3101      	addlt	r1, #1
 80222fa:	f7ff fedd 	bl	80220b8 <_Balloc>
 80222fe:	b930      	cbnz	r0, 802230e <__multiply+0x42>
 8022300:	4602      	mov	r2, r0
 8022302:	4b41      	ldr	r3, [pc, #260]	@ (8022408 <__multiply+0x13c>)
 8022304:	4841      	ldr	r0, [pc, #260]	@ (802240c <__multiply+0x140>)
 8022306:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 802230a:	f000 fce5 	bl	8022cd8 <__assert_func>
 802230e:	f100 0414 	add.w	r4, r0, #20
 8022312:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8022316:	4623      	mov	r3, r4
 8022318:	2200      	movs	r2, #0
 802231a:	4573      	cmp	r3, lr
 802231c:	d320      	bcc.n	8022360 <__multiply+0x94>
 802231e:	f107 0814 	add.w	r8, r7, #20
 8022322:	f109 0114 	add.w	r1, r9, #20
 8022326:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 802232a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 802232e:	9302      	str	r3, [sp, #8]
 8022330:	1beb      	subs	r3, r5, r7
 8022332:	3b15      	subs	r3, #21
 8022334:	f023 0303 	bic.w	r3, r3, #3
 8022338:	3304      	adds	r3, #4
 802233a:	3715      	adds	r7, #21
 802233c:	42bd      	cmp	r5, r7
 802233e:	bf38      	it	cc
 8022340:	2304      	movcc	r3, #4
 8022342:	9301      	str	r3, [sp, #4]
 8022344:	9b02      	ldr	r3, [sp, #8]
 8022346:	9103      	str	r1, [sp, #12]
 8022348:	428b      	cmp	r3, r1
 802234a:	d80c      	bhi.n	8022366 <__multiply+0x9a>
 802234c:	2e00      	cmp	r6, #0
 802234e:	dd03      	ble.n	8022358 <__multiply+0x8c>
 8022350:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8022354:	2b00      	cmp	r3, #0
 8022356:	d055      	beq.n	8022404 <__multiply+0x138>
 8022358:	6106      	str	r6, [r0, #16]
 802235a:	b005      	add	sp, #20
 802235c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022360:	f843 2b04 	str.w	r2, [r3], #4
 8022364:	e7d9      	b.n	802231a <__multiply+0x4e>
 8022366:	f8b1 a000 	ldrh.w	sl, [r1]
 802236a:	f1ba 0f00 	cmp.w	sl, #0
 802236e:	d01f      	beq.n	80223b0 <__multiply+0xe4>
 8022370:	46c4      	mov	ip, r8
 8022372:	46a1      	mov	r9, r4
 8022374:	2700      	movs	r7, #0
 8022376:	f85c 2b04 	ldr.w	r2, [ip], #4
 802237a:	f8d9 3000 	ldr.w	r3, [r9]
 802237e:	fa1f fb82 	uxth.w	fp, r2
 8022382:	b29b      	uxth	r3, r3
 8022384:	fb0a 330b 	mla	r3, sl, fp, r3
 8022388:	443b      	add	r3, r7
 802238a:	f8d9 7000 	ldr.w	r7, [r9]
 802238e:	0c12      	lsrs	r2, r2, #16
 8022390:	0c3f      	lsrs	r7, r7, #16
 8022392:	fb0a 7202 	mla	r2, sl, r2, r7
 8022396:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 802239a:	b29b      	uxth	r3, r3
 802239c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80223a0:	4565      	cmp	r5, ip
 80223a2:	f849 3b04 	str.w	r3, [r9], #4
 80223a6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80223aa:	d8e4      	bhi.n	8022376 <__multiply+0xaa>
 80223ac:	9b01      	ldr	r3, [sp, #4]
 80223ae:	50e7      	str	r7, [r4, r3]
 80223b0:	9b03      	ldr	r3, [sp, #12]
 80223b2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80223b6:	3104      	adds	r1, #4
 80223b8:	f1b9 0f00 	cmp.w	r9, #0
 80223bc:	d020      	beq.n	8022400 <__multiply+0x134>
 80223be:	6823      	ldr	r3, [r4, #0]
 80223c0:	4647      	mov	r7, r8
 80223c2:	46a4      	mov	ip, r4
 80223c4:	f04f 0a00 	mov.w	sl, #0
 80223c8:	f8b7 b000 	ldrh.w	fp, [r7]
 80223cc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80223d0:	fb09 220b 	mla	r2, r9, fp, r2
 80223d4:	4452      	add	r2, sl
 80223d6:	b29b      	uxth	r3, r3
 80223d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80223dc:	f84c 3b04 	str.w	r3, [ip], #4
 80223e0:	f857 3b04 	ldr.w	r3, [r7], #4
 80223e4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80223e8:	f8bc 3000 	ldrh.w	r3, [ip]
 80223ec:	fb09 330a 	mla	r3, r9, sl, r3
 80223f0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80223f4:	42bd      	cmp	r5, r7
 80223f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80223fa:	d8e5      	bhi.n	80223c8 <__multiply+0xfc>
 80223fc:	9a01      	ldr	r2, [sp, #4]
 80223fe:	50a3      	str	r3, [r4, r2]
 8022400:	3404      	adds	r4, #4
 8022402:	e79f      	b.n	8022344 <__multiply+0x78>
 8022404:	3e01      	subs	r6, #1
 8022406:	e7a1      	b.n	802234c <__multiply+0x80>
 8022408:	08025ed9 	.word	0x08025ed9
 802240c:	08025eea 	.word	0x08025eea

08022410 <__pow5mult>:
 8022410:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8022414:	4615      	mov	r5, r2
 8022416:	f012 0203 	ands.w	r2, r2, #3
 802241a:	4607      	mov	r7, r0
 802241c:	460e      	mov	r6, r1
 802241e:	d007      	beq.n	8022430 <__pow5mult+0x20>
 8022420:	4c25      	ldr	r4, [pc, #148]	@ (80224b8 <__pow5mult+0xa8>)
 8022422:	3a01      	subs	r2, #1
 8022424:	2300      	movs	r3, #0
 8022426:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 802242a:	f7ff fea7 	bl	802217c <__multadd>
 802242e:	4606      	mov	r6, r0
 8022430:	10ad      	asrs	r5, r5, #2
 8022432:	d03d      	beq.n	80224b0 <__pow5mult+0xa0>
 8022434:	69fc      	ldr	r4, [r7, #28]
 8022436:	b97c      	cbnz	r4, 8022458 <__pow5mult+0x48>
 8022438:	2010      	movs	r0, #16
 802243a:	f7fd ffb1 	bl	80203a0 <malloc>
 802243e:	4602      	mov	r2, r0
 8022440:	61f8      	str	r0, [r7, #28]
 8022442:	b928      	cbnz	r0, 8022450 <__pow5mult+0x40>
 8022444:	4b1d      	ldr	r3, [pc, #116]	@ (80224bc <__pow5mult+0xac>)
 8022446:	481e      	ldr	r0, [pc, #120]	@ (80224c0 <__pow5mult+0xb0>)
 8022448:	f240 11b3 	movw	r1, #435	@ 0x1b3
 802244c:	f000 fc44 	bl	8022cd8 <__assert_func>
 8022450:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8022454:	6004      	str	r4, [r0, #0]
 8022456:	60c4      	str	r4, [r0, #12]
 8022458:	f8d7 801c 	ldr.w	r8, [r7, #28]
 802245c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8022460:	b94c      	cbnz	r4, 8022476 <__pow5mult+0x66>
 8022462:	f240 2171 	movw	r1, #625	@ 0x271
 8022466:	4638      	mov	r0, r7
 8022468:	f7ff ff1a 	bl	80222a0 <__i2b>
 802246c:	2300      	movs	r3, #0
 802246e:	f8c8 0008 	str.w	r0, [r8, #8]
 8022472:	4604      	mov	r4, r0
 8022474:	6003      	str	r3, [r0, #0]
 8022476:	f04f 0900 	mov.w	r9, #0
 802247a:	07eb      	lsls	r3, r5, #31
 802247c:	d50a      	bpl.n	8022494 <__pow5mult+0x84>
 802247e:	4631      	mov	r1, r6
 8022480:	4622      	mov	r2, r4
 8022482:	4638      	mov	r0, r7
 8022484:	f7ff ff22 	bl	80222cc <__multiply>
 8022488:	4631      	mov	r1, r6
 802248a:	4680      	mov	r8, r0
 802248c:	4638      	mov	r0, r7
 802248e:	f7ff fe53 	bl	8022138 <_Bfree>
 8022492:	4646      	mov	r6, r8
 8022494:	106d      	asrs	r5, r5, #1
 8022496:	d00b      	beq.n	80224b0 <__pow5mult+0xa0>
 8022498:	6820      	ldr	r0, [r4, #0]
 802249a:	b938      	cbnz	r0, 80224ac <__pow5mult+0x9c>
 802249c:	4622      	mov	r2, r4
 802249e:	4621      	mov	r1, r4
 80224a0:	4638      	mov	r0, r7
 80224a2:	f7ff ff13 	bl	80222cc <__multiply>
 80224a6:	6020      	str	r0, [r4, #0]
 80224a8:	f8c0 9000 	str.w	r9, [r0]
 80224ac:	4604      	mov	r4, r0
 80224ae:	e7e4      	b.n	802247a <__pow5mult+0x6a>
 80224b0:	4630      	mov	r0, r6
 80224b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80224b6:	bf00      	nop
 80224b8:	08025f9c 	.word	0x08025f9c
 80224bc:	08025e6a 	.word	0x08025e6a
 80224c0:	08025eea 	.word	0x08025eea

080224c4 <__lshift>:
 80224c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80224c8:	460c      	mov	r4, r1
 80224ca:	6849      	ldr	r1, [r1, #4]
 80224cc:	6923      	ldr	r3, [r4, #16]
 80224ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80224d2:	68a3      	ldr	r3, [r4, #8]
 80224d4:	4607      	mov	r7, r0
 80224d6:	4691      	mov	r9, r2
 80224d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80224dc:	f108 0601 	add.w	r6, r8, #1
 80224e0:	42b3      	cmp	r3, r6
 80224e2:	db0b      	blt.n	80224fc <__lshift+0x38>
 80224e4:	4638      	mov	r0, r7
 80224e6:	f7ff fde7 	bl	80220b8 <_Balloc>
 80224ea:	4605      	mov	r5, r0
 80224ec:	b948      	cbnz	r0, 8022502 <__lshift+0x3e>
 80224ee:	4602      	mov	r2, r0
 80224f0:	4b28      	ldr	r3, [pc, #160]	@ (8022594 <__lshift+0xd0>)
 80224f2:	4829      	ldr	r0, [pc, #164]	@ (8022598 <__lshift+0xd4>)
 80224f4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80224f8:	f000 fbee 	bl	8022cd8 <__assert_func>
 80224fc:	3101      	adds	r1, #1
 80224fe:	005b      	lsls	r3, r3, #1
 8022500:	e7ee      	b.n	80224e0 <__lshift+0x1c>
 8022502:	2300      	movs	r3, #0
 8022504:	f100 0114 	add.w	r1, r0, #20
 8022508:	f100 0210 	add.w	r2, r0, #16
 802250c:	4618      	mov	r0, r3
 802250e:	4553      	cmp	r3, sl
 8022510:	db33      	blt.n	802257a <__lshift+0xb6>
 8022512:	6920      	ldr	r0, [r4, #16]
 8022514:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8022518:	f104 0314 	add.w	r3, r4, #20
 802251c:	f019 091f 	ands.w	r9, r9, #31
 8022520:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8022524:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8022528:	d02b      	beq.n	8022582 <__lshift+0xbe>
 802252a:	f1c9 0e20 	rsb	lr, r9, #32
 802252e:	468a      	mov	sl, r1
 8022530:	2200      	movs	r2, #0
 8022532:	6818      	ldr	r0, [r3, #0]
 8022534:	fa00 f009 	lsl.w	r0, r0, r9
 8022538:	4310      	orrs	r0, r2
 802253a:	f84a 0b04 	str.w	r0, [sl], #4
 802253e:	f853 2b04 	ldr.w	r2, [r3], #4
 8022542:	459c      	cmp	ip, r3
 8022544:	fa22 f20e 	lsr.w	r2, r2, lr
 8022548:	d8f3      	bhi.n	8022532 <__lshift+0x6e>
 802254a:	ebac 0304 	sub.w	r3, ip, r4
 802254e:	3b15      	subs	r3, #21
 8022550:	f023 0303 	bic.w	r3, r3, #3
 8022554:	3304      	adds	r3, #4
 8022556:	f104 0015 	add.w	r0, r4, #21
 802255a:	4560      	cmp	r0, ip
 802255c:	bf88      	it	hi
 802255e:	2304      	movhi	r3, #4
 8022560:	50ca      	str	r2, [r1, r3]
 8022562:	b10a      	cbz	r2, 8022568 <__lshift+0xa4>
 8022564:	f108 0602 	add.w	r6, r8, #2
 8022568:	3e01      	subs	r6, #1
 802256a:	4638      	mov	r0, r7
 802256c:	612e      	str	r6, [r5, #16]
 802256e:	4621      	mov	r1, r4
 8022570:	f7ff fde2 	bl	8022138 <_Bfree>
 8022574:	4628      	mov	r0, r5
 8022576:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802257a:	f842 0f04 	str.w	r0, [r2, #4]!
 802257e:	3301      	adds	r3, #1
 8022580:	e7c5      	b.n	802250e <__lshift+0x4a>
 8022582:	3904      	subs	r1, #4
 8022584:	f853 2b04 	ldr.w	r2, [r3], #4
 8022588:	f841 2f04 	str.w	r2, [r1, #4]!
 802258c:	459c      	cmp	ip, r3
 802258e:	d8f9      	bhi.n	8022584 <__lshift+0xc0>
 8022590:	e7ea      	b.n	8022568 <__lshift+0xa4>
 8022592:	bf00      	nop
 8022594:	08025ed9 	.word	0x08025ed9
 8022598:	08025eea 	.word	0x08025eea

0802259c <__mcmp>:
 802259c:	690a      	ldr	r2, [r1, #16]
 802259e:	4603      	mov	r3, r0
 80225a0:	6900      	ldr	r0, [r0, #16]
 80225a2:	1a80      	subs	r0, r0, r2
 80225a4:	b530      	push	{r4, r5, lr}
 80225a6:	d10e      	bne.n	80225c6 <__mcmp+0x2a>
 80225a8:	3314      	adds	r3, #20
 80225aa:	3114      	adds	r1, #20
 80225ac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80225b0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80225b4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80225b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80225bc:	4295      	cmp	r5, r2
 80225be:	d003      	beq.n	80225c8 <__mcmp+0x2c>
 80225c0:	d205      	bcs.n	80225ce <__mcmp+0x32>
 80225c2:	f04f 30ff 	mov.w	r0, #4294967295
 80225c6:	bd30      	pop	{r4, r5, pc}
 80225c8:	42a3      	cmp	r3, r4
 80225ca:	d3f3      	bcc.n	80225b4 <__mcmp+0x18>
 80225cc:	e7fb      	b.n	80225c6 <__mcmp+0x2a>
 80225ce:	2001      	movs	r0, #1
 80225d0:	e7f9      	b.n	80225c6 <__mcmp+0x2a>
	...

080225d4 <__mdiff>:
 80225d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80225d8:	4689      	mov	r9, r1
 80225da:	4606      	mov	r6, r0
 80225dc:	4611      	mov	r1, r2
 80225de:	4648      	mov	r0, r9
 80225e0:	4614      	mov	r4, r2
 80225e2:	f7ff ffdb 	bl	802259c <__mcmp>
 80225e6:	1e05      	subs	r5, r0, #0
 80225e8:	d112      	bne.n	8022610 <__mdiff+0x3c>
 80225ea:	4629      	mov	r1, r5
 80225ec:	4630      	mov	r0, r6
 80225ee:	f7ff fd63 	bl	80220b8 <_Balloc>
 80225f2:	4602      	mov	r2, r0
 80225f4:	b928      	cbnz	r0, 8022602 <__mdiff+0x2e>
 80225f6:	4b3f      	ldr	r3, [pc, #252]	@ (80226f4 <__mdiff+0x120>)
 80225f8:	f240 2137 	movw	r1, #567	@ 0x237
 80225fc:	483e      	ldr	r0, [pc, #248]	@ (80226f8 <__mdiff+0x124>)
 80225fe:	f000 fb6b 	bl	8022cd8 <__assert_func>
 8022602:	2301      	movs	r3, #1
 8022604:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8022608:	4610      	mov	r0, r2
 802260a:	b003      	add	sp, #12
 802260c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022610:	bfbc      	itt	lt
 8022612:	464b      	movlt	r3, r9
 8022614:	46a1      	movlt	r9, r4
 8022616:	4630      	mov	r0, r6
 8022618:	f8d9 1004 	ldr.w	r1, [r9, #4]
 802261c:	bfba      	itte	lt
 802261e:	461c      	movlt	r4, r3
 8022620:	2501      	movlt	r5, #1
 8022622:	2500      	movge	r5, #0
 8022624:	f7ff fd48 	bl	80220b8 <_Balloc>
 8022628:	4602      	mov	r2, r0
 802262a:	b918      	cbnz	r0, 8022634 <__mdiff+0x60>
 802262c:	4b31      	ldr	r3, [pc, #196]	@ (80226f4 <__mdiff+0x120>)
 802262e:	f240 2145 	movw	r1, #581	@ 0x245
 8022632:	e7e3      	b.n	80225fc <__mdiff+0x28>
 8022634:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8022638:	6926      	ldr	r6, [r4, #16]
 802263a:	60c5      	str	r5, [r0, #12]
 802263c:	f109 0310 	add.w	r3, r9, #16
 8022640:	f109 0514 	add.w	r5, r9, #20
 8022644:	f104 0e14 	add.w	lr, r4, #20
 8022648:	f100 0b14 	add.w	fp, r0, #20
 802264c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8022650:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8022654:	9301      	str	r3, [sp, #4]
 8022656:	46d9      	mov	r9, fp
 8022658:	f04f 0c00 	mov.w	ip, #0
 802265c:	9b01      	ldr	r3, [sp, #4]
 802265e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8022662:	f853 af04 	ldr.w	sl, [r3, #4]!
 8022666:	9301      	str	r3, [sp, #4]
 8022668:	fa1f f38a 	uxth.w	r3, sl
 802266c:	4619      	mov	r1, r3
 802266e:	b283      	uxth	r3, r0
 8022670:	1acb      	subs	r3, r1, r3
 8022672:	0c00      	lsrs	r0, r0, #16
 8022674:	4463      	add	r3, ip
 8022676:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 802267a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 802267e:	b29b      	uxth	r3, r3
 8022680:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8022684:	4576      	cmp	r6, lr
 8022686:	f849 3b04 	str.w	r3, [r9], #4
 802268a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 802268e:	d8e5      	bhi.n	802265c <__mdiff+0x88>
 8022690:	1b33      	subs	r3, r6, r4
 8022692:	3b15      	subs	r3, #21
 8022694:	f023 0303 	bic.w	r3, r3, #3
 8022698:	3415      	adds	r4, #21
 802269a:	3304      	adds	r3, #4
 802269c:	42a6      	cmp	r6, r4
 802269e:	bf38      	it	cc
 80226a0:	2304      	movcc	r3, #4
 80226a2:	441d      	add	r5, r3
 80226a4:	445b      	add	r3, fp
 80226a6:	461e      	mov	r6, r3
 80226a8:	462c      	mov	r4, r5
 80226aa:	4544      	cmp	r4, r8
 80226ac:	d30e      	bcc.n	80226cc <__mdiff+0xf8>
 80226ae:	f108 0103 	add.w	r1, r8, #3
 80226b2:	1b49      	subs	r1, r1, r5
 80226b4:	f021 0103 	bic.w	r1, r1, #3
 80226b8:	3d03      	subs	r5, #3
 80226ba:	45a8      	cmp	r8, r5
 80226bc:	bf38      	it	cc
 80226be:	2100      	movcc	r1, #0
 80226c0:	440b      	add	r3, r1
 80226c2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80226c6:	b191      	cbz	r1, 80226ee <__mdiff+0x11a>
 80226c8:	6117      	str	r7, [r2, #16]
 80226ca:	e79d      	b.n	8022608 <__mdiff+0x34>
 80226cc:	f854 1b04 	ldr.w	r1, [r4], #4
 80226d0:	46e6      	mov	lr, ip
 80226d2:	0c08      	lsrs	r0, r1, #16
 80226d4:	fa1c fc81 	uxtah	ip, ip, r1
 80226d8:	4471      	add	r1, lr
 80226da:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80226de:	b289      	uxth	r1, r1
 80226e0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80226e4:	f846 1b04 	str.w	r1, [r6], #4
 80226e8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80226ec:	e7dd      	b.n	80226aa <__mdiff+0xd6>
 80226ee:	3f01      	subs	r7, #1
 80226f0:	e7e7      	b.n	80226c2 <__mdiff+0xee>
 80226f2:	bf00      	nop
 80226f4:	08025ed9 	.word	0x08025ed9
 80226f8:	08025eea 	.word	0x08025eea

080226fc <__d2b>:
 80226fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8022700:	460f      	mov	r7, r1
 8022702:	2101      	movs	r1, #1
 8022704:	ec59 8b10 	vmov	r8, r9, d0
 8022708:	4616      	mov	r6, r2
 802270a:	f7ff fcd5 	bl	80220b8 <_Balloc>
 802270e:	4604      	mov	r4, r0
 8022710:	b930      	cbnz	r0, 8022720 <__d2b+0x24>
 8022712:	4602      	mov	r2, r0
 8022714:	4b23      	ldr	r3, [pc, #140]	@ (80227a4 <__d2b+0xa8>)
 8022716:	4824      	ldr	r0, [pc, #144]	@ (80227a8 <__d2b+0xac>)
 8022718:	f240 310f 	movw	r1, #783	@ 0x30f
 802271c:	f000 fadc 	bl	8022cd8 <__assert_func>
 8022720:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8022724:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8022728:	b10d      	cbz	r5, 802272e <__d2b+0x32>
 802272a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 802272e:	9301      	str	r3, [sp, #4]
 8022730:	f1b8 0300 	subs.w	r3, r8, #0
 8022734:	d023      	beq.n	802277e <__d2b+0x82>
 8022736:	4668      	mov	r0, sp
 8022738:	9300      	str	r3, [sp, #0]
 802273a:	f7ff fd84 	bl	8022246 <__lo0bits>
 802273e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8022742:	b1d0      	cbz	r0, 802277a <__d2b+0x7e>
 8022744:	f1c0 0320 	rsb	r3, r0, #32
 8022748:	fa02 f303 	lsl.w	r3, r2, r3
 802274c:	430b      	orrs	r3, r1
 802274e:	40c2      	lsrs	r2, r0
 8022750:	6163      	str	r3, [r4, #20]
 8022752:	9201      	str	r2, [sp, #4]
 8022754:	9b01      	ldr	r3, [sp, #4]
 8022756:	61a3      	str	r3, [r4, #24]
 8022758:	2b00      	cmp	r3, #0
 802275a:	bf0c      	ite	eq
 802275c:	2201      	moveq	r2, #1
 802275e:	2202      	movne	r2, #2
 8022760:	6122      	str	r2, [r4, #16]
 8022762:	b1a5      	cbz	r5, 802278e <__d2b+0x92>
 8022764:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8022768:	4405      	add	r5, r0
 802276a:	603d      	str	r5, [r7, #0]
 802276c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8022770:	6030      	str	r0, [r6, #0]
 8022772:	4620      	mov	r0, r4
 8022774:	b003      	add	sp, #12
 8022776:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802277a:	6161      	str	r1, [r4, #20]
 802277c:	e7ea      	b.n	8022754 <__d2b+0x58>
 802277e:	a801      	add	r0, sp, #4
 8022780:	f7ff fd61 	bl	8022246 <__lo0bits>
 8022784:	9b01      	ldr	r3, [sp, #4]
 8022786:	6163      	str	r3, [r4, #20]
 8022788:	3020      	adds	r0, #32
 802278a:	2201      	movs	r2, #1
 802278c:	e7e8      	b.n	8022760 <__d2b+0x64>
 802278e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8022792:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8022796:	6038      	str	r0, [r7, #0]
 8022798:	6918      	ldr	r0, [r3, #16]
 802279a:	f7ff fd35 	bl	8022208 <__hi0bits>
 802279e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80227a2:	e7e5      	b.n	8022770 <__d2b+0x74>
 80227a4:	08025ed9 	.word	0x08025ed9
 80227a8:	08025eea 	.word	0x08025eea

080227ac <__sfputc_r>:
 80227ac:	6893      	ldr	r3, [r2, #8]
 80227ae:	3b01      	subs	r3, #1
 80227b0:	2b00      	cmp	r3, #0
 80227b2:	b410      	push	{r4}
 80227b4:	6093      	str	r3, [r2, #8]
 80227b6:	da08      	bge.n	80227ca <__sfputc_r+0x1e>
 80227b8:	6994      	ldr	r4, [r2, #24]
 80227ba:	42a3      	cmp	r3, r4
 80227bc:	db01      	blt.n	80227c2 <__sfputc_r+0x16>
 80227be:	290a      	cmp	r1, #10
 80227c0:	d103      	bne.n	80227ca <__sfputc_r+0x1e>
 80227c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80227c6:	f7fe bc99 	b.w	80210fc <__swbuf_r>
 80227ca:	6813      	ldr	r3, [r2, #0]
 80227cc:	1c58      	adds	r0, r3, #1
 80227ce:	6010      	str	r0, [r2, #0]
 80227d0:	7019      	strb	r1, [r3, #0]
 80227d2:	4608      	mov	r0, r1
 80227d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80227d8:	4770      	bx	lr

080227da <__sfputs_r>:
 80227da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80227dc:	4606      	mov	r6, r0
 80227de:	460f      	mov	r7, r1
 80227e0:	4614      	mov	r4, r2
 80227e2:	18d5      	adds	r5, r2, r3
 80227e4:	42ac      	cmp	r4, r5
 80227e6:	d101      	bne.n	80227ec <__sfputs_r+0x12>
 80227e8:	2000      	movs	r0, #0
 80227ea:	e007      	b.n	80227fc <__sfputs_r+0x22>
 80227ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80227f0:	463a      	mov	r2, r7
 80227f2:	4630      	mov	r0, r6
 80227f4:	f7ff ffda 	bl	80227ac <__sfputc_r>
 80227f8:	1c43      	adds	r3, r0, #1
 80227fa:	d1f3      	bne.n	80227e4 <__sfputs_r+0xa>
 80227fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08022800 <_vfiprintf_r>:
 8022800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022804:	460d      	mov	r5, r1
 8022806:	b09d      	sub	sp, #116	@ 0x74
 8022808:	4614      	mov	r4, r2
 802280a:	4698      	mov	r8, r3
 802280c:	4606      	mov	r6, r0
 802280e:	b118      	cbz	r0, 8022818 <_vfiprintf_r+0x18>
 8022810:	6a03      	ldr	r3, [r0, #32]
 8022812:	b90b      	cbnz	r3, 8022818 <_vfiprintf_r+0x18>
 8022814:	f7fe fb3a 	bl	8020e8c <__sinit>
 8022818:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802281a:	07d9      	lsls	r1, r3, #31
 802281c:	d405      	bmi.n	802282a <_vfiprintf_r+0x2a>
 802281e:	89ab      	ldrh	r3, [r5, #12]
 8022820:	059a      	lsls	r2, r3, #22
 8022822:	d402      	bmi.n	802282a <_vfiprintf_r+0x2a>
 8022824:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8022826:	f7fe fda4 	bl	8021372 <__retarget_lock_acquire_recursive>
 802282a:	89ab      	ldrh	r3, [r5, #12]
 802282c:	071b      	lsls	r3, r3, #28
 802282e:	d501      	bpl.n	8022834 <_vfiprintf_r+0x34>
 8022830:	692b      	ldr	r3, [r5, #16]
 8022832:	b99b      	cbnz	r3, 802285c <_vfiprintf_r+0x5c>
 8022834:	4629      	mov	r1, r5
 8022836:	4630      	mov	r0, r6
 8022838:	f7fe fc9e 	bl	8021178 <__swsetup_r>
 802283c:	b170      	cbz	r0, 802285c <_vfiprintf_r+0x5c>
 802283e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8022840:	07dc      	lsls	r4, r3, #31
 8022842:	d504      	bpl.n	802284e <_vfiprintf_r+0x4e>
 8022844:	f04f 30ff 	mov.w	r0, #4294967295
 8022848:	b01d      	add	sp, #116	@ 0x74
 802284a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802284e:	89ab      	ldrh	r3, [r5, #12]
 8022850:	0598      	lsls	r0, r3, #22
 8022852:	d4f7      	bmi.n	8022844 <_vfiprintf_r+0x44>
 8022854:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8022856:	f7fe fd8d 	bl	8021374 <__retarget_lock_release_recursive>
 802285a:	e7f3      	b.n	8022844 <_vfiprintf_r+0x44>
 802285c:	2300      	movs	r3, #0
 802285e:	9309      	str	r3, [sp, #36]	@ 0x24
 8022860:	2320      	movs	r3, #32
 8022862:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8022866:	f8cd 800c 	str.w	r8, [sp, #12]
 802286a:	2330      	movs	r3, #48	@ 0x30
 802286c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8022a1c <_vfiprintf_r+0x21c>
 8022870:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8022874:	f04f 0901 	mov.w	r9, #1
 8022878:	4623      	mov	r3, r4
 802287a:	469a      	mov	sl, r3
 802287c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8022880:	b10a      	cbz	r2, 8022886 <_vfiprintf_r+0x86>
 8022882:	2a25      	cmp	r2, #37	@ 0x25
 8022884:	d1f9      	bne.n	802287a <_vfiprintf_r+0x7a>
 8022886:	ebba 0b04 	subs.w	fp, sl, r4
 802288a:	d00b      	beq.n	80228a4 <_vfiprintf_r+0xa4>
 802288c:	465b      	mov	r3, fp
 802288e:	4622      	mov	r2, r4
 8022890:	4629      	mov	r1, r5
 8022892:	4630      	mov	r0, r6
 8022894:	f7ff ffa1 	bl	80227da <__sfputs_r>
 8022898:	3001      	adds	r0, #1
 802289a:	f000 80a7 	beq.w	80229ec <_vfiprintf_r+0x1ec>
 802289e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80228a0:	445a      	add	r2, fp
 80228a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80228a4:	f89a 3000 	ldrb.w	r3, [sl]
 80228a8:	2b00      	cmp	r3, #0
 80228aa:	f000 809f 	beq.w	80229ec <_vfiprintf_r+0x1ec>
 80228ae:	2300      	movs	r3, #0
 80228b0:	f04f 32ff 	mov.w	r2, #4294967295
 80228b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80228b8:	f10a 0a01 	add.w	sl, sl, #1
 80228bc:	9304      	str	r3, [sp, #16]
 80228be:	9307      	str	r3, [sp, #28]
 80228c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80228c4:	931a      	str	r3, [sp, #104]	@ 0x68
 80228c6:	4654      	mov	r4, sl
 80228c8:	2205      	movs	r2, #5
 80228ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80228ce:	4853      	ldr	r0, [pc, #332]	@ (8022a1c <_vfiprintf_r+0x21c>)
 80228d0:	f7dd fd1e 	bl	8000310 <memchr>
 80228d4:	9a04      	ldr	r2, [sp, #16]
 80228d6:	b9d8      	cbnz	r0, 8022910 <_vfiprintf_r+0x110>
 80228d8:	06d1      	lsls	r1, r2, #27
 80228da:	bf44      	itt	mi
 80228dc:	2320      	movmi	r3, #32
 80228de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80228e2:	0713      	lsls	r3, r2, #28
 80228e4:	bf44      	itt	mi
 80228e6:	232b      	movmi	r3, #43	@ 0x2b
 80228e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80228ec:	f89a 3000 	ldrb.w	r3, [sl]
 80228f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80228f2:	d015      	beq.n	8022920 <_vfiprintf_r+0x120>
 80228f4:	9a07      	ldr	r2, [sp, #28]
 80228f6:	4654      	mov	r4, sl
 80228f8:	2000      	movs	r0, #0
 80228fa:	f04f 0c0a 	mov.w	ip, #10
 80228fe:	4621      	mov	r1, r4
 8022900:	f811 3b01 	ldrb.w	r3, [r1], #1
 8022904:	3b30      	subs	r3, #48	@ 0x30
 8022906:	2b09      	cmp	r3, #9
 8022908:	d94b      	bls.n	80229a2 <_vfiprintf_r+0x1a2>
 802290a:	b1b0      	cbz	r0, 802293a <_vfiprintf_r+0x13a>
 802290c:	9207      	str	r2, [sp, #28]
 802290e:	e014      	b.n	802293a <_vfiprintf_r+0x13a>
 8022910:	eba0 0308 	sub.w	r3, r0, r8
 8022914:	fa09 f303 	lsl.w	r3, r9, r3
 8022918:	4313      	orrs	r3, r2
 802291a:	9304      	str	r3, [sp, #16]
 802291c:	46a2      	mov	sl, r4
 802291e:	e7d2      	b.n	80228c6 <_vfiprintf_r+0xc6>
 8022920:	9b03      	ldr	r3, [sp, #12]
 8022922:	1d19      	adds	r1, r3, #4
 8022924:	681b      	ldr	r3, [r3, #0]
 8022926:	9103      	str	r1, [sp, #12]
 8022928:	2b00      	cmp	r3, #0
 802292a:	bfbb      	ittet	lt
 802292c:	425b      	neglt	r3, r3
 802292e:	f042 0202 	orrlt.w	r2, r2, #2
 8022932:	9307      	strge	r3, [sp, #28]
 8022934:	9307      	strlt	r3, [sp, #28]
 8022936:	bfb8      	it	lt
 8022938:	9204      	strlt	r2, [sp, #16]
 802293a:	7823      	ldrb	r3, [r4, #0]
 802293c:	2b2e      	cmp	r3, #46	@ 0x2e
 802293e:	d10a      	bne.n	8022956 <_vfiprintf_r+0x156>
 8022940:	7863      	ldrb	r3, [r4, #1]
 8022942:	2b2a      	cmp	r3, #42	@ 0x2a
 8022944:	d132      	bne.n	80229ac <_vfiprintf_r+0x1ac>
 8022946:	9b03      	ldr	r3, [sp, #12]
 8022948:	1d1a      	adds	r2, r3, #4
 802294a:	681b      	ldr	r3, [r3, #0]
 802294c:	9203      	str	r2, [sp, #12]
 802294e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8022952:	3402      	adds	r4, #2
 8022954:	9305      	str	r3, [sp, #20]
 8022956:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8022a2c <_vfiprintf_r+0x22c>
 802295a:	7821      	ldrb	r1, [r4, #0]
 802295c:	2203      	movs	r2, #3
 802295e:	4650      	mov	r0, sl
 8022960:	f7dd fcd6 	bl	8000310 <memchr>
 8022964:	b138      	cbz	r0, 8022976 <_vfiprintf_r+0x176>
 8022966:	9b04      	ldr	r3, [sp, #16]
 8022968:	eba0 000a 	sub.w	r0, r0, sl
 802296c:	2240      	movs	r2, #64	@ 0x40
 802296e:	4082      	lsls	r2, r0
 8022970:	4313      	orrs	r3, r2
 8022972:	3401      	adds	r4, #1
 8022974:	9304      	str	r3, [sp, #16]
 8022976:	f814 1b01 	ldrb.w	r1, [r4], #1
 802297a:	4829      	ldr	r0, [pc, #164]	@ (8022a20 <_vfiprintf_r+0x220>)
 802297c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8022980:	2206      	movs	r2, #6
 8022982:	f7dd fcc5 	bl	8000310 <memchr>
 8022986:	2800      	cmp	r0, #0
 8022988:	d03f      	beq.n	8022a0a <_vfiprintf_r+0x20a>
 802298a:	4b26      	ldr	r3, [pc, #152]	@ (8022a24 <_vfiprintf_r+0x224>)
 802298c:	bb1b      	cbnz	r3, 80229d6 <_vfiprintf_r+0x1d6>
 802298e:	9b03      	ldr	r3, [sp, #12]
 8022990:	3307      	adds	r3, #7
 8022992:	f023 0307 	bic.w	r3, r3, #7
 8022996:	3308      	adds	r3, #8
 8022998:	9303      	str	r3, [sp, #12]
 802299a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802299c:	443b      	add	r3, r7
 802299e:	9309      	str	r3, [sp, #36]	@ 0x24
 80229a0:	e76a      	b.n	8022878 <_vfiprintf_r+0x78>
 80229a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80229a6:	460c      	mov	r4, r1
 80229a8:	2001      	movs	r0, #1
 80229aa:	e7a8      	b.n	80228fe <_vfiprintf_r+0xfe>
 80229ac:	2300      	movs	r3, #0
 80229ae:	3401      	adds	r4, #1
 80229b0:	9305      	str	r3, [sp, #20]
 80229b2:	4619      	mov	r1, r3
 80229b4:	f04f 0c0a 	mov.w	ip, #10
 80229b8:	4620      	mov	r0, r4
 80229ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80229be:	3a30      	subs	r2, #48	@ 0x30
 80229c0:	2a09      	cmp	r2, #9
 80229c2:	d903      	bls.n	80229cc <_vfiprintf_r+0x1cc>
 80229c4:	2b00      	cmp	r3, #0
 80229c6:	d0c6      	beq.n	8022956 <_vfiprintf_r+0x156>
 80229c8:	9105      	str	r1, [sp, #20]
 80229ca:	e7c4      	b.n	8022956 <_vfiprintf_r+0x156>
 80229cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80229d0:	4604      	mov	r4, r0
 80229d2:	2301      	movs	r3, #1
 80229d4:	e7f0      	b.n	80229b8 <_vfiprintf_r+0x1b8>
 80229d6:	ab03      	add	r3, sp, #12
 80229d8:	9300      	str	r3, [sp, #0]
 80229da:	462a      	mov	r2, r5
 80229dc:	4b12      	ldr	r3, [pc, #72]	@ (8022a28 <_vfiprintf_r+0x228>)
 80229de:	a904      	add	r1, sp, #16
 80229e0:	4630      	mov	r0, r6
 80229e2:	f7fd fe21 	bl	8020628 <_printf_float>
 80229e6:	4607      	mov	r7, r0
 80229e8:	1c78      	adds	r0, r7, #1
 80229ea:	d1d6      	bne.n	802299a <_vfiprintf_r+0x19a>
 80229ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80229ee:	07d9      	lsls	r1, r3, #31
 80229f0:	d405      	bmi.n	80229fe <_vfiprintf_r+0x1fe>
 80229f2:	89ab      	ldrh	r3, [r5, #12]
 80229f4:	059a      	lsls	r2, r3, #22
 80229f6:	d402      	bmi.n	80229fe <_vfiprintf_r+0x1fe>
 80229f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80229fa:	f7fe fcbb 	bl	8021374 <__retarget_lock_release_recursive>
 80229fe:	89ab      	ldrh	r3, [r5, #12]
 8022a00:	065b      	lsls	r3, r3, #25
 8022a02:	f53f af1f 	bmi.w	8022844 <_vfiprintf_r+0x44>
 8022a06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8022a08:	e71e      	b.n	8022848 <_vfiprintf_r+0x48>
 8022a0a:	ab03      	add	r3, sp, #12
 8022a0c:	9300      	str	r3, [sp, #0]
 8022a0e:	462a      	mov	r2, r5
 8022a10:	4b05      	ldr	r3, [pc, #20]	@ (8022a28 <_vfiprintf_r+0x228>)
 8022a12:	a904      	add	r1, sp, #16
 8022a14:	4630      	mov	r0, r6
 8022a16:	f7fe f88f 	bl	8020b38 <_printf_i>
 8022a1a:	e7e4      	b.n	80229e6 <_vfiprintf_r+0x1e6>
 8022a1c:	08025f43 	.word	0x08025f43
 8022a20:	08025f4d 	.word	0x08025f4d
 8022a24:	08020629 	.word	0x08020629
 8022a28:	080227db 	.word	0x080227db
 8022a2c:	08025f49 	.word	0x08025f49

08022a30 <__sflush_r>:
 8022a30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8022a34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022a38:	0716      	lsls	r6, r2, #28
 8022a3a:	4605      	mov	r5, r0
 8022a3c:	460c      	mov	r4, r1
 8022a3e:	d454      	bmi.n	8022aea <__sflush_r+0xba>
 8022a40:	684b      	ldr	r3, [r1, #4]
 8022a42:	2b00      	cmp	r3, #0
 8022a44:	dc02      	bgt.n	8022a4c <__sflush_r+0x1c>
 8022a46:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8022a48:	2b00      	cmp	r3, #0
 8022a4a:	dd48      	ble.n	8022ade <__sflush_r+0xae>
 8022a4c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8022a4e:	2e00      	cmp	r6, #0
 8022a50:	d045      	beq.n	8022ade <__sflush_r+0xae>
 8022a52:	2300      	movs	r3, #0
 8022a54:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8022a58:	682f      	ldr	r7, [r5, #0]
 8022a5a:	6a21      	ldr	r1, [r4, #32]
 8022a5c:	602b      	str	r3, [r5, #0]
 8022a5e:	d030      	beq.n	8022ac2 <__sflush_r+0x92>
 8022a60:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8022a62:	89a3      	ldrh	r3, [r4, #12]
 8022a64:	0759      	lsls	r1, r3, #29
 8022a66:	d505      	bpl.n	8022a74 <__sflush_r+0x44>
 8022a68:	6863      	ldr	r3, [r4, #4]
 8022a6a:	1ad2      	subs	r2, r2, r3
 8022a6c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8022a6e:	b10b      	cbz	r3, 8022a74 <__sflush_r+0x44>
 8022a70:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8022a72:	1ad2      	subs	r2, r2, r3
 8022a74:	2300      	movs	r3, #0
 8022a76:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8022a78:	6a21      	ldr	r1, [r4, #32]
 8022a7a:	4628      	mov	r0, r5
 8022a7c:	47b0      	blx	r6
 8022a7e:	1c43      	adds	r3, r0, #1
 8022a80:	89a3      	ldrh	r3, [r4, #12]
 8022a82:	d106      	bne.n	8022a92 <__sflush_r+0x62>
 8022a84:	6829      	ldr	r1, [r5, #0]
 8022a86:	291d      	cmp	r1, #29
 8022a88:	d82b      	bhi.n	8022ae2 <__sflush_r+0xb2>
 8022a8a:	4a2a      	ldr	r2, [pc, #168]	@ (8022b34 <__sflush_r+0x104>)
 8022a8c:	40ca      	lsrs	r2, r1
 8022a8e:	07d6      	lsls	r6, r2, #31
 8022a90:	d527      	bpl.n	8022ae2 <__sflush_r+0xb2>
 8022a92:	2200      	movs	r2, #0
 8022a94:	6062      	str	r2, [r4, #4]
 8022a96:	04d9      	lsls	r1, r3, #19
 8022a98:	6922      	ldr	r2, [r4, #16]
 8022a9a:	6022      	str	r2, [r4, #0]
 8022a9c:	d504      	bpl.n	8022aa8 <__sflush_r+0x78>
 8022a9e:	1c42      	adds	r2, r0, #1
 8022aa0:	d101      	bne.n	8022aa6 <__sflush_r+0x76>
 8022aa2:	682b      	ldr	r3, [r5, #0]
 8022aa4:	b903      	cbnz	r3, 8022aa8 <__sflush_r+0x78>
 8022aa6:	6560      	str	r0, [r4, #84]	@ 0x54
 8022aa8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8022aaa:	602f      	str	r7, [r5, #0]
 8022aac:	b1b9      	cbz	r1, 8022ade <__sflush_r+0xae>
 8022aae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8022ab2:	4299      	cmp	r1, r3
 8022ab4:	d002      	beq.n	8022abc <__sflush_r+0x8c>
 8022ab6:	4628      	mov	r0, r5
 8022ab8:	f7ff fab4 	bl	8022024 <_free_r>
 8022abc:	2300      	movs	r3, #0
 8022abe:	6363      	str	r3, [r4, #52]	@ 0x34
 8022ac0:	e00d      	b.n	8022ade <__sflush_r+0xae>
 8022ac2:	2301      	movs	r3, #1
 8022ac4:	4628      	mov	r0, r5
 8022ac6:	47b0      	blx	r6
 8022ac8:	4602      	mov	r2, r0
 8022aca:	1c50      	adds	r0, r2, #1
 8022acc:	d1c9      	bne.n	8022a62 <__sflush_r+0x32>
 8022ace:	682b      	ldr	r3, [r5, #0]
 8022ad0:	2b00      	cmp	r3, #0
 8022ad2:	d0c6      	beq.n	8022a62 <__sflush_r+0x32>
 8022ad4:	2b1d      	cmp	r3, #29
 8022ad6:	d001      	beq.n	8022adc <__sflush_r+0xac>
 8022ad8:	2b16      	cmp	r3, #22
 8022ada:	d11e      	bne.n	8022b1a <__sflush_r+0xea>
 8022adc:	602f      	str	r7, [r5, #0]
 8022ade:	2000      	movs	r0, #0
 8022ae0:	e022      	b.n	8022b28 <__sflush_r+0xf8>
 8022ae2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8022ae6:	b21b      	sxth	r3, r3
 8022ae8:	e01b      	b.n	8022b22 <__sflush_r+0xf2>
 8022aea:	690f      	ldr	r7, [r1, #16]
 8022aec:	2f00      	cmp	r7, #0
 8022aee:	d0f6      	beq.n	8022ade <__sflush_r+0xae>
 8022af0:	0793      	lsls	r3, r2, #30
 8022af2:	680e      	ldr	r6, [r1, #0]
 8022af4:	bf08      	it	eq
 8022af6:	694b      	ldreq	r3, [r1, #20]
 8022af8:	600f      	str	r7, [r1, #0]
 8022afa:	bf18      	it	ne
 8022afc:	2300      	movne	r3, #0
 8022afe:	eba6 0807 	sub.w	r8, r6, r7
 8022b02:	608b      	str	r3, [r1, #8]
 8022b04:	f1b8 0f00 	cmp.w	r8, #0
 8022b08:	dde9      	ble.n	8022ade <__sflush_r+0xae>
 8022b0a:	6a21      	ldr	r1, [r4, #32]
 8022b0c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8022b0e:	4643      	mov	r3, r8
 8022b10:	463a      	mov	r2, r7
 8022b12:	4628      	mov	r0, r5
 8022b14:	47b0      	blx	r6
 8022b16:	2800      	cmp	r0, #0
 8022b18:	dc08      	bgt.n	8022b2c <__sflush_r+0xfc>
 8022b1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022b1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8022b22:	81a3      	strh	r3, [r4, #12]
 8022b24:	f04f 30ff 	mov.w	r0, #4294967295
 8022b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8022b2c:	4407      	add	r7, r0
 8022b2e:	eba8 0800 	sub.w	r8, r8, r0
 8022b32:	e7e7      	b.n	8022b04 <__sflush_r+0xd4>
 8022b34:	20400001 	.word	0x20400001

08022b38 <_fflush_r>:
 8022b38:	b538      	push	{r3, r4, r5, lr}
 8022b3a:	690b      	ldr	r3, [r1, #16]
 8022b3c:	4605      	mov	r5, r0
 8022b3e:	460c      	mov	r4, r1
 8022b40:	b913      	cbnz	r3, 8022b48 <_fflush_r+0x10>
 8022b42:	2500      	movs	r5, #0
 8022b44:	4628      	mov	r0, r5
 8022b46:	bd38      	pop	{r3, r4, r5, pc}
 8022b48:	b118      	cbz	r0, 8022b52 <_fflush_r+0x1a>
 8022b4a:	6a03      	ldr	r3, [r0, #32]
 8022b4c:	b90b      	cbnz	r3, 8022b52 <_fflush_r+0x1a>
 8022b4e:	f7fe f99d 	bl	8020e8c <__sinit>
 8022b52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022b56:	2b00      	cmp	r3, #0
 8022b58:	d0f3      	beq.n	8022b42 <_fflush_r+0xa>
 8022b5a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8022b5c:	07d0      	lsls	r0, r2, #31
 8022b5e:	d404      	bmi.n	8022b6a <_fflush_r+0x32>
 8022b60:	0599      	lsls	r1, r3, #22
 8022b62:	d402      	bmi.n	8022b6a <_fflush_r+0x32>
 8022b64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8022b66:	f7fe fc04 	bl	8021372 <__retarget_lock_acquire_recursive>
 8022b6a:	4628      	mov	r0, r5
 8022b6c:	4621      	mov	r1, r4
 8022b6e:	f7ff ff5f 	bl	8022a30 <__sflush_r>
 8022b72:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8022b74:	07da      	lsls	r2, r3, #31
 8022b76:	4605      	mov	r5, r0
 8022b78:	d4e4      	bmi.n	8022b44 <_fflush_r+0xc>
 8022b7a:	89a3      	ldrh	r3, [r4, #12]
 8022b7c:	059b      	lsls	r3, r3, #22
 8022b7e:	d4e1      	bmi.n	8022b44 <_fflush_r+0xc>
 8022b80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8022b82:	f7fe fbf7 	bl	8021374 <__retarget_lock_release_recursive>
 8022b86:	e7dd      	b.n	8022b44 <_fflush_r+0xc>

08022b88 <__swhatbuf_r>:
 8022b88:	b570      	push	{r4, r5, r6, lr}
 8022b8a:	460c      	mov	r4, r1
 8022b8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8022b90:	2900      	cmp	r1, #0
 8022b92:	b096      	sub	sp, #88	@ 0x58
 8022b94:	4615      	mov	r5, r2
 8022b96:	461e      	mov	r6, r3
 8022b98:	da0d      	bge.n	8022bb6 <__swhatbuf_r+0x2e>
 8022b9a:	89a3      	ldrh	r3, [r4, #12]
 8022b9c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8022ba0:	f04f 0100 	mov.w	r1, #0
 8022ba4:	bf14      	ite	ne
 8022ba6:	2340      	movne	r3, #64	@ 0x40
 8022ba8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8022bac:	2000      	movs	r0, #0
 8022bae:	6031      	str	r1, [r6, #0]
 8022bb0:	602b      	str	r3, [r5, #0]
 8022bb2:	b016      	add	sp, #88	@ 0x58
 8022bb4:	bd70      	pop	{r4, r5, r6, pc}
 8022bb6:	466a      	mov	r2, sp
 8022bb8:	f000 f848 	bl	8022c4c <_fstat_r>
 8022bbc:	2800      	cmp	r0, #0
 8022bbe:	dbec      	blt.n	8022b9a <__swhatbuf_r+0x12>
 8022bc0:	9901      	ldr	r1, [sp, #4]
 8022bc2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8022bc6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8022bca:	4259      	negs	r1, r3
 8022bcc:	4159      	adcs	r1, r3
 8022bce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8022bd2:	e7eb      	b.n	8022bac <__swhatbuf_r+0x24>

08022bd4 <__smakebuf_r>:
 8022bd4:	898b      	ldrh	r3, [r1, #12]
 8022bd6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8022bd8:	079d      	lsls	r5, r3, #30
 8022bda:	4606      	mov	r6, r0
 8022bdc:	460c      	mov	r4, r1
 8022bde:	d507      	bpl.n	8022bf0 <__smakebuf_r+0x1c>
 8022be0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8022be4:	6023      	str	r3, [r4, #0]
 8022be6:	6123      	str	r3, [r4, #16]
 8022be8:	2301      	movs	r3, #1
 8022bea:	6163      	str	r3, [r4, #20]
 8022bec:	b003      	add	sp, #12
 8022bee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022bf0:	ab01      	add	r3, sp, #4
 8022bf2:	466a      	mov	r2, sp
 8022bf4:	f7ff ffc8 	bl	8022b88 <__swhatbuf_r>
 8022bf8:	9f00      	ldr	r7, [sp, #0]
 8022bfa:	4605      	mov	r5, r0
 8022bfc:	4639      	mov	r1, r7
 8022bfe:	4630      	mov	r0, r6
 8022c00:	f7fd fbf8 	bl	80203f4 <_malloc_r>
 8022c04:	b948      	cbnz	r0, 8022c1a <__smakebuf_r+0x46>
 8022c06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022c0a:	059a      	lsls	r2, r3, #22
 8022c0c:	d4ee      	bmi.n	8022bec <__smakebuf_r+0x18>
 8022c0e:	f023 0303 	bic.w	r3, r3, #3
 8022c12:	f043 0302 	orr.w	r3, r3, #2
 8022c16:	81a3      	strh	r3, [r4, #12]
 8022c18:	e7e2      	b.n	8022be0 <__smakebuf_r+0xc>
 8022c1a:	89a3      	ldrh	r3, [r4, #12]
 8022c1c:	6020      	str	r0, [r4, #0]
 8022c1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8022c22:	81a3      	strh	r3, [r4, #12]
 8022c24:	9b01      	ldr	r3, [sp, #4]
 8022c26:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8022c2a:	b15b      	cbz	r3, 8022c44 <__smakebuf_r+0x70>
 8022c2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8022c30:	4630      	mov	r0, r6
 8022c32:	f000 f81d 	bl	8022c70 <_isatty_r>
 8022c36:	b128      	cbz	r0, 8022c44 <__smakebuf_r+0x70>
 8022c38:	89a3      	ldrh	r3, [r4, #12]
 8022c3a:	f023 0303 	bic.w	r3, r3, #3
 8022c3e:	f043 0301 	orr.w	r3, r3, #1
 8022c42:	81a3      	strh	r3, [r4, #12]
 8022c44:	89a3      	ldrh	r3, [r4, #12]
 8022c46:	431d      	orrs	r5, r3
 8022c48:	81a5      	strh	r5, [r4, #12]
 8022c4a:	e7cf      	b.n	8022bec <__smakebuf_r+0x18>

08022c4c <_fstat_r>:
 8022c4c:	b538      	push	{r3, r4, r5, lr}
 8022c4e:	4d07      	ldr	r5, [pc, #28]	@ (8022c6c <_fstat_r+0x20>)
 8022c50:	2300      	movs	r3, #0
 8022c52:	4604      	mov	r4, r0
 8022c54:	4608      	mov	r0, r1
 8022c56:	4611      	mov	r1, r2
 8022c58:	602b      	str	r3, [r5, #0]
 8022c5a:	f7e0 f98d 	bl	8002f78 <_fstat>
 8022c5e:	1c43      	adds	r3, r0, #1
 8022c60:	d102      	bne.n	8022c68 <_fstat_r+0x1c>
 8022c62:	682b      	ldr	r3, [r5, #0]
 8022c64:	b103      	cbz	r3, 8022c68 <_fstat_r+0x1c>
 8022c66:	6023      	str	r3, [r4, #0]
 8022c68:	bd38      	pop	{r3, r4, r5, pc}
 8022c6a:	bf00      	nop
 8022c6c:	2400d7a4 	.word	0x2400d7a4

08022c70 <_isatty_r>:
 8022c70:	b538      	push	{r3, r4, r5, lr}
 8022c72:	4d06      	ldr	r5, [pc, #24]	@ (8022c8c <_isatty_r+0x1c>)
 8022c74:	2300      	movs	r3, #0
 8022c76:	4604      	mov	r4, r0
 8022c78:	4608      	mov	r0, r1
 8022c7a:	602b      	str	r3, [r5, #0]
 8022c7c:	f7e0 f981 	bl	8002f82 <_isatty>
 8022c80:	1c43      	adds	r3, r0, #1
 8022c82:	d102      	bne.n	8022c8a <_isatty_r+0x1a>
 8022c84:	682b      	ldr	r3, [r5, #0]
 8022c86:	b103      	cbz	r3, 8022c8a <_isatty_r+0x1a>
 8022c88:	6023      	str	r3, [r4, #0]
 8022c8a:	bd38      	pop	{r3, r4, r5, pc}
 8022c8c:	2400d7a4 	.word	0x2400d7a4

08022c90 <__fpclassifyd>:
 8022c90:	ec51 0b10 	vmov	r0, r1, d0
 8022c94:	460b      	mov	r3, r1
 8022c96:	f031 4100 	bics.w	r1, r1, #2147483648	@ 0x80000000
 8022c9a:	b510      	push	{r4, lr}
 8022c9c:	d104      	bne.n	8022ca8 <__fpclassifyd+0x18>
 8022c9e:	2800      	cmp	r0, #0
 8022ca0:	bf0c      	ite	eq
 8022ca2:	2002      	moveq	r0, #2
 8022ca4:	2003      	movne	r0, #3
 8022ca6:	bd10      	pop	{r4, pc}
 8022ca8:	4a09      	ldr	r2, [pc, #36]	@ (8022cd0 <__fpclassifyd+0x40>)
 8022caa:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
 8022cae:	4294      	cmp	r4, r2
 8022cb0:	d908      	bls.n	8022cc4 <__fpclassifyd+0x34>
 8022cb2:	4a08      	ldr	r2, [pc, #32]	@ (8022cd4 <__fpclassifyd+0x44>)
 8022cb4:	4213      	tst	r3, r2
 8022cb6:	d007      	beq.n	8022cc8 <__fpclassifyd+0x38>
 8022cb8:	4291      	cmp	r1, r2
 8022cba:	d107      	bne.n	8022ccc <__fpclassifyd+0x3c>
 8022cbc:	fab0 f080 	clz	r0, r0
 8022cc0:	0940      	lsrs	r0, r0, #5
 8022cc2:	e7f0      	b.n	8022ca6 <__fpclassifyd+0x16>
 8022cc4:	2004      	movs	r0, #4
 8022cc6:	e7ee      	b.n	8022ca6 <__fpclassifyd+0x16>
 8022cc8:	2003      	movs	r0, #3
 8022cca:	e7ec      	b.n	8022ca6 <__fpclassifyd+0x16>
 8022ccc:	2000      	movs	r0, #0
 8022cce:	e7ea      	b.n	8022ca6 <__fpclassifyd+0x16>
 8022cd0:	7fdfffff 	.word	0x7fdfffff
 8022cd4:	7ff00000 	.word	0x7ff00000

08022cd8 <__assert_func>:
 8022cd8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8022cda:	4614      	mov	r4, r2
 8022cdc:	461a      	mov	r2, r3
 8022cde:	4b09      	ldr	r3, [pc, #36]	@ (8022d04 <__assert_func+0x2c>)
 8022ce0:	681b      	ldr	r3, [r3, #0]
 8022ce2:	4605      	mov	r5, r0
 8022ce4:	68d8      	ldr	r0, [r3, #12]
 8022ce6:	b14c      	cbz	r4, 8022cfc <__assert_func+0x24>
 8022ce8:	4b07      	ldr	r3, [pc, #28]	@ (8022d08 <__assert_func+0x30>)
 8022cea:	9100      	str	r1, [sp, #0]
 8022cec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8022cf0:	4906      	ldr	r1, [pc, #24]	@ (8022d0c <__assert_func+0x34>)
 8022cf2:	462b      	mov	r3, r5
 8022cf4:	f000 f82e 	bl	8022d54 <fiprintf>
 8022cf8:	f000 f83e 	bl	8022d78 <abort>
 8022cfc:	4b04      	ldr	r3, [pc, #16]	@ (8022d10 <__assert_func+0x38>)
 8022cfe:	461c      	mov	r4, r3
 8022d00:	e7f3      	b.n	8022cea <__assert_func+0x12>
 8022d02:	bf00      	nop
 8022d04:	240004c0 	.word	0x240004c0
 8022d08:	08025f5e 	.word	0x08025f5e
 8022d0c:	08025f6b 	.word	0x08025f6b
 8022d10:	08025f99 	.word	0x08025f99

08022d14 <__ascii_mbtowc>:
 8022d14:	b082      	sub	sp, #8
 8022d16:	b901      	cbnz	r1, 8022d1a <__ascii_mbtowc+0x6>
 8022d18:	a901      	add	r1, sp, #4
 8022d1a:	b142      	cbz	r2, 8022d2e <__ascii_mbtowc+0x1a>
 8022d1c:	b14b      	cbz	r3, 8022d32 <__ascii_mbtowc+0x1e>
 8022d1e:	7813      	ldrb	r3, [r2, #0]
 8022d20:	600b      	str	r3, [r1, #0]
 8022d22:	7812      	ldrb	r2, [r2, #0]
 8022d24:	1e10      	subs	r0, r2, #0
 8022d26:	bf18      	it	ne
 8022d28:	2001      	movne	r0, #1
 8022d2a:	b002      	add	sp, #8
 8022d2c:	4770      	bx	lr
 8022d2e:	4610      	mov	r0, r2
 8022d30:	e7fb      	b.n	8022d2a <__ascii_mbtowc+0x16>
 8022d32:	f06f 0001 	mvn.w	r0, #1
 8022d36:	e7f8      	b.n	8022d2a <__ascii_mbtowc+0x16>

08022d38 <__ascii_wctomb>:
 8022d38:	4603      	mov	r3, r0
 8022d3a:	4608      	mov	r0, r1
 8022d3c:	b141      	cbz	r1, 8022d50 <__ascii_wctomb+0x18>
 8022d3e:	2aff      	cmp	r2, #255	@ 0xff
 8022d40:	d904      	bls.n	8022d4c <__ascii_wctomb+0x14>
 8022d42:	228a      	movs	r2, #138	@ 0x8a
 8022d44:	601a      	str	r2, [r3, #0]
 8022d46:	f04f 30ff 	mov.w	r0, #4294967295
 8022d4a:	4770      	bx	lr
 8022d4c:	700a      	strb	r2, [r1, #0]
 8022d4e:	2001      	movs	r0, #1
 8022d50:	4770      	bx	lr
	...

08022d54 <fiprintf>:
 8022d54:	b40e      	push	{r1, r2, r3}
 8022d56:	b503      	push	{r0, r1, lr}
 8022d58:	4601      	mov	r1, r0
 8022d5a:	ab03      	add	r3, sp, #12
 8022d5c:	4805      	ldr	r0, [pc, #20]	@ (8022d74 <fiprintf+0x20>)
 8022d5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8022d62:	6800      	ldr	r0, [r0, #0]
 8022d64:	9301      	str	r3, [sp, #4]
 8022d66:	f7ff fd4b 	bl	8022800 <_vfiprintf_r>
 8022d6a:	b002      	add	sp, #8
 8022d6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8022d70:	b003      	add	sp, #12
 8022d72:	4770      	bx	lr
 8022d74:	240004c0 	.word	0x240004c0

08022d78 <abort>:
 8022d78:	b508      	push	{r3, lr}
 8022d7a:	2006      	movs	r0, #6
 8022d7c:	f000 f82c 	bl	8022dd8 <raise>
 8022d80:	2001      	movs	r0, #1
 8022d82:	f7e0 f8e3 	bl	8002f4c <_exit>

08022d86 <_raise_r>:
 8022d86:	291f      	cmp	r1, #31
 8022d88:	b538      	push	{r3, r4, r5, lr}
 8022d8a:	4605      	mov	r5, r0
 8022d8c:	460c      	mov	r4, r1
 8022d8e:	d904      	bls.n	8022d9a <_raise_r+0x14>
 8022d90:	2316      	movs	r3, #22
 8022d92:	6003      	str	r3, [r0, #0]
 8022d94:	f04f 30ff 	mov.w	r0, #4294967295
 8022d98:	bd38      	pop	{r3, r4, r5, pc}
 8022d9a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8022d9c:	b112      	cbz	r2, 8022da4 <_raise_r+0x1e>
 8022d9e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8022da2:	b94b      	cbnz	r3, 8022db8 <_raise_r+0x32>
 8022da4:	4628      	mov	r0, r5
 8022da6:	f000 f831 	bl	8022e0c <_getpid_r>
 8022daa:	4622      	mov	r2, r4
 8022dac:	4601      	mov	r1, r0
 8022dae:	4628      	mov	r0, r5
 8022db0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8022db4:	f000 b818 	b.w	8022de8 <_kill_r>
 8022db8:	2b01      	cmp	r3, #1
 8022dba:	d00a      	beq.n	8022dd2 <_raise_r+0x4c>
 8022dbc:	1c59      	adds	r1, r3, #1
 8022dbe:	d103      	bne.n	8022dc8 <_raise_r+0x42>
 8022dc0:	2316      	movs	r3, #22
 8022dc2:	6003      	str	r3, [r0, #0]
 8022dc4:	2001      	movs	r0, #1
 8022dc6:	e7e7      	b.n	8022d98 <_raise_r+0x12>
 8022dc8:	2100      	movs	r1, #0
 8022dca:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8022dce:	4620      	mov	r0, r4
 8022dd0:	4798      	blx	r3
 8022dd2:	2000      	movs	r0, #0
 8022dd4:	e7e0      	b.n	8022d98 <_raise_r+0x12>
	...

08022dd8 <raise>:
 8022dd8:	4b02      	ldr	r3, [pc, #8]	@ (8022de4 <raise+0xc>)
 8022dda:	4601      	mov	r1, r0
 8022ddc:	6818      	ldr	r0, [r3, #0]
 8022dde:	f7ff bfd2 	b.w	8022d86 <_raise_r>
 8022de2:	bf00      	nop
 8022de4:	240004c0 	.word	0x240004c0

08022de8 <_kill_r>:
 8022de8:	b538      	push	{r3, r4, r5, lr}
 8022dea:	4d07      	ldr	r5, [pc, #28]	@ (8022e08 <_kill_r+0x20>)
 8022dec:	2300      	movs	r3, #0
 8022dee:	4604      	mov	r4, r0
 8022df0:	4608      	mov	r0, r1
 8022df2:	4611      	mov	r1, r2
 8022df4:	602b      	str	r3, [r5, #0]
 8022df6:	f7e0 f8a1 	bl	8002f3c <_kill>
 8022dfa:	1c43      	adds	r3, r0, #1
 8022dfc:	d102      	bne.n	8022e04 <_kill_r+0x1c>
 8022dfe:	682b      	ldr	r3, [r5, #0]
 8022e00:	b103      	cbz	r3, 8022e04 <_kill_r+0x1c>
 8022e02:	6023      	str	r3, [r4, #0]
 8022e04:	bd38      	pop	{r3, r4, r5, pc}
 8022e06:	bf00      	nop
 8022e08:	2400d7a4 	.word	0x2400d7a4

08022e0c <_getpid_r>:
 8022e0c:	f7e0 b894 	b.w	8002f38 <_getpid>

08022e10 <acos>:
 8022e10:	b508      	push	{r3, lr}
 8022e12:	ed2d 8b04 	vpush	{d8-d9}
 8022e16:	eeb0 8b40 	vmov.f64	d8, d0
 8022e1a:	f000 fadd 	bl	80233d8 <__ieee754_acos>
 8022e1e:	eeb4 8b48 	vcmp.f64	d8, d8
 8022e22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022e26:	eeb0 9b40 	vmov.f64	d9, d0
 8022e2a:	d615      	bvs.n	8022e58 <acos+0x48>
 8022e2c:	eeb0 0b48 	vmov.f64	d0, d8
 8022e30:	f000 f83a 	bl	8022ea8 <fabs>
 8022e34:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8022e38:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8022e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022e40:	dd0a      	ble.n	8022e58 <acos+0x48>
 8022e42:	f7fe fa6b 	bl	802131c <__errno>
 8022e46:	ecbd 8b04 	vpop	{d8-d9}
 8022e4a:	2321      	movs	r3, #33	@ 0x21
 8022e4c:	6003      	str	r3, [r0, #0]
 8022e4e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8022e52:	4804      	ldr	r0, [pc, #16]	@ (8022e64 <acos+0x54>)
 8022e54:	f000 b830 	b.w	8022eb8 <nan>
 8022e58:	eeb0 0b49 	vmov.f64	d0, d9
 8022e5c:	ecbd 8b04 	vpop	{d8-d9}
 8022e60:	bd08      	pop	{r3, pc}
 8022e62:	bf00      	nop
 8022e64:	08025f99 	.word	0x08025f99

08022e68 <sqrt>:
 8022e68:	b508      	push	{r3, lr}
 8022e6a:	ed2d 8b04 	vpush	{d8-d9}
 8022e6e:	eeb0 8b40 	vmov.f64	d8, d0
 8022e72:	f000 faad 	bl	80233d0 <__ieee754_sqrt>
 8022e76:	eeb4 8b48 	vcmp.f64	d8, d8
 8022e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022e7e:	d60c      	bvs.n	8022e9a <sqrt+0x32>
 8022e80:	ed9f 9b07 	vldr	d9, [pc, #28]	@ 8022ea0 <sqrt+0x38>
 8022e84:	eeb4 8bc9 	vcmpe.f64	d8, d9
 8022e88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022e8c:	d505      	bpl.n	8022e9a <sqrt+0x32>
 8022e8e:	f7fe fa45 	bl	802131c <__errno>
 8022e92:	ee89 0b09 	vdiv.f64	d0, d9, d9
 8022e96:	2321      	movs	r3, #33	@ 0x21
 8022e98:	6003      	str	r3, [r0, #0]
 8022e9a:	ecbd 8b04 	vpop	{d8-d9}
 8022e9e:	bd08      	pop	{r3, pc}
	...

08022ea8 <fabs>:
 8022ea8:	ec51 0b10 	vmov	r0, r1, d0
 8022eac:	4602      	mov	r2, r0
 8022eae:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8022eb2:	ec43 2b10 	vmov	d0, r2, r3
 8022eb6:	4770      	bx	lr

08022eb8 <nan>:
 8022eb8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8022ec0 <nan+0x8>
 8022ebc:	4770      	bx	lr
 8022ebe:	bf00      	nop
 8022ec0:	00000000 	.word	0x00000000
 8022ec4:	7ff80000 	.word	0x7ff80000

08022ec8 <checkint>:
 8022ec8:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8022ecc:	f240 33fe 	movw	r3, #1022	@ 0x3fe
 8022ed0:	429a      	cmp	r2, r3
 8022ed2:	b570      	push	{r4, r5, r6, lr}
 8022ed4:	dd2a      	ble.n	8022f2c <checkint+0x64>
 8022ed6:	f240 4333 	movw	r3, #1075	@ 0x433
 8022eda:	429a      	cmp	r2, r3
 8022edc:	dc24      	bgt.n	8022f28 <checkint+0x60>
 8022ede:	1a9b      	subs	r3, r3, r2
 8022ee0:	f1a3 0620 	sub.w	r6, r3, #32
 8022ee4:	f04f 32ff 	mov.w	r2, #4294967295
 8022ee8:	fa02 f403 	lsl.w	r4, r2, r3
 8022eec:	fa02 f606 	lsl.w	r6, r2, r6
 8022ef0:	f1c3 0520 	rsb	r5, r3, #32
 8022ef4:	fa22 f505 	lsr.w	r5, r2, r5
 8022ef8:	4334      	orrs	r4, r6
 8022efa:	432c      	orrs	r4, r5
 8022efc:	409a      	lsls	r2, r3
 8022efe:	ea20 0202 	bic.w	r2, r0, r2
 8022f02:	ea21 0404 	bic.w	r4, r1, r4
 8022f06:	4322      	orrs	r2, r4
 8022f08:	f1a3 0420 	sub.w	r4, r3, #32
 8022f0c:	f1c3 0220 	rsb	r2, r3, #32
 8022f10:	d10c      	bne.n	8022f2c <checkint+0x64>
 8022f12:	40d8      	lsrs	r0, r3
 8022f14:	fa01 f302 	lsl.w	r3, r1, r2
 8022f18:	4318      	orrs	r0, r3
 8022f1a:	40e1      	lsrs	r1, r4
 8022f1c:	4308      	orrs	r0, r1
 8022f1e:	f000 0001 	and.w	r0, r0, #1
 8022f22:	f1d0 0002 	rsbs	r0, r0, #2
 8022f26:	bd70      	pop	{r4, r5, r6, pc}
 8022f28:	2002      	movs	r0, #2
 8022f2a:	e7fc      	b.n	8022f26 <checkint+0x5e>
 8022f2c:	2000      	movs	r0, #0
 8022f2e:	e7fa      	b.n	8022f26 <checkint+0x5e>

08022f30 <pow>:
 8022f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022f34:	ee10 4a90 	vmov	r4, s1
 8022f38:	ed2d 8b0a 	vpush	{d8-d12}
 8022f3c:	ea4f 5814 	mov.w	r8, r4, lsr #20
 8022f40:	ee11 aa90 	vmov	sl, s3
 8022f44:	f108 32ff 	add.w	r2, r8, #4294967295
 8022f48:	f240 73fd 	movw	r3, #2045	@ 0x7fd
 8022f4c:	429a      	cmp	r2, r3
 8022f4e:	ee10 5a10 	vmov	r5, s0
 8022f52:	ee11 0a10 	vmov	r0, s2
 8022f56:	b087      	sub	sp, #28
 8022f58:	46c4      	mov	ip, r8
 8022f5a:	ea4f 561a 	mov.w	r6, sl, lsr #20
 8022f5e:	d806      	bhi.n	8022f6e <pow+0x3e>
 8022f60:	f3c6 030a 	ubfx	r3, r6, #0, #11
 8022f64:	f2a3 33be 	subw	r3, r3, #958	@ 0x3be
 8022f68:	2b7f      	cmp	r3, #127	@ 0x7f
 8022f6a:	f240 8157 	bls.w	802321c <pow+0x2ec>
 8022f6e:	1802      	adds	r2, r0, r0
 8022f70:	eb4a 010a 	adc.w	r1, sl, sl
 8022f74:	f06f 0b01 	mvn.w	fp, #1
 8022f78:	1e57      	subs	r7, r2, #1
 8022f7a:	f141 33ff 	adc.w	r3, r1, #4294967295
 8022f7e:	f46f 1e00 	mvn.w	lr, #2097152	@ 0x200000
 8022f82:	45bb      	cmp	fp, r7
 8022f84:	eb7e 0303 	sbcs.w	r3, lr, r3
 8022f88:	d242      	bcs.n	8023010 <pow+0xe0>
 8022f8a:	ea52 0301 	orrs.w	r3, r2, r1
 8022f8e:	f04f 0300 	mov.w	r3, #0
 8022f92:	d10c      	bne.n	8022fae <pow+0x7e>
 8022f94:	196d      	adds	r5, r5, r5
 8022f96:	f484 2400 	eor.w	r4, r4, #524288	@ 0x80000
 8022f9a:	4164      	adcs	r4, r4
 8022f9c:	42ab      	cmp	r3, r5
 8022f9e:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8022fa2:	41a3      	sbcs	r3, r4
 8022fa4:	f0c0 808f 	bcc.w	80230c6 <pow+0x196>
 8022fa8:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8022fac:	e02b      	b.n	8023006 <pow+0xd6>
 8022fae:	4ed4      	ldr	r6, [pc, #848]	@ (8023300 <pow+0x3d0>)
 8022fb0:	42b4      	cmp	r4, r6
 8022fb2:	bf08      	it	eq
 8022fb4:	429d      	cmpeq	r5, r3
 8022fb6:	d109      	bne.n	8022fcc <pow+0x9c>
 8022fb8:	1800      	adds	r0, r0, r0
 8022fba:	f48a 2a00 	eor.w	sl, sl, #524288	@ 0x80000
 8022fbe:	eb4a 0a0a 	adc.w	sl, sl, sl
 8022fc2:	4283      	cmp	r3, r0
 8022fc4:	4bcf      	ldr	r3, [pc, #828]	@ (8023304 <pow+0x3d4>)
 8022fc6:	eb73 030a 	sbcs.w	r3, r3, sl
 8022fca:	e7eb      	b.n	8022fa4 <pow+0x74>
 8022fcc:	196d      	adds	r5, r5, r5
 8022fce:	48ce      	ldr	r0, [pc, #824]	@ (8023308 <pow+0x3d8>)
 8022fd0:	4164      	adcs	r4, r4
 8022fd2:	42ab      	cmp	r3, r5
 8022fd4:	eb70 0604 	sbcs.w	r6, r0, r4
 8022fd8:	d375      	bcc.n	80230c6 <pow+0x196>
 8022fda:	4281      	cmp	r1, r0
 8022fdc:	bf08      	it	eq
 8022fde:	429a      	cmpeq	r2, r3
 8022fe0:	d171      	bne.n	80230c6 <pow+0x196>
 8022fe2:	4aca      	ldr	r2, [pc, #808]	@ (802330c <pow+0x3dc>)
 8022fe4:	4294      	cmp	r4, r2
 8022fe6:	bf08      	it	eq
 8022fe8:	429d      	cmpeq	r5, r3
 8022fea:	d0dd      	beq.n	8022fa8 <pow+0x78>
 8022fec:	4294      	cmp	r4, r2
 8022fee:	ea6f 0a0a 	mvn.w	sl, sl
 8022ff2:	bf34      	ite	cc
 8022ff4:	2400      	movcc	r4, #0
 8022ff6:	2401      	movcs	r4, #1
 8022ff8:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 8022ffc:	4554      	cmp	r4, sl
 8022ffe:	f040 81dc 	bne.w	80233ba <pow+0x48a>
 8023002:	ee21 0b01 	vmul.f64	d0, d1, d1
 8023006:	b007      	add	sp, #28
 8023008:	ecbd 8b0a 	vpop	{d8-d12}
 802300c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023010:	196f      	adds	r7, r5, r5
 8023012:	eb44 0904 	adc.w	r9, r4, r4
 8023016:	1e7a      	subs	r2, r7, #1
 8023018:	f169 0300 	sbc.w	r3, r9, #0
 802301c:	4593      	cmp	fp, r2
 802301e:	eb7e 0303 	sbcs.w	r3, lr, r3
 8023022:	d225      	bcs.n	8023070 <pow+0x140>
 8023024:	ee20 0b00 	vmul.f64	d0, d0, d0
 8023028:	2c00      	cmp	r4, #0
 802302a:	da13      	bge.n	8023054 <pow+0x124>
 802302c:	4651      	mov	r1, sl
 802302e:	f7ff ff4b 	bl	8022ec8 <checkint>
 8023032:	2801      	cmp	r0, #1
 8023034:	d10e      	bne.n	8023054 <pow+0x124>
 8023036:	eeb1 0b40 	vneg.f64	d0, d0
 802303a:	ea57 0909 	orrs.w	r9, r7, r9
 802303e:	d10b      	bne.n	8023058 <pow+0x128>
 8023040:	f1ba 0f00 	cmp.w	sl, #0
 8023044:	dadf      	bge.n	8023006 <pow+0xd6>
 8023046:	b007      	add	sp, #28
 8023048:	ecbd 8b0a 	vpop	{d8-d12}
 802304c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023050:	f000 bb22 	b.w	8023698 <__math_divzero>
 8023054:	2000      	movs	r0, #0
 8023056:	e7f0      	b.n	802303a <pow+0x10a>
 8023058:	f1ba 0f00 	cmp.w	sl, #0
 802305c:	dad3      	bge.n	8023006 <pow+0xd6>
 802305e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8023062:	ee86 7b00 	vdiv.f64	d7, d6, d0
 8023066:	ed8d 7b00 	vstr	d7, [sp]
 802306a:	ed9d 0b00 	vldr	d0, [sp]
 802306e:	e7ca      	b.n	8023006 <pow+0xd6>
 8023070:	2c00      	cmp	r4, #0
 8023072:	da2b      	bge.n	80230cc <pow+0x19c>
 8023074:	4651      	mov	r1, sl
 8023076:	f7ff ff27 	bl	8022ec8 <checkint>
 802307a:	b930      	cbnz	r0, 802308a <pow+0x15a>
 802307c:	b007      	add	sp, #28
 802307e:	ecbd 8b0a 	vpop	{d8-d12}
 8023082:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023086:	f000 bb1f 	b.w	80236c8 <__math_invalid>
 802308a:	1e41      	subs	r1, r0, #1
 802308c:	4248      	negs	r0, r1
 802308e:	4148      	adcs	r0, r1
 8023090:	0480      	lsls	r0, r0, #18
 8023092:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8023096:	f3c8 0c0a 	ubfx	ip, r8, #0, #11
 802309a:	f3c6 020a 	ubfx	r2, r6, #0, #11
 802309e:	f2a2 33be 	subw	r3, r2, #958	@ 0x3be
 80230a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80230a4:	d92d      	bls.n	8023102 <pow+0x1d2>
 80230a6:	4b96      	ldr	r3, [pc, #600]	@ (8023300 <pow+0x3d0>)
 80230a8:	2000      	movs	r0, #0
 80230aa:	429c      	cmp	r4, r3
 80230ac:	bf08      	it	eq
 80230ae:	4285      	cmpeq	r5, r0
 80230b0:	f43f af7a 	beq.w	8022fa8 <pow+0x78>
 80230b4:	f240 31bd 	movw	r1, #957	@ 0x3bd
 80230b8:	428a      	cmp	r2, r1
 80230ba:	d80c      	bhi.n	80230d6 <pow+0x1a6>
 80230bc:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 80230c0:	42a8      	cmp	r0, r5
 80230c2:	41a3      	sbcs	r3, r4
 80230c4:	d204      	bcs.n	80230d0 <pow+0x1a0>
 80230c6:	ee31 0b00 	vadd.f64	d0, d1, d0
 80230ca:	e79c      	b.n	8023006 <pow+0xd6>
 80230cc:	2000      	movs	r0, #0
 80230ce:	e7e4      	b.n	802309a <pow+0x16a>
 80230d0:	ee30 0b41 	vsub.f64	d0, d0, d1
 80230d4:	e797      	b.n	8023006 <pow+0xd6>
 80230d6:	2d01      	cmp	r5, #1
 80230d8:	eb74 0303 	sbcs.w	r3, r4, r3
 80230dc:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80230e0:	bf34      	ite	cc
 80230e2:	2301      	movcc	r3, #1
 80230e4:	2300      	movcs	r3, #0
 80230e6:	4296      	cmp	r6, r2
 80230e8:	bf8c      	ite	hi
 80230ea:	2600      	movhi	r6, #0
 80230ec:	2601      	movls	r6, #1
 80230ee:	42b3      	cmp	r3, r6
 80230f0:	f000 809c 	beq.w	802322c <pow+0x2fc>
 80230f4:	b007      	add	sp, #28
 80230f6:	ecbd 8b0a 	vpop	{d8-d12}
 80230fa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80230fe:	f000 bac3 	b.w	8023688 <__math_oflow>
 8023102:	f1bc 0f00 	cmp.w	ip, #0
 8023106:	d10a      	bne.n	802311e <pow+0x1ee>
 8023108:	ed9f 7b79 	vldr	d7, [pc, #484]	@ 80232f0 <pow+0x3c0>
 802310c:	ee20 7b07 	vmul.f64	d7, d0, d7
 8023110:	ec53 2b17 	vmov	r2, r3, d7
 8023114:	f023 4400 	bic.w	r4, r3, #2147483648	@ 0x80000000
 8023118:	4615      	mov	r5, r2
 802311a:	f1a4 7450 	sub.w	r4, r4, #54525952	@ 0x3400000
 802311e:	4a7c      	ldr	r2, [pc, #496]	@ (8023310 <pow+0x3e0>)
 8023120:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 8023124:	4422      	add	r2, r4
 8023126:	1513      	asrs	r3, r2, #20
 8023128:	ee03 3a10 	vmov	s6, r3
 802312c:	4b79      	ldr	r3, [pc, #484]	@ (8023314 <pow+0x3e4>)
 802312e:	f3c2 3146 	ubfx	r1, r2, #13, #7
 8023132:	f36f 0213 	bfc	r2, #0, #20
 8023136:	eb03 1641 	add.w	r6, r3, r1, lsl #5
 802313a:	1aa7      	subs	r7, r4, r2
 802313c:	eb03 1241 	add.w	r2, r3, r1, lsl #5
 8023140:	ed92 5b12 	vldr	d5, [r2, #72]	@ 0x48
 8023144:	ed96 7b18 	vldr	d7, [r6, #96]	@ 0x60
 8023148:	1e2e      	subs	r6, r5, #0
 802314a:	ec47 6b14 	vmov	d4, r6, r7
 802314e:	ed92 2b16 	vldr	d2, [r2, #88]	@ 0x58
 8023152:	eea4 6b05 	vfma.f64	d6, d4, d5
 8023156:	ed93 5b00 	vldr	d5, [r3]
 802315a:	eeb8 3bc3 	vcvt.f64.s32	d3, s6
 802315e:	eea3 2b05 	vfma.f64	d2, d3, d5
 8023162:	ed93 5b02 	vldr	d5, [r3, #8]
 8023166:	ee36 4b02 	vadd.f64	d4, d6, d2
 802316a:	ee32 2b44 	vsub.f64	d2, d2, d4
 802316e:	eea3 7b05 	vfma.f64	d7, d3, d5
 8023172:	ed93 5b04 	vldr	d5, [r3, #16]
 8023176:	ee32 2b06 	vadd.f64	d2, d2, d6
 802317a:	ee37 7b02 	vadd.f64	d7, d7, d2
 802317e:	ee26 5b05 	vmul.f64	d5, d6, d5
 8023182:	ee26 0b05 	vmul.f64	d0, d6, d5
 8023186:	ee34 8b00 	vadd.f64	d8, d4, d0
 802318a:	eeb0 9b40 	vmov.f64	d9, d0
 802318e:	ee34 4b48 	vsub.f64	d4, d4, d8
 8023192:	ee96 9b05 	vfnms.f64	d9, d6, d5
 8023196:	ee34 ab00 	vadd.f64	d10, d4, d0
 802319a:	ed93 5b06 	vldr	d5, [r3, #24]
 802319e:	ee26 bb00 	vmul.f64	d11, d6, d0
 80231a2:	ee37 7b09 	vadd.f64	d7, d7, d9
 80231a6:	ed93 4b08 	vldr	d4, [r3, #32]
 80231aa:	ee37 7b0a 	vadd.f64	d7, d7, d10
 80231ae:	ed93 3b0c 	vldr	d3, [r3, #48]	@ 0x30
 80231b2:	eea6 5b04 	vfma.f64	d5, d6, d4
 80231b6:	ed93 4b0a 	vldr	d4, [r3, #40]	@ 0x28
 80231ba:	ed93 cb10 	vldr	d12, [r3, #64]	@ 0x40
 80231be:	eea6 4b03 	vfma.f64	d4, d6, d3
 80231c2:	ed93 3b0e 	vldr	d3, [r3, #56]	@ 0x38
 80231c6:	eea6 3b0c 	vfma.f64	d3, d6, d12
 80231ca:	eea0 4b03 	vfma.f64	d4, d0, d3
 80231ce:	eea0 5b04 	vfma.f64	d5, d0, d4
 80231d2:	eeab 7b05 	vfma.f64	d7, d11, d5
 80231d6:	ee38 4b07 	vadd.f64	d4, d8, d7
 80231da:	ee21 6b04 	vmul.f64	d6, d1, d4
 80231de:	ee16 3a90 	vmov	r3, s13
 80231e2:	eeb0 5b46 	vmov.f64	d5, d6
 80231e6:	f3c3 560a 	ubfx	r6, r3, #20, #11
 80231ea:	f46f 7272 	mvn.w	r2, #968	@ 0x3c8
 80231ee:	18b2      	adds	r2, r6, r2
 80231f0:	2a3e      	cmp	r2, #62	@ 0x3e
 80231f2:	ee91 5b04 	vfnms.f64	d5, d1, d4
 80231f6:	ee38 8b44 	vsub.f64	d8, d8, d4
 80231fa:	ee38 8b07 	vadd.f64	d8, d8, d7
 80231fe:	eea1 5b08 	vfma.f64	d5, d1, d8
 8023202:	d91b      	bls.n	802323c <pow+0x30c>
 8023204:	2a00      	cmp	r2, #0
 8023206:	da0b      	bge.n	8023220 <pow+0x2f0>
 8023208:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 802320c:	ee36 0b00 	vadd.f64	d0, d6, d0
 8023210:	2800      	cmp	r0, #0
 8023212:	f43f aef8 	beq.w	8023006 <pow+0xd6>
 8023216:	eeb1 0b40 	vneg.f64	d0, d0
 802321a:	e6f4      	b.n	8023006 <pow+0xd6>
 802321c:	2000      	movs	r0, #0
 802321e:	e77e      	b.n	802311e <pow+0x1ee>
 8023220:	f5b6 6f81 	cmp.w	r6, #1032	@ 0x408
 8023224:	d909      	bls.n	802323a <pow+0x30a>
 8023226:	2b00      	cmp	r3, #0
 8023228:	f6bf af64 	bge.w	80230f4 <pow+0x1c4>
 802322c:	b007      	add	sp, #28
 802322e:	ecbd 8b0a 	vpop	{d8-d12}
 8023232:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023236:	f000 ba1f 	b.w	8023678 <__math_uflow>
 802323a:	2600      	movs	r6, #0
 802323c:	4936      	ldr	r1, [pc, #216]	@ (8023318 <pow+0x3e8>)
 802323e:	ed91 4b02 	vldr	d4, [r1, #8]
 8023242:	ed91 3b00 	vldr	d3, [r1]
 8023246:	eeb0 7b44 	vmov.f64	d7, d4
 802324a:	eea6 7b03 	vfma.f64	d7, d6, d3
 802324e:	ee17 5a10 	vmov	r5, s14
 8023252:	ee37 7b44 	vsub.f64	d7, d7, d4
 8023256:	ed91 4b04 	vldr	d4, [r1, #16]
 802325a:	f005 037f 	and.w	r3, r5, #127	@ 0x7f
 802325e:	eea7 6b04 	vfma.f64	d6, d7, d4
 8023262:	ed91 4b06 	vldr	d4, [r1, #24]
 8023266:	18dc      	adds	r4, r3, r3
 8023268:	f104 030f 	add.w	r3, r4, #15
 802326c:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 8023270:	eea7 6b04 	vfma.f64	d6, d7, d4
 8023274:	ed91 3b0a 	vldr	d3, [r1, #40]	@ 0x28
 8023278:	ee35 5b06 	vadd.f64	d5, d5, d6
 802327c:	ee25 6b05 	vmul.f64	d6, d5, d5
 8023280:	ed94 7b1c 	vldr	d7, [r4, #112]	@ 0x70
 8023284:	ed91 4b08 	vldr	d4, [r1, #32]
 8023288:	ee35 7b07 	vadd.f64	d7, d5, d7
 802328c:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 8023290:	eea5 4b03 	vfma.f64	d4, d5, d3
 8023294:	ed91 3b0e 	vldr	d3, [r1, #56]	@ 0x38
 8023298:	eea6 7b04 	vfma.f64	d7, d6, d4
 802329c:	ee26 6b06 	vmul.f64	d6, d6, d6
 80232a0:	ed91 4b0c 	vldr	d4, [r1, #48]	@ 0x30
 80232a4:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
 80232a8:	f8d2 e004 	ldr.w	lr, [r2, #4]
 80232ac:	eea5 4b03 	vfma.f64	d4, d5, d3
 80232b0:	1940      	adds	r0, r0, r5
 80232b2:	2700      	movs	r7, #0
 80232b4:	eb17 020c 	adds.w	r2, r7, ip
 80232b8:	eb0e 3340 	add.w	r3, lr, r0, lsl #13
 80232bc:	eea6 7b04 	vfma.f64	d7, d6, d4
 80232c0:	2e00      	cmp	r6, #0
 80232c2:	d175      	bne.n	80233b0 <pow+0x480>
 80232c4:	42bd      	cmp	r5, r7
 80232c6:	db29      	blt.n	802331c <pow+0x3ec>
 80232c8:	f103 4140 	add.w	r1, r3, #3221225472	@ 0xc0000000
 80232cc:	f501 0170 	add.w	r1, r1, #15728640	@ 0xf00000
 80232d0:	4610      	mov	r0, r2
 80232d2:	ec41 0b10 	vmov	d0, r0, r1
 80232d6:	eea7 0b00 	vfma.f64	d0, d7, d0
 80232da:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 80232f8 <pow+0x3c8>
 80232de:	ee20 0b07 	vmul.f64	d0, d0, d7
 80232e2:	b007      	add	sp, #28
 80232e4:	ecbd 8b0a 	vpop	{d8-d12}
 80232e8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80232ec:	f000 ba04 	b.w	80236f8 <__math_check_oflow>
 80232f0:	00000000 	.word	0x00000000
 80232f4:	43300000 	.word	0x43300000
 80232f8:	00000000 	.word	0x00000000
 80232fc:	7f000000 	.word	0x7f000000
 8023300:	3ff00000 	.word	0x3ff00000
 8023304:	fff00000 	.word	0xfff00000
 8023308:	ffe00000 	.word	0xffe00000
 802330c:	7fe00000 	.word	0x7fe00000
 8023310:	c0196aab 	.word	0xc0196aab
 8023314:	08026098 	.word	0x08026098
 8023318:	080270e0 	.word	0x080270e0
 802331c:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8023320:	f501 1100 	add.w	r1, r1, #2097152	@ 0x200000
 8023324:	4610      	mov	r0, r2
 8023326:	ec41 0b15 	vmov	d5, r0, r1
 802332a:	eeb7 3b00 	vmov.f64	d3, #112	@ 0x3f800000  1.0
 802332e:	ee27 6b05 	vmul.f64	d6, d7, d5
 8023332:	ee35 7b06 	vadd.f64	d7, d5, d6
 8023336:	eeb0 4bc7 	vabs.f64	d4, d7
 802333a:	eeb4 4bc3 	vcmpe.f64	d4, d3
 802333e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023342:	ed9f 0b1f 	vldr	d0, [pc, #124]	@ 80233c0 <pow+0x490>
 8023346:	d52a      	bpl.n	802339e <pow+0x46e>
 8023348:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 802334c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8023350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023354:	ee35 5b06 	vadd.f64	d5, d5, d6
 8023358:	eebf 4b00 	vmov.f64	d4, #240	@ 0xbf800000 -1.0
 802335c:	bf58      	it	pl
 802335e:	eeb0 4b43 	vmovpl.f64	d4, d3
 8023362:	ee37 3b04 	vadd.f64	d3, d7, d4
 8023366:	ee34 6b43 	vsub.f64	d6, d4, d3
 802336a:	ee36 6b07 	vadd.f64	d6, d6, d7
 802336e:	ee36 6b05 	vadd.f64	d6, d6, d5
 8023372:	ee36 6b03 	vadd.f64	d6, d6, d3
 8023376:	ee36 7b44 	vsub.f64	d7, d6, d4
 802337a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 802337e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023382:	d104      	bne.n	802338e <pow+0x45e>
 8023384:	4632      	mov	r2, r6
 8023386:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 802338a:	ec43 2b17 	vmov	d7, r2, r3
 802338e:	ed8d 0b02 	vstr	d0, [sp, #8]
 8023392:	ed9d 6b02 	vldr	d6, [sp, #8]
 8023396:	ee26 6b00 	vmul.f64	d6, d6, d0
 802339a:	ed8d 6b04 	vstr	d6, [sp, #16]
 802339e:	ee27 0b00 	vmul.f64	d0, d7, d0
 80233a2:	b007      	add	sp, #28
 80233a4:	ecbd 8b0a 	vpop	{d8-d12}
 80233a8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80233ac:	f000 b99b 	b.w	80236e6 <__math_check_uflow>
 80233b0:	ec43 2b10 	vmov	d0, r2, r3
 80233b4:	eea7 0b00 	vfma.f64	d0, d7, d0
 80233b8:	e625      	b.n	8023006 <pow+0xd6>
 80233ba:	ed9f 0b03 	vldr	d0, [pc, #12]	@ 80233c8 <pow+0x498>
 80233be:	e622      	b.n	8023006 <pow+0xd6>
 80233c0:	00000000 	.word	0x00000000
 80233c4:	00100000 	.word	0x00100000
	...

080233d0 <__ieee754_sqrt>:
 80233d0:	eeb1 0bc0 	vsqrt.f64	d0, d0
 80233d4:	4770      	bx	lr
	...

080233d8 <__ieee754_acos>:
 80233d8:	b500      	push	{lr}
 80233da:	ed2d 8b10 	vpush	{d8-d15}
 80233de:	eeb0 8b40 	vmov.f64	d8, d0
 80233e2:	ee18 2a90 	vmov	r2, s17
 80233e6:	4990      	ldr	r1, [pc, #576]	@ (8023628 <__ieee754_acos+0x250>)
 80233e8:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 80233ec:	428b      	cmp	r3, r1
 80233ee:	b087      	sub	sp, #28
 80233f0:	d918      	bls.n	8023424 <__ieee754_acos+0x4c>
 80233f2:	ee10 1a10 	vmov	r1, s0
 80233f6:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 80233fa:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 80233fe:	430b      	orrs	r3, r1
 8023400:	d10b      	bne.n	802341a <__ieee754_acos+0x42>
 8023402:	ed9f 0b6b 	vldr	d0, [pc, #428]	@ 80235b0 <__ieee754_acos+0x1d8>
 8023406:	ed9f 7b6c 	vldr	d7, [pc, #432]	@ 80235b8 <__ieee754_acos+0x1e0>
 802340a:	2a00      	cmp	r2, #0
 802340c:	fe37 0b00 	vselgt.f64	d0, d7, d0
 8023410:	b007      	add	sp, #28
 8023412:	ecbd 8b10 	vpop	{d8-d15}
 8023416:	f85d fb04 	ldr.w	pc, [sp], #4
 802341a:	ee30 8b40 	vsub.f64	d8, d0, d0
 802341e:	ee88 0b08 	vdiv.f64	d0, d8, d8
 8023422:	e7f5      	b.n	8023410 <__ieee754_acos+0x38>
 8023424:	4981      	ldr	r1, [pc, #516]	@ (802362c <__ieee754_acos+0x254>)
 8023426:	428b      	cmp	r3, r1
 8023428:	d83b      	bhi.n	80234a2 <__ieee754_acos+0xca>
 802342a:	4a81      	ldr	r2, [pc, #516]	@ (8023630 <__ieee754_acos+0x258>)
 802342c:	4293      	cmp	r3, r2
 802342e:	ed9f 0b64 	vldr	d0, [pc, #400]	@ 80235c0 <__ieee754_acos+0x1e8>
 8023432:	d9ed      	bls.n	8023410 <__ieee754_acos+0x38>
 8023434:	ee28 7b08 	vmul.f64	d7, d8, d8
 8023438:	ed9f 5b63 	vldr	d5, [pc, #396]	@ 80235c8 <__ieee754_acos+0x1f0>
 802343c:	ed9f 6b64 	vldr	d6, [pc, #400]	@ 80235d0 <__ieee754_acos+0x1f8>
 8023440:	eea7 6b05 	vfma.f64	d6, d7, d5
 8023444:	ed9f 5b64 	vldr	d5, [pc, #400]	@ 80235d8 <__ieee754_acos+0x200>
 8023448:	eea6 5b07 	vfma.f64	d5, d6, d7
 802344c:	ed9f 6b64 	vldr	d6, [pc, #400]	@ 80235e0 <__ieee754_acos+0x208>
 8023450:	eea5 6b07 	vfma.f64	d6, d5, d7
 8023454:	ed9f 5b64 	vldr	d5, [pc, #400]	@ 80235e8 <__ieee754_acos+0x210>
 8023458:	eea6 5b07 	vfma.f64	d5, d6, d7
 802345c:	ed9f 6b64 	vldr	d6, [pc, #400]	@ 80235f0 <__ieee754_acos+0x218>
 8023460:	ed9f 4b65 	vldr	d4, [pc, #404]	@ 80235f8 <__ieee754_acos+0x220>
 8023464:	eea5 6b07 	vfma.f64	d6, d5, d7
 8023468:	ee26 6b07 	vmul.f64	d6, d6, d7
 802346c:	ed9f 5b64 	vldr	d5, [pc, #400]	@ 8023600 <__ieee754_acos+0x228>
 8023470:	eea7 4b05 	vfma.f64	d4, d7, d5
 8023474:	ed9f 5b64 	vldr	d5, [pc, #400]	@ 8023608 <__ieee754_acos+0x230>
 8023478:	eea4 5b07 	vfma.f64	d5, d4, d7
 802347c:	ed9f 4b64 	vldr	d4, [pc, #400]	@ 8023610 <__ieee754_acos+0x238>
 8023480:	eea5 4b07 	vfma.f64	d4, d5, d7
 8023484:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 8023488:	eea4 5b07 	vfma.f64	d5, d4, d7
 802348c:	ed9f 7b62 	vldr	d7, [pc, #392]	@ 8023618 <__ieee754_acos+0x240>
 8023490:	ee86 4b05 	vdiv.f64	d4, d6, d5
 8023494:	eea8 7b44 	vfms.f64	d7, d8, d4
 8023498:	ee38 7b47 	vsub.f64	d7, d8, d7
 802349c:	ee30 0b47 	vsub.f64	d0, d0, d7
 80234a0:	e7b6      	b.n	8023410 <__ieee754_acos+0x38>
 80234a2:	2a00      	cmp	r2, #0
 80234a4:	ed9f eb48 	vldr	d14, [pc, #288]	@ 80235c8 <__ieee754_acos+0x1f0>
 80234a8:	eeb7 9b00 	vmov.f64	d9, #112	@ 0x3f800000  1.0
 80234ac:	eeb6 0b00 	vmov.f64	d0, #96	@ 0x3f000000  0.5
 80234b0:	ed9f db47 	vldr	d13, [pc, #284]	@ 80235d0 <__ieee754_acos+0x1f8>
 80234b4:	ed9f cb48 	vldr	d12, [pc, #288]	@ 80235d8 <__ieee754_acos+0x200>
 80234b8:	ed9f bb49 	vldr	d11, [pc, #292]	@ 80235e0 <__ieee754_acos+0x208>
 80234bc:	ed9f ab4a 	vldr	d10, [pc, #296]	@ 80235e8 <__ieee754_acos+0x210>
 80234c0:	ed9f fb4b 	vldr	d15, [pc, #300]	@ 80235f0 <__ieee754_acos+0x218>
 80234c4:	ed9f 3b4c 	vldr	d3, [pc, #304]	@ 80235f8 <__ieee754_acos+0x220>
 80234c8:	ed9f 2b4f 	vldr	d2, [pc, #316]	@ 8023608 <__ieee754_acos+0x230>
 80234cc:	ed9f 1b50 	vldr	d1, [pc, #320]	@ 8023610 <__ieee754_acos+0x238>
 80234d0:	da2a      	bge.n	8023528 <__ieee754_acos+0x150>
 80234d2:	ee38 8b09 	vadd.f64	d8, d8, d9
 80234d6:	ee28 0b00 	vmul.f64	d0, d8, d0
 80234da:	ed9f 7b49 	vldr	d7, [pc, #292]	@ 8023600 <__ieee754_acos+0x228>
 80234de:	eea0 db0e 	vfma.f64	d13, d0, d14
 80234e2:	eead cb00 	vfma.f64	d12, d13, d0
 80234e6:	eea0 3b07 	vfma.f64	d3, d0, d7
 80234ea:	eeac bb00 	vfma.f64	d11, d12, d0
 80234ee:	eea3 2b00 	vfma.f64	d2, d3, d0
 80234f2:	eeab ab00 	vfma.f64	d10, d11, d0
 80234f6:	eea2 1b00 	vfma.f64	d1, d2, d0
 80234fa:	eeaa fb00 	vfma.f64	d15, d10, d0
 80234fe:	eea1 9b00 	vfma.f64	d9, d1, d0
 8023502:	ee2f 8b00 	vmul.f64	d8, d15, d0
 8023506:	f7ff ff63 	bl	80233d0 <__ieee754_sqrt>
 802350a:	ee88 6b09 	vdiv.f64	d6, d8, d9
 802350e:	ed9f 7b44 	vldr	d7, [pc, #272]	@ 8023620 <__ieee754_acos+0x248>
 8023512:	eea0 7b06 	vfma.f64	d7, d0, d6
 8023516:	ee37 7b00 	vadd.f64	d7, d7, d0
 802351a:	ed9f 0b25 	vldr	d0, [pc, #148]	@ 80235b0 <__ieee754_acos+0x1d8>
 802351e:	eeb0 6b00 	vmov.f64	d6, #0	@ 0x40000000  2.0
 8023522:	eea7 0b46 	vfms.f64	d0, d7, d6
 8023526:	e773      	b.n	8023410 <__ieee754_acos+0x38>
 8023528:	ee39 8b48 	vsub.f64	d8, d9, d8
 802352c:	ee28 8b00 	vmul.f64	d8, d8, d0
 8023530:	eeb0 0b48 	vmov.f64	d0, d8
 8023534:	ed8d 1b04 	vstr	d1, [sp, #16]
 8023538:	ed8d 2b02 	vstr	d2, [sp, #8]
 802353c:	ed8d 3b00 	vstr	d3, [sp]
 8023540:	f7ff ff46 	bl	80233d0 <__ieee754_sqrt>
 8023544:	eeb0 5b48 	vmov.f64	d5, d8
 8023548:	eea8 db0e 	vfma.f64	d13, d8, d14
 802354c:	ec53 2b10 	vmov	r2, r3, d0
 8023550:	eead cb08 	vfma.f64	d12, d13, d8
 8023554:	2200      	movs	r2, #0
 8023556:	ec43 2b17 	vmov	d7, r2, r3
 802355a:	eeac bb08 	vfma.f64	d11, d12, d8
 802355e:	ee30 6b07 	vadd.f64	d6, d0, d7
 8023562:	eea7 5b47 	vfms.f64	d5, d7, d7
 8023566:	ed9d 3b00 	vldr	d3, [sp]
 802356a:	ee85 4b06 	vdiv.f64	d4, d5, d6
 802356e:	eeab ab08 	vfma.f64	d10, d11, d8
 8023572:	ed9f 6b23 	vldr	d6, [pc, #140]	@ 8023600 <__ieee754_acos+0x228>
 8023576:	eeaa fb08 	vfma.f64	d15, d10, d8
 802357a:	ee2f fb08 	vmul.f64	d15, d15, d8
 802357e:	ed9d 2b02 	vldr	d2, [sp, #8]
 8023582:	eea8 3b06 	vfma.f64	d3, d8, d6
 8023586:	eeb0 6b44 	vmov.f64	d6, d4
 802358a:	ed9d 1b04 	vldr	d1, [sp, #16]
 802358e:	eea3 2b08 	vfma.f64	d2, d3, d8
 8023592:	eea2 1b08 	vfma.f64	d1, d2, d8
 8023596:	eea1 9b08 	vfma.f64	d9, d1, d8
 802359a:	ee8f 5b09 	vdiv.f64	d5, d15, d9
 802359e:	eea0 6b05 	vfma.f64	d6, d0, d5
 80235a2:	ee37 0b06 	vadd.f64	d0, d7, d6
 80235a6:	ee30 0b00 	vadd.f64	d0, d0, d0
 80235aa:	e731      	b.n	8023410 <__ieee754_acos+0x38>
 80235ac:	f3af 8000 	nop.w
 80235b0:	54442d18 	.word	0x54442d18
 80235b4:	400921fb 	.word	0x400921fb
	...
 80235c0:	54442d18 	.word	0x54442d18
 80235c4:	3ff921fb 	.word	0x3ff921fb
 80235c8:	0dfdf709 	.word	0x0dfdf709
 80235cc:	3f023de1 	.word	0x3f023de1
 80235d0:	7501b288 	.word	0x7501b288
 80235d4:	3f49efe0 	.word	0x3f49efe0
 80235d8:	b5688f3b 	.word	0xb5688f3b
 80235dc:	bfa48228 	.word	0xbfa48228
 80235e0:	0e884455 	.word	0x0e884455
 80235e4:	3fc9c155 	.word	0x3fc9c155
 80235e8:	03eb6f7d 	.word	0x03eb6f7d
 80235ec:	bfd4d612 	.word	0xbfd4d612
 80235f0:	55555555 	.word	0x55555555
 80235f4:	3fc55555 	.word	0x3fc55555
 80235f8:	1b8d0159 	.word	0x1b8d0159
 80235fc:	bfe6066c 	.word	0xbfe6066c
 8023600:	b12e9282 	.word	0xb12e9282
 8023604:	3fb3b8c5 	.word	0x3fb3b8c5
 8023608:	9c598ac8 	.word	0x9c598ac8
 802360c:	40002ae5 	.word	0x40002ae5
 8023610:	1c8a2d4b 	.word	0x1c8a2d4b
 8023614:	c0033a27 	.word	0xc0033a27
 8023618:	33145c07 	.word	0x33145c07
 802361c:	3c91a626 	.word	0x3c91a626
 8023620:	33145c07 	.word	0x33145c07
 8023624:	bc91a626 	.word	0xbc91a626
 8023628:	3fefffff 	.word	0x3fefffff
 802362c:	3fdfffff 	.word	0x3fdfffff
 8023630:	3c600000 	.word	0x3c600000

08023634 <with_errno>:
 8023634:	b510      	push	{r4, lr}
 8023636:	ed2d 8b02 	vpush	{d8}
 802363a:	eeb0 8b40 	vmov.f64	d8, d0
 802363e:	4604      	mov	r4, r0
 8023640:	f7fd fe6c 	bl	802131c <__errno>
 8023644:	eeb0 0b48 	vmov.f64	d0, d8
 8023648:	ecbd 8b02 	vpop	{d8}
 802364c:	6004      	str	r4, [r0, #0]
 802364e:	bd10      	pop	{r4, pc}

08023650 <xflow>:
 8023650:	b082      	sub	sp, #8
 8023652:	b158      	cbz	r0, 802366c <xflow+0x1c>
 8023654:	eeb1 7b40 	vneg.f64	d7, d0
 8023658:	ed8d 7b00 	vstr	d7, [sp]
 802365c:	ed9d 7b00 	vldr	d7, [sp]
 8023660:	2022      	movs	r0, #34	@ 0x22
 8023662:	ee20 0b07 	vmul.f64	d0, d0, d7
 8023666:	b002      	add	sp, #8
 8023668:	f7ff bfe4 	b.w	8023634 <with_errno>
 802366c:	eeb0 7b40 	vmov.f64	d7, d0
 8023670:	e7f2      	b.n	8023658 <xflow+0x8>
 8023672:	0000      	movs	r0, r0
 8023674:	0000      	movs	r0, r0
	...

08023678 <__math_uflow>:
 8023678:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8023680 <__math_uflow+0x8>
 802367c:	f7ff bfe8 	b.w	8023650 <xflow>
 8023680:	00000000 	.word	0x00000000
 8023684:	10000000 	.word	0x10000000

08023688 <__math_oflow>:
 8023688:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8023690 <__math_oflow+0x8>
 802368c:	f7ff bfe0 	b.w	8023650 <xflow>
 8023690:	00000000 	.word	0x00000000
 8023694:	70000000 	.word	0x70000000

08023698 <__math_divzero>:
 8023698:	b082      	sub	sp, #8
 802369a:	2800      	cmp	r0, #0
 802369c:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 80236a0:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 80236a4:	fe07 7b06 	vseleq.f64	d7, d7, d6
 80236a8:	ed8d 7b00 	vstr	d7, [sp]
 80236ac:	ed9d 0b00 	vldr	d0, [sp]
 80236b0:	ed9f 7b03 	vldr	d7, [pc, #12]	@ 80236c0 <__math_divzero+0x28>
 80236b4:	2022      	movs	r0, #34	@ 0x22
 80236b6:	ee80 0b07 	vdiv.f64	d0, d0, d7
 80236ba:	b002      	add	sp, #8
 80236bc:	f7ff bfba 	b.w	8023634 <with_errno>
	...

080236c8 <__math_invalid>:
 80236c8:	eeb0 7b40 	vmov.f64	d7, d0
 80236cc:	eeb4 7b47 	vcmp.f64	d7, d7
 80236d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80236d4:	ee30 6b40 	vsub.f64	d6, d0, d0
 80236d8:	ee86 0b06 	vdiv.f64	d0, d6, d6
 80236dc:	d602      	bvs.n	80236e4 <__math_invalid+0x1c>
 80236de:	2021      	movs	r0, #33	@ 0x21
 80236e0:	f7ff bfa8 	b.w	8023634 <with_errno>
 80236e4:	4770      	bx	lr

080236e6 <__math_check_uflow>:
 80236e6:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80236ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80236ee:	d102      	bne.n	80236f6 <__math_check_uflow+0x10>
 80236f0:	2022      	movs	r0, #34	@ 0x22
 80236f2:	f7ff bf9f 	b.w	8023634 <with_errno>
 80236f6:	4770      	bx	lr

080236f8 <__math_check_oflow>:
 80236f8:	ed9f 6b07 	vldr	d6, [pc, #28]	@ 8023718 <__math_check_oflow+0x20>
 80236fc:	eeb0 7bc0 	vabs.f64	d7, d0
 8023700:	eeb4 7b46 	vcmp.f64	d7, d6
 8023704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023708:	dd02      	ble.n	8023710 <__math_check_oflow+0x18>
 802370a:	2022      	movs	r0, #34	@ 0x22
 802370c:	f7ff bf92 	b.w	8023634 <with_errno>
 8023710:	4770      	bx	lr
 8023712:	bf00      	nop
 8023714:	f3af 8000 	nop.w
 8023718:	ffffffff 	.word	0xffffffff
 802371c:	7fefffff 	.word	0x7fefffff

08023720 <_init>:
 8023720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023722:	bf00      	nop
 8023724:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8023726:	bc08      	pop	{r3}
 8023728:	469e      	mov	lr, r3
 802372a:	4770      	bx	lr

0802372c <_fini>:
 802372c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802372e:	bf00      	nop
 8023730:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8023732:	bc08      	pop	{r3}
 8023734:	469e      	mov	lr, r3
 8023736:	4770      	bx	lr
