{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "#class类型的单元库\n",
    "#2020/2/8 杨树澄\n",
    "#目前包含面积，实例名，端口信息等\n",
    "#注：端口位置（port_type）统一按照初始化给出的port顺序做映射\n",
    "#注：面积为[a,b]->a*b,其中a为x方向长度，b为y方向长度\n",
    "#q2d和d2q暂时缺省，目测只会有一种版本\n",
    "#pad和aux也暂时缺省（fbias）"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [],
   "source": [
    "class jtl1j_a:#端口位置顺序为AI，AO\n",
    "    area=[1,1]\n",
    "    def __init__ (self,instname,portAI,wireAI,portAO,wireAO,**kwargs):\n",
    "        self.instname=instname\n",
    "        self.portAI=portAI\n",
    "        self.wireAI=wireAI\n",
    "        self.portAO=portAO\n",
    "        self.wireAO=wireAO\n",
    "        if 'port_type' in kwargs:\n",
    "            port_type=kwargs['port_type']\n",
    "        else:\n",
    "            port_type=\"13\"\n",
    "        if(port_type==\"13\"):\n",
    "            self.port_type=[1,3]\n",
    "        elif(port_type==\"14\"):\n",
    "            self.port_type=[1,4]\n",
    "        else:\n",
    "            raise Exception(\"Undefined layout\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [],
   "source": [
    "class jtl2j_a:#端口位置顺序为AI，AO\n",
    "    area=[2,1]\n",
    "    def __init__ (self,instname,portAI,wireAI,portAO,wireAO,**kwargs):\n",
    "        self.instname=instname\n",
    "        self.portAI=portAI\n",
    "        self.wireAI=wireAI\n",
    "        self.portAO=portAO\n",
    "        self.wireAO=wireAO\n",
    "        if 'port_type' in kwargs:\n",
    "            port_type=kwargs['port_type']\n",
    "        else:\n",
    "            port_type=\"12\"\n",
    "        if(port_type==\"12\"):\n",
    "            self.port_type=[1,2]\n",
    "        elif(port_type==\"14\"):\n",
    "            self.port_type=[1,4]\n",
    "        elif(port_type==\"15\"):\n",
    "            self.port_type=[1,5]\n",
    "        elif(port_type==\"25\"):\n",
    "            self.port_type=[2,5]\n",
    "        elif(port_type==\"56\"):\n",
    "            self.port_type=[5,6]\n",
    "        elif(port_type==\"21\"):\n",
    "            self.port_type=[2,1]\n",
    "        elif(port_type==\"51\"):\n",
    "            self.port_type=[5,1]\n",
    "        elif(port_type==\"52\"):\n",
    "            self.port_type=[5,2]\n",
    "        elif(port_type==\"65\"):\n",
    "            self.port_type=[6,5]\n",
    "        else:\n",
    "            raise Exception(\"Undefined layout\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [],
   "source": [
    "class jtl3j_a:#端口位置顺序为AI，AO\n",
    "    area=[3,1]\n",
    "    def __init__ (self,instname,portAI,wireAI,portAO,wireAO,**kwargs):\n",
    "        self.instname=instname\n",
    "        self.portAI=portAI\n",
    "        self.wireAI=wireAI\n",
    "        self.portAO=portAO\n",
    "        self.wireAO=wireAO\n",
    "        if 'port_type' in kwargs:\n",
    "            port_type=kwargs['port_type']\n",
    "        else:\n",
    "            port_type=\"15\"\n",
    "        if(port_type==\"15\"):\n",
    "            self.port_type=[1,5]\n",
    "        elif(port_type==\"26\"):\n",
    "            self.port_type=[2,6]\n",
    "        elif(port_type==\"58\"):\n",
    "            self.port_type=[5,8]\n",
    "        elif(port_type==\"62\"):\n",
    "            self.port_type=[6,2]\n",
    "        elif(port_type==\"85\"):\n",
    "            self.port_type=[8,5]\n",
    "        else:\n",
    "            raise Exception(\"Undefined layout\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {},
   "outputs": [],
   "source": [
    "class jtl4j_a:#端口位置顺序为AI，AO,单元面积（形状）和端口位置关联\n",
    "    def __init__ (self,instname,portAI,wireAI,portAO,wireAO,**kwargs):\n",
    "        self.instname=instname\n",
    "        self.portAI=portAI\n",
    "        self.wireAI=wireAI\n",
    "        self.portAO=portAO\n",
    "        self.wireAO=wireAO\n",
    "        if 'port_type' in kwargs:\n",
    "            port_type=kwargs['port_type']\n",
    "        else:\n",
    "            port_type=\"12\"\n",
    "        if(port_type==\"12\"):\n",
    "            self.port_type=[1,2]\n",
    "            self.area=[2,2]\n",
    "        elif(port_type==\"13\"):\n",
    "            self.port_type=[1,3]\n",
    "            self.area=[2,2]\n",
    "        elif(port_type==\"31\"):\n",
    "            self.port_type=[3,1]\n",
    "            self.area=[2,2]\n",
    "        elif(port_type==\"15\"):\n",
    "            self.port_type=[1,5]\n",
    "            self.area=[3,1]\n",
    "        else:\n",
    "            raise Exception(\"Undefined layout\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 62,
   "metadata": {},
   "outputs": [],
   "source": [
    "class jtl_crs22:#端口位置顺序为AI，BI,AO,BO\n",
    "    area=[2,2]\n",
    "    def __init__ (self,instname,portAI,wireAI,portBI,wireBI,portAO,wireAO,portBO,wireBO,**kwargs):\n",
    "        self.instname=instname\n",
    "        self.portAI=portAI\n",
    "        self.wireAI=wireAI\n",
    "        self.portAO=portAO\n",
    "        self.wireAO=wireAO\n",
    "        self.portBI=portBI\n",
    "        self.wireBI=wireBI\n",
    "        self.portBO=portBO\n",
    "        self.wireBO=wireBO\n",
    "        if 'port_type' in kwargs:\n",
    "            port_type=kwargs['port_type']\n",
    "        else:\n",
    "            port_type=\"2358\"\n",
    "        if(port_type==\"2358\"):\n",
    "            self.port_type=[2,3,5,8]\n",
    "        elif(port_type==\"2853\"):\n",
    "            self.port_type=[2,8,5,3]\n",
    "        elif(port_type==\"5328\"):\n",
    "            self.port_type=[5,3,2,8]\n",
    "        elif(port_type==\"5823\"):\n",
    "            self.port_type=[5,8,2,3]\n",
    "        elif(port_type==\"2153\"):\n",
    "            self.port_type=[2,1,5,3]\n",
    "        elif(port_type==\"5123\"):\n",
    "            self.port_type=[5,1,2,3]\n",
    "        elif(port_type==\"2351\"):\n",
    "            self.port_type=[2,3,5,1]\n",
    "        elif(port_type==\"5321\"):\n",
    "            self.port_type=[5,3,2,1]\n",
    "        else:\n",
    "            raise Exception(\"Undefined layout\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "metadata": {},
   "outputs": [],
   "source": [
    "class s1j2o_c:#端口位置顺序为AI，AOA,AOB\n",
    "    area=[2,1]\n",
    "    def __init__ (self,instname,portAI,wireAI,portAOA,wireAOA,portAOB,wireAOB,**kwargs):\n",
    "        self.instname=instname\n",
    "        self.portAI=portAI\n",
    "        self.wireAI=wireAI\n",
    "        self.portAOA=portAOA\n",
    "        self.wireAOA=wireAOA\n",
    "        self.portAOB=portAOB\n",
    "        self.wireAOB=wireAOB\n",
    "        if 'port_type' in kwargs:\n",
    "            port_type=kwargs['port_type']\n",
    "        else:\n",
    "            port_type=\"135\"\n",
    "        if(port_type==\"135\"):\n",
    "            self.port_type=[1,3,5]\n",
    "        elif(port_type==\"514\"):\n",
    "            self.port_type=[5,1,4]\n",
    "        else:\n",
    "            raise Exception(\"Undefined layout\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [],
   "source": [
    "class s2j2o_b:#端口位置顺序为AI，AOA,AOB\n",
    "    area=[2,1]\n",
    "    def __init__ (self,instname,portAI,wireAI,portAOA,wireAOA,portAOB,wireAOB,**kwargs):\n",
    "        self.instname=instname\n",
    "        self.portAI=portAI\n",
    "        self.wireAI=wireAI\n",
    "        self.portAOA=portAOA\n",
    "        self.wireAOA=wireAOA\n",
    "        self.portAOB=portAOB\n",
    "        self.wireAOB=wireAOB\n",
    "        if 'port_type' in kwargs:\n",
    "            port_type=kwargs['port_type']\n",
    "        else:\n",
    "            port_type=\"135\"\n",
    "        if(port_type==\"135\"):\n",
    "            self.port_type=[1,3,5]\n",
    "        elif(port_type==\"134\"):\n",
    "            self.port_type=[1,4,5]\n",
    "        elif(port_type==\"234\"):\n",
    "            self.port_type=[2,3,4]\n",
    "        elif(port_type==\"235\"):\n",
    "            self.port_type=[2,3,5]\n",
    "        elif(port_type==\"245\"):\n",
    "            self.port_type=[2,4,5]\n",
    "        else:\n",
    "            raise Exception(\"Undefined layout\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "metadata": {},
   "outputs": [],
   "source": [
    "class s2j3o_a:#端口位置顺序为AI，AOA,AOB,AOC\n",
    "    area=[2,1]\n",
    "    def __init__ (self,instname,portAI,wireAI,portAOA,wireAOA,portAOB,wireAOB,portAOC,wireAOC,**kwargs):\n",
    "        self.instname=instname\n",
    "        self.portAI=portAI\n",
    "        self.wireAI=wireAI\n",
    "        self.portAOA=portAOA\n",
    "        self.wireAOA=wireAOA\n",
    "        self.portAOB=portAOB\n",
    "        self.wireAOB=wireAOB\n",
    "        self.portAOC=portAOC\n",
    "        self.wireAOC=wireAOC\n",
    "        if 'port_type' in kwargs:\n",
    "            port_type=kwargs['port_type']\n",
    "        else:\n",
    "            port_type=\"1234\"\n",
    "        if(port_type==\"1234\"):\n",
    "            self.port_type=[1,2,3,4]\n",
    "        elif(port_type==\"1235\"):\n",
    "            self.port_type=[1,2,3,5]\n",
    "        elif(port_type==\"1245\"):\n",
    "            self.port_type=[1,2,4,5]\n",
    "        elif(port_type==\"6134\"):\n",
    "            self.port_type=[6,1,3,4]\n",
    "        elif(port_type==\"6135\"):\n",
    "            self.port_type=[6,1,3,5]\n",
    "        elif(port_type==\"6145\"):\n",
    "            self.port_type=[6,1,4,5]\n",
    "        elif(port_type==\"6234\"):\n",
    "            self.port_type=[6,2,3,4]\n",
    "        elif(port_type==\"6235\"):\n",
    "            self.port_type=[6,2,3,5]\n",
    "        elif(port_type==\"6245\"):\n",
    "            self.port_type=[6,2,4,5]\n",
    "        else:\n",
    "            raise Exception(\"Undefined layout\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [],
   "source": [
    "class s2j3o_c:#端口位置顺序为AI，AOA,AOB,AOC\n",
    "    area=[2,1]\n",
    "    def __init__ (self,instname,portAI,wireAI,portAOA,wireAOA,portAOB,wireAOB,portAOC,wireAOC,**kwargs):\n",
    "        self.instname=instname\n",
    "        self.portAI=portAI\n",
    "        self.wireAI=wireAI\n",
    "        self.portAOA=portAOA\n",
    "        self.wireAOA=wireAOA\n",
    "        self.portAOB=portAOB\n",
    "        self.wireAOB=wireAOB\n",
    "        self.portAOC=portAOC\n",
    "        self.wireAOC=wireAOC\n",
    "        if 'port_type' in kwargs:\n",
    "            port_type=kwargs['port_type']\n",
    "        else:\n",
    "            port_type=\"2345\"\n",
    "        if(port_type==\"2345\"):\n",
    "            self.port_type=[2,3,4,5]\n",
    "        elif(port_type==\"2543\"):\n",
    "            self.port_type=[2,5,4,3]\n",
    "        else:\n",
    "            raise Exception(\"Undefined layout\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "metadata": {},
   "outputs": [],
   "source": [
    "class spl_jtl2j:#端口位置顺序为AI，AOA,AOB,AOC\n",
    "    area=[2,2]\n",
    "    def __init__ (self,instname,portAI,wireAI,portBI,wireBI,portAOA,wireAOA,portAOB,wireAOB,portBO,wireBO,**kwargs):\n",
    "        self.instname=instname\n",
    "        self.portAI=portAI\n",
    "        self.wireAI=wireAI\n",
    "        self.portBI=portBI\n",
    "        self.wireBI=wireBI\n",
    "        self.portAOA=portAOA\n",
    "        self.wireAOA=wireAOA\n",
    "        self.portAOB=portAOB\n",
    "        self.wireAOB=wireAOB\n",
    "        self.portBO=portBO\n",
    "        self.wireBO=wireBO\n",
    "        if 'port_type' in kwargs:\n",
    "            port_type=kwargs['port_type']\n",
    "        else:\n",
    "            port_type=\"18673\"\n",
    "        if(port_type==\"18673\"):\n",
    "            self.port_type=[1,8,6,7,3]\n",
    "        else:\n",
    "            raise Exception(\"Undefined layout\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "metadata": {},
   "outputs": [],
   "source": [
    "class and_e:#端口位置顺序为AI,TI,BI,ABO\n",
    "    area=[3,3]\n",
    "    def __init__ (self,instname,portAI,wireAI,portTI,wireTI,portBI,wireBI,portABO,wireABO,**kwargs):\n",
    "        self.instname=instname\n",
    "        self.portAI=portAI\n",
    "        self.wireAI=wireAI\n",
    "        self.portBI=portBI\n",
    "        self.wireBI=wireBI\n",
    "        self.portTI=portTI\n",
    "        self.wireTI=wireTI\n",
    "        self.portABO=portABO\n",
    "        self.wireABO=wireABO\n",
    "        if 'port_type' in kwargs:\n",
    "            port_type=kwargs['port_type']\n",
    "        else:\n",
    "            port_type=\"1238\"\n",
    "        if(port_type==\"1238\"):\n",
    "            self.port_type=[1,2,3,8]\n",
    "        elif(port_type==\"1238\"):\n",
    "            self.port_type=[1,2,4,8]\n",
    "        elif(port_type==\"1278\"):\n",
    "            self.port_type=[1,2,7,8]\n",
    "        else:\n",
    "            raise Exception(\"Undefined layout\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "metadata": {},
   "outputs": [],
   "source": [
    "class cb_a:#端口位置顺序为AI,BI,ABO\n",
    "    area=[2,2]\n",
    "    def __init__ (self,instname,portAI,wireAI,portBI,wireBI,portABO,wireABO,**kwargs):\n",
    "        self.instname=instname\n",
    "        self.portAI=portAI\n",
    "        self.wireAI=wireAI\n",
    "        self.portBI=portBI\n",
    "        self.wireBI=wireBI\n",
    "        self.portABO=portABO\n",
    "        self.wireABO=wireABO\n",
    "        if 'port_type' in kwargs:\n",
    "            port_type=kwargs['port_type']\n",
    "        else:\n",
    "            port_type=\"124\"\n",
    "        if(port_type==\"124\"):\n",
    "            self.port_type=[1,2,4]\n",
    "        elif(port_type==\"125\"):\n",
    "            self.port_type=[1,2,5]\n",
    "        elif(port_type==\"135\"):\n",
    "            self.port_type=[1,3,5]\n",
    "        elif(port_type==\"136\"):\n",
    "            self.port_type=[1,3,6]\n",
    "        elif(port_type==\"835\"):\n",
    "            self.port_type=[8,3,5]\n",
    "        else:\n",
    "            raise Exception(\"Undefined layout\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "metadata": {},
   "outputs": [],
   "source": [
    "class d22_a:#端口位置顺序为AI,TI,TO\n",
    "    area=[2,2]\n",
    "    def __init__ (self,instname,portAI,wireAI,portTI,wireTI,portTO,wireTO,**kwargs):\n",
    "        self.instname=instname\n",
    "        self.portAI=portAI\n",
    "        self.wireAI=wireAI\n",
    "        self.portTI=portTI\n",
    "        self.wireTI=wireTI\n",
    "        self.portTO=portTO\n",
    "        self.wireTO=wireTO\n",
    "        if 'port_type' in kwargs:\n",
    "            port_type=kwargs['port_type']\n",
    "        else:\n",
    "            port_type=\"135\"\n",
    "        if(port_type==\"146\"):\n",
    "            self.port_type=[1,4,6]\n",
    "        elif(port_type==\"175\"):\n",
    "            self.port_type=[1,7,5]\n",
    "        elif(port_type==\"135\"):\n",
    "            self.port_type=[1,3,5]\n",
    "        elif(port_type==\"375\"):\n",
    "            self.port_type=[3,7,5]\n",
    "        elif(port_type==\"386\"):\n",
    "            self.port_type=[3,8,6]\n",
    "        elif(port_type==\"316\"):\n",
    "            self.port_type=[3,1,6]\n",
    "        else:\n",
    "            raise Exception(\"Undefined layout\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 38,
   "metadata": {},
   "outputs": [],
   "source": [
    "class jandf_a:#端口位置顺序为AI,TI,BI,ABO\n",
    "    area=[5,5]\n",
    "    def __init__ (self,instname,portAI,wireAI,portTI,wireTI,portBI,wireBI,portABO,wireABO,**kwargs):\n",
    "        self.instname=instname\n",
    "        self.portAI=portAI\n",
    "        self.wireAI=wireAI\n",
    "        self.portBI=portBI\n",
    "        self.wireBI=wireBI\n",
    "        self.portTI=portTI\n",
    "        self.wireTI=wireTI\n",
    "        self.portABO=portABO\n",
    "        self.wireABO=wireABO\n",
    "        if 'port_type' in kwargs:\n",
    "            port_type=kwargs['port_type']\n",
    "        else:\n",
    "            port_type=\"420169\"\n",
    "        if(port_type==\"420169\"):\n",
    "            self.port_type=[4,20,16,9]\n",
    "        else:\n",
    "            raise Exception(\"Undefined layout\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "metadata": {},
   "outputs": [],
   "source": [
    "class xor_b:#端口位置顺序为AI,TI,BI,TO\n",
    "    area=[3,2]\n",
    "    def __init__ (self,instname,portAI,wireAI,portTI,wireTI,portBI,wireBI,portTO,wireTO,**kwargs):\n",
    "        self.instname=instname\n",
    "        self.portAI=portAI\n",
    "        self.wireAI=wireAI\n",
    "        self.portBI=portBI\n",
    "        self.wireBI=wireBI\n",
    "        self.portTI=portTI\n",
    "        self.wireTI=wireTI\n",
    "        self.portTO=portTO\n",
    "        self.wireTO=wireTO\n",
    "        if 'port_type' in kwargs:\n",
    "            port_type=kwargs['port_type']\n",
    "        else:\n",
    "            port_type=\"1826\"\n",
    "        if(port_type==\"1826\"):\n",
    "            self.port_type=[1,8,2,6]\n",
    "        elif(port_type==\"1836\"):\n",
    "            self.port_type=[1,8,3,6]\n",
    "        elif(port_type==\"10826\"):\n",
    "            self.port_type=[10,8,2,6]\n",
    "        else:\n",
    "            raise Exception(\"Undefined layout\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 72,
   "metadata": {},
   "outputs": [],
   "source": [
    "def read_instance(info):\n",
    "    modulename=info[0]#获取module名\n",
    "    instname=info[1]#获取inst名\n",
    "    if(modulename=='jtl1j_a'):\n",
    "        portAI='AI'\n",
    "        portAO='AO'\n",
    "        wireAI=info[3][info[2].index('AI')]#查找端口对应连线\n",
    "        wireAO=info[3][info[2].index('AO')]\n",
    "        model=jtl1j_a(instname,portAI,wireAI,portAO,wireAO)#返回一个模型（class，端口类型缺省）\n",
    "    elif(modulename=='jtl2j_a'):\n",
    "        portAI='AI'\n",
    "        portAO='AO'\n",
    "        wireAI=info[3][info[2].index('AI')]\n",
    "        wireAO=info[3][info[2].index('AO')]\n",
    "        model=jtl2j_a(instname,portAI,wireAI,portAO,wireAO)\n",
    "    elif(modulename=='jtl3j_a'):\n",
    "        portAI='AI'\n",
    "        portAO='AO'\n",
    "        wireAI=info[3][info[2].index('AI')]\n",
    "        wireAO=info[3][info[2].index('AO')]\n",
    "        model=jtl3j_a(instname,portAI,wireAI,portAO,wireAO)\n",
    "    elif(modulename=='jtl4j_a'):\n",
    "        portAI='AI'\n",
    "        portAO='AO'\n",
    "        wireAI=info[3][info[2].index('AI')]\n",
    "        wireAO=info[3][info[2].index('AO')]\n",
    "        model=jtl4j_a(instname,portAI,wireAI,portAO,wireAO)\n",
    "    elif(modulename=='jtl_crs22'):\n",
    "        portAI='AI'\n",
    "        portAO='AO'\n",
    "        portBI='BI'\n",
    "        portBO='BO'\n",
    "        wireAI=info[3][info[2].index('AI')]\n",
    "        wireAO=info[3][info[2].index('AO')]\n",
    "        wireBI=info[3][info[2].index('BI')]\n",
    "        wireBO=info[3][info[2].index('BO')]\n",
    "        model=jtl_crs22(instname,portAI,wireAI,portBI,wireBI,portAO,wireAO,portBO,wireBO)\n",
    "    elif(modulename=='s1j2o_c'):\n",
    "        portAI='AI'\n",
    "        portAOA='AOA'\n",
    "        portAOB='AOB'\n",
    "        wireAI=info[3][info[2].index('AI')]\n",
    "        wireAOA=info[3][info[2].index('AOA')]\n",
    "        wireAOB=info[3][info[2].index('AOB')]\n",
    "        model=s1j2o_c(instname,portAI,wireAI,portAOA,wireAOA,portAOB,wireAOB)\n",
    "    elif(modulename=='s2j2o_b'):\n",
    "        portAI='AI'\n",
    "        portAOA='AOA'\n",
    "        portAOB='AOB'\n",
    "        wireAI=info[3][info[2].index('AI')]\n",
    "        wireAOA=info[3][info[2].index('AOA')]\n",
    "        wireAOB=info[3][info[2].index('AOB')]\n",
    "        model=s2j2o_b(instname,portAI,wireAI,portAOA,wireAOA,portAOB,wireAOB)\n",
    "    elif(modulename=='s2j3o_a'):\n",
    "        portAI='AI'\n",
    "        portAOA='AOA'\n",
    "        portAOB='AOB'\n",
    "        portAOC='AOC'\n",
    "        wireAI=info[3][info[2].index('AI')]\n",
    "        wireAOA=info[3][info[2].index('AOA')]\n",
    "        wireAOB=info[3][info[2].index('AOB')]\n",
    "        wireAOC=info[3][info[2].index('AOC')]\n",
    "        model=s2j3o_a(instname,portAI,wireAI,portAOA,wireAOA,portAOB,wireAOB,portAOC,wireAOC)\n",
    "    elif(modulename=='s2j3o_c'):\n",
    "        portAI='AI'\n",
    "        portAOA='AOA'\n",
    "        portAOB='AOB'\n",
    "        portAOC='AOC'\n",
    "        wireAI=info[3][info[2].index('AI')]\n",
    "        wireAOA=info[3][info[2].index('AOA')]\n",
    "        wireAOB=info[3][info[2].index('AOB')]\n",
    "        wireAOC=info[3][info[2].index('AOC')]\n",
    "        model=s2j3o_c(instname,portAI,wireAI,portAOA,wireAOA,portAOB,wireAOB,portAOC,wireAOC)\n",
    "    elif(modulename=='spl_jtl2j'):\n",
    "        portAI='AI'\n",
    "        portAOA='AOA'\n",
    "        portAOB='AOB'\n",
    "        portBI='BI'\n",
    "        portBO='BO'\n",
    "        wireAI=info[3][info[2].index('AI')]\n",
    "        wireBO=info[3][info[2].index('BO')]\n",
    "        wireBI=info[3][info[2].index('BI')]\n",
    "        wireAOA=info[3][info[2].index('AOA')]\n",
    "        wireAOB=info[3][info[2].index('AOB')]\n",
    "        model=spl_jtl2j(instname,portAI,wireAI,portBI,wireBI,portAOA,wireAOA,portAOB,wireAOB,portBO,wireBO)  \n",
    "    elif(modulename=='and_e'):\n",
    "        portAI='AI'\n",
    "        portTI='TI'\n",
    "        portBI='BI'\n",
    "        portABO='ABO'\n",
    "        wireAI=info[3][info[2].index('AI')]\n",
    "        wireTI=info[3][info[2].index('TI')]\n",
    "        wireBI=info[3][info[2].index('BI')]\n",
    "        wireABO=info[3][info[2].index('ABO')]\n",
    "        model=and_e(instname,portAI,wireAI,portTI,wireTI,portBI,wireBI,portABO,wireABO)\n",
    "    elif(modulename=='cb_a'):\n",
    "        portAI='AI'\n",
    "        portBI='BI'\n",
    "        portABO='ABO'\n",
    "        wireAI=info[3][info[2].index('AI')]\n",
    "        wireBI=info[3][info[2].index('BI')]\n",
    "        wireABO=info[3][info[2].index('ABO')]\n",
    "        model=cb_a(instname,portAI,wireAI,portBI,wireBI,portABO,wireABO)\n",
    "    elif(modulename=='d22_a'):\n",
    "        portAI='AI'\n",
    "        portTI='TI'\n",
    "        portTO='TO'\n",
    "        wireAI=info[3][info[2].index('AI')]\n",
    "        wireTI=info[3][info[2].index('TI')]\n",
    "        wireTO=info[3][info[2].index('TO')]\n",
    "        model=d22_a(instname,portAI,wireAI,portTI,wireTI,portTO,wireTO)\n",
    "    elif(modulename=='jandf_a'):\n",
    "        portAI='AI'\n",
    "        portTI='TI'\n",
    "        portBI='BI'\n",
    "        portABO='ABO'\n",
    "        wireAI=info[3][info[2].index('AI')]\n",
    "        wireTI=info[3][info[2].index('TI')]\n",
    "        wireBI=info[3][info[2].index('BI')]\n",
    "        wireABO=info[3][info[2].index('ABO')]\n",
    "        model=jandf_a(instname,portAI,wireAI,portTI,wireTI,portBI,wireBI,portABO,wireABO)\n",
    "    elif(modulename=='xor_b'):\n",
    "        portAI='AI'\n",
    "        portTI='TI'\n",
    "        portBI='BI'\n",
    "        portTO='TO'\n",
    "        wireAI=info[3][info[2].index('AI')]\n",
    "        wireTI=info[3][info[2].index('TI')]\n",
    "        wireBI=info[3][info[2].index('BI')]\n",
    "        wireTO=info[3][info[2].index('TO')]\n",
    "        model=xor_b(instname,portAI,wireAI,portTI,wireTI,portBI,wireBI,portTO,wireTO)\n",
    "    else:\n",
    "        raise Exception(\"No module matched\")\n",
    "    return model\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "#测试代码\n",
    "c='''print(\"test for jtl\")    \n",
    "info=['jtl4j_a', 'I39', ['AO', 'AI'], ['net05', 'CI']]\n",
    "c=read_instance(info)\n",
    "print(\"area:{0}\".format(c.area))\n",
    "print(\"instname:{0}\".format(c.instname))\n",
    "print(c.portAI)\n",
    "print(c.wireAI)\n",
    "print(c.portAO)\n",
    "print(c.wireAO)\n",
    "#print(c.portAI)\n",
    "#print(c.wireAI)\n",
    "print(c.port_type)\n",
    "\n",
    "info=['jtl_crs22', 'I76', ['BO', 'AO', 'BI', 'AI'], ['net070', 'net0105', 'net088', 'net087']]\n",
    "c=read_instance(info)\n",
    "print(\"test for jtl_crs\")    \n",
    "print(\"area:{0}\".format(c.area))\n",
    "print(\"instname:{0}\".format(c.instname))\n",
    "print(c.area)\n",
    "print(c.instname)\n",
    "print(c.portAI)\n",
    "print(c.wireAI)\n",
    "print(c.portAO)\n",
    "print(c.wireAO)\n",
    "#print(c.portAI)\n",
    "#print(c.wireAI)\n",
    "print(c.port_type)\n",
    "info=['s2j2o_b', 'I53', ['AOA', 'AOB', 'AI'], ['net099', 'net0104', 'net8']]\n",
    "c=read_instance(info)\n",
    "print(\"test for spl\")    \n",
    "print(\"area:{0}\".format(c.area))\n",
    "print(\"instname:{0}\".format(c.instname))\n",
    "print(c.area)\n",
    "print(c.instname)\n",
    "print(c.portAI)\n",
    "print(c.wireAI)\n",
    "print(c.portAOA)\n",
    "print(c.wireAOA)\n",
    "print(c.portAOB)\n",
    "print(c.wireAOB)\n",
    "print(c.port_type)'''\n",
    "#c=['jandf_a', 'jandfa0', ['BI', 'ABO', 'TI', 'AI'], ['net010', 'net011', 'net012', 'net013']]\n",
    "#print(read_instance(c))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
