$date
	Sat Oct 22 20:33:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#225163
b11101 !
1"
#225166
b11101 &
b11101 %
1$
#225167
0"
#225170
b1011000 &
b1011000 %
#225174
b101100 &
b101100 %
#225178
b10110 &
b10110 %
#225182
b1011 &
b1011 %
#225186
b100010 &
b100010 %
#225190
b10001 &
b10001 %
#225194
b110100 &
b110100 %
#225198
b11010 &
b11010 %
#225202
b1101 &
b1101 %
#225206
b101000 &
b101000 %
#225210
b10100 &
b10100 %
#225214
b1010 &
b1010 %
#225218
b101 &
b101 %
#225222
b10000 &
b10000 %
#225226
b1000 &
b1000 %
#225230
b100 &
b100 %
#225234
b10 &
b10 %
#225238
b1 &
1#
b1 %
#225242
b0 &
b0 %
0#
0$
#1210952
b1101 !
1"
#1210954
b1101 &
b1101 %
1$
#1210955
0"
#1210958
b101000 &
b101000 %
#1210962
b10100 &
b10100 %
#1210966
b1010 &
b1010 %
#1210970
b101 &
b101 %
#1210974
b10000 &
b10000 %
#1210978
b1000 &
b1000 %
#1210982
b100 &
b100 %
#1210986
b10 &
b10 %
#1210990
b1 &
1#
b1 %
#1210994
b0 &
b0 %
0#
0$
#2263580
b101 !
1"
#2263582
b101 &
b101 %
1$
#2263583
0"
#2263586
b10000 &
b10000 %
#2263590
b1000 &
b1000 %
#2263594
b100 &
b100 %
#2263598
b10 &
b10 %
#2263602
b1 &
b1 %
1#
#2263606
b0 &
0#
b0 %
0$
#4500012
