# system info debug_subsystem on 2022.02.08.02:33:23
system_info:
name,value
DEVICE,5CEBA4F23C7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1644255173
#
#
# Files generated for debug_subsystem on 2022.02.08.02:33:23
files:
filepath,kind,attributes,module,is_top
simulation/debug_subsystem.v,VERILOG,,debug_subsystem,true
simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_avalon_dc_fifo.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_dcfifo_synchronizer_bundle.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/debug_subsystem_cpu_debug_bus_bridge_0.v,VERILOG,,debug_subsystem_cpu_debug_bus_bridge_0,false
simulation/submodules/debug_subsystem_jtag_to_avalon_master_0.v,VERILOG,,debug_subsystem_jtag_to_avalon_master_0,false
simulation/submodules/debug_subsystem_pll_0.vo,VERILOG,,debug_subsystem_pll_0,false
simulation/submodules/debug_subsystem_ppu_debug_bus_bridge_0.v,VERILOG,,debug_subsystem_ppu_debug_bus_bridge_0,false
simulation/submodules/debug_subsystem_sysid_0.v,VERILOG,,debug_subsystem_sysid_0,false
simulation/submodules/debug_subsystem_mm_interconnect_0.v,VERILOG,,debug_subsystem_mm_interconnect_0,false
simulation/submodules/debug_subsystem_mm_interconnect_1.v,VERILOG,,debug_subsystem_mm_interconnect_1,false
simulation/submodules/debug_subsystem_mm_interconnect_2.v,VERILOG,,debug_subsystem_mm_interconnect_2,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
simulation/submodules/debug_subsystem_jtag_to_avalon_master_0_timing_adt.sv,SYSTEM_VERILOG,,debug_subsystem_jtag_to_avalon_master_0_timing_adt,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
simulation/submodules/debug_subsystem_jtag_to_avalon_master_0_b2p_adapter.sv,SYSTEM_VERILOG,,debug_subsystem_jtag_to_avalon_master_0_b2p_adapter,false
simulation/submodules/debug_subsystem_jtag_to_avalon_master_0_p2b_adapter.sv,SYSTEM_VERILOG,,debug_subsystem_jtag_to_avalon_master_0_p2b_adapter,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/debug_subsystem_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,debug_subsystem_mm_interconnect_0_router,false
simulation/submodules/debug_subsystem_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,debug_subsystem_mm_interconnect_0_router_001,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/debug_subsystem_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,debug_subsystem_mm_interconnect_0_cmd_demux,false
simulation/submodules/debug_subsystem_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,debug_subsystem_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,debug_subsystem_mm_interconnect_0_cmd_mux,false
simulation/submodules/debug_subsystem_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,debug_subsystem_mm_interconnect_0_rsp_demux,false
simulation/submodules/debug_subsystem_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,debug_subsystem_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,debug_subsystem_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,debug_subsystem_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/debug_subsystem_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,debug_subsystem_mm_interconnect_1_rsp_demux,false
simulation/submodules/debug_subsystem_mm_interconnect_2_router.sv,SYSTEM_VERILOG,,debug_subsystem_mm_interconnect_2_router,false
simulation/submodules/debug_subsystem_mm_interconnect_2_router_001.sv,SYSTEM_VERILOG,,debug_subsystem_mm_interconnect_2_router_001,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/debug_subsystem_mm_interconnect_2_cmd_demux.sv,SYSTEM_VERILOG,,debug_subsystem_mm_interconnect_2_cmd_demux,false
simulation/submodules/debug_subsystem_mm_interconnect_2_cmd_mux.sv,SYSTEM_VERILOG,,debug_subsystem_mm_interconnect_2_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,debug_subsystem_mm_interconnect_2_cmd_mux,false
simulation/submodules/debug_subsystem_mm_interconnect_2_rsp_demux.sv,SYSTEM_VERILOG,,debug_subsystem_mm_interconnect_2_rsp_demux,false
simulation/submodules/debug_subsystem_mm_interconnect_2_rsp_demux_001.sv,SYSTEM_VERILOG,,debug_subsystem_mm_interconnect_2_rsp_demux_001,false
simulation/submodules/debug_subsystem_mm_interconnect_2_rsp_demux_002.sv,SYSTEM_VERILOG,,debug_subsystem_mm_interconnect_2_rsp_demux_002,false
simulation/submodules/debug_subsystem_mm_interconnect_2_rsp_mux.sv,SYSTEM_VERILOG,,debug_subsystem_mm_interconnect_2_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,debug_subsystem_mm_interconnect_2_rsp_mux,false
simulation/submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter.v,VERILOG,,debug_subsystem_mm_interconnect_2_avalon_st_adapter,false
simulation/submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,debug_subsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,debug_subsystem_mm_interconnect_2_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
debug_subsystem.cpu_clock_bridge_0,altera_avalon_mm_clock_crossing_bridge
debug_subsystem.ppu_clock_bridge_0,altera_avalon_mm_clock_crossing_bridge
debug_subsystem.cpu_debug_bus_bridge_0,debug_subsystem_cpu_debug_bus_bridge_0
debug_subsystem.jtag_to_avalon_master_0,debug_subsystem_jtag_to_avalon_master_0
debug_subsystem.jtag_to_avalon_master_0.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
debug_subsystem.jtag_to_avalon_master_0.timing_adt,debug_subsystem_jtag_to_avalon_master_0_timing_adt
debug_subsystem.jtag_to_avalon_master_0.fifo,altera_avalon_sc_fifo
debug_subsystem.jtag_to_avalon_master_0.b2p,altera_avalon_st_bytes_to_packets
debug_subsystem.jtag_to_avalon_master_0.p2b,altera_avalon_st_packets_to_bytes
debug_subsystem.jtag_to_avalon_master_0.transacto,altera_avalon_packets_to_master
debug_subsystem.jtag_to_avalon_master_0.b2p_adapter,debug_subsystem_jtag_to_avalon_master_0_b2p_adapter
debug_subsystem.jtag_to_avalon_master_0.p2b_adapter,debug_subsystem_jtag_to_avalon_master_0_p2b_adapter
debug_subsystem.jtag_to_avalon_master_0.rst_controller,altera_reset_controller
debug_subsystem.pll_0,debug_subsystem_pll_0
debug_subsystem.ppu_debug_bus_bridge_0,debug_subsystem_ppu_debug_bus_bridge_0
debug_subsystem.sysid_0,debug_subsystem_sysid_0
debug_subsystem.mm_interconnect_0,debug_subsystem_mm_interconnect_0
debug_subsystem.mm_interconnect_0.cpu_clock_bridge_0_m0_translator,altera_merlin_master_translator
debug_subsystem.mm_interconnect_0.cpu_debug_bus_bridge_0_avalon_slave_translator,altera_merlin_slave_translator
debug_subsystem.mm_interconnect_0.cpu_clock_bridge_0_m0_agent,altera_merlin_master_agent
debug_subsystem.mm_interconnect_0.cpu_debug_bus_bridge_0_avalon_slave_agent,altera_merlin_slave_agent
debug_subsystem.mm_interconnect_0.cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
debug_subsystem.mm_interconnect_0.cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo,altera_avalon_sc_fifo
debug_subsystem.mm_interconnect_0.router,debug_subsystem_mm_interconnect_0_router
debug_subsystem.mm_interconnect_0.router_001,debug_subsystem_mm_interconnect_0_router_001
debug_subsystem.mm_interconnect_0.cpu_debug_bus_bridge_0_avalon_slave_burst_adapter,altera_merlin_burst_adapter
debug_subsystem.mm_interconnect_0.cmd_demux,debug_subsystem_mm_interconnect_0_cmd_demux
debug_subsystem.mm_interconnect_0.cmd_mux,debug_subsystem_mm_interconnect_0_cmd_mux
debug_subsystem.mm_interconnect_0.rsp_demux,debug_subsystem_mm_interconnect_0_rsp_demux
debug_subsystem.mm_interconnect_0.rsp_mux,debug_subsystem_mm_interconnect_0_rsp_mux
debug_subsystem.mm_interconnect_0.cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter,altera_merlin_width_adapter
debug_subsystem.mm_interconnect_0.cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter,altera_merlin_width_adapter
debug_subsystem.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
debug_subsystem.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
debug_subsystem.mm_interconnect_0.avalon_st_adapter,debug_subsystem_mm_interconnect_0_avalon_st_adapter
debug_subsystem.mm_interconnect_0.avalon_st_adapter.error_adapter_0,debug_subsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0
debug_subsystem.mm_interconnect_1,debug_subsystem_mm_interconnect_1
debug_subsystem.mm_interconnect_1.ppu_clock_bridge_0_m0_translator,altera_merlin_master_translator
debug_subsystem.mm_interconnect_1.ppu_debug_bus_bridge_0_avalon_slave_translator,altera_merlin_slave_translator
debug_subsystem.mm_interconnect_1.ppu_clock_bridge_0_m0_agent,altera_merlin_master_agent
debug_subsystem.mm_interconnect_1.ppu_debug_bus_bridge_0_avalon_slave_agent,altera_merlin_slave_agent
debug_subsystem.mm_interconnect_1.ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
debug_subsystem.mm_interconnect_1.ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo,altera_avalon_sc_fifo
debug_subsystem.mm_interconnect_1.router,debug_subsystem_mm_interconnect_0_router
debug_subsystem.mm_interconnect_1.router_001,debug_subsystem_mm_interconnect_0_router_001
debug_subsystem.mm_interconnect_1.ppu_debug_bus_bridge_0_avalon_slave_burst_adapter,altera_merlin_burst_adapter
debug_subsystem.mm_interconnect_1.cmd_demux,debug_subsystem_mm_interconnect_0_cmd_demux
debug_subsystem.mm_interconnect_1.cmd_mux,debug_subsystem_mm_interconnect_0_cmd_mux
debug_subsystem.mm_interconnect_1.rsp_demux,debug_subsystem_mm_interconnect_1_rsp_demux
debug_subsystem.mm_interconnect_1.rsp_mux,debug_subsystem_mm_interconnect_0_rsp_mux
debug_subsystem.mm_interconnect_1.ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter,altera_merlin_width_adapter
debug_subsystem.mm_interconnect_1.ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter,altera_merlin_width_adapter
debug_subsystem.mm_interconnect_1.crosser,altera_avalon_st_handshake_clock_crosser
debug_subsystem.mm_interconnect_1.crosser_001,altera_avalon_st_handshake_clock_crosser
debug_subsystem.mm_interconnect_1.avalon_st_adapter,debug_subsystem_mm_interconnect_0_avalon_st_adapter
debug_subsystem.mm_interconnect_1.avalon_st_adapter.error_adapter_0,debug_subsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0
debug_subsystem.mm_interconnect_2,debug_subsystem_mm_interconnect_2
debug_subsystem.mm_interconnect_2.jtag_to_avalon_master_0_master_translator,altera_merlin_master_translator
debug_subsystem.mm_interconnect_2.sysid_0_control_slave_translator,altera_merlin_slave_translator
debug_subsystem.mm_interconnect_2.cpu_clock_bridge_0_s0_translator,altera_merlin_slave_translator
debug_subsystem.mm_interconnect_2.ppu_clock_bridge_0_s0_translator,altera_merlin_slave_translator
debug_subsystem.mm_interconnect_2.jtag_to_avalon_master_0_master_agent,altera_merlin_master_agent
debug_subsystem.mm_interconnect_2.sysid_0_control_slave_agent,altera_merlin_slave_agent
debug_subsystem.mm_interconnect_2.cpu_clock_bridge_0_s0_agent,altera_merlin_slave_agent
debug_subsystem.mm_interconnect_2.ppu_clock_bridge_0_s0_agent,altera_merlin_slave_agent
debug_subsystem.mm_interconnect_2.sysid_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
debug_subsystem.mm_interconnect_2.cpu_clock_bridge_0_s0_agent_rsp_fifo,altera_avalon_sc_fifo
debug_subsystem.mm_interconnect_2.cpu_clock_bridge_0_s0_agent_rdata_fifo,altera_avalon_sc_fifo
debug_subsystem.mm_interconnect_2.ppu_clock_bridge_0_s0_agent_rsp_fifo,altera_avalon_sc_fifo
debug_subsystem.mm_interconnect_2.ppu_clock_bridge_0_s0_agent_rdata_fifo,altera_avalon_sc_fifo
debug_subsystem.mm_interconnect_2.router,debug_subsystem_mm_interconnect_2_router
debug_subsystem.mm_interconnect_2.router_001,debug_subsystem_mm_interconnect_2_router_001
debug_subsystem.mm_interconnect_2.router_002,debug_subsystem_mm_interconnect_2_router_001
debug_subsystem.mm_interconnect_2.router_003,debug_subsystem_mm_interconnect_2_router_001
debug_subsystem.mm_interconnect_2.jtag_to_avalon_master_0_master_limiter,altera_merlin_traffic_limiter
debug_subsystem.mm_interconnect_2.cmd_demux,debug_subsystem_mm_interconnect_2_cmd_demux
debug_subsystem.mm_interconnect_2.cmd_mux,debug_subsystem_mm_interconnect_2_cmd_mux
debug_subsystem.mm_interconnect_2.cmd_mux_001,debug_subsystem_mm_interconnect_2_cmd_mux
debug_subsystem.mm_interconnect_2.cmd_mux_002,debug_subsystem_mm_interconnect_2_cmd_mux
debug_subsystem.mm_interconnect_2.rsp_demux,debug_subsystem_mm_interconnect_2_rsp_demux
debug_subsystem.mm_interconnect_2.rsp_demux_001,debug_subsystem_mm_interconnect_2_rsp_demux_001
debug_subsystem.mm_interconnect_2.rsp_demux_002,debug_subsystem_mm_interconnect_2_rsp_demux_002
debug_subsystem.mm_interconnect_2.rsp_mux,debug_subsystem_mm_interconnect_2_rsp_mux
debug_subsystem.mm_interconnect_2.crosser,altera_avalon_st_handshake_clock_crosser
debug_subsystem.mm_interconnect_2.crosser_001,altera_avalon_st_handshake_clock_crosser
debug_subsystem.mm_interconnect_2.crosser_002,altera_avalon_st_handshake_clock_crosser
debug_subsystem.mm_interconnect_2.crosser_003,altera_avalon_st_handshake_clock_crosser
debug_subsystem.mm_interconnect_2.avalon_st_adapter,debug_subsystem_mm_interconnect_2_avalon_st_adapter
debug_subsystem.mm_interconnect_2.avalon_st_adapter.error_adapter_0,debug_subsystem_mm_interconnect_2_avalon_st_adapter_error_adapter_0
debug_subsystem.mm_interconnect_2.avalon_st_adapter_001,debug_subsystem_mm_interconnect_2_avalon_st_adapter
debug_subsystem.mm_interconnect_2.avalon_st_adapter_001.error_adapter_0,debug_subsystem_mm_interconnect_2_avalon_st_adapter_error_adapter_0
debug_subsystem.mm_interconnect_2.avalon_st_adapter_002,debug_subsystem_mm_interconnect_2_avalon_st_adapter
debug_subsystem.mm_interconnect_2.avalon_st_adapter_002.error_adapter_0,debug_subsystem_mm_interconnect_2_avalon_st_adapter_error_adapter_0
debug_subsystem.rst_controller,altera_reset_controller
debug_subsystem.rst_controller_001,altera_reset_controller
debug_subsystem.rst_controller_002,altera_reset_controller
debug_subsystem.rst_controller_003,altera_reset_controller
debug_subsystem.rst_controller_004,altera_reset_controller
debug_subsystem.rst_controller_005,altera_reset_controller
