// Seed: 379506603
module module_0 ();
  assign id_1 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri1  id_1
);
  assign id_3 = 1;
  assign id_3 = id_3 & 1;
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output logic id_4,
    output tri0 id_5
);
  always @(posedge id_3 or posedge id_0) begin : LABEL_0
    id_4 <= 1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
