[
 {
  "InstFile" : "/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/pc2/src/pc2.v",
  "InstLine" : 1,
  "InstName" : "top",
  "ModuleFile" : "/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/pc2/src/pc2.v",
  "ModuleLine" : 1,
  "ModuleName" : "top"
 }
]