{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 13:49:42 2024 " "Info: Processing started: Sat Jun 22 13:49:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab8 -c lab8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab8 -c lab8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|zero " "Warning: Node \"Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|zero\" is a latch" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 543 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[2\] " "Info: Assuming node \"KEY\[2\]\" is an undefined clock" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 3 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Decoder0~2 " "Info: Detected gated clock \"Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Decoder0~2\" as buffer" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 555 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Decoder0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUop\[0\] " "Info: Detected ripple clock \"Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUop\[0\]\" as buffer" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 161 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUop\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUSrcB\[0\] " "Info: Detected ripple clock \"Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUSrcB\[0\]\" as buffer" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 161 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUSrcB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUop\[1\] " "Info: Detected ripple clock \"Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUop\[1\]\" as buffer" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 161 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUop\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[2\] register Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp16\|content\[5\] register Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp4\|content\[30\] 105.2 MHz 9.506 ns Internal " "Info: Clock \"KEY\[2\]\" has Internal fmax of 105.2 MHz between source register \"Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp16\|content\[5\]\" and destination register \"Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp4\|content\[30\]\" (period= 9.506 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.261 ns + Longest register register " "Info: + Longest register to register delay is 9.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp16\|content\[5\] 1 REG LCFF_X27_Y22_N11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y22_N11; Fanout = 10; REG Node = 'Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp16\|content\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[5] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 639 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.271 ns) 1.591 ns Datapath_Multi_cycle_Processor:comb_30\|Mux_32_bit:comp2\|mux_out\[5\]~37 2 COMB LCCOMB_X34_Y18_N6 337 " "Info: 2: + IC(1.320 ns) + CELL(0.271 ns) = 1.591 ns; Loc. = LCCOMB_X34_Y18_N6; Fanout = 337; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|Mux_32_bit:comp2\|mux_out\[5\]~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[5] Datapath_Multi_cycle_Processor:comb_30|Mux_32_bit:comp2|mux_out[5]~37 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 656 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.420 ns) 3.321 ns Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3\|DMemory~3463 3 COMB LCCOMB_X41_Y21_N8 1 " "Info: 3: + IC(1.310 ns) + CELL(0.420 ns) = 3.321 ns; Loc. = LCCOMB_X41_Y21_N8; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3\|DMemory~3463'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { Datapath_Multi_cycle_Processor:comb_30|Mux_32_bit:comp2|mux_out[5]~37 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3463 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 694 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.150 ns) 4.199 ns Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3\|DMemory~3464 4 COMB LCCOMB_X41_Y23_N6 1 " "Info: 4: + IC(0.728 ns) + CELL(0.150 ns) = 4.199 ns; Loc. = LCCOMB_X41_Y23_N6; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3\|DMemory~3464'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3463 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3464 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 694 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.150 ns) 5.549 ns Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3\|DMemory~3467 5 COMB LCCOMB_X34_Y19_N12 1 " "Info: 5: + IC(1.200 ns) + CELL(0.150 ns) = 5.549 ns; Loc. = LCCOMB_X34_Y19_N12; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3\|DMemory~3467'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3464 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3467 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 694 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 5.939 ns Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3\|DMemory~3470 6 COMB LCCOMB_X34_Y19_N22 1 " "Info: 6: + IC(0.240 ns) + CELL(0.150 ns) = 5.939 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3\|DMemory~3470'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3467 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3470 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 694 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.271 ns) 7.494 ns Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3\|DMemory~3471 7 COMB LCCOMB_X31_Y24_N26 1 " "Info: 7: + IC(1.284 ns) + CELL(0.271 ns) = 7.494 ns; Loc. = LCCOMB_X31_Y24_N26; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3\|DMemory~3471'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3470 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3471 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 694 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 7.897 ns Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp4\|content~96 8 COMB LCCOMB_X31_Y24_N4 2 " "Info: 8: + IC(0.253 ns) + CELL(0.150 ns) = 7.897 ns; Loc. = LCCOMB_X31_Y24_N4; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp4\|content~96'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3471 Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content~96 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 637 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.366 ns) 9.261 ns Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp4\|content\[30\] 9 REG LCFF_X35_Y23_N21 4 " "Info: 9: + IC(0.998 ns) + CELL(0.366 ns) = 9.261 ns; Loc. = LCFF_X35_Y23_N21; Fanout = 4; REG Node = 'Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp4\|content\[30\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content~96 Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content[30] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 639 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 20.82 % ) " "Info: Total cell delay = 1.928 ns ( 20.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.333 ns ( 79.18 % ) " "Info: Total interconnect delay = 7.333 ns ( 79.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.261 ns" { Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[5] Datapath_Multi_cycle_Processor:comb_30|Mux_32_bit:comp2|mux_out[5]~37 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3463 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3464 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3467 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3470 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3471 Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content~96 Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content[30] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.261 ns" { Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[5] {} Datapath_Multi_cycle_Processor:comb_30|Mux_32_bit:comp2|mux_out[5]~37 {} Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3463 {} Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3464 {} Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3467 {} Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3470 {} Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3471 {} Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content~96 {} Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content[30] {} } { 0.000ns 1.320ns 1.310ns 0.728ns 1.200ns 0.240ns 1.284ns 0.253ns 0.998ns } { 0.000ns 0.271ns 0.420ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.031 ns - Smallest " "Info: - Smallest clock skew is -0.031 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[2\] destination 2.658 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[2\]\" to destination register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KEY\[2\] 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns KEY\[2\]~clkctrl 2 COMB CLKCTRL_G3 2452 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2452; COMB Node = 'KEY\[2\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { KEY[2] KEY[2]~clkctrl } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.658 ns Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp4\|content\[30\] 3 REG LCFF_X35_Y23_N21 4 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X35_Y23_N21; Fanout = 4; REG Node = 'Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp4\|content\[30\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { KEY[2]~clkctrl Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content[30] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 639 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.79 % ) " "Info: Total cell delay = 1.536 ns ( 57.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 42.21 % ) " "Info: Total interconnect delay = 1.122 ns ( 42.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { KEY[2] KEY[2]~clkctrl Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content[30] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content[30] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[2\] source 2.689 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[2\]\" to source register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KEY\[2\] 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns KEY\[2\]~clkctrl 2 COMB CLKCTRL_G3 2452 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2452; COMB Node = 'KEY\[2\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { KEY[2] KEY[2]~clkctrl } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp16\|content\[5\] 3 REG LCFF_X27_Y22_N11 10 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X27_Y22_N11; Fanout = 10; REG Node = 'Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp16\|content\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { KEY[2]~clkctrl Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[5] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 639 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { KEY[2] KEY[2]~clkctrl Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[5] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { KEY[2] KEY[2]~clkctrl Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content[30] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content[30] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { KEY[2] KEY[2]~clkctrl Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[5] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 639 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 639 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.261 ns" { Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[5] Datapath_Multi_cycle_Processor:comb_30|Mux_32_bit:comp2|mux_out[5]~37 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3463 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3464 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3467 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3470 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3471 Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content~96 Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content[30] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.261 ns" { Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[5] {} Datapath_Multi_cycle_Processor:comb_30|Mux_32_bit:comp2|mux_out[5]~37 {} Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3463 {} Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3464 {} Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3467 {} Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3470 {} Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~3471 {} Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content~96 {} Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content[30] {} } { 0.000ns 1.320ns 1.310ns 0.728ns 1.200ns 0.240ns 1.284ns 0.253ns 0.998ns } { 0.000ns 0.271ns 0.420ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.366ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { KEY[2] KEY[2]~clkctrl Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content[30] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content[30] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { KEY[2] KEY[2]~clkctrl Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[5] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[2\] LEDG\[5\] Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUSrcB\[0\] 15.924 ns register " "Info: tco from clock \"KEY\[2\]\" to destination pin \"LEDG\[5\]\" through register \"Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUSrcB\[0\]\" is 15.924 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[2\] source 3.068 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[2\]\" to source register is 3.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KEY\[2\] 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.537 ns) 3.068 ns Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUSrcB\[0\] 2 REG LCFF_X29_Y22_N9 38 " "Info: 2: + IC(1.532 ns) + CELL(0.537 ns) = 3.068 ns; Loc. = LCFF_X29_Y22_N9; Fanout = 38; REG Node = 'Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUSrcB\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { KEY[2] Datapath_Multi_cycle_Processor:comb_30|controller:comp20|ALUSrcB[0] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 50.07 % ) " "Info: Total cell delay = 1.536 ns ( 50.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.532 ns ( 49.93 % ) " "Info: Total interconnect delay = 1.532 ns ( 49.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.068 ns" { KEY[2] Datapath_Multi_cycle_Processor:comb_30|controller:comp20|ALUSrcB[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.068 ns" { KEY[2] {} KEY[2]~combout {} Datapath_Multi_cycle_Processor:comb_30|controller:comp20|ALUSrcB[0] {} } { 0.000ns 0.000ns 1.532ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 161 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.606 ns + Longest register pin " "Info: + Longest register to pin delay is 12.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUSrcB\[0\] 1 REG LCFF_X29_Y22_N9 38 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y22_N9; Fanout = 38; REG Node = 'Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUSrcB\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datapath_Multi_cycle_Processor:comb_30|controller:comp20|ALUSrcB[0] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.275 ns) 1.074 ns Datapath_Multi_cycle_Processor:comb_30\|ALU_Control:comp21\|Mux0~0 2 COMB LCCOMB_X29_Y22_N12 1 " "Info: 2: + IC(0.799 ns) + CELL(0.275 ns) = 1.074 ns; Loc. = LCCOMB_X29_Y22_N12; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|ALU_Control:comp21\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { Datapath_Multi_cycle_Processor:comb_30|controller:comp20|ALUSrcB[0] Datapath_Multi_cycle_Processor:comb_30|ALU_Control:comp21|Mux0~0 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 444 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 1.472 ns Datapath_Multi_cycle_Processor:comb_30\|ALU_Control:comp21\|Mux0~1 3 COMB LCCOMB_X29_Y22_N22 11 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 1.472 ns; Loc. = LCCOMB_X29_Y22_N22; Fanout = 11; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|ALU_Control:comp21\|Mux0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Datapath_Multi_cycle_Processor:comb_30|ALU_Control:comp21|Mux0~0 Datapath_Multi_cycle_Processor:comb_30|ALU_Control:comp21|Mux0~1 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 444 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.275 ns) 2.463 ns Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~24 4 COMB LCCOMB_X29_Y22_N20 2 " "Info: 4: + IC(0.716 ns) + CELL(0.275 ns) = 2.463 ns; Loc. = LCCOMB_X29_Y22_N20; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { Datapath_Multi_cycle_Processor:comb_30|ALU_Control:comp21|Mux0~1 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~24 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.414 ns) 3.650 ns Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~32 5 COMB LCCOMB_X29_Y26_N20 2 " "Info: 5: + IC(0.773 ns) + CELL(0.414 ns) = 3.650 ns; Loc. = LCCOMB_X29_Y26_N20; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~24 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~32 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.721 ns Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~34 6 COMB LCCOMB_X29_Y26_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.721 ns; Loc. = LCCOMB_X29_Y26_N22; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~32 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~34 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.792 ns Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~36 7 COMB LCCOMB_X29_Y26_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.792 ns; Loc. = LCCOMB_X29_Y26_N24; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~34 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~36 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.863 ns Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~38 8 COMB LCCOMB_X29_Y26_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.863 ns; Loc. = LCCOMB_X29_Y26_N26; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~36 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~38 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.273 ns Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~39 9 COMB LCCOMB_X29_Y26_N28 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 4.273 ns; Loc. = LCCOMB_X29_Y26_N28; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~38 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~39 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.150 ns) 5.444 ns Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Mux26~0 10 COMB LCCOMB_X27_Y22_N16 2 " "Info: 10: + IC(1.021 ns) + CELL(0.150 ns) = 5.444 ns; Loc. = LCCOMB_X27_Y22_N16; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Mux26~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~39 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Mux26~0 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 555 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.438 ns) 6.572 ns Datapath_Multi_cycle_Processor:comb_30\|Mux4_32_bit:comp19\|mux_out\[5\]~157 11 COMB LCCOMB_X28_Y21_N10 2 " "Info: 11: + IC(0.690 ns) + CELL(0.438 ns) = 6.572 ns; Loc. = LCCOMB_X28_Y21_N10; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|Mux4_32_bit:comp19\|mux_out\[5\]~157'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Mux26~0 Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp19|mux_out[5]~157 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 678 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.392 ns) + CELL(2.642 ns) 12.606 ns LEDG\[5\] 12 PIN PIN_K1 0 " "Info: 12: + IC(3.392 ns) + CELL(2.642 ns) = 12.606 ns; Loc. = PIN_K1; Fanout = 0; PIN Node = 'LEDG\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.034 ns" { Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp19|mux_out[5]~157 LEDG[5] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.967 ns ( 39.40 % ) " "Info: Total cell delay = 4.967 ns ( 39.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.639 ns ( 60.60 % ) " "Info: Total interconnect delay = 7.639 ns ( 60.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.606 ns" { Datapath_Multi_cycle_Processor:comb_30|controller:comp20|ALUSrcB[0] Datapath_Multi_cycle_Processor:comb_30|ALU_Control:comp21|Mux0~0 Datapath_Multi_cycle_Processor:comb_30|ALU_Control:comp21|Mux0~1 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~24 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~32 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~34 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~36 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~38 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~39 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Mux26~0 Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp19|mux_out[5]~157 LEDG[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.606 ns" { Datapath_Multi_cycle_Processor:comb_30|controller:comp20|ALUSrcB[0] {} Datapath_Multi_cycle_Processor:comb_30|ALU_Control:comp21|Mux0~0 {} Datapath_Multi_cycle_Processor:comb_30|ALU_Control:comp21|Mux0~1 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~24 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~32 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~34 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~36 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~38 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~39 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Mux26~0 {} Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp19|mux_out[5]~157 {} LEDG[5] {} } { 0.000ns 0.799ns 0.248ns 0.716ns 0.773ns 0.000ns 0.000ns 0.000ns 0.000ns 1.021ns 0.690ns 3.392ns } { 0.000ns 0.275ns 0.150ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.438ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.068 ns" { KEY[2] Datapath_Multi_cycle_Processor:comb_30|controller:comp20|ALUSrcB[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.068 ns" { KEY[2] {} KEY[2]~combout {} Datapath_Multi_cycle_Processor:comb_30|controller:comp20|ALUSrcB[0] {} } { 0.000ns 0.000ns 1.532ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.606 ns" { Datapath_Multi_cycle_Processor:comb_30|controller:comp20|ALUSrcB[0] Datapath_Multi_cycle_Processor:comb_30|ALU_Control:comp21|Mux0~0 Datapath_Multi_cycle_Processor:comb_30|ALU_Control:comp21|Mux0~1 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~24 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~32 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~34 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~36 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~38 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~39 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Mux26~0 Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp19|mux_out[5]~157 LEDG[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.606 ns" { Datapath_Multi_cycle_Processor:comb_30|controller:comp20|ALUSrcB[0] {} Datapath_Multi_cycle_Processor:comb_30|ALU_Control:comp21|Mux0~0 {} Datapath_Multi_cycle_Processor:comb_30|ALU_Control:comp21|Mux0~1 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~24 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~32 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~34 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~36 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~38 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~39 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Mux26~0 {} Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp19|mux_out[5]~157 {} LEDG[5] {} } { 0.000ns 0.799ns 0.248ns 0.716ns 0.773ns 0.000ns 0.000ns 0.000ns 0.000ns 1.021ns 0.690ns 3.392ns } { 0.000ns 0.275ns 0.150ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.438ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 13:49:43 2024 " "Info: Processing ended: Sat Jun 22 13:49:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
