# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/scarte9/ECSE425-Pipeline/pipeline.vhd
source pipeline_tb.tcl 
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:05:43 on Feb 01,2016
# vcom -reportprogress 300 pipeline.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pipeline
# -- Compiling architecture behavioral of pipeline
# End time: 11:05:43 on Feb 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:05:43 on Feb 01,2016
# vcom -reportprogress 300 pipeline_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pipeline_tb
# -- Compiling architecture behaviour of pipeline_tb
# ** Error: pipeline_tb.vhd(86): (vcom-1136) Unknown identifier "final_output".
# 
# ** Error: pipeline_tb.vhd(86): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Error: pipeline_tb.vhd(93): (vcom-1136) Unknown identifier "final_output".
# 
# ** Error: pipeline_tb.vhd(93): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Error: pipeline_tb.vhd(97): (vcom-1136) Unknown identifier "final_output".
# 
# ** Error: pipeline_tb.vhd(97): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Error: pipeline_tb.vhd(101): VHDL Compiler exiting
# End time: 11:05:43 on Feb 01,2016, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# C:/altera/15.0/modelsim_ase/win32aloem/vcom failed.
source pipeline_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:06:19 on Feb 01,2016
# vcom -reportprogress 300 pipeline.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pipeline
# -- Compiling architecture behavioral of pipeline
# End time: 11:06:19 on Feb 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:06:19 on Feb 01,2016
# vcom -reportprogress 300 pipeline_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pipeline_tb
# -- Compiling architecture behaviour of pipeline_tb
# End time: 11:06:19 on Feb 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui C:\Users\scarte9\ECSE425-Pipeline\pipeline.vhd 
# Start time: 11:06:19 on Feb 01,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pipeline_tb(behaviour)
# Loading work.pipeline(behavioral)
# ** Note: test cases
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_tb
quit -sim
source pipeline_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:14:45 on Feb 01,2016
# vcom -reportprogress 300 pipeline.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pipeline
# -- Compiling architecture behavioral of pipeline
# End time: 11:14:45 on Feb 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:14:45 on Feb 01,2016
# vcom -reportprogress 300 pipeline_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pipeline_tb
# -- Compiling architecture behaviour of pipeline_tb
# End time: 11:14:46 on Feb 01,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 11:14:46 on Feb 01,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pipeline_tb(behaviour)
# Loading work.pipeline(behavioral)
# ** Note: test cases
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_tb
quit -sim
source pipeline_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:20:28 on Feb 01,2016
# vcom -reportprogress 300 pipeline.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pipeline
# -- Compiling architecture behavioral of pipeline
# End time: 11:20:28 on Feb 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:20:28 on Feb 01,2016
# vcom -reportprogress 300 pipeline_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pipeline_tb
# -- Compiling architecture behaviour of pipeline_tb
# End time: 11:20:29 on Feb 01,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 11:20:29 on Feb 01,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pipeline_tb(behaviour)
# Loading work.pipeline(behavioral)
# ** Note: test cases
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_tb
quit -sim
vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_16.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:23:34 on Feb 01,2016
# vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 11:23:35 on Feb 01,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_16.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:24:43 on Feb 01,2016
# vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 11:24:44 on Feb 01,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
source pipeline_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:41:29 on Feb 01,2016
# vcom -reportprogress 300 pipeline.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pipeline
# -- Compiling architecture behavioral of pipeline
# End time: 11:41:29 on Feb 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:41:29 on Feb 01,2016
# vcom -reportprogress 300 pipeline_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pipeline_tb
# -- Compiling architecture behaviour of pipeline_tb
# End time: 11:41:30 on Feb 01,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 11:41:30 on Feb 01,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pipeline_tb(behaviour)
# Loading work.pipeline(behavioral)
# ** Note: test cases
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_tb
quit -sim
