$date
	Thu Sep 13 10:54:48 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0041 $end
$var wire 1 ! clk $end
$scope module CLK1 $end
$var reg 1 " clk $end
$upscope $end
$scope begin main $end
$upscope $end
$upscope $end
$scope module Exemplo0042 $end
$var wire 1 # clock $end
$var wire 1 $ p1 $end
$var wire 1 % t1 $end
$var reg 1 & p $end
$scope module clk $end
$var reg 1 ' clk $end
$upscope $end
$scope module pulse1 $end
$var wire 1 # clock $end
$var reg 1 ( signal $end
$upscope $end
$scope module trigger1 $end
$var wire 1 # clock $end
$var wire 1 ) on $end
$var reg 1 * signal $end
$upscope $end
$scope begin main $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
0)
1(
0'
0&
x%
1$
0#
0"
0!
$end
#3
0(
0$
#6
1(
1$
#9
0(
0$
#12
1(
1$
1'
1#
1"
1!
#15
0(
0$
#18
1(
1$
#21
0(
0$
#24
1(
1$
0'
0#
0"
0!
#27
0(
0$
#30
1(
1$
#33
0(
0$
#36
1(
1$
1'
1#
1"
1!
#39
0(
0$
#42
1(
1$
#45
0(
0$
#48
1(
1$
0'
0#
0"
0!
#51
0(
0$
#54
1(
1$
#57
0(
0$
#60
1(
1$
1'
1#
1"
1!
1&
1)
#63
0(
0$
#66
1(
1$
#69
0(
0$
#72
1(
1$
0'
0#
0"
0!
#75
0(
0$
#78
1(
1$
#81
0(
0$
#84
1(
1$
1'
1#
1"
1!
#87
0(
0$
#90
1(
1$
#93
0(
0$
#96
1(
1$
0'
0#
0"
0!
#99
0(
0$
#102
1(
1$
#105
0(
0$
#108
1(
1$
1'
1#
1"
1!
#111
0(
0$
#114
1(
1$
#117
0(
0$
#120
1(
1$
0'
0#
0"
0!
1*
1%
