{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670458859153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670458859160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  7 18:20:58 2022 " "Processing started: Wed Dec  7 18:20:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670458859160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670458859160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj -c proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj -c proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670458859160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670458859573 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670458859573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 proj " "Found entity 1: proj" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670458864389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670458864389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/e.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/e.v" { { "Info" "ISGN_ENTITY_NAME" "1 E " "Found entity 1: E" {  } { { "output_files/E.v" "" { Text "U:/CPRE281/project v2/output_files/E.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670458864482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670458864482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numcap.v 1 1 " "Found 1 design units, including 1 entities, in source file numcap.v" { { "Info" "ISGN_ENTITY_NAME" "1 numcap " "Found entity 1: numcap" {  } { { "numcap.v" "" { Text "U:/CPRE281/project v2/numcap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670458864565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670458864565 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TEST.bdf " "Can't analyze file -- file TEST.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670458864567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/delay.v 0 0 " "Found 0 design units, including 0 entities, in source file output_files/delay.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670458864624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj " "Elaborating entity \"proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670458864942 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOR3 HKGL5 " "Primitive \"NOR3\" of instance \"HKGL5\" not used" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 312 1576 1640 360 "HKGL5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1670458865020 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 inst79 " "Primitive \"AND4\" of instance \"inst79\" not used" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 280 1400 1464 360 "inst79" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1670458865020 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst84 " "Primitive \"NOT\" of instance \"inst84\" not used" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 312 1328 1376 344 "inst84" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1670458865020 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst85 " "Primitive \"NOT\" of instance \"inst85\" not used" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 280 1328 1376 312 "inst85" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1670458865020 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst86 " "Primitive \"NOT\" of instance \"inst86\" not used" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 248 1328 1376 280 "inst86" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1670458865020 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/project v2/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670458865236 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670458865236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst10 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst10\"" {  } { { "proj.bdf" "inst10" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 64 1120 1240 240 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670458865237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:3541445 " "Elaborating entity \"21mux\" for hierarchy \"21mux:3541445\"" {  } { { "proj.bdf" "3541445" { Schematic "U:/CPRE281/project v2/proj.bdf" { { -248 832 952 -168 "3541445" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670458865285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:3541445 " "Elaborated megafunction instantiation \"21mux:3541445\"" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { -248 832 952 -168 "3541445" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670458865305 ""}
{ "Warning" "WSGN_SEARCH_FILE" "21demux.bdf 1 1 " "Using design file 21demux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 21Demux " "Found entity 1: 21Demux" {  } { { "21demux.bdf" "" { Schematic "U:/CPRE281/project v2/21demux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670458865370 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670458865370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21Demux 21Demux:sdfsdf " "Elaborating entity \"21Demux\" for hierarchy \"21Demux:sdfsdf\"" {  } { { "proj.bdf" "sdfsdf" { Schematic "U:/CPRE281/project v2/proj.bdf" { { -656 816 912 -560 "sdfsdf" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670458865371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numcap numcap:kjuhbg " "Elaborating entity \"numcap\" for hierarchy \"numcap:kjuhbg\"" {  } { { "proj.bdf" "kjuhbg" { Schematic "U:/CPRE281/project v2/proj.bdf" { { -384 1208 1320 -264 "kjuhbg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670458865405 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/project v2/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670458866121 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670458866121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:inst11 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:inst11\"" {  } { { "proj.bdf" "inst11" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 104 160 312 168 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670458866122 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/project v2/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670458867016 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670458867016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 clock_generator:inst11\|clock_divider_1024:inst8 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"clock_generator:inst11\|clock_divider_1024:inst8\"" {  } { { "clock_generator.bdf" "inst8" { Schematic "U:/CPRE281/project v2/clock_generator.bdf" { { 208 184 336 272 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670458867017 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst inst~_emulated inst~1 " "Register \"inst\" is converted into an equivalent circuit using register \"inst~_emulated\" and latch \"inst~1\"" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 104 480 544 184 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670458867740 "|proj|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst18 inst18~_emulated inst18~1 " "Register \"inst18\" is converted into an equivalent circuit using register \"inst18~_emulated\" and latch \"inst18~1\"" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 104 680 744 184 "inst18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670458867740 "|proj|inst18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst19 inst19~_emulated inst19~1 " "Register \"inst19\" is converted into an equivalent circuit using register \"inst19~_emulated\" and latch \"inst19~1\"" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 96 856 920 176 "inst19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670458867740 "|proj|inst19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst20 inst20~_emulated inst20~1 " "Register \"inst20\" is converted into an equivalent circuit using register \"inst20~_emulated\" and latch \"inst20~1\"" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 88 1008 1072 168 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670458867740 "|proj|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst48 inst48~_emulated inst48~1 " "Register \"inst48\" is converted into an equivalent circuit using register \"inst48~_emulated\" and latch \"inst48~1\"" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 208 1672 1736 288 "inst48" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670458867740 "|proj|inst48"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst34 inst34~_emulated inst34~1 " "Register \"inst34\" is converted into an equivalent circuit using register \"inst34~_emulated\" and latch \"inst34~1\"" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 208 1872 1936 288 "inst34" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670458867740 "|proj|inst34"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst35 inst35~_emulated inst35~1 " "Register \"inst35\" is converted into an equivalent circuit using register \"inst35~_emulated\" and latch \"inst35~1\"" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 200 2048 2112 280 "inst35" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670458867740 "|proj|inst35"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst36 inst36~_emulated inst36~1 " "Register \"inst36\" is converted into an equivalent circuit using register \"inst36~_emulated\" and latch \"inst36~1\"" {  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 192 2200 2264 272 "inst36" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670458867740 "|proj|inst36"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1670458867740 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670458867792 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670458868469 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670458868469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670458868928 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670458868928 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670458868928 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670458868928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670458869029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  7 18:21:09 2022 " "Processing ended: Wed Dec  7 18:21:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670458869029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670458869029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670458869029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670458869029 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670458870659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670458870687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  7 18:21:10 2022 " "Processing started: Wed Dec  7 18:21:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670458870687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670458870687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off proj -c proj " "Command: quartus_fit --read_settings_files=off --write_settings_files=off proj -c proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670458870687 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670458870741 ""}
{ "Info" "0" "" "Project  = proj" {  } {  } 0 0 "Project  = proj" 0 0 "Fitter" 0 0 1670458870741 ""}
{ "Info" "0" "" "Revision = proj" {  } {  } 0 0 "Revision = proj" 0 0 "Fitter" 0 0 1670458870741 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1670458870939 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670458870943 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "proj EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"proj\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670458871098 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670458871125 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670458871125 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670458871329 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670458871432 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670458871432 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670458871432 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670458871432 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670458871432 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670458871432 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670458871432 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670458871432 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670458871432 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670458871432 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/project v2/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670458871434 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/project v2/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670458871434 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/project v2/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670458871434 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/project v2/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670458871434 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/project v2/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670458871434 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670458871434 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670458871436 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1670458872052 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proj.sdc " "Synopsys Design Constraints File file not found: 'proj.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670458872052 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670458872053 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1670458872056 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1670458872057 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1670458872057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst11\|clock_divider_1024:inst\|inst10  " "Automatically promoted node clock_generator:inst11\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670458872068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst11\|clock_divider_1024:inst\|inst10~0 " "Destination node clock_generator:inst11\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/project v2/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/project v2/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670458872068 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670458872068 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/project v2/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/project v2/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670458872068 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "HKGL  " "Automatically promoted node HKGL " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670458872068 ""}  } { { "proj.bdf" "" { Schematic "U:/CPRE281/project v2/proj.bdf" { { 120 80 144 168 "HKGL" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/project v2/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670458872068 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst11\|clock_divider_1024:inst8\|inst10  " "Automatically promoted node clock_generator:inst11\|clock_divider_1024:inst8\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670458872068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst11\|clock_divider_1024:inst8\|inst10~0 " "Destination node clock_generator:inst11\|clock_divider_1024:inst8\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/project v2/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/project v2/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670458872068 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670458872068 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/project v2/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/project v2/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670458872068 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670458872366 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670458872366 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670458872366 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670458872367 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670458872367 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670458872367 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670458872367 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670458872367 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670458872367 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1670458872368 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670458872368 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670458872413 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1670458872450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670458873773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670458873851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670458873872 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670458877033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670458877033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670458877301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X81_Y0 X91_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11" {  } { { "loc" "" { Generic "U:/CPRE281/project v2/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} { { 12 { 0 ""} 81 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670458878854 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670458878854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1670458879489 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670458879489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670458879491 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670458879678 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670458879685 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670458879878 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670458879878 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670458880054 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670458880420 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/CPRE281/project v2/output_files/proj.fit.smsg " "Generated suppressed messages file U:/CPRE281/project v2/output_files/proj.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670458880808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6075 " "Peak virtual memory: 6075 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670458881825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  7 18:21:21 2022 " "Processing ended: Wed Dec  7 18:21:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670458881825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670458881825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670458881825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670458881825 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670458884578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670458884585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  7 18:21:24 2022 " "Processing started: Wed Dec  7 18:21:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670458884585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670458884585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off proj -c proj " "Command: quartus_asm --read_settings_files=off --write_settings_files=off proj -c proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670458884585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1670458884920 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1670458886133 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670458886210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670458887559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  7 18:21:27 2022 " "Processing ended: Wed Dec  7 18:21:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670458887559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670458887559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670458887559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670458887559 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670458888395 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670458889046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670458889055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  7 18:21:28 2022 " "Processing started: Wed Dec  7 18:21:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670458889055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670458889055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta proj -c proj " "Command: quartus_sta proj -c proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670458889055 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670458889110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670458889374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670458889374 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670458889401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670458889401 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1670458889660 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proj.sdc " "Synopsys Design Constraints File file not found: 'proj.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1670458889811 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670458889811 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name INCLK INCLK " "create_clock -period 1.000 -name INCLK INCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670458889812 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst11\|inst5 clock_generator:inst11\|inst5 " "create_clock -period 1.000 -name clock_generator:inst11\|inst5 clock_generator:inst11\|inst5" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670458889812 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst11\|clock_divider_1024:inst8\|inst10 clock_generator:inst11\|clock_divider_1024:inst8\|inst10 " "create_clock -period 1.000 -name clock_generator:inst11\|clock_divider_1024:inst8\|inst10 clock_generator:inst11\|clock_divider_1024:inst8\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670458889812 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst11\|clock_divider_1024:inst\|inst10 clock_generator:inst11\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name clock_generator:inst11\|clock_divider_1024:inst\|inst10 clock_generator:inst11\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670458889812 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SET11 SET11 " "create_clock -period 1.000 -name SET11 SET11" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670458889812 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670458889812 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1670458889814 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670458889815 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670458889815 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670458889940 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670458890003 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670458890003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.301 " "Worst-case setup slack is -7.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.301             -62.222 SET11  " "   -7.301             -62.222 SET11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.232             -43.853 INCLK  " "   -6.232             -43.853 INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.783             -18.460 clock_generator:inst11\|inst5  " "   -4.783             -18.460 clock_generator:inst11\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.295              -7.150 clock_generator:inst11\|clock_divider_1024:inst\|inst10  " "   -2.295              -7.150 clock_generator:inst11\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.067              -2.807 clock_generator:inst11\|clock_divider_1024:inst8\|inst10  " "   -2.067              -2.807 clock_generator:inst11\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670458890031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.899 " "Worst-case hold slack is -1.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.899             -17.086 SET11  " "   -1.899             -17.086 SET11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.943              -8.482 INCLK  " "   -0.943              -8.482 INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock_generator:inst11\|clock_divider_1024:inst\|inst10  " "    0.402               0.000 clock_generator:inst11\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 clock_generator:inst11\|clock_divider_1024:inst8\|inst10  " "    0.405               0.000 clock_generator:inst11\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.315               0.000 clock_generator:inst11\|inst5  " "    1.315               0.000 clock_generator:inst11\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670458890061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.492 " "Worst-case recovery slack is -4.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.492             -17.783 clock_generator:inst11\|inst5  " "   -4.492             -17.783 clock_generator:inst11\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.854              -6.895 SET11  " "   -1.854              -6.895 SET11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670458890090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.369 " "Worst-case removal slack is 1.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.369               0.000 SET11  " "    1.369               0.000 SET11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.166               0.000 clock_generator:inst11\|inst5  " "    2.166               0.000 clock_generator:inst11\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670458890117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.696 SET11  " "   -3.000             -50.696 SET11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.130 INCLK  " "   -3.000             -26.130 INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 clock_generator:inst11\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 clock_generator:inst11\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 clock_generator:inst11\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 clock_generator:inst11\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clock_generator:inst11\|inst5  " "   -1.285              -5.140 clock_generator:inst11\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670458890145 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670458890613 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670458890623 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670458890804 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670458890909 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670458890955 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670458890955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.706 " "Worst-case setup slack is -6.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.706             -57.432 SET11  " "   -6.706             -57.432 SET11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.615             -39.664 INCLK  " "   -5.615             -39.664 INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.216             -16.290 clock_generator:inst11\|inst5  " "   -4.216             -16.290 clock_generator:inst11\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.018              -5.570 clock_generator:inst11\|clock_divider_1024:inst\|inst10  " "   -2.018              -5.570 clock_generator:inst11\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.807              -2.205 clock_generator:inst11\|clock_divider_1024:inst8\|inst10  " "   -1.807              -2.205 clock_generator:inst11\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458890989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670458890989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.804 " "Worst-case hold slack is -1.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.804             -16.225 SET11  " "   -1.804             -16.225 SET11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.998              -8.971 INCLK  " "   -0.998              -8.971 INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clock_generator:inst11\|clock_divider_1024:inst\|inst10  " "    0.353               0.000 clock_generator:inst11\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 clock_generator:inst11\|clock_divider_1024:inst8\|inst10  " "    0.355               0.000 clock_generator:inst11\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.174               0.000 clock_generator:inst11\|inst5  " "    1.174               0.000 clock_generator:inst11\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670458891019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.948 " "Worst-case recovery slack is -3.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.948             -15.636 clock_generator:inst11\|inst5  " "   -3.948             -15.636 clock_generator:inst11\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.651              -6.136 SET11  " "   -1.651              -6.136 SET11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670458891051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.289 " "Worst-case removal slack is 1.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.289               0.000 SET11  " "    1.289               0.000 SET11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.021               0.000 clock_generator:inst11\|inst5  " "    2.021               0.000 clock_generator:inst11\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670458891106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -46.628 SET11  " "   -3.000             -46.628 SET11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.130 INCLK  " "   -3.000             -26.130 INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 clock_generator:inst11\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 clock_generator:inst11\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 clock_generator:inst11\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 clock_generator:inst11\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 clock_generator:inst11\|inst5  " "   -1.285              -5.140 clock_generator:inst11\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670458891134 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670458891682 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670458891810 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670458891812 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670458891812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.016 " "Worst-case setup slack is -3.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.016             -22.413 SET11  " "   -3.016             -22.413 SET11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.502             -15.140 INCLK  " "   -2.502             -15.140 INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.101              -8.061 clock_generator:inst11\|inst5  " "   -2.101              -8.061 clock_generator:inst11\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.627              -0.627 clock_generator:inst11\|clock_divider_1024:inst\|inst10  " "   -0.627              -0.627 clock_generator:inst11\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.614              -0.614 clock_generator:inst11\|clock_divider_1024:inst8\|inst10  " "   -0.614              -0.614 clock_generator:inst11\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670458891859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.504 " "Worst-case hold slack is -0.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.504              -4.529 INCLK  " "   -0.504              -4.529 INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.224              -2.009 SET11  " "   -0.224              -2.009 SET11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 clock_generator:inst11\|clock_divider_1024:inst\|inst10  " "    0.180               0.000 clock_generator:inst11\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 clock_generator:inst11\|clock_divider_1024:inst8\|inst10  " "    0.183               0.000 clock_generator:inst11\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 clock_generator:inst11\|inst5  " "    0.593               0.000 clock_generator:inst11\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670458891894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.978 " "Worst-case recovery slack is -1.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.978              -7.796 clock_generator:inst11\|inst5  " "   -1.978              -7.796 clock_generator:inst11\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.518              -1.853 SET11  " "   -0.518              -1.853 SET11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670458891928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.688 " "Worst-case removal slack is 0.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.688               0.000 SET11  " "    0.688               0.000 SET11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.019               0.000 clock_generator:inst11\|inst5  " "    1.019               0.000 clock_generator:inst11\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670458891959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.252 SET11  " "   -3.000             -45.252 SET11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.000 INCLK  " "   -3.000             -21.000 INCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 clock_generator:inst11\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 clock_generator:inst11\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 clock_generator:inst11\|clock_divider_1024:inst8\|inst10  " "   -1.000              -5.000 clock_generator:inst11\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_generator:inst11\|inst5  " "   -1.000              -4.000 clock_generator:inst11\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670458891989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670458891989 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670458893124 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670458893125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670458893596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  7 18:21:33 2022 " "Processing ended: Wed Dec  7 18:21:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670458893596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670458893596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670458893596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670458893596 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus Prime Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670458897234 ""}
