# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923" \
"ov7675_simulation_time_synth.v" \
"../../../../../OV7675_test.srcs/sim_1/new/ov7675_simulation.v" \

# Do not sort compile order
nosort
