CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'c:\xilinx\13.3\ise_ds\ise\coregen\' [using existing xil_index.xml]
INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim - Generating component instance 'addsb_11_0_2fe6e33a2d0e4874' of
   'xilinx.com:ip:c_addsub:11.0' from
   'c:\xilinx\13.3\ise_ds\ise\coregen\.\ip\xilinx\primary\com\xilinx\ip\c_addsub
   _v11_0\component.xml'.
Resolving generics for 'addsb_11_0_2fe6e33a2d0e4874'...
Applying external generics to 'addsb_11_0_2fe6e33a2d0e4874'...
Delivering associated files for 'addsb_11_0_2fe6e33a2d0e4874'...
Generating implementation netlist for 'addsb_11_0_2fe6e33a2d0e4874'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_2fe6e33a2d0e4874'...
Running synthesis for 'addsb_11_0_2fe6e33a2d0e4874'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_2fe6e33a2d0e4874'...
Writing VHDL behavioral simulation model for 'addsb_11_0_2fe6e33a2d0e4874'...
Writing VHDL behavioral simulation model for 'addsb_11_0_2fe6e33a2d0e4874'...
Delivered 3 files into directory
C:/Temp/sysgentmp-Dexter/cg_wk/cf3ca4ce5e568571c/tmp/_cg/addsb_11_0_2fe6e33a2d0e
4874
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'addsb_11_0_4b1ca9d8926df012' of
   'xilinx.com:ip:c_addsub:11.0' from
   'c:\xilinx\13.3\ise_ds\ise\coregen\.\ip\xilinx\primary\com\xilinx\ip\c_addsub
   _v11_0\component.xml'.
Resolving generics for 'addsb_11_0_4b1ca9d8926df012'...
Applying external generics to 'addsb_11_0_4b1ca9d8926df012'...
Delivering associated files for 'addsb_11_0_4b1ca9d8926df012'...
Generating implementation netlist for 'addsb_11_0_4b1ca9d8926df012'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_4b1ca9d8926df012'...
Running synthesis for 'addsb_11_0_4b1ca9d8926df012'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_4b1ca9d8926df012'...
Writing VHDL behavioral simulation model for 'addsb_11_0_4b1ca9d8926df012'...
Writing VHDL behavioral simulation model for 'addsb_11_0_4b1ca9d8926df012'...
Delivered 3 files into directory
C:/Temp/sysgentmp-Dexter/cg_wk/cf3ca4ce5e568571c/tmp/_cg/addsb_11_0_4b1ca9d8926d
f012
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'addsb_11_0_b2dfc5171bdba633' of
   'xilinx.com:ip:c_addsub:11.0' from
   'c:\xilinx\13.3\ise_ds\ise\coregen\.\ip\xilinx\primary\com\xilinx\ip\c_addsub
   _v11_0\component.xml'.
Resolving generics for 'addsb_11_0_b2dfc5171bdba633'...
Applying external generics to 'addsb_11_0_b2dfc5171bdba633'...
Delivering associated files for 'addsb_11_0_b2dfc5171bdba633'...
Generating implementation netlist for 'addsb_11_0_b2dfc5171bdba633'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_b2dfc5171bdba633'...
Running synthesis for 'addsb_11_0_b2dfc5171bdba633'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_b2dfc5171bdba633'...
Writing VHDL behavioral simulation model for 'addsb_11_0_b2dfc5171bdba633'...
Writing VHDL behavioral simulation model for 'addsb_11_0_b2dfc5171bdba633'...
Delivered 3 files into directory
C:/Temp/sysgentmp-Dexter/cg_wk/cf3ca4ce5e568571c/tmp/_cg/addsb_11_0_b2dfc5171bdb
a633
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'addsb_11_0_c66ae1162a33d0b3' of
   'xilinx.com:ip:c_addsub:11.0' from
   'c:\xilinx\13.3\ise_ds\ise\coregen\.\ip\xilinx\primary\com\xilinx\ip\c_addsub
   _v11_0\component.xml'.
Resolving generics for 'addsb_11_0_c66ae1162a33d0b3'...
Applying external generics to 'addsb_11_0_c66ae1162a33d0b3'...
Delivering associated files for 'addsb_11_0_c66ae1162a33d0b3'...
Generating implementation netlist for 'addsb_11_0_c66ae1162a33d0b3'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_c66ae1162a33d0b3'...
Running synthesis for 'addsb_11_0_c66ae1162a33d0b3'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_c66ae1162a33d0b3'...
Writing VHDL behavioral simulation model for 'addsb_11_0_c66ae1162a33d0b3'...
Writing VHDL behavioral simulation model for 'addsb_11_0_c66ae1162a33d0b3'...
Delivered 3 files into directory
C:/Temp/sysgentmp-Dexter/cg_wk/cf3ca4ce5e568571c/tmp/_cg/addsb_11_0_c66ae1162a33
d0b3
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'addsb_11_0_d6add0bdcd91221d' of
   'xilinx.com:ip:c_addsub:11.0' from
   'c:\xilinx\13.3\ise_ds\ise\coregen\.\ip\xilinx\primary\com\xilinx\ip\c_addsub
   _v11_0\component.xml'.
Resolving generics for 'addsb_11_0_d6add0bdcd91221d'...
Applying external generics to 'addsb_11_0_d6add0bdcd91221d'...
Delivering associated files for 'addsb_11_0_d6add0bdcd91221d'...
Generating implementation netlist for 'addsb_11_0_d6add0bdcd91221d'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_d6add0bdcd91221d'...
Running synthesis for 'addsb_11_0_d6add0bdcd91221d'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_d6add0bdcd91221d'...
Writing VHDL behavioral simulation model for 'addsb_11_0_d6add0bdcd91221d'...
Writing VHDL behavioral simulation model for 'addsb_11_0_d6add0bdcd91221d'...
Delivered 3 files into directory
C:/Temp/sysgentmp-Dexter/cg_wk/cf3ca4ce5e568571c/tmp/_cg/addsb_11_0_d6add0bdcd91
221d
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'addsb_11_0_fdd55010dc7c596b' of
   'xilinx.com:ip:c_addsub:11.0' from
   'c:\xilinx\13.3\ise_ds\ise\coregen\.\ip\xilinx\primary\com\xilinx\ip\c_addsub
   _v11_0\component.xml'.
Resolving generics for 'addsb_11_0_fdd55010dc7c596b'...
Applying external generics to 'addsb_11_0_fdd55010dc7c596b'...
Delivering associated files for 'addsb_11_0_fdd55010dc7c596b'...
Generating implementation netlist for 'addsb_11_0_fdd55010dc7c596b'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_fdd55010dc7c596b'...
Running synthesis for 'addsb_11_0_fdd55010dc7c596b'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_fdd55010dc7c596b'...
Writing VHDL behavioral simulation model for 'addsb_11_0_fdd55010dc7c596b'...
Writing VHDL behavioral simulation model for 'addsb_11_0_fdd55010dc7c596b'...
Delivered 3 files into directory
C:/Temp/sysgentmp-Dexter/cg_wk/cf3ca4ce5e568571c/tmp/_cg/addsb_11_0_fdd55010dc7c
596b
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_45783cefee1a3dc6' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   'c:\xilinx\13.3\ise_ds\ise\coregen\.\ip\xilinx\primary\com\xilinx\ip\blk_mem_
   gen_v6_2\component.xml'.
Resolving generics for 'bmg_62_45783cefee1a3dc6'...
Applying external generics to 'bmg_62_45783cefee1a3dc6'...
Delivering associated files for 'bmg_62_45783cefee1a3dc6'...
Delivering EJava files for 'bmg_62_45783cefee1a3dc6'...
Generating implementation netlist for 'bmg_62_45783cefee1a3dc6'...
INFO:sim - Pre-processing HDL files for 'bmg_62_45783cefee1a3dc6'...
Running synthesis for 'bmg_62_45783cefee1a3dc6'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_45783cefee1a3dc6'...
Writing VHDL behavioral simulation model for 'bmg_62_45783cefee1a3dc6'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cmlt_11_2_c072985b3a27e310' of
   'xilinx.com:ip:mult_gen:11.2' from
   'c:\xilinx\13.3\ise_ds\ise\coregen\.\ip\xilinx\dsp\com\xilinx\ip\mult_gen_v11
   _2\component.xml'.
Resolving generics for 'cmlt_11_2_c072985b3a27e310'...
Applying external generics to 'cmlt_11_2_c072985b3a27e310'...
Delivering associated files for 'cmlt_11_2_c072985b3a27e310'...
Generating implementation netlist for 'cmlt_11_2_c072985b3a27e310'...
INFO:sim - Pre-processing HDL files for 'cmlt_11_2_c072985b3a27e310'...
Running synthesis for 'cmlt_11_2_c072985b3a27e310'
Running ngcbuild...
Writing VHO instantiation template for 'cmlt_11_2_c072985b3a27e310'...
Writing VHDL behavioral simulation model for 'cmlt_11_2_c072985b3a27e310'...
Writing VHDL behavioral simulation model for 'cmlt_11_2_c072985b3a27e310'...
Delivered 3 files into directory
C:/Temp/sysgentmp-Dexter/cg_wk/cf3ca4ce5e568571c/tmp/_cg/cmlt_11_2_c072985b3a27e
310
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_90e8c3d3d84f8036' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   'c:\xilinx\13.3\ise_ds\ise\coregen\.\ip\xilinx\primary\com\xilinx\ip\c_counte
   r_binary_v11_0\component.xml'.
Resolving generics for 'cntr_11_0_90e8c3d3d84f8036'...
Applying external generics to 'cntr_11_0_90e8c3d3d84f8036'...
Delivering associated files for 'cntr_11_0_90e8c3d3d84f8036'...
Generating implementation netlist for 'cntr_11_0_90e8c3d3d84f8036'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_90e8c3d3d84f8036'...
Running synthesis for 'cntr_11_0_90e8c3d3d84f8036'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_90e8c3d3d84f8036'...
Writing VHDL behavioral simulation model for 'cntr_11_0_90e8c3d3d84f8036'...
Writing VHDL behavioral simulation model for 'cntr_11_0_90e8c3d3d84f8036'...
Delivered 3 files into directory
C:/Temp/sysgentmp-Dexter/cg_wk/cf3ca4ce5e568571c/tmp/_cg/cntr_11_0_90e8c3d3d84f8
036
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'mult_11_2_35742f0265e50cfc' of
   'xilinx.com:ip:mult_gen:11.2' from
   'c:\xilinx\13.3\ise_ds\ise\coregen\.\ip\xilinx\dsp\com\xilinx\ip\mult_gen_v11
   _2\component.xml'.
Resolving generics for 'mult_11_2_35742f0265e50cfc'...
Applying external generics to 'mult_11_2_35742f0265e50cfc'...
Delivering associated files for 'mult_11_2_35742f0265e50cfc'...
Generating implementation netlist for 'mult_11_2_35742f0265e50cfc'...
INFO:sim - Pre-processing HDL files for 'mult_11_2_35742f0265e50cfc'...
Running synthesis for 'mult_11_2_35742f0265e50cfc'
Running ngcbuild...
Writing VHO instantiation template for 'mult_11_2_35742f0265e50cfc'...
Writing VHDL behavioral simulation model for 'mult_11_2_35742f0265e50cfc'...
Writing VHDL behavioral simulation model for 'mult_11_2_35742f0265e50cfc'...
Delivered 3 files into directory
C:/Temp/sysgentmp-Dexter/cg_wk/cf3ca4ce5e568571c/tmp/_cg/mult_11_2_35742f0265e50
cfc
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'mult_11_2_5349a9c3ef89612c' of
   'xilinx.com:ip:mult_gen:11.2' from
   'c:\xilinx\13.3\ise_ds\ise\coregen\.\ip\xilinx\dsp\com\xilinx\ip\mult_gen_v11
   _2\component.xml'.
Resolving generics for 'mult_11_2_5349a9c3ef89612c'...
Applying external generics to 'mult_11_2_5349a9c3ef89612c'...
Delivering associated files for 'mult_11_2_5349a9c3ef89612c'...
Generating implementation netlist for 'mult_11_2_5349a9c3ef89612c'...
INFO:sim - Pre-processing HDL files for 'mult_11_2_5349a9c3ef89612c'...
Running synthesis for 'mult_11_2_5349a9c3ef89612c'
Running ngcbuild...
Writing VHO instantiation template for 'mult_11_2_5349a9c3ef89612c'...
Writing VHDL behavioral simulation model for 'mult_11_2_5349a9c3ef89612c'...
Writing VHDL behavioral simulation model for 'mult_11_2_5349a9c3ef89612c'...
Delivered 3 files into directory
C:/Temp/sysgentmp-Dexter/cg_wk/cf3ca4ce5e568571c/tmp/_cg/mult_11_2_5349a9c3ef896
12c
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'mult_11_2_63ba05fcee4bad5e' of
   'xilinx.com:ip:mult_gen:11.2' from
   'c:\xilinx\13.3\ise_ds\ise\coregen\.\ip\xilinx\dsp\com\xilinx\ip\mult_gen_v11
   _2\component.xml'.
Resolving generics for 'mult_11_2_63ba05fcee4bad5e'...
Applying external generics to 'mult_11_2_63ba05fcee4bad5e'...
Delivering associated files for 'mult_11_2_63ba05fcee4bad5e'...
Generating implementation netlist for 'mult_11_2_63ba05fcee4bad5e'...
INFO:sim - Pre-processing HDL files for 'mult_11_2_63ba05fcee4bad5e'...
Running synthesis for 'mult_11_2_63ba05fcee4bad5e'
Running ngcbuild...
Writing VHO instantiation template for 'mult_11_2_63ba05fcee4bad5e'...
Writing VHDL behavioral simulation model for 'mult_11_2_63ba05fcee4bad5e'...
Writing VHDL behavioral simulation model for 'mult_11_2_63ba05fcee4bad5e'...
Delivered 3 files into directory
C:/Temp/sysgentmp-Dexter/cg_wk/cf3ca4ce5e568571c/tmp/_cg/mult_11_2_63ba05fcee4ba
d5e
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
