
*** Running vivado
    with args -log design_1_Ib_Ia_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Ib_Ia_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/mklab/.Xilinx/Vivado/Vivado_init.tcl'
58 Beta devices matching pattern found, 0 enabled.
source design_1_Ib_Ia_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mklab/workspace/KRIA-Motor-Control/vivado/src/ipRepo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mklab/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_Ib_Ia_0 -part xck26-sfvc784-2LV-c -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11577
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3077.766 ; gain = 145.766 ; free physical = 4023 ; free virtual = 59784
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Ib_Ia_0' [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_Ib_Ia_0/synth/design_1_Ib_Ia_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'top_design_1_Ib_Ia_0' [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_Ib_Ia_0/hdl/top_design_1_Ib_Ia_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axis_subset_converter_v1_1_25_core' [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba57/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axis_subset_converter_v1_1_25_core' (1#1) [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/ba57/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'tdata_design_1_Ib_Ia_0' [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_Ib_Ia_0/hdl/tdata_design_1_Ib_Ia_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdata_design_1_Ib_Ia_0' (2#1) [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_Ib_Ia_0/hdl/tdata_design_1_Ib_Ia_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tuser_design_1_Ib_Ia_0' [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_Ib_Ia_0/hdl/tuser_design_1_Ib_Ia_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tuser_design_1_Ib_Ia_0' (3#1) [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_Ib_Ia_0/hdl/tuser_design_1_Ib_Ia_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tid_design_1_Ib_Ia_0' [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_Ib_Ia_0/hdl/tid_design_1_Ib_Ia_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tid_design_1_Ib_Ia_0' (4#1) [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_Ib_Ia_0/hdl/tid_design_1_Ib_Ia_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tdest_design_1_Ib_Ia_0' [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_Ib_Ia_0/hdl/tdest_design_1_Ib_Ia_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdest_design_1_Ib_Ia_0' (5#1) [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_Ib_Ia_0/hdl/tdest_design_1_Ib_Ia_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tstrb_design_1_Ib_Ia_0' [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_Ib_Ia_0/hdl/tstrb_design_1_Ib_Ia_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tstrb_design_1_Ib_Ia_0' (6#1) [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_Ib_Ia_0/hdl/tstrb_design_1_Ib_Ia_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tkeep_design_1_Ib_Ia_0' [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_Ib_Ia_0/hdl/tkeep_design_1_Ib_Ia_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tkeep_design_1_Ib_Ia_0' (7#1) [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_Ib_Ia_0/hdl/tkeep_design_1_Ib_Ia_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tlast_design_1_Ib_Ia_0' [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_Ib_Ia_0/hdl/tlast_design_1_Ib_Ia_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tlast_design_1_Ib_Ia_0' (8#1) [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_Ib_Ia_0/hdl/tlast_design_1_Ib_Ia_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'top_design_1_Ib_Ia_0' (9#1) [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_Ib_Ia_0/hdl/top_design_1_Ib_Ia_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Ib_Ia_0' (10#1) [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_Ib_Ia_0/synth/design_1_Ib_Ia_0.v:58]
WARNING: [Synth 8-7129] Port tid[0] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[63] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[62] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[61] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[60] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[59] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[58] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[57] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[56] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[55] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[54] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[53] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[52] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[51] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[50] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[49] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[48] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[47] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[46] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[45] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[44] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[43] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[42] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[41] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[40] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[39] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[38] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[37] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[36] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[35] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[34] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[33] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[32] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[31] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[30] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[29] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[28] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[27] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[26] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[25] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[24] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[23] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[22] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[21] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[20] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[19] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[18] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[17] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[16] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[14] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[13] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[12] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[11] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[10] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[9] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[8] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[7] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[6] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[5] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[4] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[3] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[2] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[1] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[0] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[7] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[6] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[5] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[4] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[3] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[2] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[1] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlast[0] in module tlast_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[63] in module tkeep_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[62] in module tkeep_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[61] in module tkeep_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[60] in module tkeep_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[59] in module tkeep_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[58] in module tkeep_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[57] in module tkeep_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[56] in module tkeep_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[55] in module tkeep_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[54] in module tkeep_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[53] in module tkeep_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[52] in module tkeep_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[51] in module tkeep_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[50] in module tkeep_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[49] in module tkeep_design_1_Ib_Ia_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[48] in module tkeep_design_1_Ib_Ia_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3136.672 ; gain = 204.672 ; free physical = 3823 ; free virtual = 59585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3151.516 ; gain = 219.516 ; free physical = 4744 ; free virtual = 60506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3151.516 ; gain = 219.516 ; free physical = 4744 ; free virtual = 60506
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3151.516 ; gain = 0.000 ; free physical = 4715 ; free virtual = 60477
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_Ib_Ia_0/design_1_Ib_Ia_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_Ib_Ia_0/design_1_Ib_Ia_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.runs/design_1_Ib_Ia_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.runs/design_1_Ib_Ia_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3247.266 ; gain = 0.000 ; free physical = 4694 ; free virtual = 60456
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3247.266 ; gain = 0.000 ; free physical = 4694 ; free virtual = 60455
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3247.266 ; gain = 315.266 ; free physical = 4757 ; free virtual = 60519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3247.266 ; gain = 315.266 ; free physical = 4757 ; free virtual = 60519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.runs/design_1_Ib_Ia_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3247.266 ; gain = 315.266 ; free physical = 4757 ; free virtual = 60519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3247.266 ; gain = 315.266 ; free physical = 4761 ; free virtual = 60523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3247.266 ; gain = 315.266 ; free physical = 4758 ; free virtual = 60524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3664.930 ; gain = 732.930 ; free physical = 4187 ; free virtual = 59952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3664.930 ; gain = 732.930 ; free physical = 4187 ; free virtual = 59952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3683.961 ; gain = 751.961 ; free physical = 4181 ; free virtual = 59947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3689.898 ; gain = 757.898 ; free physical = 4182 ; free virtual = 59947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3689.898 ; gain = 757.898 ; free physical = 4182 ; free virtual = 59947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3689.898 ; gain = 757.898 ; free physical = 4182 ; free virtual = 59947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3689.898 ; gain = 757.898 ; free physical = 4182 ; free virtual = 59947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3689.898 ; gain = 757.898 ; free physical = 4182 ; free virtual = 59947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3689.898 ; gain = 757.898 ; free physical = 4182 ; free virtual = 59947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3689.898 ; gain = 757.898 ; free physical = 4182 ; free virtual = 59947
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3689.898 ; gain = 662.148 ; free physical = 4220 ; free virtual = 59986
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3689.906 ; gain = 757.898 ; free physical = 4220 ; free virtual = 59986
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3689.906 ; gain = 0.000 ; free physical = 4220 ; free virtual = 59985
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3725.555 ; gain = 0.000 ; free physical = 4245 ; free virtual = 60010
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8eaaad9f
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3737.523 ; gain = 891.523 ; free physical = 4434 ; free virtual = 60200
INFO: [Common 17-1381] The checkpoint '/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.runs/design_1_Ib_Ia_0_synth_1/design_1_Ib_Ia_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Ib_Ia_0, cache-ID = 4ad9ae5e02a5f9ab
INFO: [Common 17-1381] The checkpoint '/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.runs/design_1_Ib_Ia_0_synth_1/design_1_Ib_Ia_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Ib_Ia_0_utilization_synth.rpt -pb design_1_Ib_Ia_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 31 14:38:57 2022...
