Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2f6e249b90b546cd9d9e3633401c2827 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_part_tb_behav xil_defaultlib.cpu_part_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.cpu_part_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_part_tb_behav
