// Seed: 4221975051
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input reg id_2,
    input id_3,
    output reg id_4,
    output logic id_5,
    output logic id_6
);
  always @(posedge id_0 or 1) begin
    id_4 <= id_2;
    id_4 = id_0;
  end
  logic id_7 = (id_3);
  assign id_7 = 1;
endmodule
