// Seed: 1521131956
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire  id_4;
  wire  id_5;
  logic id_6;
  ;
  logic [1  /  -1 : (  1 'h0 )] id_7;
  assign id_5 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  input wire id_27;
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout reg id_4;
  module_0 modCall_1 (
      id_21,
      id_1,
      id_26
  );
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  initial begin : LABEL_0
    id_4 <= id_24;
  end
endmodule
