# generated on Thu Nov 21 10:49:49 2013
# Top Cell: RegFile

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.248  |  0.248  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   512   |   512   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 87.951%
------------------------------------------------------------
