/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_89z;
  wire [13:0] celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [12:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [31:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = in_data[29] ? in_data[92] : celloutsig_0_1z;
  assign celloutsig_1_11z = !(celloutsig_1_9z ? in_data[110] : celloutsig_1_7z[17]);
  assign celloutsig_0_13z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_10z);
  assign celloutsig_0_6z = ~(celloutsig_0_2z | celloutsig_0_5z);
  assign celloutsig_0_90z = ~celloutsig_0_13z;
  assign celloutsig_1_1z = ~in_data[185];
  assign celloutsig_1_9z = ~celloutsig_1_0z;
  assign celloutsig_1_12z = ~in_data[122];
  assign celloutsig_0_18z = ~celloutsig_0_11z[2];
  assign celloutsig_0_0z = ~((in_data[54] | in_data[12]) & in_data[84]);
  assign celloutsig_0_5z = ~((celloutsig_0_3z | celloutsig_0_2z) & (celloutsig_0_2z | celloutsig_0_1z));
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_2z[5] | celloutsig_1_0z));
  assign celloutsig_1_0z = in_data[162] | ~(in_data[136]);
  assign celloutsig_0_10z = celloutsig_0_0z | celloutsig_0_8z[13];
  assign celloutsig_0_12z = celloutsig_0_5z | celloutsig_0_6z;
  assign celloutsig_0_8z = { in_data[36:32], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z } + { in_data[59:49], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[40:17], celloutsig_0_0z } == in_data[59:35];
  assign celloutsig_0_21z = in_data[28:21] == { celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_14z };
  assign celloutsig_1_16z = { celloutsig_1_7z[22:13], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_10z } >= celloutsig_1_14z;
  assign celloutsig_1_10z = ! { celloutsig_1_4z[9], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_2z = in_data[159:148] % { 1'h1, in_data[134:126], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_14z = { in_data[101:97], celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_11z } % { 1'h1, in_data[120:113], celloutsig_1_13z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_2z[1], celloutsig_1_5z, celloutsig_1_18z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_11z } % { 1'h1, celloutsig_1_14z[3:0], celloutsig_1_18z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_1z };
  assign celloutsig_0_15z = { celloutsig_0_8z[12], celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_14z } % { 1'h1, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_1_13z = celloutsig_1_3z ? { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_12z } : { 1'h0, celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_0_4z = | { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_89z = celloutsig_0_28z & celloutsig_0_15z[6];
  assign celloutsig_1_18z = celloutsig_1_17z & celloutsig_1_10z;
  assign celloutsig_1_6z = | { celloutsig_1_4z[8:2], celloutsig_1_3z };
  assign celloutsig_0_9z = | { celloutsig_0_8z[5:4], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_28z = | { celloutsig_0_21z, celloutsig_0_6z, in_data[52:49] };
  assign celloutsig_1_17z = ~^ { celloutsig_1_7z[31:5], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_14z = { in_data[34], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_0z } >> { celloutsig_0_8z[9:7], celloutsig_0_9z };
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z } >> { in_data[79:78], celloutsig_0_3z };
  assign celloutsig_1_7z = { in_data[190:174], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z } - in_data[173:142];
  assign celloutsig_1_4z = in_data[121:107] ~^ { celloutsig_1_2z[10:9], celloutsig_1_2z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_11z = 6'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_3z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_1z & celloutsig_0_0z));
  assign celloutsig_1_5z = ~((celloutsig_1_0z & celloutsig_1_4z[12]) | (celloutsig_1_3z & celloutsig_1_3z));
  assign celloutsig_0_16z = ~((celloutsig_0_6z & celloutsig_0_10z) | (celloutsig_0_5z & celloutsig_0_14z[3]));
  assign { out_data[128], out_data[104:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
