WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2548612 heartbeat IPC: 3.92371 cumulative IPC: 3.92371 (Simulation time: 0 hr 0 min 22 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2548613 cumulative IPC: 3.92371 (Simulation time: 0 hr 0 min 22 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2548613 (Simulation time: 0 hr 0 min 22 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 7575447 heartbeat IPC: 1.98933 cumulative IPC: 1.98933 (Simulation time: 0 hr 1 min 1 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 12770352 heartbeat IPC: 1.92497 cumulative IPC: 1.95662 (Simulation time: 0 hr 1 min 40 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 17889716 heartbeat IPC: 1.95337 cumulative IPC: 1.95554 (Simulation time: 0 hr 2 min 20 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 22954702 heartbeat IPC: 1.97434 cumulative IPC: 1.9602 (Simulation time: 0 hr 2 min 59 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 30495569 heartbeat IPC: 1.32611 cumulative IPC: 1.78911 (Simulation time: 0 hr 3 min 47 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 27946957 cumulative IPC: 1.78911 (Simulation time: 0 hr 3 min 47 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 27946957 (Simulation time: 0 hr 3 min 47 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/607.cactuBSSN_s-2421B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.78911 instructions: 50000000 cycles: 27946957
CPU 0 Branch Prediction Accuracy: 91.6321% MPKI: 0.688701 Average ROB Occupancy at Mispredict: 192.461
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00124001
BRANCH_INDIRECT: 0.00164001
BRANCH_CONDITIONAL: 0.357881
BRANCH_DIRECT_CALL: 0.0131801
BRANCH_INDIRECT_CALL: 6.00001e-05
BRANCH_RETURN: 0.314701

LLC TOTAL       ACCESS:     315689  HIT:       8359  MISS:     307330
LLC LOAD         ACCESS:     254771  HIT:       6637  MISS:     248134
LLC RFO          ACCESS:      24769  HIT:         87  MISS:      24682
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      32521  HIT:       1415  MISS:      31106
LLC TRANSLATION  ACCESS:       3628  HIT:        220  MISS:       3408
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 584.472 cycles
cpu0_DTLB TOTAL       ACCESS:   16789079  HIT:   13022938  MISS:    3766141
cpu0_DTLB LOAD         ACCESS:   16789079  HIT:   13022938  MISS:    3766141
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.65773 cycles
cpu0_ITLB TOTAL       ACCESS:    6004068  HIT:    6003945  MISS:        123
cpu0_ITLB LOAD         ACCESS:    6004068  HIT:    6003945  MISS:        123
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 201.846 cycles
cpu0_L1D TOTAL       ACCESS:   27392339  HIT:   15169512  MISS:   12222827
cpu0_L1D LOAD         ACCESS:   22130590  HIT:   11242588  MISS:   10888002
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5218449  HIT:    3926801  MISS:    1291648
cpu0_L1D TRANSLATION  ACCESS:      43300  HIT:        123  MISS:      43177
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 18.684 cycles
cpu0_L1I TOTAL       ACCESS:    8336815  HIT:    6531837  MISS:    1804978
cpu0_L1I LOAD         ACCESS:    8336815  HIT:    6531837  MISS:    1804978
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.541 cycles
cpu0_L2C TOTAL       ACCESS:    5368556  HIT:    5085387  MISS:     283169
cpu0_L2C LOAD         ACCESS:    4753949  HIT:    4499178  MISS:     254771
cpu0_L2C RFO          ACCESS:     305198  HIT:     280428  MISS:      24770
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     304895  HIT:     304895  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       4514  HIT:        886  MISS:       3628
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 655.318 cycles
cpu0_STLB TOTAL       ACCESS:    2215857  HIT:    2212798  MISS:       3059
cpu0_STLB LOAD         ACCESS:    2215857  HIT:    2212798  MISS:       3059
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1037.19 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     110696
  ROW_BUFFER_MISS:     165528
 AVG DBUS CONGESTED CYCLE:    3.93403
 WQ ROW_BUFFER_HIT:       7115
  ROW_BUFFER_MISS:      24182  FULL:          0
