
# Messages from "go new"

# Info: Branching solution 'solution.v1' at state 'initial' (PRJ-2)

# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v5': elapsed time 15.20 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-9)
go libraries
# Info: Branching solution 'solution.v5' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v5' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'peaseNTT.v34': elapsed time 14.54 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-9)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
peaseNTT.v34
# Info: Branching solution 'peaseNTT.v34' at state 'new' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'peaseNTT.v34' (SOL-8)
go libraries
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v5': elapsed time 14.26 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Info: Starting transformation 'analyze' on solution 'solution.v5' (SOL-8)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Input file has changed
# Info: Branching solution 'solution.v5' at state 'new' (PRJ-2)
go libraries
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v5': elapsed time 13.92 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-9)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v5' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
go libraries
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Branching solution 'solution.v5' at state 'new' (PRJ-2)
# Info: Completed transformation 'analyze' on solution 'solution.v5': elapsed time 13.77 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-9)
# Info: Branching solution 'solution.v5' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v5' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Completed transformation 'analyze' on solution 'solution.v5': elapsed time 12.82 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-9)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v5' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v5' (SOL-8)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Input file has changed
# Error: go analyze: Failed analyze
solution file set {$PROJECT_HOME/src/main.cpp} -updated
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'new' on solution 'solution.v4': elapsed time 9.28 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-9)
# Error: Compilation aborted (CIN-5)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
go libraries
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Info: Branching solution 'solution.v4' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v4' (SOL-8)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Error: identifier "error_count" is undefined (CRD-20)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v3' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
Input file has changed
# Error: go analyze: Failed analyze
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
solution file set {$PROJECT_HOME/src/main.cpp} -updated
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'new' on solution 'solution.v3': elapsed time 9.17 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-9)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Error: Compilation aborted (CIN-5)
# Error: identifier "error_count" is undefined (CRD-20)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Input file has changed
# Error: identifier "correct_count" is undefined (CRD-20)
# Error: go analyze: Failed analyze
# Warning: last line of file ends without a newline (CRD-1)
go libraries
solution file set {$PROJECT_HOME/src/main.cpp} -updated
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'new' on solution 'solution.v2': elapsed time 9.30 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-9)
# Error: Compilation aborted (CIN-5)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 11.86 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
Source file analysis completed (CIN-68)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Input file has changed
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
go libraries
solution file set {$PROJECT_HOME/src/main.cpp} -updated
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 11.58 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 10.91 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
go libraries
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 10.67 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 10.37 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Input file has changed
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
go libraries
solution file set {$PROJECT_HOME/src/main.cpp} -updated
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 9.75 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 9.82 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
go libraries
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 10.19 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 9.22 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 8.93 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 8.63 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 8.44 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 8.37 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 7.96 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
Source file analysis completed (CIN-68)
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 7.68 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 7.45 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 7.33 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Source file analysis completed (CIN-68)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Input file has changed
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
go libraries
solution file set {$PROJECT_HOME/src/utils.cpp} -updated
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 7.13 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Input file has changed
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
go libraries
solution file set {$PROJECT_HOME/src/main.cpp} -updated
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 6.86 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 6.63 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 6.74 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 6.32 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Warning: last line of file ends without a newline (CRD-1)
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 6.14 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
go libraries
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
Input file has changed
# Error: go analyze: Failed analyze
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 5.27 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Error: Compilation aborted (CIN-5)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Input file has changed
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
go libraries
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Error:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-20)
# Error: identifier "cout" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Error: identifier "endl" is undefined (CRD-20)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 5.91 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 5.64 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
go libraries
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 5.39 seconds, memory usage 4984808kB, peak memory usage 5050344kB (SOL-9)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
/INPUTFILES/3
go compile
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp" (CRD-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/main.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/ntt.cpp /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
solution file add ./src/ntt.cpp
Source file analysis completed (CIN-68)
solution file add ./src/main.cpp
/INPUTFILES/2
solution file add ./src/utils.cpp
# Warning: last line of file ends without a newline (CRD-1)
solution.v1
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/src/utils.cpp" (CRD-1)
/INPUTFILES/1

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'peaseNTT.v35': elapsed time 45.46 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 2455, Real ops = 1105, Vars = 475 (SOL-21)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Design 'peaseNTT' was read (SOL-1)
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/Catapult_2_1/peaseNTT.v35/CDesignChecker/design_checker.sh'
Loop '/peaseNTT/core/STAGE_LOOP1' iterated at most 3 times. (LOOP-2)
Loop '/peaseNTT/core/INNER_LOOP4' iterated at most 32 times. (LOOP-2)
Loop '/peaseNTT/core/STAGE_LOOP' iterated at most 3 times. (LOOP-2)
# Info: Running transformation 'compile' on solution 'peaseNTT.v35': elapsed time 27.41 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-15)
Loop '/peaseNTT/core/INNER_LOOP1' iterated at most 32 times. (LOOP-2)
Loop '/peaseNTT/core/INNER_LOOP3' iterated at most 32 times. (LOOP-2)
Loop '/peaseNTT/core/INNER_LOOP2' iterated at most 32 times. (LOOP-2)
Loop '/peaseNTT/core/STAGE_LOOP1' iterated at most 2 times. (LOOP-2)
INOUT port 'twiddle_h' is only used as an input. (OPT-10)
INOUT port 'twiddle' is only used as an input. (OPT-10)
Inlining routine 'operator+=<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Optimizing block '/peaseNTT' ... (CIN-4)
Inlining routine 'operator-=<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator-<20, false>' (CIN-14)
Inlining routine 'operator+=<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+=<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator>=<20, false>' (CIN-14)
Inlining routine 'operator-=<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Synthesizing routine 'peaseNTT' (CIN-13)
Found top design routine 'peaseNTT' specified by directive (CIN-52)
Inlining routine 'operator>=<20, false>' (CIN-14)
Inlining routine 'peaseNTT' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'peaseNTT.v35' (SOL-8)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator-<20, false>' (CIN-14)
Inlining routine 'operator+=<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 2455, Real ops = 1105, Vars = 475 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'peaseNTT.v35': elapsed time 1.06 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-9)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'peaseNTT.v35' (SOL-8)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 2455, Real ops = 1105, Vars = 475 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'peaseNTT.v36': elapsed time 2.95 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-9)
go extract
directive set -CLOCKS {clk {-CLOCK_PERIOD 5.1 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.55 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
/CLOCKS {clk {-CLOCK_PERIOD 5.1 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.55 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
/CLOCKS {clk {-CLOCK_PERIOD 5.1 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.55 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
CU_DESIGN sid43 ADD {} {VERSION v36 SID sid43 BRANCH_SID sid42 BRANCH_STATE libraries INCREMENTAL 0 STATE libraries TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/Catapult_2_1/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-1/PARAMETERS/xc7vx485tffg1157-1/PARAMETERS/mgc_Xilinx-VIRTEX-7-1_beh/178 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} PROPERTIES {} OPT_INFOS {} name peaseNTT}: Race condition
# Info: Starting transformation 'assembly' on solution 'peaseNTT.v36' (SOL-8)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/Catapult_2_1/peaseNTT.v36/CDesignChecker/design_checker.sh'
# Info: Branching solution 'peaseNTT.v36' at state 'libraries' (PRJ-2)
# Info: Design complexity at end of 'assembly': Total ops = 2455, Real ops = 1105, Vars = 475 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'peaseNTT.v35': elapsed time 2.89 seconds, memory usage 5017552kB, peak memory usage 5365356kB (SOL-9)
1336055344
3903885338
1163873084
2698094495
3463693994
988422668
1268252679
2986356296
2295632767
1261015162
118456409
1988364354
472078728
3315294704
4249355035
2483391004
447456796
2216810579
596899360
2111662103
3270032207
3051779720
2836972205
2148590083
2429632107
3090223909
290389087
1050130439
3781739548
1036784209
175350050
1017090371
4211969500
2805056554
2228309286
3667479285
3729813799
3071113820
1869590581
875153945
1532166924
2572878821
2319395728
3781501313
47257360
4023412595
3785850110
2877728525
666792679
3706995329
3509075592
3736111639
3539096719
3880969560
1436204259
508372777
666601774
1672816753
412968891
2653013765
1067473561
1507296162
4128811264
382319604
470466345
929363937
3280671050
610511317
3126838134
3984412505
2235592197
1003870459
2466689487
904000021
1166168789
832710390
4187274785
2555810293
395289798
4284907567
4271474841
3516413461
2887806622
3954785611
572073714
1543766985
2440341681
1678601135
2848912028
1642680036
804416051
1185898777
3715346659
2523040241
4223539165
2238682774
2666552614
2462782993
1882355060
442134151
2007416359
2027733721
2430960934
1650563416
3632702971
1328304669
1890530791
1229665575
1015062001
2705721148
161324410
927792659
972529299
3599703675
2422570924
829617935
3415338829
2293714031
285660683
420691155
2034105057
1979540129
1097013554
972093699
3423107538
1980991404
3794803064
1207694914
2751435860
510323247
2406676362
359930441
3278016059
979615311
56645554
3388788754
2356759226
3448001000
1193220312
757709799
1553698057
18107847
2955304191
1153487424
3519866752
2506637784
3243192949
494133136
2571454038
89015058
4262000652
2063202130
969504501
2585208970
1463957271
3673423688
742962002
3489609314
2127911089
1065823831
4181385968
1651493700
775080230
1559088457
2176958102
732089875
3087027712
2605443860
1028633528
282818038
2852854287
3521567956
4259499343
2896505534
2938996532
1351936114
3858214959
480455715
3914188364
2831599707
1865128524
2288743770
3317585386
1392441611
3686599477
3365695394
1935901939
2663419191
1427824860
1854776743
3555459372
3873720401
1899733310
2291976390
4007417916
4059928576
2430230132
1768076617
505654902
2496104941
115293912
2628237476
2491846482
4063163240
3714402659
829400539
3015192316
2463751445
3828962028
199834369
2376453867
2676907460
2423867051
3270699534
828343981
2426659707
2131442247
2572261540
1955165312
2732368147
1493094518
986938091
1836013356
1368781311
2450951013
2918122679
1340139001
2532070506
2856446068
1567257160
3239711819
1361212399
130256271
2558945153
2224741790
3431516105
692167057
1051284211
4177609956
686883764
1504313487
867215897
961621352
3301467194
736570531
2350338605
3166597963
929576762
1782272357
343232990
3600776571
3588513070
2102342480
2298898570
3970534889
3174814479
3264127349
4235498378
3284991663
844277861
1843467037
775204431
3666504813
3858620912
1297649897
3669466003
1514901609
552024268
4256931656
1149179364
1473980243
138069776
2222817538
2668080183
2529787024
3647905176
2462400424
920508906
821527121
682266503
1890213945
2254492141
3547248456
1152307891
2345673501
2699290027
3584283723
3749171397
572209587
3636723460
4294967291
3368305389
4066057273
2591215758
1809217653
2672830516
1002483852
1487157267
275629746
4161765594
4148896141
474133527
4051579397
3067368506
1635975234
1321003767
1446381023
55591373
199551749
2373214705
3261933970
394215333
543725464
2589005192
2365178884
176566481
4259410244
2361991460
2556712794
160393374
2931521067
772155887
3467947558
3479495623
1558310987
137200663
1276871817
912046331
3423629838
3914817168
2902390340
3573809050
3475229557
1005396253
2464309155
860615724
3687461997
2273930073
1541346668
2224634939
2062944762
898244230
2111993263
920306659
2631403521
2705555897
4214978329
186002446
2952253766
3415204071
3551604095
3393203335
4215627904
416529174
2213744637
907054359
3858107155
249226588
2978435830
3698247582
3878174703
2676716038
50756122
2189143749
2659165324
4122007872
1337842419
3410324731
1972752112
4134217805
2409554362
2482244056
2318808452
2564440702
2295949852
589647828
2652024654
1403715869
2215855351
2975621942
231381107
122554996
1451767994
4065362407
2361737273
2014862554
384101612
1991181111
2253752941
508978075
2346795830
4123705917
1213885047
625944648
1497256079
805287434
1012300523
492654493
1724104668
3856911909
2089743218
3658976190
742783449
2817054225
1052803344
2123482240
1193640665
676799207
4260810700
3277448716
2127027597
956335212
2714470867
2869496442
3418231964
3444163758
2286860349
4077999042
2602186492
1124226036
3487412720
2631825200
2809678321
1843430844
3825810849
1287448912
992657454
3154764290
1778319802
445467290
3032580802
2244106656
115745422
3444052802
2767066547
1971619089
4036909188
1241911102
2433216453
283593097
2896521901
3913760225
3979271465
1746903923
1438825425
826097949
3383325250
3478776822
3664365594
4193059290
4211064327
2287260111
2618408593
3163143457
102464266
732942279
3482614060
752996842
1358553356
923390750
981890365
3105509082
3977265815
2919737319
4249003506
2619597186
2474321908
3101396467
3818580301
1180867627
3623153916
411548648
2056798851
1792505020
72120828
2749967662
3675261480
1718172509
3260447050
2832295552
3604728954
779540864
992944712
2015715236
1049174404
3522840585
804728963
2330609811
1049858188
566763844
3766578815
3691184573
852640457
2268696462
605380774
426715819
2080327771
3330637756
3337736222
3446331452
4103312052
1289333867
3822348801
1793112408
4046299414
2685028823
1066210377
760560906
356512025
2323872990
2278978850
1708500447
2958911951
391081957
3131094211
1596872800
831273301
3306544627
3026714616
1308610999
1999334528
3033952133
4176510886
2306602941
3822888567
979672591
45612260
1811576291
3847510499
2078156716
3698067935
2183305192
1024935088
1243187575
1457995090
2146377212
1865335188
1204743386
4004578208
3244836856
513227747
3258183086
4119617245
3277876924
82997795
1489910741
2066658009
627488010
565153496
1223853475
2425376714
3419813350
2762800371
1722088474
1975571567
513465982
4247709935
271554700
509117185
1417238770
3628174616
587971966
785891703
558855656
755870576
413997735
2858763036
3786594518
3628365521
2622150542
3881998404
1641953530
3227493734
2787671133
166156031
3912647691
3824500950
3365603358
1014296245
3684455978
1168129161
310554790
2059375098
3291096836
1828277808
3390967274
3128798506
3462256905
107692510
1739157002
3899677497
10059728
23492454
778553834
1407160673
340181684
3722893581
2751200310
1854625614
2616366160
1446055267
2652287259
3490551244
3109068518
579620636
1771927054
71428130
2056284521
1628414681
1832184302
2412612235
3852833144
2287550936
2267233574
1864006361
2644403879
662264324
2966662626
2404436504
3065301720
3279905294
1589246147
4133642885
3367174636
3322437996
695263620
1872396371
3465349360
879628466
2001253264
4009306612
3874276140
2260862238
2315427166
3197953741
3322873596
871859757
2313975891
500164231
3087272381
1543531435
3784644048
1888290933
3935036854
1016951236
3315351984
4238321741
906178541
1938208069
846966295
3101746983
3537257496
2741269238
4276859448
1339663104
3141479871
775100543
1788329511
1051774346
3800834159
1723513257
4205952237
32966643
2231765165
3325462794
1709758325
2831010024
621543607
3552005293
805357981
2167056206
3229143464
113581327
2643473595
3519887065
2735878838
2118009193
3562877420
1207939583
1689523435
3266333767
4012149257
1442113008
773399339
35467952
1398461761
1355970763
2943031181
436752336
3814511580
380778931
1463367588
2429838771
2006223525
977381909
2902525684
608367818
929271901
2359065356
1631548104
2867142435
2440190552
739507923
421246894
2395233985
2002990905
287549379
235038719
1864737163
2526890678
3789312393
1798862354
4179673383
1666729819
1803120813
231804055
580564636
3465566756
1279774979
1831215850
466005267
4095132926
1918513428
1618059835
1871100244
1024267761
3466623314
1868307588
2163525048
1722705755
2339801983
1562599148
2801872777
3308029204
2458953939
2926185984
1844016282
1376844616
2954828294
1762896789
1438521227
2727710135
1055255476
2933754896
Creating simulation directory 'scverify/orig_cxx_osci'
============================================
============================================
mkdir -p scverify/orig_cxx_osci
Making './scverify/Verify_orig_cxx_osci.mk {} SIMTOOL=osci sim'
flow run /SCVerify/launch_make ./scverify/Verify_orig_cxx_osci.mk {} SIMTOOL=osci sim
    /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_orig_cxx_osci.mk SIMTOOL=osci build < "/dev/null" (BASIC-15)
Make utility invoked from '/home/jd4691/research/NTT_CPU/peaseNTT_nocpy/Catapult_2_1/peaseNTT.v35'
============================================
/opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/g++ -DCCS_DUT_SYSC -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DCCS_MISMATCHED_OUTPUTS_ONLY -DDEADLOCK_DETECTION -Wall -Wno-unknown-pragmas -Wno-unused-label -g -I. -I../.. -I. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/mgc_comps_src -DSC_USE_STD_STRING  -c ../../src/ntt.cpp -o scverify/orig_cxx_osci/ntt.cpp.cxxts.o
/opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/g++ -DCCS_DUT_SYSC -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DCCS_MISMATCHED_OUTPUTS_ONLY -DDEADLOCK_DETECTION -Wall -Wno-unknown-pragmas -Wno-unused-label -g -I. -I../.. -I. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/mgc_comps_src -DSC_USE_STD_STRING  -c ../../src/main.cpp -o scverify/orig_cxx_osci/main.cpp.cxxts.o
Compiling C++ file: ../../src/main.cpp
/opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/g++ -DCCS_DUT_SYSC -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DCCS_MISMATCHED_OUTPUTS_ONLY -DDEADLOCK_DETECTION -Wall -Wno-unknown-pragmas -Wno-unused-label -g -I. -I../.. -I. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/mgc_comps_src -DSC_USE_STD_STRING  -c ../../src/utils.cpp -o scverify/orig_cxx_osci/utils.cpp.cxxts.o
Compiling C++ file: ../../src/utils.cpp
Compiling C++ file: ../../src/ntt.cpp
============================================
Simulating design
============================================
4
cd ../..; ./Catapult_2_1/peaseNTT.v35/scverify/orig_cxx_osci/scverify_top 
Linking executable
============================================
    /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_orig_cxx_osci.mk SIMTOOL=osci sim (BASIC-14)
/opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/g++  -L/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/lib/Linux/gcc -L/opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/lib -L/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/lib/Linux/gcc scverify/orig_cxx_osci/utils.cpp.cxxts.o scverify/orig_cxx_osci/ntt.cpp.cxxts.o scverify/orig_cxx_osci/main.cpp.cxxts.o -Wl,-Bstatic -lsystemc -Wl,-Bdynamic -lpthread -o scverify/orig_cxx_osci/scverify_top
3292483443
2807810028
4019337549
133201701
146071154
3820833768
243387898
1227598789
2658992061
2973963528
2848586272
4239375922
4095415546
1921752590
1033033325
3900751962
3751241831
1705962103
1929788411
4118400814
35557051
1932975835
1738254501
4134573921
1363446228
3522811408
827019737
815471672
2736656308
4157766632
3018095478
3382920964
871337457
380150127
1392576955
721158245
819737738
3289571042
1830658140
3434351571
607505298
2021037222
2753620627
2070332356
2232022533
3396723065
2182974032
3374660636
1663563774
1589411398
79988966
4108964849
1342713529
879763224
743363200
901763960
79339391
3878438121
2081222658
3387912936
436860140
4045740707
1316531465
596719713
416792592
1618251257
4244211173
2105823546
1635801971
172959423
2957124876
884642564
2322215183
160749490
1885412933
1812723239
1976158843
1730526593
1999017443
3705319467
1642942641
2891251426
2079111944
1319345353
4063586188
4172412299
2843199301
229604888
1933230022
2280104741
3910865683
2303786184
2041214354
3785989220
1948171465
171261378
3081082248
3669022647
2797711216
3489679861
3282666772
3802312802
2570862627
438055386
2205224077
635991105
3552183846
1477913070
3242163951
2171485055
3101326630
3618168088
34156595
1017518579
2167939698
3338632083
1580496428
1425470853
876735331
850803537
2008106946
216968253
1692780803
3170741259
807554575
1663142095
1485288974
2451536451
# Info: Starting transformation 'assembly' on solution 'peaseNTT.v35' (SOL-8)
Test Passed
Test Passed
go extract
../../src/main.cpp:Testbench Complete with 0 mismatches, after running 3 iteration(s).
4164711024
1736022142
2070225505
863451190
3602800238
3243683084
117357339
3608083531
2790653808
3427751398
3333345943
993500101
3558396764
1944628690
1128369332
3365390533
2512694938
3951734305
694190724
706454225
2192624815
1996068725
324432406
1120152816
1030839946
59468917
1009975632
3450689434
2451500258
3519762864
628462482
436346383
2997317398
625501292
2780065686
3742943027
38035639
3145787931
2820987052
4156897519
2072149757
1626887112
1765180271
647062119
1832566871
3374458389
3473440174
3612700792
2404753350
2040475154
747718839
3142659404
1949293794
1595677268
710683572
545795898
3722757708
658243835
Test Passed
926661906
228910022
1703751537
2485749642
1622136779
469156446
3007518383
3302309841
1140203005
2516647493
3849500005
1262386493
2050860639
4179221873
850914493
1527900748
2323348206
258058107
3053056193
1861750842
4011374198
1398445394
381207070
315695830
2548063372
2856141870
3468869346
911642045
816190473
630601701
101908005
83902968
2007707184
1676558702
1131823838
4192503029
3562025016
812353235
3541970453
2936413939
3371576545
3313076930
1189458213
317701480
1375229976
45963789
1675370109
1820645387
1193570828
476386994
3114099668
671813379
3883418647
2238168444
2502462275
4222846467
1544999633
619705815
2576794786
1034520245
1462671743
690238341
3515426431
3302022583
2279252059
3245792891
772126710
3490238332
1964357484
3245109107
3728203451
528388480
603782722
3442326838
2026270833
3689586521
3868251476
2214639524
964329539
957231073
848635843
191655243
3005633428
472618494
2501854887
248667881
1609938472
3228756918
3534406389
3938455270
1971094305
2015988445
2586466848

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 2465, Real ops = 1105, Vars = 480 (SOL-21)
# Info: Completed transformation 'loops' on solution 'peaseNTT.v36': elapsed time 0.58 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-9)
Loop '/peaseNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/INNER_LOOP2' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/INNER_LOOP4' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/INNER_LOOP3' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/main' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/STAGE_LOOP1' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/INNER_LOOP1' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'peaseNTT.v36' (SOL-8)
# Info: Design complexity at end of 'memories': Total ops = 3508, Real ops = 1105, Vars = 833 (SOL-21)
# Info: Completed transformation 'memories' on solution 'peaseNTT.v36': elapsed time 59.64 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-9)
Memory Resource '/peaseNTT/core/yt:rsc(0)(7)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(6)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(9)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(8)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(3)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(2)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(5)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(4)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(15)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(14)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(17)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(16)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(11)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(10)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(13)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(12)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Resource '/peaseNTT/core/yt:rsc' split into 2 x 32 blocks (MEM-11)
# Info: Starting transformation 'memories' on solution 'peaseNTT.v36' (SOL-8)
Memory Resource '/peaseNTT/core/yt:rsc(0)(1)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(0)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(16)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(22)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(21)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(24)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(23)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(18)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(17)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(20)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(19)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(30)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(29)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(31)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(26)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(25)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(28)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(27)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Resource '/peaseNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
I/O-Port Resource '/peaseNTT/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/peaseNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(22)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(21)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(24)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(23)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(18)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(17)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(20)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(19)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(30)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(29)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
I/O-Port Resource '/peaseNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/peaseNTT/xt:rsc(1)(31)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(26)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(25)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(28)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(1)(27)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(7)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(6)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(9)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(8)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(3)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(2)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(5)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(4)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(15)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(14)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(17)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(16)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(11)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(10)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(13)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(12)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(23)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(22)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(25)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(24)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(19)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(18)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(21)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(20)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(31)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(30)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(1)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(0)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(27)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(26)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(29)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(28)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(16)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(23)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(22)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(25)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(24)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(19)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(18)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(21)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(20)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(31)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(30)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Resource '/peaseNTT/xt:rsc' split into 2 x 32 blocks (MEM-11)
Memory Resource '/peaseNTT/core/yt:rsc(1)(27)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(26)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(29)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(1)(28)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 16 x 32). (MEM-4)
# Info: Running transformation 'memories' on solution 'peaseNTT.v36': elapsed time 53.57 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'memories' on solution 'peaseNTT.v36': elapsed time 23.49 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(14)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(13)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(15)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(2)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(1)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(4)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(3)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(0)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Resource '/peaseNTT/twiddle_h:rsc' split into 1 x 16 blocks (MEM-11)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(10)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(9)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(12)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(11)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(6)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(5)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(8)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(7)' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 64 x 32). (MEM-4)
# Info: Design complexity at end of 'cluster': Total ops = 3508, Real ops = 1105, Vars = 833 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'peaseNTT.v36': elapsed time 0.96 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-9)
# Info: Starting transformation 'cluster' on solution 'peaseNTT.v36' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Design complexity at end of 'architect': Total ops = 5894, Real ops = 1600, Vars = 1538 (SOL-21)
# Info: Completed transformation 'architect' on solution 'peaseNTT.v36': elapsed time 38.92 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-9)
# Info: Running transformation 'architect' on solution 'peaseNTT.v36': elapsed time 24.10 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Starting transformation 'architect' on solution 'peaseNTT.v36' (SOL-8)
Design 'peaseNTT' contains '1600' real operations. (SOL-11)

# Messages from "go allocate"

# Info: Completed transformation 'allocate' on solution 'peaseNTT.v36': elapsed time 22.53 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 5894, Real ops = 1600, Vars = 1538 (SOL-21)
Prescheduled LOOP '/peaseNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/peaseNTT/core/STAGE_LOOP1' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/peaseNTT/core/core:rlp' (0 c-steps) (SCHD-7)
Prescheduled LOOP '/peaseNTT/core/main' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/peaseNTT/core/INNER_LOOP3' (12 c-steps) (SCHD-7)
Prescheduled LOOP '/peaseNTT/core/INNER_LOOP4' (12 c-steps) (SCHD-7)
Prescheduled LOOP '/peaseNTT/core/INNER_LOOP1' (12 c-steps) (SCHD-7)
Prescheduled LOOP '/peaseNTT/core/INNER_LOOP2' (12 c-steps) (SCHD-7)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Initial schedule of SEQUENTIAL '/peaseNTT/core': Latency = 439, Area (Datapath, Register, Total) = 163887.18, 0.00, 163887.18 (CRAAS-11)
Prescheduled SEQUENTIAL '/peaseNTT/core' (total length 3852 c-steps) (SCHD-8)
# Info: Final schedule of SEQUENTIAL '/peaseNTT/core': Latency = 449, Area (Datapath, Register, Total) = 143080.19, 0.00, 143080.19 (CRAAS-12)
At least one feasible schedule exists. (CRAAS-9)
Performing concurrent resource allocation and scheduling on '/peaseNTT/core' (CRAAS-1)
# Info: Starting transformation 'allocate' on solution 'peaseNTT.v36' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)

# Messages from "go schedule"

# Info: Completed transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 1103.42 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-9)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 1096.91 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Design complexity at end of 'schedule': Total ops = 47255, Real ops = 3042, Vars = 21625 (SOL-21)
Global signal 'twiddle:rsc(0)(0).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(0)' (SCHD-46)
Global signal 'twiddle:rsc(0)(0).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(1)' (SCHD-46)
Global signal 'twiddle:rsc(0)(2).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(1)(7).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(7)i' (LIB-3)
Global signal 'xt:rsc(1)(7).da' added to design 'peaseNTT' for component 'xt:rsc(1)(7)i' (LIB-3)
Global signal 'xt:rsc(1)(8).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(8)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(7)' (SCHD-46)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(6)' (SCHD-46)
Global signal 'xt:rsc(1)(6).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(6)i' (LIB-3)
Global signal 'xt:rsc(1)(7).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(7)i' (LIB-3)
Global signal 'xt:rsc(1)(7).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(7)i' (LIB-3)
Global signal 'xt:rsc(1)(9).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(9)i' (LIB-3)
Global signal 'xt:rsc(1)(9).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(9)i' (LIB-3)
Global signal 'xt:rsc(1)(9).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(9)i' (LIB-3)
Global signal 'xt:rsc(1)(9).da' added to design 'peaseNTT' for component 'xt:rsc(1)(9)i' (LIB-3)
Global signal 'xt:rsc(1)(8).da' added to design 'peaseNTT' for component 'xt:rsc(1)(8)i' (LIB-3)
Global signal 'xt:rsc(1)(8).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(8)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(8)' (SCHD-46)
Global signal 'xt:rsc(1)(8).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(8)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(10)' (SCHD-46)
Global signal 'xt:rsc(1)(10).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(10)i' (LIB-3)
Global signal 'xt:rsc(1)(11).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(11)i' (LIB-3)
Global signal 'xt:rsc(1)(11).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(11)i' (LIB-3)
Global signal 'xt:rsc(1)(10).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(10)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(9)' (SCHD-46)
Global signal 'xt:rsc(1)(10).da' added to design 'peaseNTT' for component 'xt:rsc(1)(10)i' (LIB-3)
Global signal 'xt:rsc(1)(10).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(10)i' (LIB-3)
Global signal 'xt:rsc(1)(12).da' added to design 'peaseNTT' for component 'xt:rsc(1)(12)i' (LIB-3)
Global signal 'xt:rsc(1)(12).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(12)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(12)' (SCHD-46)
Global signal 'xt:rsc(1)(12).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(12)i' (LIB-3)
Global signal 'xt:rsc(1)(11).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(11)i' (LIB-3)
Global signal 'xt:rsc(1)(11).da' added to design 'peaseNTT' for component 'xt:rsc(1)(11)i' (LIB-3)
Global signal 'xt:rsc(1)(12).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(12)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(11)' (SCHD-46)
Global signal 'xt:rsc(1)(14).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(14)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(13)' (SCHD-46)
Global signal 'xt:rsc(1)(14).da' added to design 'peaseNTT' for component 'xt:rsc(1)(14)i' (LIB-3)
Global signal 'xt:rsc(1)(14).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(14)i' (LIB-3)
Global signal 'xt:rsc(1)(13).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(13)i' (LIB-3)
Global signal 'xt:rsc(1)(13).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(13)i' (LIB-3)
Global signal 'xt:rsc(1)(13).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(13)i' (LIB-3)
Global signal 'xt:rsc(1)(13).da' added to design 'peaseNTT' for component 'xt:rsc(1)(13)i' (LIB-3)
Global signal 'xt:rsc(1)(15).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(15)i' (LIB-3)
Global signal 'xt:rsc(1)(15).da' added to design 'peaseNTT' for component 'xt:rsc(1)(15)i' (LIB-3)
Global signal 'xt:rsc(1)(16).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(16)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(15)' (SCHD-46)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(14)' (SCHD-46)
Global signal 'xt:rsc(1)(14).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(14)i' (LIB-3)
Global signal 'xt:rsc(1)(15).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(15)i' (LIB-3)
Global signal 'xt:rsc(1)(15).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(15)i' (LIB-3)
Global signal 'xt:rsc(1)(17).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(17)i' (LIB-3)
Global signal 'xt:rsc(1)(17).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(17)i' (LIB-3)
Global signal 'xt:rsc(1)(17).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(17)i' (LIB-3)
Global signal 'xt:rsc(1)(17).da' added to design 'peaseNTT' for component 'xt:rsc(1)(17)i' (LIB-3)
Global signal 'xt:rsc(1)(16).da' added to design 'peaseNTT' for component 'xt:rsc(1)(16)i' (LIB-3)
Global signal 'xt:rsc(1)(16).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(16)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(16)' (SCHD-46)
Global signal 'xt:rsc(1)(16).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(16)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(18)' (SCHD-46)
Global signal 'xt:rsc(1)(18).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(18)i' (LIB-3)
Global signal 'xt:rsc(1)(19).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(19)i' (LIB-3)
Global signal 'xt:rsc(1)(19).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(19)i' (LIB-3)
Global signal 'xt:rsc(1)(18).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(18)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(17)' (SCHD-46)
Global signal 'xt:rsc(1)(18).da' added to design 'peaseNTT' for component 'xt:rsc(1)(18)i' (LIB-3)
Global signal 'xt:rsc(1)(18).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(18)i' (LIB-3)
Global signal 'xt:rsc(1)(20).da' added to design 'peaseNTT' for component 'xt:rsc(1)(20)i' (LIB-3)
Global signal 'xt:rsc(1)(20).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(20)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(20)' (SCHD-46)
Global signal 'xt:rsc(1)(20).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(20)i' (LIB-3)
Global signal 'xt:rsc(1)(19).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(19)i' (LIB-3)
Global signal 'xt:rsc(1)(19).da' added to design 'peaseNTT' for component 'xt:rsc(1)(19)i' (LIB-3)
Global signal 'xt:rsc(1)(20).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(20)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(19)' (SCHD-46)
Global signal 'xt:rsc(1)(22).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(22)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(21)' (SCHD-46)
Global signal 'xt:rsc(1)(22).da' added to design 'peaseNTT' for component 'xt:rsc(1)(22)i' (LIB-3)
Global signal 'xt:rsc(1)(22).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(22)i' (LIB-3)
Global signal 'xt:rsc(1)(21).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(21)i' (LIB-3)
Global signal 'xt:rsc(1)(21).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(21)i' (LIB-3)
Global signal 'xt:rsc(1)(21).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(21)i' (LIB-3)
Global signal 'xt:rsc(1)(21).da' added to design 'peaseNTT' for component 'xt:rsc(1)(21)i' (LIB-3)
Global signal 'xt:rsc(1)(23).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(23)i' (LIB-3)
Global signal 'xt:rsc(1)(23).da' added to design 'peaseNTT' for component 'xt:rsc(1)(23)i' (LIB-3)
Global signal 'xt:rsc(1)(24).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(24)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(23)' (SCHD-46)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(22)' (SCHD-46)
Global signal 'xt:rsc(1)(22).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(22)i' (LIB-3)
Global signal 'xt:rsc(1)(23).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(23)i' (LIB-3)
Global signal 'xt:rsc(1)(23).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(23)i' (LIB-3)
Global signal 'xt:rsc(1)(25).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(25)i' (LIB-3)
Global signal 'xt:rsc(1)(25).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(25)i' (LIB-3)
Global signal 'xt:rsc(1)(25).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(25)i' (LIB-3)
Global signal 'xt:rsc(1)(25).da' added to design 'peaseNTT' for component 'xt:rsc(1)(25)i' (LIB-3)
Global signal 'xt:rsc(1)(24).da' added to design 'peaseNTT' for component 'xt:rsc(1)(24)i' (LIB-3)
Global signal 'xt:rsc(1)(24).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(24)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(24)' (SCHD-46)
Global signal 'xt:rsc(1)(24).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(24)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(26)' (SCHD-46)
Global signal 'xt:rsc(1)(26).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(26)i' (LIB-3)
Global signal 'xt:rsc(1)(27).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(27)i' (LIB-3)
Global signal 'xt:rsc(1)(27).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(27)i' (LIB-3)
Global signal 'xt:rsc(1)(26).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(26)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(25)' (SCHD-46)
Global signal 'xt:rsc(1)(26).da' added to design 'peaseNTT' for component 'xt:rsc(1)(26)i' (LIB-3)
Global signal 'xt:rsc(1)(26).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(26)i' (LIB-3)
Global signal 'xt:rsc(1)(28).da' added to design 'peaseNTT' for component 'xt:rsc(1)(28)i' (LIB-3)
Global signal 'xt:rsc(1)(28).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(28)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(28)' (SCHD-46)
Global signal 'xt:rsc(1)(28).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(28)i' (LIB-3)
Global signal 'xt:rsc(1)(27).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(27)i' (LIB-3)
Global signal 'xt:rsc(1)(27).da' added to design 'peaseNTT' for component 'xt:rsc(1)(27)i' (LIB-3)
Global signal 'xt:rsc(1)(28).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(28)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(27)' (SCHD-46)
Global signal 'xt:rsc(1)(30).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(30)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(29)' (SCHD-46)
Global signal 'xt:rsc(1)(30).da' added to design 'peaseNTT' for component 'xt:rsc(1)(30)i' (LIB-3)
Global signal 'xt:rsc(1)(30).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(30)i' (LIB-3)
Global signal 'xt:rsc(1)(29).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(29)i' (LIB-3)
Global signal 'xt:rsc(1)(29).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(29)i' (LIB-3)
Global signal 'xt:rsc(1)(29).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(29)i' (LIB-3)
Global signal 'xt:rsc(1)(29).da' added to design 'peaseNTT' for component 'xt:rsc(1)(29)i' (LIB-3)
Global signal 'xt:rsc(1)(31).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(31)i' (LIB-3)
Global signal 'xt:rsc(1)(31).da' added to design 'peaseNTT' for component 'xt:rsc(1)(31)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(31)' (SCHD-46)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(30)' (SCHD-46)
Global signal 'xt:rsc(1)(30).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(30)i' (LIB-3)
Global signal 'xt:rsc(1)(31).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(31)i' (LIB-3)
Global signal 'xt:rsc(1)(31).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(31)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(5)' (SCHD-46)
Global signal 'twiddle:rsc(0)(5).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(6)' (SCHD-46)
Global signal 'twiddle:rsc(0)(6).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(7)' (SCHD-46)
Global signal 'twiddle:rsc(0)(8).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(2)' (SCHD-46)
Global signal 'twiddle:rsc(0)(2).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(3)' (SCHD-46)
Global signal 'twiddle:rsc(0)(4).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(4)' (SCHD-46)
Global signal 'twiddle:rsc(0)(4).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'yt:rsc(0)(26).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(26)i' (LIB-3)
Global signal 'yt:rsc(0)(26).da' added to design 'peaseNTT' for component 'yt:rsc(0)(26)i' (LIB-3)
Global signal 'yt:rsc(0)(27).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(27)i' (LIB-3)
Global signal 'yt:rsc(0)(27).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(27)i' (LIB-3)
Global signal 'yt:rsc(0)(26).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(26)i' (LIB-3)
Global signal 'yt:rsc(0)(25).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(25)i' (LIB-3)
Global signal 'yt:rsc(0)(26).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(26)i' (LIB-3)
Global signal 'yt:rsc(0)(26).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(26)i' (LIB-3)
Global signal 'yt:rsc(0)(28).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(28)i' (LIB-3)
Global signal 'yt:rsc(0)(28).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(28)i' (LIB-3)
Global signal 'yt:rsc(0)(28).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(28)i' (LIB-3)
Global signal 'yt:rsc(0)(28).da' added to design 'peaseNTT' for component 'yt:rsc(0)(28)i' (LIB-3)
Global signal 'yt:rsc(0)(27).da' added to design 'peaseNTT' for component 'yt:rsc(0)(27)i' (LIB-3)
Global signal 'yt:rsc(0)(27).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(27)i' (LIB-3)
Global signal 'yt:rsc(0)(28).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(28)i' (LIB-3)
Global signal 'yt:rsc(0)(27).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(27)i' (LIB-3)
Global signal 'yt:rsc(0)(30).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(30)i' (LIB-3)
Global signal 'yt:rsc(0)(29).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(29)i' (LIB-3)
Global signal 'yt:rsc(0)(30).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(30)i' (LIB-3)
Global signal 'yt:rsc(0)(30).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(30)i' (LIB-3)
Global signal 'yt:rsc(0)(29).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(29)i' (LIB-3)
Global signal 'yt:rsc(0)(29).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(29)i' (LIB-3)
Global signal 'yt:rsc(0)(29).da' added to design 'peaseNTT' for component 'yt:rsc(0)(29)i' (LIB-3)
Global signal 'yt:rsc(0)(29).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(29)i' (LIB-3)
Global signal 'yt:rsc(0)(31).da' added to design 'peaseNTT' for component 'yt:rsc(0)(31)i' (LIB-3)
Global signal 'yt:rsc(0)(31).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(31)i' (LIB-3)
Global signal 'yt:rsc(1)(0).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(31).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(31)i' (LIB-3)
Global signal 'yt:rsc(0)(30).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(30)i' (LIB-3)
Global signal 'yt:rsc(0)(30).da' added to design 'peaseNTT' for component 'yt:rsc(0)(30)i' (LIB-3)
Global signal 'yt:rsc(0)(31).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(31)i' (LIB-3)
Global signal 'yt:rsc(0)(31).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(31)i' (LIB-3)
Global signal 'yt:rsc(1)(1).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(1)i' (LIB-3)
Global signal 'yt:rsc(1)(1).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(1)i' (LIB-3)
Global signal 'yt:rsc(1)(1).da' added to design 'peaseNTT' for component 'yt:rsc(1)(1)i' (LIB-3)
Global signal 'yt:rsc(1)(1).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(1)i' (LIB-3)
Global signal 'yt:rsc(1)(0).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(0)i' (LIB-3)
Global signal 'yt:rsc(1)(0).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(0)i' (LIB-3)
Global signal 'yt:rsc(1)(0).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(0)i' (LIB-3)
Global signal 'yt:rsc(1)(0).da' added to design 'peaseNTT' for component 'yt:rsc(1)(0)i' (LIB-3)
Global signal 'yt:rsc(1)(2).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(2)i' (LIB-3)
Global signal 'yt:rsc(1)(2).da' added to design 'peaseNTT' for component 'yt:rsc(1)(2)i' (LIB-3)
Global signal 'yt:rsc(1)(3).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(3)i' (LIB-3)
Global signal 'yt:rsc(1)(3).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(3)i' (LIB-3)
Global signal 'yt:rsc(1)(2).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(2)i' (LIB-3)
Global signal 'yt:rsc(1)(1).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(1)i' (LIB-3)
Global signal 'yt:rsc(1)(2).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(2)i' (LIB-3)
Global signal 'yt:rsc(1)(2).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(2)i' (LIB-3)
Global signal 'yt:rsc(1)(4).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(4)i' (LIB-3)
Global signal 'yt:rsc(1)(4).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(4)i' (LIB-3)
Global signal 'yt:rsc(1)(4).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(4)i' (LIB-3)
Global signal 'yt:rsc(1)(4).da' added to design 'peaseNTT' for component 'yt:rsc(1)(4)i' (LIB-3)
Global signal 'yt:rsc(1)(3).da' added to design 'peaseNTT' for component 'yt:rsc(1)(3)i' (LIB-3)
Global signal 'yt:rsc(1)(3).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(3)i' (LIB-3)
Global signal 'yt:rsc(1)(4).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(4)i' (LIB-3)
Global signal 'yt:rsc(1)(3).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(3)i' (LIB-3)
Global signal 'yt:rsc(1)(6).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(6)i' (LIB-3)
Global signal 'yt:rsc(1)(5).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(5)i' (LIB-3)
Global signal 'yt:rsc(1)(6).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(6)i' (LIB-3)
Global signal 'yt:rsc(1)(6).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(6)i' (LIB-3)
Global signal 'yt:rsc(1)(5).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(5)i' (LIB-3)
Global signal 'yt:rsc(1)(5).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(5)i' (LIB-3)
Global signal 'yt:rsc(1)(5).da' added to design 'peaseNTT' for component 'yt:rsc(1)(5)i' (LIB-3)
Global signal 'yt:rsc(1)(5).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(5)i' (LIB-3)
Global signal 'yt:rsc(1)(7).da' added to design 'peaseNTT' for component 'yt:rsc(1)(7)i' (LIB-3)
Global signal 'yt:rsc(1)(7).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(7)i' (LIB-3)
Global signal 'yt:rsc(1)(8).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(8)i' (LIB-3)
Global signal 'yt:rsc(1)(7).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(7)i' (LIB-3)
Global signal 'yt:rsc(1)(6).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(6)i' (LIB-3)
Global signal 'yt:rsc(1)(6).da' added to design 'peaseNTT' for component 'yt:rsc(1)(6)i' (LIB-3)
Global signal 'yt:rsc(1)(7).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(7)i' (LIB-3)
Global signal 'yt:rsc(1)(7).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(7)i' (LIB-3)
Global signal 'yt:rsc(1)(9).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(9)i' (LIB-3)
Global signal 'yt:rsc(1)(9).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(9)i' (LIB-3)
Global signal 'yt:rsc(1)(9).da' added to design 'peaseNTT' for component 'yt:rsc(1)(9)i' (LIB-3)
Global signal 'yt:rsc(1)(9).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(9)i' (LIB-3)
Global signal 'yt:rsc(1)(8).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(8)i' (LIB-3)
Global signal 'yt:rsc(1)(8).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(8)i' (LIB-3)
Global signal 'yt:rsc(1)(8).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(8)i' (LIB-3)
Global signal 'yt:rsc(1)(8).da' added to design 'peaseNTT' for component 'yt:rsc(1)(8)i' (LIB-3)
Global signal 'yt:rsc(1)(10).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(10)i' (LIB-3)
Global signal 'yt:rsc(1)(10).da' added to design 'peaseNTT' for component 'yt:rsc(1)(10)i' (LIB-3)
Global signal 'yt:rsc(1)(11).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(11)i' (LIB-3)
Global signal 'yt:rsc(1)(11).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(11)i' (LIB-3)
Global signal 'yt:rsc(1)(10).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(10)i' (LIB-3)
Global signal 'yt:rsc(1)(9).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(9)i' (LIB-3)
Global signal 'yt:rsc(1)(10).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(10)i' (LIB-3)
Global signal 'yt:rsc(1)(10).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(10)i' (LIB-3)
Global signal 'yt:rsc(1)(12).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(12)i' (LIB-3)
Global signal 'yt:rsc(1)(12).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(12)i' (LIB-3)
Global signal 'yt:rsc(1)(12).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(12)i' (LIB-3)
Global signal 'yt:rsc(1)(12).da' added to design 'peaseNTT' for component 'yt:rsc(1)(12)i' (LIB-3)
Global signal 'yt:rsc(1)(11).da' added to design 'peaseNTT' for component 'yt:rsc(1)(11)i' (LIB-3)
Global signal 'yt:rsc(1)(11).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(11)i' (LIB-3)
Global signal 'yt:rsc(1)(12).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(12)i' (LIB-3)
Global signal 'yt:rsc(1)(11).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(11)i' (LIB-3)
Global signal 'yt:rsc(1)(14).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(14)i' (LIB-3)
Global signal 'yt:rsc(1)(13).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(13)i' (LIB-3)
Global signal 'yt:rsc(1)(14).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(14)i' (LIB-3)
Global signal 'yt:rsc(1)(14).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(14)i' (LIB-3)
Global signal 'yt:rsc(1)(13).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(13)i' (LIB-3)
Global signal 'yt:rsc(1)(13).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(13)i' (LIB-3)
Global signal 'yt:rsc(1)(13).da' added to design 'peaseNTT' for component 'yt:rsc(1)(13)i' (LIB-3)
Global signal 'yt:rsc(1)(13).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(13)i' (LIB-3)
Global signal 'yt:rsc(1)(15).da' added to design 'peaseNTT' for component 'yt:rsc(1)(15)i' (LIB-3)
Global signal 'yt:rsc(1)(15).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(15)i' (LIB-3)
Global signal 'yt:rsc(1)(16).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(16)i' (LIB-3)
Global signal 'yt:rsc(1)(15).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(15)i' (LIB-3)
Global signal 'yt:rsc(1)(14).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(14)i' (LIB-3)
Global signal 'yt:rsc(1)(14).da' added to design 'peaseNTT' for component 'yt:rsc(1)(14)i' (LIB-3)
Global signal 'yt:rsc(1)(15).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(15)i' (LIB-3)
Global signal 'yt:rsc(1)(15).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(15)i' (LIB-3)
Global signal 'yt:rsc(1)(17).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(17)i' (LIB-3)
Global signal 'yt:rsc(1)(17).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(17)i' (LIB-3)
Global signal 'yt:rsc(1)(17).da' added to design 'peaseNTT' for component 'yt:rsc(1)(17)i' (LIB-3)
Global signal 'yt:rsc(1)(17).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(17)i' (LIB-3)
Global signal 'yt:rsc(1)(16).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(16)i' (LIB-3)
Global signal 'yt:rsc(1)(16).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(16)i' (LIB-3)
Global signal 'yt:rsc(1)(16).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(16)i' (LIB-3)
Global signal 'yt:rsc(1)(16).da' added to design 'peaseNTT' for component 'yt:rsc(1)(16)i' (LIB-3)
Global signal 'yt:rsc(1)(18).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(18)i' (LIB-3)
Global signal 'yt:rsc(1)(18).da' added to design 'peaseNTT' for component 'yt:rsc(1)(18)i' (LIB-3)
Global signal 'yt:rsc(1)(19).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(19)i' (LIB-3)
Global signal 'yt:rsc(1)(19).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(19)i' (LIB-3)
Global signal 'yt:rsc(1)(18).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(18)i' (LIB-3)
Global signal 'yt:rsc(1)(17).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(17)i' (LIB-3)
Global signal 'yt:rsc(1)(18).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(18)i' (LIB-3)
Global signal 'yt:rsc(1)(18).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(18)i' (LIB-3)
Global signal 'yt:rsc(0)(1).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(1).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(1).da' added to design 'peaseNTT' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(1).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(0).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(0).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(0).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(0).da' added to design 'peaseNTT' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(2).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(2).da' added to design 'peaseNTT' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(3).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(3).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(2).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(1).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(2).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(2).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(2)i' (LIB-3)
Global signal 'yt:rsc(0)(4).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(4)i' (LIB-3)
Global signal 'yt:rsc(0)(4).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(4)i' (LIB-3)
Global signal 'yt:rsc(0)(4).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(4)i' (LIB-3)
Global signal 'yt:rsc(0)(4).da' added to design 'peaseNTT' for component 'yt:rsc(0)(4)i' (LIB-3)
Global signal 'yt:rsc(0)(3).da' added to design 'peaseNTT' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(3).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(4).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(4)i' (LIB-3)
Global signal 'yt:rsc(0)(3).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(3)i' (LIB-3)
Global signal 'yt:rsc(0)(6).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(6)i' (LIB-3)
Global signal 'yt:rsc(0)(5).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(5)i' (LIB-3)
Global signal 'yt:rsc(0)(6).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(6)i' (LIB-3)
Global signal 'yt:rsc(0)(6).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(6)i' (LIB-3)
Global signal 'yt:rsc(0)(5).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(5)i' (LIB-3)
Global signal 'yt:rsc(0)(5).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(5)i' (LIB-3)
Global signal 'yt:rsc(0)(5).da' added to design 'peaseNTT' for component 'yt:rsc(0)(5)i' (LIB-3)
Global signal 'yt:rsc(0)(5).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(5)i' (LIB-3)
Global signal 'yt:rsc(0)(7).da' added to design 'peaseNTT' for component 'yt:rsc(0)(7)i' (LIB-3)
Global signal 'yt:rsc(0)(7).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(7)i' (LIB-3)
Global signal 'yt:rsc(0)(8).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(8)i' (LIB-3)
Global signal 'yt:rsc(0)(7).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(7)i' (LIB-3)
Global signal 'yt:rsc(0)(6).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(6)i' (LIB-3)
Global signal 'yt:rsc(0)(6).da' added to design 'peaseNTT' for component 'yt:rsc(0)(6)i' (LIB-3)
Global signal 'yt:rsc(0)(7).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(7)i' (LIB-3)
Global signal 'yt:rsc(0)(7).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(7)i' (LIB-3)
Global signal 'yt:rsc(0)(9).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(9)i' (LIB-3)
Global signal 'yt:rsc(0)(9).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(9)i' (LIB-3)
Global signal 'yt:rsc(0)(9).da' added to design 'peaseNTT' for component 'yt:rsc(0)(9)i' (LIB-3)
Global signal 'yt:rsc(0)(9).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(9)i' (LIB-3)
Global signal 'yt:rsc(0)(8).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(8)i' (LIB-3)
Global signal 'yt:rsc(0)(8).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(8)i' (LIB-3)
Global signal 'yt:rsc(0)(8).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(8)i' (LIB-3)
Global signal 'yt:rsc(0)(8).da' added to design 'peaseNTT' for component 'yt:rsc(0)(8)i' (LIB-3)
Global signal 'yt:rsc(0)(10).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(10)i' (LIB-3)
Global signal 'yt:rsc(0)(10).da' added to design 'peaseNTT' for component 'yt:rsc(0)(10)i' (LIB-3)
Global signal 'yt:rsc(0)(11).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(11)i' (LIB-3)
Global signal 'yt:rsc(0)(11).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(11)i' (LIB-3)
Global signal 'yt:rsc(0)(10).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(10)i' (LIB-3)
Global signal 'yt:rsc(0)(9).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(9)i' (LIB-3)
Global signal 'yt:rsc(0)(10).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(10)i' (LIB-3)
Global signal 'yt:rsc(0)(10).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(10)i' (LIB-3)
Global signal 'yt:rsc(0)(12).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(12)i' (LIB-3)
Global signal 'yt:rsc(0)(12).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(12)i' (LIB-3)
Global signal 'yt:rsc(0)(12).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(12)i' (LIB-3)
Global signal 'yt:rsc(0)(12).da' added to design 'peaseNTT' for component 'yt:rsc(0)(12)i' (LIB-3)
Global signal 'yt:rsc(0)(11).da' added to design 'peaseNTT' for component 'yt:rsc(0)(11)i' (LIB-3)
Global signal 'yt:rsc(0)(11).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(11)i' (LIB-3)
Global signal 'yt:rsc(0)(12).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(12)i' (LIB-3)
Global signal 'yt:rsc(0)(11).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(11)i' (LIB-3)
Global signal 'yt:rsc(0)(14).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(14)i' (LIB-3)
Global signal 'yt:rsc(0)(13).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(13)i' (LIB-3)
Global signal 'yt:rsc(0)(14).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(14)i' (LIB-3)
Global signal 'yt:rsc(0)(14).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(14)i' (LIB-3)
Global signal 'yt:rsc(0)(13).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(13)i' (LIB-3)
Global signal 'yt:rsc(0)(13).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(13)i' (LIB-3)
Global signal 'yt:rsc(0)(13).da' added to design 'peaseNTT' for component 'yt:rsc(0)(13)i' (LIB-3)
Global signal 'yt:rsc(0)(13).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(13)i' (LIB-3)
Global signal 'yt:rsc(0)(15).da' added to design 'peaseNTT' for component 'yt:rsc(0)(15)i' (LIB-3)
Global signal 'yt:rsc(0)(15).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(15)i' (LIB-3)
Global signal 'yt:rsc(0)(16).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(16)i' (LIB-3)
Global signal 'yt:rsc(0)(15).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(15)i' (LIB-3)
Global signal 'yt:rsc(0)(14).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(14)i' (LIB-3)
Global signal 'yt:rsc(0)(14).da' added to design 'peaseNTT' for component 'yt:rsc(0)(14)i' (LIB-3)
Global signal 'yt:rsc(0)(15).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(15)i' (LIB-3)
Global signal 'yt:rsc(0)(15).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(15)i' (LIB-3)
Global signal 'yt:rsc(0)(17).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(17)i' (LIB-3)
Global signal 'yt:rsc(0)(17).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(17)i' (LIB-3)
Global signal 'yt:rsc(0)(17).da' added to design 'peaseNTT' for component 'yt:rsc(0)(17)i' (LIB-3)
Global signal 'yt:rsc(0)(17).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(17)i' (LIB-3)
Global signal 'yt:rsc(0)(16).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(16)i' (LIB-3)
Global signal 'yt:rsc(0)(16).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(16)i' (LIB-3)
Global signal 'yt:rsc(0)(16).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(16)i' (LIB-3)
Global signal 'yt:rsc(0)(16).da' added to design 'peaseNTT' for component 'yt:rsc(0)(16)i' (LIB-3)
Global signal 'yt:rsc(0)(18).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(18)i' (LIB-3)
Global signal 'yt:rsc(0)(18).da' added to design 'peaseNTT' for component 'yt:rsc(0)(18)i' (LIB-3)
Global signal 'yt:rsc(0)(19).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(19)i' (LIB-3)
Global signal 'yt:rsc(0)(19).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(19)i' (LIB-3)
Global signal 'yt:rsc(0)(18).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(18)i' (LIB-3)
Global signal 'yt:rsc(0)(17).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(17)i' (LIB-3)
Global signal 'yt:rsc(0)(18).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(18)i' (LIB-3)
Global signal 'yt:rsc(0)(18).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(18)i' (LIB-3)
Global signal 'yt:rsc(0)(20).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(20)i' (LIB-3)
Global signal 'yt:rsc(0)(20).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(20)i' (LIB-3)
Global signal 'yt:rsc(0)(20).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(20)i' (LIB-3)
Global signal 'yt:rsc(0)(20).da' added to design 'peaseNTT' for component 'yt:rsc(0)(20)i' (LIB-3)
Global signal 'yt:rsc(0)(19).da' added to design 'peaseNTT' for component 'yt:rsc(0)(19)i' (LIB-3)
Global signal 'yt:rsc(0)(19).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(19)i' (LIB-3)
Global signal 'yt:rsc(0)(20).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(20)i' (LIB-3)
Global signal 'yt:rsc(0)(19).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(19)i' (LIB-3)
Global signal 'yt:rsc(0)(22).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(22)i' (LIB-3)
Global signal 'yt:rsc(0)(21).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(21)i' (LIB-3)
Global signal 'yt:rsc(0)(22).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(22)i' (LIB-3)
Global signal 'yt:rsc(0)(22).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(22)i' (LIB-3)
Global signal 'yt:rsc(0)(21).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(21)i' (LIB-3)
Global signal 'yt:rsc(0)(21).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(21)i' (LIB-3)
Global signal 'yt:rsc(0)(21).da' added to design 'peaseNTT' for component 'yt:rsc(0)(21)i' (LIB-3)
Global signal 'yt:rsc(0)(21).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(21)i' (LIB-3)
Global signal 'yt:rsc(0)(23).da' added to design 'peaseNTT' for component 'yt:rsc(0)(23)i' (LIB-3)
Global signal 'yt:rsc(0)(23).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(23)i' (LIB-3)
Global signal 'yt:rsc(0)(24).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(24)i' (LIB-3)
Global signal 'yt:rsc(0)(23).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(23)i' (LIB-3)
Global signal 'yt:rsc(0)(22).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(22)i' (LIB-3)
Global signal 'yt:rsc(0)(22).da' added to design 'peaseNTT' for component 'yt:rsc(0)(22)i' (LIB-3)
Global signal 'yt:rsc(0)(23).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(23)i' (LIB-3)
Global signal 'yt:rsc(0)(23).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(23)i' (LIB-3)
Global signal 'yt:rsc(0)(25).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(25)i' (LIB-3)
Global signal 'yt:rsc(0)(25).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(25)i' (LIB-3)
Global signal 'yt:rsc(0)(25).da' added to design 'peaseNTT' for component 'yt:rsc(0)(25)i' (LIB-3)
Global signal 'yt:rsc(0)(25).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(25)i' (LIB-3)
Global signal 'yt:rsc(0)(24).wea' added to design 'peaseNTT' for component 'yt:rsc(0)(24)i' (LIB-3)
Global signal 'yt:rsc(0)(24).qa' added to design 'peaseNTT' for component 'yt:rsc(0)(24)i' (LIB-3)
Global signal 'yt:rsc(0)(24).adra' added to design 'peaseNTT' for component 'yt:rsc(0)(24)i' (LIB-3)
Global signal 'yt:rsc(0)(24).da' added to design 'peaseNTT' for component 'yt:rsc(0)(24)i' (LIB-3)
Global signal 'xt:rsc(0)(14).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(14)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(13)' (SCHD-46)
Global signal 'xt:rsc(0)(14).da' added to design 'peaseNTT' for component 'xt:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc(0)(14).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc(0)(13).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(13)i' (LIB-3)
Global signal 'xt:rsc(0)(13).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(13)i' (LIB-3)
Global signal 'xt:rsc(0)(13).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(13)i' (LIB-3)
Global signal 'xt:rsc(0)(13).da' added to design 'peaseNTT' for component 'xt:rsc(0)(13)i' (LIB-3)
Global signal 'xt:rsc(0)(15).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(15)i' (LIB-3)
Global signal 'xt:rsc(0)(15).da' added to design 'peaseNTT' for component 'xt:rsc(0)(15)i' (LIB-3)
Global signal 'xt:rsc(0)(16).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(16)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(15)' (SCHD-46)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(14)' (SCHD-46)
Global signal 'xt:rsc(0)(14).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(14)i' (LIB-3)
Global signal 'xt:rsc(0)(15).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(15)i' (LIB-3)
Global signal 'xt:rsc(0)(15).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(15)i' (LIB-3)
Global signal 'xt:rsc(0)(17).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(17)i' (LIB-3)
Global signal 'xt:rsc(0)(17).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(17)i' (LIB-3)
Global signal 'xt:rsc(0)(17).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(17)i' (LIB-3)
Global signal 'xt:rsc(0)(17).da' added to design 'peaseNTT' for component 'xt:rsc(0)(17)i' (LIB-3)
Global signal 'xt:rsc(0)(16).da' added to design 'peaseNTT' for component 'xt:rsc(0)(16)i' (LIB-3)
Global signal 'xt:rsc(0)(16).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(16)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(16)' (SCHD-46)
Global signal 'xt:rsc(0)(16).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(16)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(18)' (SCHD-46)
Global signal 'xt:rsc(0)(18).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(18)i' (LIB-3)
Global signal 'xt:rsc(0)(19).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(19)i' (LIB-3)
Global signal 'xt:rsc(0)(19).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(19)i' (LIB-3)
Global signal 'xt:rsc(0)(18).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(18)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(17)' (SCHD-46)
Global signal 'xt:rsc(0)(18).da' added to design 'peaseNTT' for component 'xt:rsc(0)(18)i' (LIB-3)
Global signal 'xt:rsc(0)(18).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(18)i' (LIB-3)
Global signal 'xt:rsc(0)(20).da' added to design 'peaseNTT' for component 'xt:rsc(0)(20)i' (LIB-3)
Global signal 'xt:rsc(0)(20).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(20)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(20)' (SCHD-46)
Global signal 'xt:rsc(0)(20).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(20)i' (LIB-3)
Global signal 'xt:rsc(0)(19).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(19)i' (LIB-3)
Global signal 'xt:rsc(0)(19).da' added to design 'peaseNTT' for component 'xt:rsc(0)(19)i' (LIB-3)
Global signal 'xt:rsc(0)(20).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(20)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(19)' (SCHD-46)
Global signal 'xt:rsc(0)(22).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(22)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(21)' (SCHD-46)
Global signal 'xt:rsc(0)(22).da' added to design 'peaseNTT' for component 'xt:rsc(0)(22)i' (LIB-3)
Global signal 'xt:rsc(0)(22).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(22)i' (LIB-3)
Global signal 'xt:rsc(0)(21).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(21)i' (LIB-3)
Global signal 'xt:rsc(0)(21).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(21)i' (LIB-3)
Global signal 'xt:rsc(0)(21).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(21)i' (LIB-3)
Global signal 'xt:rsc(0)(21).da' added to design 'peaseNTT' for component 'xt:rsc(0)(21)i' (LIB-3)
Global signal 'xt:rsc(0)(23).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(23)i' (LIB-3)
Global signal 'xt:rsc(0)(23).da' added to design 'peaseNTT' for component 'xt:rsc(0)(23)i' (LIB-3)
Global signal 'xt:rsc(0)(24).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(24)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(23)' (SCHD-46)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(22)' (SCHD-46)
Global signal 'xt:rsc(0)(22).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(22)i' (LIB-3)
Global signal 'xt:rsc(0)(23).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(23)i' (LIB-3)
Global signal 'xt:rsc(0)(23).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(23)i' (LIB-3)
Global signal 'xt:rsc(0)(25).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(25)i' (LIB-3)
Global signal 'xt:rsc(0)(25).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(25)i' (LIB-3)
Global signal 'xt:rsc(0)(25).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(25)i' (LIB-3)
Global signal 'xt:rsc(0)(25).da' added to design 'peaseNTT' for component 'xt:rsc(0)(25)i' (LIB-3)
Global signal 'xt:rsc(0)(24).da' added to design 'peaseNTT' for component 'xt:rsc(0)(24)i' (LIB-3)
Global signal 'xt:rsc(0)(24).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(24)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(24)' (SCHD-46)
Global signal 'xt:rsc(0)(24).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(24)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(26)' (SCHD-46)
Global signal 'xt:rsc(0)(26).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(26)i' (LIB-3)
Global signal 'xt:rsc(0)(27).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(27)i' (LIB-3)
Global signal 'xt:rsc(0)(27).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(27)i' (LIB-3)
Global signal 'xt:rsc(0)(26).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(26)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(25)' (SCHD-46)
Global signal 'xt:rsc(0)(26).da' added to design 'peaseNTT' for component 'xt:rsc(0)(26)i' (LIB-3)
Global signal 'xt:rsc(0)(26).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(26)i' (LIB-3)
Global signal 'xt:rsc(0)(28).da' added to design 'peaseNTT' for component 'xt:rsc(0)(28)i' (LIB-3)
Global signal 'xt:rsc(0)(28).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(28)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(28)' (SCHD-46)
Global signal 'xt:rsc(0)(28).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(28)i' (LIB-3)
Global signal 'xt:rsc(0)(27).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(27)i' (LIB-3)
Global signal 'xt:rsc(0)(27).da' added to design 'peaseNTT' for component 'xt:rsc(0)(27)i' (LIB-3)
Global signal 'xt:rsc(0)(28).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(28)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(27)' (SCHD-46)
Global signal 'xt:rsc(0)(30).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(30)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(29)' (SCHD-46)
Global signal 'xt:rsc(0)(30).da' added to design 'peaseNTT' for component 'xt:rsc(0)(30)i' (LIB-3)
Global signal 'xt:rsc(0)(30).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(30)i' (LIB-3)
Global signal 'xt:rsc(0)(29).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(29)i' (LIB-3)
Global signal 'xt:rsc(0)(29).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(29)i' (LIB-3)
Global signal 'xt:rsc(0)(29).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(29)i' (LIB-3)
Global signal 'xt:rsc(0)(29).da' added to design 'peaseNTT' for component 'xt:rsc(0)(29)i' (LIB-3)
Global signal 'xt:rsc(0)(31).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(31)i' (LIB-3)
Global signal 'xt:rsc(0)(31).da' added to design 'peaseNTT' for component 'xt:rsc(0)(31)i' (LIB-3)
Global signal 'xt:rsc(1)(0).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(31)' (SCHD-46)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(30)' (SCHD-46)
Global signal 'xt:rsc(0)(30).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(30)i' (LIB-3)
Global signal 'xt:rsc(0)(31).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(31)i' (LIB-3)
Global signal 'xt:rsc(0)(31).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(31)i' (LIB-3)
Global signal 'xt:rsc(1)(1).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(1)i' (LIB-3)
Global signal 'xt:rsc(1)(1).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(1)i' (LIB-3)
Global signal 'xt:rsc(1)(1).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(1)i' (LIB-3)
Global signal 'xt:rsc(1)(1).da' added to design 'peaseNTT' for component 'xt:rsc(1)(1)i' (LIB-3)
Global signal 'xt:rsc(1)(0).da' added to design 'peaseNTT' for component 'xt:rsc(1)(0)i' (LIB-3)
Global signal 'xt:rsc(1)(0).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(0)' (SCHD-46)
Global signal 'xt:rsc(1)(0).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(2)' (SCHD-46)
Global signal 'xt:rsc(1)(2).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(2)i' (LIB-3)
Global signal 'xt:rsc(1)(3).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(3)i' (LIB-3)
Global signal 'xt:rsc(1)(3).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(3)i' (LIB-3)
Global signal 'xt:rsc(1)(2).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(2)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(1)' (SCHD-46)
Global signal 'xt:rsc(1)(2).da' added to design 'peaseNTT' for component 'xt:rsc(1)(2)i' (LIB-3)
Global signal 'xt:rsc(1)(2).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(2)i' (LIB-3)
Global signal 'xt:rsc(1)(4).da' added to design 'peaseNTT' for component 'xt:rsc(1)(4)i' (LIB-3)
Global signal 'xt:rsc(1)(4).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(4)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(4)' (SCHD-46)
Global signal 'xt:rsc(1)(4).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(4)i' (LIB-3)
Global signal 'xt:rsc(1)(3).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(3)i' (LIB-3)
Global signal 'xt:rsc(1)(3).da' added to design 'peaseNTT' for component 'xt:rsc(1)(3)i' (LIB-3)
Global signal 'xt:rsc(1)(4).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(4)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(3)' (SCHD-46)
Global signal 'xt:rsc(1)(6).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(6)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(1)(5)' (SCHD-46)
Global signal 'xt:rsc(1)(6).da' added to design 'peaseNTT' for component 'xt:rsc(1)(6)i' (LIB-3)
Global signal 'xt:rsc(1)(6).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(6)i' (LIB-3)
Global signal 'xt:rsc(1)(5).wea' added to design 'peaseNTT' for component 'xt:rsc(1)(5)i' (LIB-3)
Global signal 'xt:rsc(1)(5).qa' added to design 'peaseNTT' for component 'xt:rsc(1)(5)i' (LIB-3)
Global signal 'xt:rsc(1)(5).adra' added to design 'peaseNTT' for component 'xt:rsc(1)(5)i' (LIB-3)
Global signal 'xt:rsc(1)(5).da' added to design 'peaseNTT' for component 'xt:rsc(1)(5)i' (LIB-3)
Global signal 'yt:rsc(1)(20).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(20)i' (LIB-3)
Global signal 'yt:rsc(1)(20).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(20)i' (LIB-3)
Global signal 'yt:rsc(1)(20).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(20)i' (LIB-3)
Global signal 'yt:rsc(1)(20).da' added to design 'peaseNTT' for component 'yt:rsc(1)(20)i' (LIB-3)
Global signal 'yt:rsc(1)(19).da' added to design 'peaseNTT' for component 'yt:rsc(1)(19)i' (LIB-3)
Global signal 'yt:rsc(1)(19).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(19)i' (LIB-3)
Global signal 'yt:rsc(1)(20).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(20)i' (LIB-3)
Global signal 'yt:rsc(1)(19).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(19)i' (LIB-3)
Global signal 'yt:rsc(1)(22).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(22)i' (LIB-3)
Global signal 'yt:rsc(1)(21).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(21)i' (LIB-3)
Global signal 'yt:rsc(1)(22).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(22)i' (LIB-3)
Global signal 'yt:rsc(1)(22).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(22)i' (LIB-3)
Global signal 'yt:rsc(1)(21).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(21)i' (LIB-3)
Global signal 'yt:rsc(1)(21).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(21)i' (LIB-3)
Global signal 'yt:rsc(1)(21).da' added to design 'peaseNTT' for component 'yt:rsc(1)(21)i' (LIB-3)
Global signal 'yt:rsc(1)(21).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(21)i' (LIB-3)
Global signal 'yt:rsc(1)(23).da' added to design 'peaseNTT' for component 'yt:rsc(1)(23)i' (LIB-3)
Global signal 'yt:rsc(1)(23).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(23)i' (LIB-3)
Global signal 'yt:rsc(1)(24).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(24)i' (LIB-3)
Global signal 'yt:rsc(1)(23).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(23)i' (LIB-3)
Global signal 'yt:rsc(1)(22).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(22)i' (LIB-3)
Global signal 'yt:rsc(1)(22).da' added to design 'peaseNTT' for component 'yt:rsc(1)(22)i' (LIB-3)
Global signal 'yt:rsc(1)(23).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(23)i' (LIB-3)
Global signal 'yt:rsc(1)(23).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(23)i' (LIB-3)
Global signal 'yt:rsc(1)(25).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(25)i' (LIB-3)
Global signal 'yt:rsc(1)(25).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(25)i' (LIB-3)
Global signal 'yt:rsc(1)(25).da' added to design 'peaseNTT' for component 'yt:rsc(1)(25)i' (LIB-3)
Global signal 'yt:rsc(1)(25).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(25)i' (LIB-3)
Global signal 'yt:rsc(1)(24).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(24)i' (LIB-3)
Global signal 'yt:rsc(1)(24).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(24)i' (LIB-3)
Global signal 'yt:rsc(1)(24).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(24)i' (LIB-3)
Global signal 'yt:rsc(1)(24).da' added to design 'peaseNTT' for component 'yt:rsc(1)(24)i' (LIB-3)
Global signal 'yt:rsc(1)(26).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(26)i' (LIB-3)
Global signal 'yt:rsc(1)(26).da' added to design 'peaseNTT' for component 'yt:rsc(1)(26)i' (LIB-3)
Global signal 'yt:rsc(1)(27).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(27)i' (LIB-3)
Global signal 'yt:rsc(1)(27).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(27)i' (LIB-3)
Global signal 'yt:rsc(1)(26).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(26)i' (LIB-3)
Global signal 'yt:rsc(1)(25).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(25)i' (LIB-3)
Global signal 'yt:rsc(1)(26).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(26)i' (LIB-3)
Global signal 'yt:rsc(1)(26).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(26)i' (LIB-3)
Global signal 'yt:rsc(1)(28).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(28)i' (LIB-3)
Global signal 'yt:rsc(1)(28).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(28)i' (LIB-3)
Global signal 'yt:rsc(1)(28).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(28)i' (LIB-3)
Global signal 'yt:rsc(1)(28).da' added to design 'peaseNTT' for component 'yt:rsc(1)(28)i' (LIB-3)
Global signal 'yt:rsc(1)(27).da' added to design 'peaseNTT' for component 'yt:rsc(1)(27)i' (LIB-3)
Global signal 'yt:rsc(1)(27).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(27)i' (LIB-3)
Global signal 'yt:rsc(1)(28).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(28)i' (LIB-3)
Global signal 'yt:rsc(1)(27).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(27)i' (LIB-3)
Global signal 'yt:rsc(1)(30).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(30)i' (LIB-3)
Global signal 'yt:rsc(1)(29).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(29)i' (LIB-3)
Global signal 'yt:rsc(1)(30).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(30)i' (LIB-3)
Global signal 'yt:rsc(1)(30).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(30)i' (LIB-3)
Global signal 'yt:rsc(1)(29).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(29)i' (LIB-3)
Global signal 'yt:rsc(1)(29).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(29)i' (LIB-3)
Global signal 'yt:rsc(1)(29).da' added to design 'peaseNTT' for component 'yt:rsc(1)(29)i' (LIB-3)
Global signal 'yt:rsc(1)(29).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(29)i' (LIB-3)
Global signal 'yt:rsc(1)(31).da' added to design 'peaseNTT' for component 'yt:rsc(1)(31)i' (LIB-3)
Global signal 'yt:rsc(1)(31).wea' added to design 'peaseNTT' for component 'yt:rsc(1)(31)i' (LIB-3)
Global signal 'xt:rsc(0)(0).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(1)(31).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(31)i' (LIB-3)
Global signal 'yt:rsc(1)(30).adra' added to design 'peaseNTT' for component 'yt:rsc(1)(30)i' (LIB-3)
Global signal 'yt:rsc(1)(30).da' added to design 'peaseNTT' for component 'yt:rsc(1)(30)i' (LIB-3)
Global signal 'yt:rsc(1)(31).qa' added to design 'peaseNTT' for component 'yt:rsc(1)(31)i' (LIB-3)
Global signal 'yt:rsc(1)(31).clken' added to design 'peaseNTT' for component 'yt:rsc(1)(31)i' (LIB-3)
Global signal 'xt:rsc(0)(1).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'xt:rsc(0)(1).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'xt:rsc(0)(1).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'xt:rsc(0)(1).da' added to design 'peaseNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'xt:rsc(0)(0).da' added to design 'peaseNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc(0)(0).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(0)' (SCHD-46)
Global signal 'xt:rsc(0)(0).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(2)' (SCHD-46)
Global signal 'xt:rsc(0)(2).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(3).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
Global signal 'xt:rsc(0)(3).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
Global signal 'xt:rsc(0)(2).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(1)' (SCHD-46)
Global signal 'xt:rsc(0)(2).da' added to design 'peaseNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(2).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
Global signal 'xt:rsc(0)(4).da' added to design 'peaseNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(4).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(4)' (SCHD-46)
Global signal 'xt:rsc(0)(4).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
Global signal 'xt:rsc(0)(3).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
Global signal 'xt:rsc(0)(3).da' added to design 'peaseNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
Global signal 'xt:rsc(0)(4).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(3)' (SCHD-46)
Global signal 'xt:rsc(0)(6).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(5)' (SCHD-46)
Global signal 'xt:rsc(0)(6).da' added to design 'peaseNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(6).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(5).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(5).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(5).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(5).da' added to design 'peaseNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
Global signal 'xt:rsc(0)(7).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
Global signal 'xt:rsc(0)(7).da' added to design 'peaseNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
Global signal 'xt:rsc(0)(8).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(8)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(7)' (SCHD-46)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(6)' (SCHD-46)
Global signal 'xt:rsc(0)(6).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
Global signal 'xt:rsc(0)(7).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
Global signal 'xt:rsc(0)(7).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
Global signal 'xt:rsc(0)(9).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(9)i' (LIB-3)
Global signal 'xt:rsc(0)(9).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(9)i' (LIB-3)
Global signal 'xt:rsc(0)(9).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(9)i' (LIB-3)
Global signal 'xt:rsc(0)(9).da' added to design 'peaseNTT' for component 'xt:rsc(0)(9)i' (LIB-3)
Global signal 'xt:rsc(0)(8).da' added to design 'peaseNTT' for component 'xt:rsc(0)(8)i' (LIB-3)
Global signal 'xt:rsc(0)(8).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(8)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(8)' (SCHD-46)
Global signal 'xt:rsc(0)(8).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(8)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(10)' (SCHD-46)
Global signal 'xt:rsc(0)(10).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(10)i' (LIB-3)
Global signal 'xt:rsc(0)(11).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(11)i' (LIB-3)
Global signal 'xt:rsc(0)(11).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(11)i' (LIB-3)
Global signal 'xt:rsc(0)(10).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(10)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(9)' (SCHD-46)
Global signal 'xt:rsc(0)(10).da' added to design 'peaseNTT' for component 'xt:rsc(0)(10)i' (LIB-3)
Global signal 'xt:rsc(0)(10).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(10)i' (LIB-3)
Global signal 'xt:rsc(0)(12).da' added to design 'peaseNTT' for component 'xt:rsc(0)(12)i' (LIB-3)
Global signal 'xt:rsc(0)(12).wea' added to design 'peaseNTT' for component 'xt:rsc(0)(12)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(12)' (SCHD-46)
Global signal 'xt:rsc(0)(12).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(12)i' (LIB-3)
Global signal 'xt:rsc(0)(11).adra' added to design 'peaseNTT' for component 'xt:rsc(0)(11)i' (LIB-3)
Global signal 'xt:rsc(0)(11).da' added to design 'peaseNTT' for component 'xt:rsc(0)(11)i' (LIB-3)
Global signal 'xt:rsc(0)(12).qa' added to design 'peaseNTT' for component 'xt:rsc(0)(12)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'xt:rsc(0)(11)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(5).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(5)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(5).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(6)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(6).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(6).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(7)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(8).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(7).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(3)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(4).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(4)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(4).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(4).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(5).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(11)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(12).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(12)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(12).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(12).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(13)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(13).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(8).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(8)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(8).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(9).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(9)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(9)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(10).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(10)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(10).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(10).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(11).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(10)' (SCHD-46)
Global signal 'twiddle:rsc(0)(10).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(11)' (SCHD-46)
Global signal 'twiddle:rsc(0)(12).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(11).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(12)' (SCHD-46)
Global signal 'twiddle:rsc(0)(12).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(12).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(8).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(8)' (SCHD-46)
Global signal 'twiddle:rsc(0)(8).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
Global signal 'twiddle:rsc(0)(9).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(9)' (SCHD-46)
Global signal 'twiddle:rsc(0)(10).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle:rsc(0)(10).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(0)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(0).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(1).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(1)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(1)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(2).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(3).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(3)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(2)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(2).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(2).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(2)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(13)' (SCHD-46)
Global signal 'twiddle:rsc(0)(13).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(13).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(14)' (SCHD-46)
Global signal 'twiddle:rsc(0)(14).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(14).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).WDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).WLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).WSTRB' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).AWUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).BUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).BRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).BREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).BVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).WVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).WUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).BID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).WREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARLOCK' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARBURST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARPROT' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARCACHE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARADDR' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARSIZE' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARLEN' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).RID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).RRESP' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).RDATA' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARREGION' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARQOS' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).ARUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).tr_write_done' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc(0)(15)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(0).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).s_tdone' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).RUSER' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).RLAST' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).RREADY' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle:rsc(0)(15).RVALID' added to design 'peaseNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(0).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc.triosy(0)(25).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(25):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(26).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(26):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(23).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(23):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(24).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(24):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(29).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(29):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(30).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(30):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(27).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(27):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(28).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(28):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(17).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(17):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(18).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(18):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(15).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(15):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(16).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(16):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(21).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(21):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(22).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(22):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(19).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(19):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(20).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(20):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(9).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(9):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(10).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(10):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(7).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(7):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(8).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(8):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(13).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(13):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(14).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(14):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(11).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(11):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(12).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(12):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(1).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(1):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(2).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(2):obj' (LIB-3)
Global signal 'p:rsc.triosy.lz' added to design 'peaseNTT' for component 'p:rsc.triosy:obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(0).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(0):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(5).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(5):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(6).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(6):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(3).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(3):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(4).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(4):obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(11).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(11):obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(12).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(12):obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(9).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(9):obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(10).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(10):obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(15).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(15):obj' (LIB-3)
Global signal 'r:rsc.triosy.lz' added to design 'peaseNTT' for component 'r:rsc.triosy:obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(13).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(13):obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(14).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(14):obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(3).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(3):obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(4).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(4):obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(1).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(1):obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(2).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(2):obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(7).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(7):obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(8).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(8):obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(5).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(5):obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(6).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(6):obj' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(11).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(11):obj' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(12).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(12):obj' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(9).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(9):obj' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(10).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(10):obj' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(15).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(15):obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(0).lz' added to design 'peaseNTT' for component 'twiddle:rsc.triosy(0)(0):obj' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(13).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(13):obj' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(14).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(14):obj' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(3).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(3):obj' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(4).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(4):obj' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(1).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(1):obj' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(2).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(2):obj' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(7).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(7):obj' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(8).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(8):obj' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(5).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(5):obj' (LIB-3)
Global signal 'twiddle_h:rsc.triosy(0)(6).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(6):obj' (LIB-3)
# Info: Loop '/peaseNTT/core/INNER_LOOP4' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: Loop '/peaseNTT/core/INNER_LOOP1' is pipelined with initiation interval 1 and no flushing (SCHD-43)
Global signal 'twiddle_h:rsc.triosy(0)(0).lz' added to design 'peaseNTT' for component 'twiddle_h:rsc.triosy(0)(0):obj' (LIB-3)
# Info: Loop '/peaseNTT/core/INNER_LOOP3' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: Loop '/peaseNTT/core/INNER_LOOP2' is pipelined with initiation interval 1 and no flushing (SCHD-43)
Global signal 'twiddle_h:rsc(0)(14).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(13).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(13)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(14)' (SCHD-46)
Global signal 'twiddle_h:rsc(0)(14).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(14).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(14)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).WDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).WLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).WSTRB' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).AWUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).BUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).BRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).BREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).BVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).WVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).WUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).BID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).WREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARLOCK' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARBURST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARPROT' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARCACHE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARADDR' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARSIZE' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARLEN' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).RID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).RRESP' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).RDATA' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARREGION' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARQOS' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).ARUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).tr_write_done' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc(0)(15)' (SCHD-46)
Global signal 'xt:rsc.triosy(1)(31).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(31):obj' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).s_tdone' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).RUSER' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).RLAST' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).RREADY' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'twiddle_h:rsc(0)(15).RVALID' added to design 'peaseNTT' for component 'twiddle_h:rsc(0)(15)i' (LIB-3)
Global signal 'xt:rsc.triosy(1)(25).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(25):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(26).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(26):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(23).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(23):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(24).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(24):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(29).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(29):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(30).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(30):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(27).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(27):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(28).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(28):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(17).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(17):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(18).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(18):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(15).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(15):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(16).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(16):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(21).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(21):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(22).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(22):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(19).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(19):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(20).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(20):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(9).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(9):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(10).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(10):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(7).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(7):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(8).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(8):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(13).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(13):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(14).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(14):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(11).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(11):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(12).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(12):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(1).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(1):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(2).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(2):obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(31).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(0)(31):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(0).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(0):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(5).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(5):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(6).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(6):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(3).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(3):obj' (LIB-3)
Global signal 'xt:rsc.triosy(1)(4).lz' added to design 'peaseNTT' for component 'xt:rsc.triosy(1)(4):obj' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 79.94 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 56.57 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 126.69 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 103.30 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 26.47 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 274.91 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 250.84 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 328.40 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 304.99 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 180.89 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 150.82 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 227.45 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 204.10 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 452.50 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Warning: Input port 'r:rsc.dat' is never used. (OPT-4)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 499.15 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 475.85 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 375.02 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 351.71 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 429.08 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 398.99 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 647.30 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 623.04 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 700.67 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 677.40 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 553.25 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 523.15 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 599.66 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 576.39 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 847.94 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 824.53 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 895.66 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 871.32 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 747.38 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 724.01 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 801.62 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 771.52 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 1050.15 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 1019.92 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 1073.69 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 949.10 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 925.75 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 995.52 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaseNTT.v36': elapsed time 972.42 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
Report written to file 'cycle.rpt'
Global signal 'r:rsc.dat' added to design 'peaseNTT' for component 'r:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
Global signal 'yt:rsc(0)(0).clken' added to design 'peaseNTT' for component 'yt:rsc(0)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
# Info: Starting transformation 'schedule' on solution 'peaseNTT.v36' (SOL-8)
Global signal 'p:rsc.dat' added to design 'peaseNTT' for component 'p:rsci' (LIB-3)
Performing concurrent resource allocation and scheduling on '/peaseNTT/core' (CRAAS-1)

# Messages from "go dpfsm"

# Info: Design complexity at end of 'dpfsm': Total ops = 20213, Real ops = 6013, Vars = 12208 (SOL-21)
# Info: Completed transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 674.58 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-9)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 70.70 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 46.72 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 124.49 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 100.78 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Starting transformation 'dpfsm' on solution 'peaseNTT.v36' (SOL-8)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 23.34 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
Performing FSM extraction... (FSM-1)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 273.21 seconds, memory usage 5479576kB, peak memory usage 5479576kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 249.40 seconds, memory usage 5120000kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 320.80 seconds, memory usage 5553872kB, peak memory usage 5553872kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 297.02 seconds, memory usage 5521080kB, peak memory usage 5521080kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 171.92 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 148.21 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 225.73 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 195.65 seconds, memory usage 5083088kB, peak memory usage 5365356kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 451.39 seconds, memory usage 5521808kB, peak memory usage 5625768kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 427.61 seconds, memory usage 5480944kB, peak memory usage 5625768kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 505.14 seconds, memory usage 5588368kB, peak memory usage 5625768kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 475.12 seconds, memory usage 5554320kB, peak memory usage 5625768kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 380.03 seconds, memory usage 5616928kB, peak memory usage 5616928kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 349.93 seconds, memory usage 5586944kB, peak memory usage 5586944kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 403.79 seconds, memory usage 5335064kB, peak memory usage 5625768kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 659.42 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 629.33 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 558.98 seconds, memory usage 5279696kB, peak memory usage 5629232kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 535.22 seconds, memory usage 5617792kB, peak memory usage 5625768kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 605.88 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaseNTT.v36': elapsed time 582.30 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-15)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 19177, Real ops = 4430, Vars = 15601 (SOL-21)
# Info: Completed transformation 'instance' on solution 'peaseNTT.v36': elapsed time 404.24 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-9)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Running transformation 'instance' on solution 'peaseNTT.v36': elapsed time 393.20 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v36': elapsed time 206.66 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v36': elapsed time 253.44 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v36': elapsed time 229.93 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v36': elapsed time 361.53 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v36': elapsed time 301.56 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v36': elapsed time 276.07 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v36': elapsed time 176.54 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v36': elapsed time 151.49 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v36': elapsed time 105.76 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v36': elapsed time 82.34 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v36': elapsed time 128.51 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaseNTT.v36': elapsed time 23.66 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-15)
# Info: Starting transformation 'instance' on solution 'peaseNTT.v36' (SOL-8)
# Info: Running transformation 'instance' on solution 'peaseNTT.v36': elapsed time 52.25 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-15)
# Info: Completed transformation 'extract' on solution 'peaseNTT.v36': elapsed time 249.17 seconds, memory usage 5345232kB, peak memory usage 5629232kB (SOL-9)
# Info: Running transformation 'extract' on solution 'peaseNTT.v36': elapsed time 224.63 seconds, memory usage 5345232kB, peak memory usage 5629232kB (SOL-15)
# Info: Design complexity at end of 'extract': Total ops = 18924, Real ops = 4538, Vars = 12268 (SOL-21)
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(14). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_RBW.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/Catapult_2_1/peaseNTT.v36/concat_sim_rtl.v
Add dependent file: ./rtl.v
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(31). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(23). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(25). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(17). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_RBW.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
order file name is: rtl.v_order.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
Finished writing concatenated file: /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/Catapult_2_1/peaseNTT.v36/concat_rtl.v
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
order file name is: rtl.v_order_sim.txt
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
Netlist written to file 'rtl.v' (NET-4)
generate concat
# Info: Running transformation 'extract' on solution 'peaseNTT.v36': elapsed time 173.33 seconds, memory usage 5345232kB, peak memory usage 5629232kB (SOL-15)
# Info: Running transformation 'extract' on solution 'peaseNTT.v36': elapsed time 124.45 seconds, memory usage 5345232kB, peak memory usage 5629232kB (SOL-15)
Generating SCVerify testbench files
Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/Catapult_2_1/peaseNTT.v36/concat_sim_rtl.vhdl
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(17). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(25). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(10). Defaulting to 'clk'
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(14). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_RBW.vhd
order file name is: rtl.vhdl_order_sim.txt
Finished writing concatenated file: /home/jd4691/research/NTT_CPU/peaseNTT_nocpy/Catapult_2_1/peaseNTT.v36/concat_rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(13). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(21). Defaulting to 'clk'
Add dependent file: ./rtl.vhdl
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(24). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_RBW.vhd
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(5). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(8). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(15). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(28). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(1). Defaulting to 'clk'
order file name is: rtl.vhdl_order.txt
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(2). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(22). Defaulting to 'clk'
Netlist written to file 'rtl.vhdl' (NET-4)
Generating scverify_top.cpp ()
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(16). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(30). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(29). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(22). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(30). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(7). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(14). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(11). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(18). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(29). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(23). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(31). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(27). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(16). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(19). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(24). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(20). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(29). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(9). Defaulting to 'clk'
# Info: Running transformation 'extract' on solution 'peaseNTT.v36': elapsed time 93.47 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-15)
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(21). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(17). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(28). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(25). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(27). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(1). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(20). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(22). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(19). Defaulting to 'clk'
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Starting transformation 'extract' on solution 'peaseNTT.v36' (SOL-8)
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(21). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(26). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(30). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(28). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(20). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(23). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(27). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(31). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(30). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(29). Defaulting to 'clk'
# Info: Running transformation 'extract' on solution 'peaseNTT.v36': elapsed time 46.32 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-15)
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(14). Defaulting to 'clk'
# Info: Running transformation 'extract' on solution 'peaseNTT.v36': elapsed time 23.71 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-15)
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(17). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(22). Defaulting to 'clk'
Report written to file 'rtl.rpt'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(25). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(15). Defaulting to 'clk'
# Info: Running transformation 'extract' on solution 'peaseNTT.v36': elapsed time 69.20 seconds, memory usage 5148624kB, peak memory usage 5629232kB (SOL-15)
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(23). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(24). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(19). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(16). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(31). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(26). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(17). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(18). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(16). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(30). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(20). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(29). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(25). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(21). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(18). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(24). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(26). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(3). Defaulting to 'clk'
# Info: Running transformation 'extract' on solution 'peaseNTT.v36': elapsed time 148.61 seconds, memory usage 5345232kB, peak memory usage 5629232kB (SOL-15)
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(21). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(28). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(2). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(22). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(27). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(19). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(20). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(22). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(30). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(28). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(23). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(31). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(28). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(17). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(25). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(18). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(29). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(21). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(26). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(26). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(18). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(23). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(31). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(27). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(20). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(19). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(24). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(16). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(18). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(26). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(31). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(23). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(19). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(27). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(16). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(24). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(30). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(22). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(16). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(24). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(29). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(25). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(17). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(14). Defaulting to 'clk'
# Info: Running transformation 'extract' on solution 'peaseNTT.v36': elapsed time 199.06 seconds, memory usage 5345232kB, peak memory usage 5629232kB (SOL-15)
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(19). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(31). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(20). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(27). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(21). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(28). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(23). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(21). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(28). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(17). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(30). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(29). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(22). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(18). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(26). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(16). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(24). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(18). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(26). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(20). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(25). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(0)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(19). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaseNTT/core/yt:rsc(1)(27). Defaulting to 'clk'
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
