{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.904611",
   "Default View_TopLeft":"767,522",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2340 -y 60 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2340 -y 90 -defaultsOSRD
preplace port audio_i2c -pg 1 -lvl 7 -x 2340 -y 670 -defaultsOSRD
preplace port btns_4bits -pg 1 -lvl 7 -x 2340 -y 860 -defaultsOSRD
preplace port sws_2bits -pg 1 -lvl 7 -x 2340 -y 890 -defaultsOSRD
preplace port port-id_sdata_o -pg 1 -lvl 7 -x 2340 -y 1110 -defaultsOSRD
preplace port port-id_sdata_i -pg 1 -lvl 0 -x 0 -y 1150 -defaultsOSRD
preplace port port-id_lrclk -pg 1 -lvl 0 -x 0 -y 1090 -defaultsOSRD
preplace port port-id_bclk -pg 1 -lvl 0 -x 0 -y 1120 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 2041 -y 120 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 580 -y 670 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 210 -y 1010 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1581 -y 460 -defaultsOSRD
preplace inst fft_block -pg 1 -lvl 3 -x 1080 -y 340 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 580 -y 1030 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 5 -x 2041 -y 690 -defaultsOSRD
preplace inst i2s_receiver_0 -pg 1 -lvl 4 -x 1581 -y 1050 -defaultsOSRD
preplace inst i2s_transmitter_0 -pg 1 -lvl 5 -x 2041 -y 1100 -defaultsOSRD
preplace inst rst_clk_wiz_0_100M -pg 1 -lvl 3 -x 1080 -y 1010 -defaultsOSRD
preplace inst axis_subset_converter_0 -pg 1 -lvl 2 -x 580 -y 1210 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -x 2041 -y 870 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 3 -x 1080 -y 770 -defaultsOSRD
preplace netloc axi_iic_0_iic2intc_irpt 1 2 4 910 546 1401J 860 1730J 790 2260
preplace netloc axi_intc_0_irq 1 3 2 1441J 230 1740
preplace netloc bclk_1 1 0 5 NJ 1120 400J 950 870J 636 1371 1200 1811J
preplace netloc clk_wiz_0_clk_out1 1 2 3 890 680 1341 1210 1801
preplace netloc clk_wiz_0_locked 1 2 1 730 1040n
preplace netloc i2s_transmitter_0_sdata_0_out 1 5 2 NJ 1110 N
preplace netloc lrclk_1 1 0 5 20J 1110 410J 960 880J 646 1351 1220 1831J
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 40 910 420 430 840 232 1421 250 1791 250 2260
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 6 40 1290 NJ 1290 910J 910 1331J 1250 NJ 1250 2280
preplace netloc rst_clk_wiz_0_100M_peripheral_reset 1 3 2 1321 1230 1821J
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 1 1 390 1030n
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 4 380 420 850 242 1411 710 1771
preplace netloc sdata_i_1 1 0 4 20J 1130 NJ 1130 900J 856 1361J
preplace netloc S01_AXI_1 1 3 1 N 330
preplace netloc S02_AXI_1 1 3 1 N 350
preplace netloc S03_AXI_1 1 3 1 N 370
preplace netloc axi_gpio_0_GPIO 1 5 2 NJ 860 N
preplace netloc axi_gpio_0_GPIO2 1 5 2 NJ 880 2320
preplace netloc axi_iic_0_IIC 1 5 2 NJ 670 N
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 1730 100n
preplace netloc axis_subset_converter_0_M_AXIS 1 2 1 860 340n
preplace netloc config_dma_M_AXI_MM2S 1 3 1 N 310
preplace netloc i2s_receiver_0_m_axis_aud 1 4 1 1781 1030n
preplace netloc processing_system7_0_DDR 1 5 2 NJ 60 N
preplace netloc processing_system7_0_FIXED_IO 1 5 2 NJ 80 2320
preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 430 222 NJ 222 1431J 240 NJ 240 2270
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 730 300n
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 740 320n
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 2 770J 556 1391
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 3 750J 446 1361J 760 1730
preplace netloc ps7_0_axi_periph_M04_AXI 1 2 3 760 526 1260J 840 1781J
preplace netloc ps7_0_axi_periph_M05_AXI 1 2 3 780 536 1381J 850 NJ
preplace netloc ps7_0_axi_periph_M06_AXI 1 2 1 730 730n
levelinfo -pg 1 0 210 580 1080 1581 2041 2300 2340
pagesize -pg 1 -db -bbox -sgen -110 0 3250 1810
"
}
{
   "da_axi4_cnt":"27",
   "da_board_cnt":"8",
   "da_clkrst_cnt":"20",
   "da_ps7_cnt":"2"
}
