-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity matprod is
generic (
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_BUS1_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_BUS1_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    s_axi_BUS1_AWVALID : IN STD_LOGIC;
    s_axi_BUS1_AWREADY : OUT STD_LOGIC;
    s_axi_BUS1_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_BUS1_ADDR_WIDTH-1 downto 0);
    s_axi_BUS1_WVALID : IN STD_LOGIC;
    s_axi_BUS1_WREADY : OUT STD_LOGIC;
    s_axi_BUS1_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_BUS1_DATA_WIDTH-1 downto 0);
    s_axi_BUS1_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_BUS1_DATA_WIDTH/8-1 downto 0);
    s_axi_BUS1_ARVALID : IN STD_LOGIC;
    s_axi_BUS1_ARREADY : OUT STD_LOGIC;
    s_axi_BUS1_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_BUS1_ADDR_WIDTH-1 downto 0);
    s_axi_BUS1_RVALID : OUT STD_LOGIC;
    s_axi_BUS1_RREADY : IN STD_LOGIC;
    s_axi_BUS1_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_BUS1_DATA_WIDTH-1 downto 0);
    s_axi_BUS1_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_BUS1_BVALID : OUT STD_LOGIC;
    s_axi_BUS1_BREADY : IN STD_LOGIC;
    s_axi_BUS1_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of matprod is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "matprod_matprod,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=14.600000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=6,HLS_SYN_DSP=0,HLS_SYN_FF=2531,HLS_SYN_LUT=3630,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (30 downto 0) := "0000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (30 downto 0) := "0000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (30 downto 0) := "0000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (30 downto 0) := "0000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (30 downto 0) := "0000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (30 downto 0) := "0000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (30 downto 0) := "0001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (30 downto 0) := "0010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (30 downto 0) := "0100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (30 downto 0) := "1000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal m1 : STD_LOGIC_VECTOR (31 downto 0);
    signal m2 : STD_LOGIC_VECTOR (31 downto 0);
    signal m3 : STD_LOGIC_VECTOR (31 downto 0);
    signal N1 : STD_LOGIC_VECTOR (31 downto 0);
    signal N2 : STD_LOGIC_VECTOR (31 downto 0);
    signal N3 : STD_LOGIC_VECTOR (31 downto 0);
    signal regc : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal gmem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal gmem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal N3_read_reg_526 : STD_LOGIC_VECTOR (31 downto 0);
    signal N2_read_reg_534 : STD_LOGIC_VECTOR (31 downto 0);
    signal N1_read_reg_540 : STD_LOGIC_VECTOR (31 downto 0);
    signal m3_read_reg_546 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_fu_228_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_reg_551 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln23_1_reg_556 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_fu_254_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_reg_562 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln24_1_reg_567 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln26_fu_272_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln26_reg_573 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln26_1_fu_276_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln26_1_reg_579 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln23_fu_305_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul6_fu_309_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul6_reg_594 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal empty_25_fu_323_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_25_reg_599 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln24_fu_341_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln26_fu_351_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln26_reg_614 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal trunc_ln26_2_fu_408_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal icmp_ln26_fu_372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln26_1_fu_412_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln26_1_reg_627 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln27_fu_418_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln27_reg_632 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul58_fu_444_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul58_reg_638 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln37_1_reg_643 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_27_fu_467_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_27_reg_649 : STD_LOGIC_VECTOR (30 downto 0);
    signal m1_buffer_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal m1_buffer_ce0 : STD_LOGIC;
    signal m1_buffer_we0 : STD_LOGIC;
    signal m1_buffer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal m2_buffer_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal m2_buffer_ce0 : STD_LOGIC;
    signal m2_buffer_we0 : STD_LOGIC;
    signal m2_buffer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal m3_buffer_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal m3_buffer_ce0 : STD_LOGIC;
    signal m3_buffer_we0 : STD_LOGIC;
    signal m3_buffer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_ap_start : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_ap_done : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_ap_idle : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_ap_ready : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m1_buffer_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m1_buffer_ce0 : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m1_buffer_we0 : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m1_buffer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_ap_start : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_ap_done : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_ap_idle : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_ap_ready : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m2_buffer_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m2_buffer_ce0 : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m2_buffer_we0 : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m2_buffer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_start : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_done : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_idle : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_ready : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_m1_buffer_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_m1_buffer_ce0 : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_m2_buffer_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_m2_buffer_ce0 : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_regc_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_regc_o_ap_vld : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_ap_start : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_ap_done : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_ap_idle : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_ap_ready : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m3_buffer_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m3_buffer_ce0 : STD_LOGIC;
    signal gmem_AWVALID : STD_LOGIC;
    signal gmem_AWREADY : STD_LOGIC;
    signal gmem_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_WVALID : STD_LOGIC;
    signal gmem_WREADY : STD_LOGIC;
    signal gmem_ARVALID : STD_LOGIC;
    signal gmem_ARREADY : STD_LOGIC;
    signal gmem_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RVALID : STD_LOGIC;
    signal gmem_RREADY : STD_LOGIC;
    signal gmem_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem_BVALID : STD_LOGIC;
    signal gmem_BREADY : STD_LOGIC;
    signal grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal zext_ln33_fu_480_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal sext_ln23_fu_295_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln24_fu_331_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln37_fu_484_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln37_fu_494_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_fu_98 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln27_fu_423_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal i_2_fu_102 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln26_1_fu_400_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal indvar_flatten_fu_106 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln26_fu_377_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln23_fu_238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln23_fu_234_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_fu_272_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln26_1_fu_276_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln24_fu_317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln24_fu_313_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln26_fu_351_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln26_fu_351_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln27_fu_363_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln27_fu_367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln26_1_fu_394_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln26_fu_386_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln37_fu_452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln37_fu_448_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln33_fu_480_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_498_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_fu_498_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal mul_ln26_fu_351_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln26_fu_351_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component matprod_matprod_Pipeline_VITIS_LOOP_23_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln23 : IN STD_LOGIC_VECTOR (29 downto 0);
        mul : IN STD_LOGIC_VECTOR (31 downto 0);
        m1_buffer_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        m1_buffer_ce0 : OUT STD_LOGIC;
        m1_buffer_we0 : OUT STD_LOGIC;
        m1_buffer_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matprod_matprod_Pipeline_VITIS_LOOP_24_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln24 : IN STD_LOGIC_VECTOR (29 downto 0);
        mul6 : IN STD_LOGIC_VECTOR (31 downto 0);
        m2_buffer_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        m2_buffer_ce0 : OUT STD_LOGIC;
        m2_buffer_we0 : OUT STD_LOGIC;
        m2_buffer_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matprod_matprod_Pipeline_VITIS_LOOP_28_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        N2 : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln26_1 : IN STD_LOGIC_VECTOR (9 downto 0);
        m1_buffer_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        m1_buffer_ce0 : OUT STD_LOGIC;
        m1_buffer_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln2 : IN STD_LOGIC_VECTOR (9 downto 0);
        trunc_ln3 : IN STD_LOGIC_VECTOR (9 downto 0);
        m2_buffer_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        m2_buffer_ce0 : OUT STD_LOGIC;
        m2_buffer_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        regc_i : IN STD_LOGIC_VECTOR (31 downto 0);
        regc_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        regc_o_ap_vld : OUT STD_LOGIC );
    end component;


    component matprod_matprod_Pipeline_VITIS_LOOP_37_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln37 : IN STD_LOGIC_VECTOR (29 downto 0);
        mul58 : IN STD_LOGIC_VECTOR (31 downto 0);
        m3_buffer_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        m3_buffer_ce0 : OUT STD_LOGIC;
        m3_buffer_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matprod_mul_32s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matprod_mul_32ns_32ns_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component matprod_mul_10s_10s_10_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component matprod_mac_muladd_10s_10s_10ns_10_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component matprod_m1_buffer_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matprod_BUS1_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        m1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        m2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        m3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        N1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        N2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        N3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component matprod_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    m1_buffer_U : component matprod_m1_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => m1_buffer_address0,
        ce0 => m1_buffer_ce0,
        we0 => m1_buffer_we0,
        d0 => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m1_buffer_d0,
        q0 => m1_buffer_q0);

    m2_buffer_U : component matprod_m1_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => m2_buffer_address0,
        ce0 => m2_buffer_ce0,
        we0 => m2_buffer_we0,
        d0 => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m2_buffer_d0,
        q0 => m2_buffer_q0);

    m3_buffer_U : component matprod_m1_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => m3_buffer_address0,
        ce0 => m3_buffer_ce0,
        we0 => m3_buffer_we0,
        d0 => regc,
        q0 => m3_buffer_q0);

    grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189 : component matprod_matprod_Pipeline_VITIS_LOOP_23_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_ap_start,
        ap_done => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_ap_done,
        ap_idle => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_ap_idle,
        ap_ready => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_ap_ready,
        m_axi_gmem_AWVALID => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln23 => trunc_ln23_1_reg_556,
        mul => mul_reg_551,
        m1_buffer_address0 => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m1_buffer_address0,
        m1_buffer_ce0 => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m1_buffer_ce0,
        m1_buffer_we0 => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m1_buffer_we0,
        m1_buffer_d0 => grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m1_buffer_d0);

    grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198 : component matprod_matprod_Pipeline_VITIS_LOOP_24_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_ap_start,
        ap_done => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_ap_done,
        ap_idle => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_ap_idle,
        ap_ready => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_ap_ready,
        m_axi_gmem_AWVALID => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln24 => trunc_ln24_1_reg_567,
        mul6 => mul6_reg_594,
        m2_buffer_address0 => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m2_buffer_address0,
        m2_buffer_ce0 => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m2_buffer_ce0,
        m2_buffer_we0 => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m2_buffer_we0,
        m2_buffer_d0 => grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m2_buffer_d0);

    grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207 : component matprod_matprod_Pipeline_VITIS_LOOP_28_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_start,
        ap_done => grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_done,
        ap_idle => grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_idle,
        ap_ready => grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_ready,
        N2 => N2_read_reg_534,
        mul_ln26_1 => mul_ln26_1_reg_627,
        m1_buffer_address0 => grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_m1_buffer_address0,
        m1_buffer_ce0 => grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_m1_buffer_ce0,
        m1_buffer_q0 => m1_buffer_q0,
        trunc_ln2 => trunc_ln26_reg_573,
        trunc_ln3 => trunc_ln27_reg_632,
        m2_buffer_address0 => grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_m2_buffer_address0,
        m2_buffer_ce0 => grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_m2_buffer_ce0,
        m2_buffer_q0 => m2_buffer_q0,
        regc_i => regc,
        regc_o => grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_regc_o,
        regc_o_ap_vld => grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_regc_o_ap_vld);

    grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219 : component matprod_matprod_Pipeline_VITIS_LOOP_37_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_ap_start,
        ap_done => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_ap_done,
        ap_idle => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_ap_idle,
        ap_ready => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_ap_ready,
        m_axi_gmem_AWVALID => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => gmem_WREADY,
        m_axi_gmem_WDATA => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => ap_const_logic_0,
        m_axi_gmem_ARADDR => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => ap_const_logic_0,
        m_axi_gmem_RREADY => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => ap_const_lv32_0,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => gmem_BVALID,
        m_axi_gmem_BREADY => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln37 => trunc_ln37_1_reg_643,
        mul58 => mul58_reg_638,
        m3_buffer_address0 => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m3_buffer_address0,
        m3_buffer_ce0 => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m3_buffer_ce0,
        m3_buffer_q0 => m3_buffer_q0);

    BUS1_s_axi_U : component matprod_BUS1_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_BUS1_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_BUS1_DATA_WIDTH)
    port map (
        AWVALID => s_axi_BUS1_AWVALID,
        AWREADY => s_axi_BUS1_AWREADY,
        AWADDR => s_axi_BUS1_AWADDR,
        WVALID => s_axi_BUS1_WVALID,
        WREADY => s_axi_BUS1_WREADY,
        WDATA => s_axi_BUS1_WDATA,
        WSTRB => s_axi_BUS1_WSTRB,
        ARVALID => s_axi_BUS1_ARVALID,
        ARREADY => s_axi_BUS1_ARREADY,
        ARADDR => s_axi_BUS1_ARADDR,
        RVALID => s_axi_BUS1_RVALID,
        RREADY => s_axi_BUS1_RREADY,
        RDATA => s_axi_BUS1_RDATA,
        RRESP => s_axi_BUS1_RRESP,
        BVALID => s_axi_BUS1_BVALID,
        BREADY => s_axi_BUS1_BREADY,
        BRESP => s_axi_BUS1_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        m1 => m1,
        m2 => m2,
        m3 => m3,
        N1 => N1,
        N2 => N2,
        N3 => N3,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    gmem_m_axi_U : component matprod_gmem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 32,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem_ARVALID,
        I_ARREADY => gmem_ARREADY,
        I_ARADDR => gmem_ARADDR,
        I_ARLEN => gmem_ARLEN,
        I_RVALID => gmem_RVALID,
        I_RREADY => gmem_RREADY,
        I_RDATA => gmem_RDATA,
        I_RFIFONUM => gmem_RFIFONUM,
        I_AWVALID => gmem_AWVALID,
        I_AWREADY => gmem_AWREADY,
        I_AWADDR => gmem_AWADDR,
        I_AWLEN => gmem_AWLEN,
        I_WVALID => gmem_WVALID,
        I_WREADY => gmem_WREADY,
        I_WDATA => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_WDATA,
        I_WSTRB => grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_WSTRB,
        I_BVALID => gmem_BVALID,
        I_BREADY => gmem_BREADY);

    mul_32s_32s_32_1_1_U24 : component matprod_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => N2,
        din1 => N1,
        dout => mul_fu_228_p2);

    mul_32s_32s_32_1_1_U25 : component matprod_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => N3_read_reg_526,
        din1 => N2_read_reg_534,
        dout => mul6_fu_309_p2);

    mul_32ns_32ns_64_1_1_U26 : component matprod_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln26_fu_351_p0,
        din1 => mul_ln26_fu_351_p1,
        dout => mul_ln26_fu_351_p2);

    mul_10s_10s_10_1_1_U27 : component matprod_mul_10s_10s_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        dout_WIDTH => 10)
    port map (
        din0 => trunc_ln26_2_fu_408_p1,
        din1 => trunc_ln26_1_reg_579,
        dout => mul_ln26_1_fu_412_p2);

    mul_32s_32s_32_1_1_U28 : component matprod_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => N3_read_reg_526,
        din1 => N1_read_reg_540,
        dout => mul58_fu_444_p2);

    mac_muladd_10s_10s_10ns_10_4_1_U29 : component matprod_mac_muladd_10s_10s_10ns_10_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        dout_WIDTH => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => trunc_ln26_2_fu_408_p1,
        din1 => trunc_ln26_reg_573,
        din2 => trunc_ln27_reg_632,
        ce => grp_fu_498_ce,
        dout => grp_fu_498_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_ap_ready = ap_const_logic_1)) then 
                    grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_ap_ready = ap_const_logic_1)) then 
                    grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln26_fu_372_p2 = ap_const_lv1_0))) then 
                    grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_ready = ap_const_logic_1)) then 
                    grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                    grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_ap_ready = ap_const_logic_1)) then 
                    grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_2_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_2_fu_102 <= ap_const_lv31_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln26_fu_372_p2 = ap_const_lv1_0))) then 
                i_2_fu_102 <= select_ln26_1_fu_400_p3;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_fu_106 <= ap_const_lv64_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln26_fu_372_p2 = ap_const_lv1_0))) then 
                indvar_flatten_fu_106 <= add_ln26_fu_377_p2;
            end if; 
        end if;
    end process;

    j_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_fu_98 <= ap_const_lv31_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln26_fu_372_p2 = ap_const_lv1_0))) then 
                j_fu_98 <= add_ln27_fu_423_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                N1_read_reg_540 <= N1;
                N2_read_reg_534 <= N2;
                N3_read_reg_526 <= N3;
                empty_reg_562 <= empty_fu_254_p3;
                m3_read_reg_546 <= m3;
                mul_reg_551 <= mul_fu_228_p2;
                trunc_ln23_1_reg_556 <= m1(31 downto 2);
                trunc_ln24_1_reg_567 <= m2(31 downto 2);
                trunc_ln26_1_reg_579 <= trunc_ln26_1_fu_276_p1;
                trunc_ln26_reg_573 <= trunc_ln26_fu_272_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                empty_25_reg_599 <= empty_25_fu_323_p3;
                mul6_reg_594 <= mul6_fu_309_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln26_fu_372_p2 = ap_const_lv1_1))) then
                empty_27_reg_649 <= empty_27_fu_467_p3;
                mul58_reg_638 <= mul58_fu_444_p2;
                trunc_ln37_1_reg_643 <= m3_read_reg_546(31 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln26_fu_372_p2 = ap_const_lv1_0))) then
                mul_ln26_1_reg_627 <= mul_ln26_1_fu_412_p2;
                trunc_ln27_reg_632 <= trunc_ln27_fu_418_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                mul_ln26_reg_614 <= mul_ln26_fu_351_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_regc_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                regc <= grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_regc_o;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state11, ap_CS_fsm_state24, ap_CS_fsm_state31, ap_CS_fsm_state10, ap_CS_fsm_state19, ap_CS_fsm_state20, icmp_ln26_fu_372_p2, grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_ap_done, grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_ap_done, grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_done, grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_ap_done, gmem_AWREADY, gmem_ARREADY, gmem_BVALID, ap_CS_fsm_state21, ap_CS_fsm_state26)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln26_fu_372_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state21 => 
                if (((grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state24 => 
                if (((gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                if (((gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln26_1_fu_394_p2 <= std_logic_vector(unsigned(i_2_fu_102) + unsigned(ap_const_lv31_1));
    add_ln26_fu_377_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_106) + unsigned(ap_const_lv64_1));
    add_ln27_fu_423_p2 <= std_logic_vector(unsigned(select_ln26_fu_386_p3) + unsigned(ap_const_lv31_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_ap_done)
    begin
        if ((grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state11_blk_assign_proc : process(gmem_ARREADY)
    begin
        if ((gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_ap_done)
    begin
        if ((grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_done)
    begin
        if ((grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state24_blk_assign_proc : process(gmem_AWREADY)
    begin
        if ((gmem_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_ap_done)
    begin
        if ((grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(gmem_ARREADY)
    begin
        if ((gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;

    ap_ST_fsm_state31_blk_assign_proc : process(gmem_BVALID)
    begin
        if ((gmem_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state31_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state31_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state31, gmem_BVALID)
    begin
        if (((gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state31, gmem_BVALID)
    begin
        if (((gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    empty_25_fu_323_p3 <= 
        trunc_ln24_fu_313_p1 when (icmp_ln24_fu_317_p2(0) = '1') else 
        ap_const_lv31_0;
    empty_27_fu_467_p3 <= 
        trunc_ln37_fu_448_p1 when (icmp_ln37_fu_452_p2(0) = '1') else 
        ap_const_lv31_0;
    empty_fu_254_p3 <= 
        trunc_ln23_fu_234_p1 when (icmp_ln23_fu_238_p2(0) = '1') else 
        ap_const_lv31_0;

    gmem_ARADDR_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state11, ap_CS_fsm_state10, ap_CS_fsm_state19, grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARADDR, grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARADDR, gmem_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state18, sext_ln23_fu_295_p1, sext_ln24_fu_331_p1)
    begin
        if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            gmem_ARADDR <= sext_ln24_fu_331_p1;
        elsif (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_ARADDR <= sext_ln23_fu_295_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            gmem_ARADDR <= grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem_ARADDR <= grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARADDR;
        else 
            gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARLEN_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state11, zext_ln23_fu_305_p1, ap_CS_fsm_state10, zext_ln24_fu_341_p1, ap_CS_fsm_state19, grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARLEN, grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARLEN, gmem_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state18)
    begin
        if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            gmem_ARLEN <= zext_ln24_fu_341_p1;
        elsif (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_ARLEN <= zext_ln23_fu_305_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            gmem_ARLEN <= grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem_ARLEN <= grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARLEN;
        else 
            gmem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARVALID_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state11, ap_CS_fsm_state10, ap_CS_fsm_state19, grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARVALID, grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARVALID, gmem_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state18)
    begin
        if ((((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            gmem_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            gmem_ARVALID <= grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem_ARVALID <= grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_ARVALID;
        else 
            gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_AWADDR_assign_proc : process(ap_CS_fsm_state24, grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWADDR, gmem_AWREADY, ap_CS_fsm_state25, ap_CS_fsm_state26, sext_ln37_fu_484_p1)
    begin
        if (((gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            gmem_AWADDR <= sext_ln37_fu_484_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            gmem_AWADDR <= grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWADDR;
        else 
            gmem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_AWLEN_assign_proc : process(ap_CS_fsm_state24, grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWLEN, gmem_AWREADY, ap_CS_fsm_state25, ap_CS_fsm_state26, zext_ln37_fu_494_p1)
    begin
        if (((gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            gmem_AWLEN <= zext_ln37_fu_494_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            gmem_AWLEN <= grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWLEN;
        else 
            gmem_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_AWVALID_assign_proc : process(ap_CS_fsm_state24, grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWVALID, gmem_AWREADY, ap_CS_fsm_state25, ap_CS_fsm_state26)
    begin
        if (((gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            gmem_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            gmem_AWVALID <= grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_AWVALID;
        else 
            gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_BREADY_assign_proc : process(ap_CS_fsm_state31, grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_BREADY, gmem_BVALID, ap_CS_fsm_state25, ap_CS_fsm_state26)
    begin
        if (((gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            gmem_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            gmem_BREADY <= grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_BREADY;
        else 
            gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_RREADY_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state19, grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_RREADY, grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_RREADY, ap_CS_fsm_state9, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            gmem_RREADY <= grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem_RREADY <= grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m_axi_gmem_RREADY;
        else 
            gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_WVALID_assign_proc : process(grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_WVALID, ap_CS_fsm_state25, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            gmem_WVALID <= grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m_axi_gmem_WVALID;
        else 
            gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_blk_n_AR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state2, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_AW_assign_proc : process(m_axi_gmem_AWREADY, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            gmem_blk_n_AW <= m_axi_gmem_AWREADY;
        else 
            gmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_B_assign_proc : process(m_axi_gmem_BVALID, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            gmem_blk_n_B <= m_axi_gmem_BVALID;
        else 
            gmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_498_ce_assign_proc : process(ap_CS_fsm_state20, grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_done, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state20) or ((grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21)))) then 
            grp_fu_498_ce <= ap_const_logic_1;
        else 
            grp_fu_498_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_ap_start <= grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_ap_start_reg;
    grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_ap_start <= grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_ap_start_reg;
    grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_start <= grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_start_reg;
    grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_ap_start <= grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_ap_start_reg;
    icmp_ln23_fu_238_p2 <= "1" when (signed(mul_fu_228_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln24_fu_317_p2 <= "1" when (signed(mul6_fu_309_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln26_fu_372_p2 <= "1" when (indvar_flatten_fu_106 = mul_ln26_reg_614) else "0";
    icmp_ln27_fu_367_p2 <= "1" when (signed(zext_ln27_fu_363_p1) < signed(N3_read_reg_526)) else "0";
    icmp_ln37_fu_452_p2 <= "1" when (signed(mul58_fu_444_p2) > signed(ap_const_lv32_0)) else "0";

    m1_buffer_address0_assign_proc : process(ap_CS_fsm_state10, grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m1_buffer_address0, grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_m1_buffer_address0, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            m1_buffer_address0 <= grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_m1_buffer_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            m1_buffer_address0 <= grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m1_buffer_address0;
        else 
            m1_buffer_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    m1_buffer_ce0_assign_proc : process(ap_CS_fsm_state10, grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m1_buffer_ce0, grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_m1_buffer_ce0, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            m1_buffer_ce0 <= grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_m1_buffer_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            m1_buffer_ce0 <= grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m1_buffer_ce0;
        else 
            m1_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    m1_buffer_we0_assign_proc : process(ap_CS_fsm_state10, grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m1_buffer_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            m1_buffer_we0 <= grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_m1_buffer_we0;
        else 
            m1_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;


    m2_buffer_address0_assign_proc : process(ap_CS_fsm_state19, grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m2_buffer_address0, grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_m2_buffer_address0, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            m2_buffer_address0 <= grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_m2_buffer_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            m2_buffer_address0 <= grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m2_buffer_address0;
        else 
            m2_buffer_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    m2_buffer_ce0_assign_proc : process(ap_CS_fsm_state19, grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m2_buffer_ce0, grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_m2_buffer_ce0, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            m2_buffer_ce0 <= grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_m2_buffer_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            m2_buffer_ce0 <= grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m2_buffer_ce0;
        else 
            m2_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    m2_buffer_we0_assign_proc : process(ap_CS_fsm_state19, grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m2_buffer_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            m2_buffer_we0 <= grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_m2_buffer_we0;
        else 
            m2_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;


    m3_buffer_address0_assign_proc : process(grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m3_buffer_address0, ap_CS_fsm_state26, zext_ln33_fu_480_p1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            m3_buffer_address0 <= zext_ln33_fu_480_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            m3_buffer_address0 <= grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m3_buffer_address0;
        else 
            m3_buffer_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    m3_buffer_ce0_assign_proc : process(grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m3_buffer_ce0, ap_CS_fsm_state26, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            m3_buffer_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            m3_buffer_ce0 <= grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_m3_buffer_ce0;
        else 
            m3_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    m3_buffer_we0_assign_proc : process(ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            m3_buffer_we0 <= ap_const_logic_1;
        else 
            m3_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln26_fu_351_p0 <= mul_ln26_fu_351_p00(32 - 1 downto 0);
    mul_ln26_fu_351_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(N1_read_reg_540),64));
    mul_ln26_fu_351_p1 <= mul_ln26_fu_351_p10(32 - 1 downto 0);
    mul_ln26_fu_351_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(N3_read_reg_526),64));
    select_ln26_1_fu_400_p3 <= 
        i_2_fu_102 when (icmp_ln27_fu_367_p2(0) = '1') else 
        add_ln26_1_fu_394_p2;
    select_ln26_fu_386_p3 <= 
        j_fu_98 when (icmp_ln27_fu_367_p2(0) = '1') else 
        ap_const_lv31_0;
        sext_ln23_fu_295_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln23_1_reg_556),32));

        sext_ln24_fu_331_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln24_1_reg_567),32));

        sext_ln37_fu_484_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln37_1_reg_643),32));

    trunc_ln23_fu_234_p1 <= mul_fu_228_p2(31 - 1 downto 0);
    trunc_ln24_fu_313_p1 <= mul6_fu_309_p2(31 - 1 downto 0);
    trunc_ln26_1_fu_276_p0 <= N2;
    trunc_ln26_1_fu_276_p1 <= trunc_ln26_1_fu_276_p0(10 - 1 downto 0);
    trunc_ln26_2_fu_408_p1 <= select_ln26_1_fu_400_p3(10 - 1 downto 0);
    trunc_ln26_fu_272_p0 <= N3;
    trunc_ln26_fu_272_p1 <= trunc_ln26_fu_272_p0(10 - 1 downto 0);
    trunc_ln27_fu_418_p1 <= select_ln26_fu_386_p3(10 - 1 downto 0);
    trunc_ln37_fu_448_p1 <= mul58_fu_444_p2(31 - 1 downto 0);
    zext_ln23_fu_305_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_reg_562),32));
    zext_ln24_fu_341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_25_reg_599),32));
    zext_ln27_fu_363_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_fu_98),32));
    zext_ln33_fu_480_p0 <= grp_fu_498_p3;
    zext_ln33_fu_480_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln33_fu_480_p0),32));
    zext_ln37_fu_494_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_27_reg_649),32));
end behav;
