#Build: Fabric Compiler 2020.2-Lite, Build 59895, Jul 24 10:52 2020
#Install: D:\pango\PDS_2020.2-Lite\bin
#Application name: pds_shell
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-3DR578RQ
Generated by Fabric Compiler (version 2020.2-Lite build 59895) at Mon Jul 17 18:20:21 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Mon Jul 17 18:20:26 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               179           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     237.756 MHz       1000.000          4.206        995.794
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.794       0.000              0            540
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.212       0.000              0            540
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.252       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.252       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            179
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.533       0.000              0            540
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.233       0.000              0            540
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.096       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.133       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            179
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[6]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.735
  Launch Clock Delay      :  4.390
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.826       4.390         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_220/Q0                    tco                   0.261       4.651 r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.601       5.252         counter_rgb_t[15]
 CLMA_50_221/Y0                    td                    0.164       5.416 r       N132_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.450       5.866         _N1456           
 CLMA_54_216/Y0                    td                    0.164       6.030 r       N18_19/gateop_perm/Z
                                   net (fanout=5)        0.288       6.318         _N1552           
 CLMA_50_216/Y0                    td                    0.214       6.532 r       N18_24/gateop_perm/Z
                                   net (fanout=26)       0.270       6.802         _N1626           
 CLMA_50_217/Y0                    td                    0.383       7.185 r       N397_2/gateop_perm/Z
                                   net (fanout=1)        0.260       7.445         _N1389           
 CLMA_50_216/Y3                    td                    0.276       7.721 r       N397/gateop/F    
                                   net (fanout=13)       0.378       8.099         N397             
 CLMA_50_213/CECO                  td                    0.118       8.217 r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.217         _N47             
 CLMA_50_217/CECI                                                          r       counter_rgb_t[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.217         Logic Levels: 6  
                                                                                   Logic: 1.580ns(41.286%), Route: 2.247ns(58.714%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.543    1003.735         ntclkbufg_0      
 CLMA_50_217/CLK                                                           r       counter_rgb_t[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.352                          
 clock uncertainty                                      -0.050    1004.302                          

 Setup time                                             -0.291    1004.011                          

 Data required time                                               1004.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.011                          
 Data arrival time                                                  -8.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.794                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[8]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.735
  Launch Clock Delay      :  4.390
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.826       4.390         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_220/Q0                    tco                   0.261       4.651 r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.601       5.252         counter_rgb_t[15]
 CLMA_50_221/Y0                    td                    0.164       5.416 r       N132_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.450       5.866         _N1456           
 CLMA_54_216/Y0                    td                    0.164       6.030 r       N18_19/gateop_perm/Z
                                   net (fanout=5)        0.288       6.318         _N1552           
 CLMA_50_216/Y0                    td                    0.214       6.532 r       N18_24/gateop_perm/Z
                                   net (fanout=26)       0.270       6.802         _N1626           
 CLMA_50_217/Y0                    td                    0.383       7.185 r       N397_2/gateop_perm/Z
                                   net (fanout=1)        0.260       7.445         _N1389           
 CLMA_50_216/Y3                    td                    0.276       7.721 r       N397/gateop/F    
                                   net (fanout=13)       0.378       8.099         N397             
 CLMA_50_212/CECO                  td                    0.118       8.217 r       counter_rgb_t[21]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       8.217         _N49             
 CLMA_50_216/CECI                                                          r       counter_rgb_t[8]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.217         Logic Levels: 6  
                                                                                   Logic: 1.580ns(41.286%), Route: 2.247ns(58.714%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.543    1003.735         ntclkbufg_0      
 CLMA_50_216/CLK                                                           r       counter_rgb_t[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.352                          
 clock uncertainty                                      -0.050    1004.302                          

 Setup time                                             -0.291    1004.011                          

 Data required time                                               1004.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.011                          
 Data arrival time                                                  -8.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.794                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[9]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.735
  Launch Clock Delay      :  4.390
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.826       4.390         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_220/Q0                    tco                   0.261       4.651 r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.601       5.252         counter_rgb_t[15]
 CLMA_50_221/Y0                    td                    0.164       5.416 r       N132_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.450       5.866         _N1456           
 CLMA_54_216/Y0                    td                    0.164       6.030 r       N18_19/gateop_perm/Z
                                   net (fanout=5)        0.288       6.318         _N1552           
 CLMA_50_216/Y0                    td                    0.214       6.532 r       N18_24/gateop_perm/Z
                                   net (fanout=26)       0.270       6.802         _N1626           
 CLMA_50_217/Y0                    td                    0.383       7.185 r       N397_2/gateop_perm/Z
                                   net (fanout=1)        0.260       7.445         _N1389           
 CLMA_50_216/Y3                    td                    0.276       7.721 r       N397/gateop/F    
                                   net (fanout=13)       0.378       8.099         N397             
 CLMA_50_213/CECO                  td                    0.118       8.217 r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.217         _N47             
 CLMA_50_217/CECI                                                          r       counter_rgb_t[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.217         Logic Levels: 6  
                                                                                   Logic: 1.580ns(41.286%), Route: 2.247ns(58.714%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.543    1003.735         ntclkbufg_0      
 CLMA_50_217/CLK                                                           r       counter_rgb_t[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.352                          
 clock uncertainty                                      -0.050    1004.302                          

 Setup time                                             -0.291    1004.011                          

 Data required time                                               1004.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.011                          
 Data arrival time                                                  -8.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.794                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[11]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.783
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.591       3.783         ntclkbufg_0      
 CLMA_38_248/CLK                                                           r       counter_e_b[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_248/Q1                    tco                   0.223       4.006 f       counter_e_b[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.235       4.241         counter_e_b[11]  
 CLMA_38_244/M3                                                            f       dis_reg_b[11]/opit_0_inv/D

 Data arrival time                                                   4.241         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.690%), Route: 0.235ns(51.310%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.853       4.417         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_b[11]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                              -0.016       4.029                          

 Data required time                                                  4.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.029                          
 Data arrival time                                                  -4.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : dis_reg_b[19]/opit_0_inv/CLK
Endpoint    : nr_b/opit_0_inv_L6Q_perm/A4
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.581       3.773         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       dis_reg_b[19]/opit_0_inv/CLK

 CLMA_30_244/Q0                    tco                   0.223       3.996 f       dis_reg_b[19]/opit_0_inv/Q
                                   net (fanout=2)        0.176       4.172         dis_reg_b[19]    
 CLMA_30_249/A4                                                            f       nr_b/opit_0_inv_L6Q_perm/A4

 Data arrival time                                                   4.172         Logic Levels: 0  
                                                                                   Logic: 0.223ns(55.890%), Route: 0.176ns(44.110%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.878       4.442         ntclkbufg_0      
 CLMA_30_249/CLK                                                           r       nr_b/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.372       4.070                          
 clock uncertainty                                       0.000       4.070                          

 Hold time                                              -0.127       3.943                          

 Data required time                                                  3.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.943                          
 Data arrival time                                                  -4.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.229                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[16]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.423
  Launch Clock Delay      :  3.779
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.587       3.779         ntclkbufg_0      
 CLMA_30_257/CLK                                                           r       counter_e_b[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_257/Q2                    tco                   0.223       4.002 f       counter_e_b[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.295       4.297         counter_e_b[16]  
 CLMA_30_244/M3                                                            f       dis_reg_b[16]/opit_0_inv/D

 Data arrival time                                                   4.297         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.050%), Route: 0.295ns(56.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.859       4.423         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       dis_reg_b[16]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.051                          
 clock uncertainty                                       0.000       4.051                          

 Hold time                                              -0.016       4.035                          

 Data required time                                                  4.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.035                          
 Data arrival time                                                  -4.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.371
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.807       4.371         ntclkbufg_0      
 CLMA_58_168/CLK                                                           r       counter_p[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_168/Q1                    tco                   0.261       4.632 r       counter_p[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.420       5.052         counter_p[0]     
 CLMA_58_172/Y3                    td                    0.276       5.328 r       N154_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.518       5.846         _N880            
 CLMA_66_176/Y3                    td                    0.377       6.223 r       N202_mux8/gateop_perm/Z
                                   net (fanout=1)        0.448       6.671         _N840            
 CLMA_66_180/Y1                    td                    0.209       6.880 r       N202_mux12/gateop_perm/Z
                                   net (fanout=1)        0.594       7.474         _N921            
 CLMA_70_189/Y2                    td                    0.384       7.858 r       N202_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.502       8.360         _N1609           
 CLMS_78_189/Y2                    td                    0.165       8.525 r       N414/gateop_perm/Z
                                   net (fanout=2)        0.218       8.743         N414             
 CLMS_78_189/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   8.743         Logic Levels: 5  
                                                                                   Logic: 1.672ns(38.243%), Route: 2.700ns(61.757%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.532    1003.724         ntclkbufg_0      
 CLMS_78_189/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.322                          
 clock uncertainty                                      -0.050    1004.272                          

 Recovery time                                          -0.277    1003.995                          

 Data required time                                               1003.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.995                          
 Data arrival time                                                  -8.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.252                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.374
  Launch Clock Delay      :  3.711
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.519       3.711         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_193/Q0                    tco                   0.223       3.934 f       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.410       4.344         counter_p[19]    
 CLMS_78_189/Y2                    td                    0.313       4.657 f       N414/gateop_perm/Z
                                   net (fanout=2)        0.160       4.817         N414             
 CLMS_78_189/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.817         Logic Levels: 1  
                                                                                   Logic: 0.536ns(48.463%), Route: 0.570ns(51.537%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.810       4.374         ntclkbufg_0      
 CLMS_78_189/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.776                          
 clock uncertainty                                       0.000       3.776                          

 Removal time                                           -0.211       3.565                          

 Data required time                                                  3.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.565                          
 Data arrival time                                                  -4.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.252                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.797       4.361         ntclkbufg_0      
 CLMA_58_176/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_176/Q2                    tco                   0.261       4.622 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.636       5.258         counter_p[5]     
 CLMS_66_173/Y0                    td                    0.164       5.422 r       N162_mux3/gateop_perm/Z
                                   net (fanout=2)        0.757       6.179         _N881            
 CLMA_70_180/Y1                    td                    0.209       6.388 r       N183_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.725       7.113         _N915            
 CLMA_70_180/Y0                    td                    0.383       7.496 r       N183_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.303       7.799         _N1621           
 CLMS_66_189/Y0                    td                    0.164       7.963 r       N185_muxf6_perm/Y0
                                   net (fanout=1)        0.284       8.247         _N914            
 CLMA_70_193/Y0                    td                    0.371       8.618 f       N198_6/gateop_perm/Z
                                   net (fanout=1)        2.583      11.201         _N1107           
 IOL_7_349/DO                      td                    0.122      11.323 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.323         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      14.111 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      14.203         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  14.203         Logic Levels: 7  
                                                                                   Logic: 4.462ns(45.336%), Route: 5.380ns(54.664%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.807       4.371         ntclkbufg_0      
 CLMA_58_168/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_168/Q0                    tco                   0.261       4.632 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.624       5.256         counter_p[3]     
 CLMS_66_177/Y1                    td                    0.276       5.532 r       N172_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.420       5.952         _N1594           
 CLMS_66_181/Y3                    td                    0.169       6.121 r       N172_mux8/gateop_perm/Z
                                   net (fanout=1)        0.443       6.564         _N828            
 CLMS_66_189/Y2                    td                    0.389       6.953 r       N172_mux12/gateop_perm/Z
                                   net (fanout=1)        0.260       7.213         _N991            
 CLMS_66_189/Y1                    td                    0.382       7.595 r       N185_muxf6_perm/Y1
                                   net (fanout=1)        0.345       7.940         _N911            
 CLMA_78_188/Y1                    td                    0.360       8.300 f       N177/gateop_perm/Z
                                   net (fanout=1)        2.651      10.951         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      11.073 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.073         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      13.861 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      13.958         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  13.958         Logic Levels: 7  
                                                                                   Logic: 4.747ns(49.515%), Route: 4.840ns(50.485%)
====================================================================================================

====================================================================================================

Startpoint  : reg_rgb[16]/opit_0_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.833       4.397         ntclkbufg_0      
 CLMS_46_229/CLK                                                           r       reg_rgb[16]/opit_0_L5Q_perm/CLK

 CLMS_46_229/Q0                    tco                   0.261       4.658 r       reg_rgb[16]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.455       5.113         reg_rgb[16]      
 CLMS_54_225/Y0                    td                    0.387       5.500 r       N141_25/gateop_perm/Z
                                   net (fanout=1)        0.654       6.154         _N1104           
 CLMA_58_213/Y6AB                  td                    0.126       6.280 r       N149_muxf6_perm/Z
                                   net (fanout=1)        0.629       6.909         N149             
 CLMA_58_212/Y1                    td                    0.339       7.248 f       N151/gateop_perm/Z
                                   net (fanout=1)        3.546      10.794         _N1              
 IOL_151_22/DO                     td                    0.122      10.916 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.916         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.788      13.704 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      13.764         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  13.764         Logic Levels: 5  
                                                                                   Logic: 4.023ns(42.949%), Route: 5.344ns(57.051%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.935       0.971 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.971         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.094       1.065 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.063       2.128         nt_echo_b        
 CLMS_26_253/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.128         Logic Levels: 2  
                                                                                   Logic: 1.029ns(48.355%), Route: 1.099ns(51.645%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        1.048       2.132         nt_echo_a        
 CLMA_30_228/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   2.132         Logic Levels: 2  
                                                                                   Logic: 1.029ns(48.265%), Route: 1.103ns(51.735%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : counter_e_b[6]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.824       1.866 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.866         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.094       1.960 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=67)       0.532       2.492         nt_sys_rst_n     
 CLMA_30_237/RS                                                            r       counter_e_b[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.492         Logic Levels: 2  
                                                                                   Logic: 1.918ns(76.966%), Route: 0.574ns(23.034%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[8]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.088
  Launch Clock Delay      :  3.548
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.481       3.548         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_220/Q0                    tco                   0.209       3.757 r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.466       4.223         counter_rgb_t[15]
 CLMA_50_221/Y0                    td                    0.131       4.354 r       N132_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.352       4.706         _N1456           
 CLMA_54_216/Y0                    td                    0.131       4.837 r       N18_19/gateop_perm/Z
                                   net (fanout=5)        0.238       5.075         _N1552           
 CLMA_50_216/Y0                    td                    0.171       5.246 r       N18_24/gateop_perm/Z
                                   net (fanout=26)       0.251       5.497         _N1626           
 CLMA_50_217/Y0                    td                    0.308       5.805 r       N397_2/gateop_perm/Z
                                   net (fanout=1)        0.239       6.044         _N1389           
 CLMA_50_216/Y3                    td                    0.221       6.265 r       N397/gateop/F    
                                   net (fanout=13)       0.319       6.584         N397             
 CLMA_50_212/CECO                  td                    0.094       6.678 r       counter_rgb_t[21]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.678         _N49             
 CLMA_50_216/CECI                                                          r       counter_rgb_t[8]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.678         Logic Levels: 6  
                                                                                   Logic: 1.265ns(40.415%), Route: 1.865ns(59.585%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.279    1003.088         ntclkbufg_0      
 CLMA_50_216/CLK                                                           r       counter_rgb_t[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.494                          
 clock uncertainty                                      -0.050    1003.444                          

 Setup time                                             -0.233    1003.211                          

 Data required time                                               1003.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.211                          
 Data arrival time                                                  -6.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.533                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[9]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.088
  Launch Clock Delay      :  3.548
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.481       3.548         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_220/Q0                    tco                   0.209       3.757 r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.466       4.223         counter_rgb_t[15]
 CLMA_50_221/Y0                    td                    0.131       4.354 r       N132_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.352       4.706         _N1456           
 CLMA_54_216/Y0                    td                    0.131       4.837 r       N18_19/gateop_perm/Z
                                   net (fanout=5)        0.238       5.075         _N1552           
 CLMA_50_216/Y0                    td                    0.171       5.246 r       N18_24/gateop_perm/Z
                                   net (fanout=26)       0.251       5.497         _N1626           
 CLMA_50_217/Y0                    td                    0.308       5.805 r       N397_2/gateop_perm/Z
                                   net (fanout=1)        0.239       6.044         _N1389           
 CLMA_50_216/Y3                    td                    0.221       6.265 r       N397/gateop/F    
                                   net (fanout=13)       0.319       6.584         N397             
 CLMA_50_213/CECO                  td                    0.094       6.678 r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.678         _N47             
 CLMA_50_217/CECI                                                          r       counter_rgb_t[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.678         Logic Levels: 6  
                                                                                   Logic: 1.265ns(40.415%), Route: 1.865ns(59.585%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.279    1003.088         ntclkbufg_0      
 CLMA_50_217/CLK                                                           r       counter_rgb_t[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.494                          
 clock uncertainty                                      -0.050    1003.444                          

 Setup time                                             -0.233    1003.211                          

 Data required time                                               1003.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.211                          
 Data arrival time                                                  -6.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.533                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[6]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.088
  Launch Clock Delay      :  3.548
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.481       3.548         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_220/Q0                    tco                   0.209       3.757 r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.466       4.223         counter_rgb_t[15]
 CLMA_50_221/Y0                    td                    0.131       4.354 r       N132_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.352       4.706         _N1456           
 CLMA_54_216/Y0                    td                    0.131       4.837 r       N18_19/gateop_perm/Z
                                   net (fanout=5)        0.238       5.075         _N1552           
 CLMA_50_216/Y0                    td                    0.171       5.246 r       N18_24/gateop_perm/Z
                                   net (fanout=26)       0.251       5.497         _N1626           
 CLMA_50_217/Y0                    td                    0.308       5.805 r       N397_2/gateop_perm/Z
                                   net (fanout=1)        0.239       6.044         _N1389           
 CLMA_50_216/Y3                    td                    0.221       6.265 r       N397/gateop/F    
                                   net (fanout=13)       0.319       6.584         N397             
 CLMA_50_213/CECO                  td                    0.094       6.678 r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.678         _N47             
 CLMA_50_217/CECI                                                          r       counter_rgb_t[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.678         Logic Levels: 6  
                                                                                   Logic: 1.265ns(40.415%), Route: 1.865ns(59.585%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.279    1003.088         ntclkbufg_0      
 CLMA_50_217/CLK                                                           r       counter_rgb_t[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.494                          
 clock uncertainty                                      -0.050    1003.444                          

 Setup time                                             -0.233    1003.211                          

 Data required time                                               1003.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.211                          
 Data arrival time                                                  -6.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.533                          
====================================================================================================

====================================================================================================

Startpoint  : dis_reg_b[19]/opit_0_inv/CLK
Endpoint    : nr_b/opit_0_inv_L6Q_perm/A4
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.315       3.124         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       dis_reg_b[19]/opit_0_inv/CLK

 CLMA_30_244/Q0                    tco                   0.197       3.321 f       dis_reg_b[19]/opit_0_inv/Q
                                   net (fanout=2)        0.169       3.490         dis_reg_b[19]    
 CLMA_30_249/A4                                                            f       nr_b/opit_0_inv_L6Q_perm/A4

 Data arrival time                                                   3.490         Logic Levels: 0  
                                                                                   Logic: 0.197ns(53.825%), Route: 0.169ns(46.175%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.537       3.604         ntclkbufg_0      
 CLMA_30_249/CLK                                                           r       nr_b/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.258       3.346                          
 clock uncertainty                                       0.000       3.346                          

 Hold time                                              -0.089       3.257                          

 Data required time                                                  3.257                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.257                          
 Data arrival time                                                  -3.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[11]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.139
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.330       3.139         ntclkbufg_0      
 CLMA_38_248/CLK                                                           r       counter_e_b[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_248/Q1                    tco                   0.198       3.337 r       counter_e_b[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.238       3.575         counter_e_b[11]  
 CLMA_38_244/M3                                                            r       dis_reg_b[11]/opit_0_inv/D

 Data arrival time                                                   3.575         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.413%), Route: 0.238ns(54.587%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.505       3.572         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_b[11]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.314                          
 clock uncertainty                                       0.000       3.314                          

 Hold time                                              -0.003       3.311                          

 Data required time                                                  3.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.311                          
 Data arrival time                                                  -3.575                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[16]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.579
  Launch Clock Delay      :  3.137
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.328       3.137         ntclkbufg_0      
 CLMA_30_257/CLK                                                           r       counter_e_b[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_257/Q2                    tco                   0.198       3.335 r       counter_e_b[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.259       3.594         counter_e_b[16]  
 CLMA_30_244/M3                                                            r       dis_reg_b[16]/opit_0_inv/D

 Data arrival time                                                   3.594         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.326%), Route: 0.259ns(56.674%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.512       3.579         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       dis_reg_b[16]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.321                          
 clock uncertainty                                       0.000       3.321                          

 Hold time                                              -0.003       3.318                          

 Data required time                                                  3.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.318                          
 Data arrival time                                                  -3.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.084
  Launch Clock Delay      :  3.532
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.465       3.532         ntclkbufg_0      
 CLMA_58_168/CLK                                                           r       counter_p[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_168/Q1                    tco                   0.209       3.741 r       counter_p[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.358       4.099         counter_p[0]     
 CLMA_58_172/Y3                    td                    0.221       4.320 r       N154_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.404       4.724         _N880            
 CLMA_66_176/Y3                    td                    0.302       5.026 r       N202_mux8/gateop_perm/Z
                                   net (fanout=1)        0.376       5.402         _N840            
 CLMA_66_180/Y1                    td                    0.167       5.569 r       N202_mux12/gateop_perm/Z
                                   net (fanout=1)        0.485       6.054         _N921            
 CLMA_70_189/Y2                    td                    0.308       6.362 r       N202_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.416       6.778         _N1609           
 CLMS_78_189/Y2                    td                    0.132       6.910 r       N414/gateop_perm/Z
                                   net (fanout=2)        0.201       7.111         N414             
 CLMS_78_189/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   7.111         Logic Levels: 5  
                                                                                   Logic: 1.339ns(37.413%), Route: 2.240ns(62.587%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.275    1003.084         ntclkbufg_0      
 CLMS_78_189/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.480                          
 clock uncertainty                                      -0.050    1003.430                          

 Recovery time                                          -0.223    1003.207                          

 Data required time                                               1003.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.207                          
 Data arrival time                                                  -7.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.096                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.538
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.259       3.068         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_193/Q0                    tco                   0.197       3.265 f       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.395       3.660         counter_p[19]    
 CLMS_78_189/Y2                    td                    0.277       3.937 f       N414/gateop_perm/Z
                                   net (fanout=2)        0.152       4.089         N414             
 CLMS_78_189/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.089         Logic Levels: 1  
                                                                                   Logic: 0.474ns(46.425%), Route: 0.547ns(53.575%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.471       3.538         ntclkbufg_0      
 CLMS_78_189/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.142                          
 clock uncertainty                                       0.000       3.142                          

 Removal time                                           -0.186       2.956                          

 Data required time                                                  2.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.956                          
 Data arrival time                                                  -4.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.133                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.465       3.532         ntclkbufg_0      
 CLMA_58_168/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_168/Q0                    tco                   0.209       3.741 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.509       4.250         counter_p[3]     
 CLMS_66_177/Y1                    td                    0.221       4.471 r       N172_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.355       4.826         _N1594           
 CLMS_66_181/Y3                    td                    0.135       4.961 r       N172_mux8/gateop_perm/Z
                                   net (fanout=1)        0.373       5.334         _N828            
 CLMS_66_189/Y2                    td                    0.312       5.646 r       N172_mux12/gateop_perm/Z
                                   net (fanout=1)        0.239       5.885         _N991            
 CLMS_66_189/Y1                    td                    0.307       6.192 r       N185_muxf6_perm/Y1
                                   net (fanout=1)        0.278       6.470         _N911            
 CLMA_78_188/Y1                    td                    0.288       6.758 f       N177/gateop_perm/Z
                                   net (fanout=1)        2.595       9.353         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.434 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.434         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.483 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.580         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.580         Logic Levels: 7  
                                                                                   Logic: 3.602ns(44.756%), Route: 4.446ns(55.244%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.455       3.522         ntclkbufg_0      
 CLMA_58_176/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_176/Q2                    tco                   0.209       3.731 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.519       4.250         counter_p[5]     
 CLMS_66_173/Y0                    td                    0.131       4.381 r       N162_mux3/gateop_perm/Z
                                   net (fanout=2)        0.580       4.961         _N881            
 CLMA_70_180/Y1                    td                    0.167       5.128 r       N183_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.556       5.684         _N915            
 CLMA_70_180/Y0                    td                    0.308       5.992 r       N183_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.248       6.240         _N1621           
 CLMS_66_189/Y0                    td                    0.131       6.371 r       N185_muxf6_perm/Y0
                                   net (fanout=1)        0.232       6.603         _N914            
 CLMA_70_193/Y0                    td                    0.297       6.900 f       N198_6/gateop_perm/Z
                                   net (fanout=1)        2.379       9.279         _N1107           
 IOL_7_349/DO                      td                    0.081       9.360 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.360         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.409 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.501         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.501         Logic Levels: 7  
                                                                                   Logic: 3.373ns(42.273%), Route: 4.606ns(57.727%)
====================================================================================================

====================================================================================================

Startpoint  : reg_rgb[16]/opit_0_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.486       3.553         ntclkbufg_0      
 CLMS_46_229/CLK                                                           r       reg_rgb[16]/opit_0_L5Q_perm/CLK

 CLMS_46_229/Q0                    tco                   0.209       3.762 r       reg_rgb[16]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.355       4.117         reg_rgb[16]      
 CLMS_54_225/Y0                    td                    0.310       4.427 r       N141_25/gateop_perm/Z
                                   net (fanout=1)        0.517       4.944         _N1104           
 CLMA_58_213/Y6AB                  td                    0.101       5.045 r       N149_muxf6_perm/Z
                                   net (fanout=1)        0.487       5.532         N149             
 CLMA_58_212/Y1                    td                    0.272       5.804 f       N151/gateop_perm/Z
                                   net (fanout=1)        3.443       9.247         _N1              
 IOL_151_22/DO                     td                    0.081       9.328 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.328         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.049      11.377 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      11.437         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  11.437         Logic Levels: 5  
                                                                                   Logic: 3.022ns(38.331%), Route: 4.862ns(61.669%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.781       0.817 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.817         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.071       0.888 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        0.878       1.766         nt_echo_b        
 CLMS_26_253/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   1.766         Logic Levels: 2  
                                                                                   Logic: 0.852ns(48.245%), Route: 0.914ns(51.755%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.937       1.844         nt_echo_a        
 CLMA_30_228/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.844         Logic Levels: 2  
                                                                                   Logic: 0.852ns(46.204%), Route: 0.992ns(53.796%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : counter_e_b[5]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.477       1.519 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.519         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.071       1.590 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=67)       0.511       2.101         nt_sys_rst_n     
 CLMA_30_237/RS                                                            f       counter_e_b[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.101         Logic Levels: 2  
                                                                                   Logic: 1.548ns(73.679%), Route: 0.553ns(26.321%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.438 sec
Current time: Mon Jul 17 18:20:26 2023
Action report_timing: Peak memory pool usage is 323,846,144 bytes
Report timing is finished successfully.
