<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/usr/hwpf/hwp/dimm_attributes.xml $                        -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2012,2016                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<!-- XML file specifying DIMM attributes used by HW Procedures. -->
<!-- $Id: dimm_attributes.xml,v 1.5 2016/02/05 22:53:35 dcrowell Exp $ -->
<attributes>

<attribute>
    <id>ATTR_CEN_DQ_TO_DIMM_CONN_DQ</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Centaur DQ to DIMM connector DQ mapping.
        Uint8 value for each Centaur DQ (0-79).
        The value is the corresponding DIMM Connector DQ.
        Therefore if (data[2] == 60) then Centaur DQ 2 maps to DIMM DQ 60
        If the logical DIMM is on a Centaur-DIMM then the value is the same as the
        array index because there is no DIMM connector.
        If the logical DIMM is an IS-DIMM then the value depends on board wiring.
    </description>
    <valueType>uint8</valueType>
    <array>80</array>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_MBA_PORT</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>MBA Chiplet port this DIMM is connected to</description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_MBA_DIMM</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>MBA port DIMM number of this DIMM</description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_BAD_DQ_BITMAP</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Bad DQ bitmap from a Centaur:MBA point of view.
        The data is a 10 byte bitmap for each of 4 possible ranks.
        The bad DQ data is stored in DIMM SPD, it is stored in a special format
        and is translated to a DIMM Connector point of view for IS-DIMMs.
        All of these details are hidden from the user of this attribute.
    </description>
    <valueType>uint8</valueType>
    <array>4 10</array>
    <platInit/>
    <writeable/>
</attribute>

<attribute>
    <id>ATTR_VPD_DIMM_SPARE</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>
        Spare DRAM availability for all DIMMs connected to the target MBA.
        For each rank on a DIMM, there are 8 DQ lines to spare DRAMs.
        - NO_SPARE: No spare DRAMs
        - LOW_NIBBLE:  x4 DRAMs in use, one spare DRAM connected to SP_DQ0-3
        - HIGH_NIBBLE: x4 DRAMs in use, one spare DRAM connected to SP_DQ4-7
        - FULL_BYTE: Either
          1/ x4 DRAMs in use, two spare DRAMs connected to SP_DQ0-7
          2/ x8 DRAMs in use, one spare DRAM connected to SP_DQ0-7
        For C-DIMMs, this is in a VPD field : Record:VSPD, Keyword:AM
    </description>
    <valueType>uint8</valueType>
    <enum>
        NO_SPARE = 0x00,
        LOW_NIBBLE = 0x01,
        HIGH_NIBBLE = 0x02,
        FULL_BYTE = 0x03
    </enum>
    <array>2 2 4</array>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_MBVPD_VERSION</id>
    <targetType>TARGET_TYPE_MEMBUF_CHIP</targetType>
    <description>
       Memory Buffer VPD version, written and consumed by the MB vpd
       accessor functions (see getMBvpdAttr.C).
    </description>
    <valueType>uint32</valueType>
    <writeable/>
</attribute>

</attributes>
