// Seed: 3531337667
module module_0 (
    output wand id_0
);
  supply1 id_2;
  for (id_3 = 1; id_2; id_3.id_2 = 1'd0) begin : LABEL_0
    assign id_3 = 1'd0;
  end
endmodule : SymbolIdentifier
module module_1 (
    input wire id_0,
    output supply0 id_1,
    input uwire id_2,
    input wire id_3,
    inout wor id_4,
    input uwire id_5,
    input supply1 id_6,
    output wand id_7,
    input supply0 id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri id_11,
    input supply1 id_12,
    output logic id_13
);
  initial id_1 = 1;
  tri0 id_15, id_16;
  assign id_4 = ((id_16));
  tri1 id_17, id_18;
  final begin : LABEL_0
    assume #1  (1) id_13 <= 1;
  end
  assign id_17 = id_12;
  wire id_19;
  wand id_20;
  and primCall (id_4, id_10, id_17, id_6, id_11, id_19, id_21, id_16);
  wire id_21;
  wire id_22;
  always id_20 = 1'b0;
  assign id_18 = id_11;
  module_0 modCall_1 (id_15);
  assign modCall_1.id_3 = 0;
endmodule
