<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
should_fail: 0
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v</a>
defines: 
time_elapsed: 0.388s
ram usage: 33440 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpnptv_dtl/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:38</a>: Compile module &#34;work@pcx_buf_pdr_odd&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:40</a>: Implicit port type (wire) for &#34;arbpc1_pcxdp_grant_pa&#34;,
there are 14 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:38</a>: Top level module &#34;work@pcx_buf_pdr_odd&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpnptv_dtl/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_pcx_buf_pdr_odd
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpnptv_dtl/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpnptv_dtl/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@pcx_buf_pdr_odd)
 |vpiName:work@pcx_buf_pdr_odd
 |uhdmallPackages:
 \_package: builtin, parent:work@pcx_buf_pdr_odd
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@pcx_buf_pdr_odd, file:<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v</a>, line:38, parent:work@pcx_buf_pdr_odd
   |vpiDefName:work@pcx_buf_pdr_odd
   |vpiFullName:work@pcx_buf_pdr_odd
   |vpiPort:
   \_port: (arbpc1_pcxdp_grant_pa), line:40
     |vpiName:arbpc1_pcxdp_grant_pa
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc1_pcxdp_grant_pa), line:40
         |vpiName:arbpc1_pcxdp_grant_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_grant_pa
   |vpiPort:
   \_port: (arbpc1_pcxdp_q0_hold_pa_l), line:40
     |vpiName:arbpc1_pcxdp_q0_hold_pa_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc1_pcxdp_q0_hold_pa_l), line:40
         |vpiName:arbpc1_pcxdp_q0_hold_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_q0_hold_pa_l
   |vpiPort:
   \_port: (arbpc1_pcxdp_qsel0_pa), line:41
     |vpiName:arbpc1_pcxdp_qsel0_pa
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc1_pcxdp_qsel0_pa), line:41
         |vpiName:arbpc1_pcxdp_qsel0_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_qsel0_pa
   |vpiPort:
   \_port: (arbpc1_pcxdp_qsel1_pa_l), line:41
     |vpiName:arbpc1_pcxdp_qsel1_pa_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc1_pcxdp_qsel1_pa_l), line:41
         |vpiName:arbpc1_pcxdp_qsel1_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_qsel1_pa_l
   |vpiPort:
   \_port: (arbpc1_pcxdp_shift_px), line:42
     |vpiName:arbpc1_pcxdp_shift_px
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc1_pcxdp_shift_px), line:42
         |vpiName:arbpc1_pcxdp_shift_px
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_shift_px
   |vpiPort:
   \_port: (arbpc3_pcxdp_grant_pa), line:42
     |vpiName:arbpc3_pcxdp_grant_pa
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc3_pcxdp_grant_pa), line:42
         |vpiName:arbpc3_pcxdp_grant_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_grant_pa
   |vpiPort:
   \_port: (arbpc3_pcxdp_q0_hold_pa_l), line:43
     |vpiName:arbpc3_pcxdp_q0_hold_pa_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc3_pcxdp_q0_hold_pa_l), line:43
         |vpiName:arbpc3_pcxdp_q0_hold_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_q0_hold_pa_l
   |vpiPort:
   \_port: (arbpc3_pcxdp_qsel0_pa), line:43
     |vpiName:arbpc3_pcxdp_qsel0_pa
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc3_pcxdp_qsel0_pa), line:43
         |vpiName:arbpc3_pcxdp_qsel0_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_qsel0_pa
   |vpiPort:
   \_port: (arbpc3_pcxdp_qsel1_pa_l), line:44
     |vpiName:arbpc3_pcxdp_qsel1_pa_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc3_pcxdp_qsel1_pa_l), line:44
         |vpiName:arbpc3_pcxdp_qsel1_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_qsel1_pa_l
   |vpiPort:
   \_port: (arbpc3_pcxdp_shift_px), line:44
     |vpiName:arbpc3_pcxdp_shift_px
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc3_pcxdp_shift_px), line:44
         |vpiName:arbpc3_pcxdp_shift_px
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_shift_px
   |vpiPort:
   \_port: (arbpc4_pcxdp_grant_pa), line:45
     |vpiName:arbpc4_pcxdp_grant_pa
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc4_pcxdp_grant_pa), line:45
         |vpiName:arbpc4_pcxdp_grant_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_grant_pa
   |vpiPort:
   \_port: (arbpc4_pcxdp_q0_hold_pa_l), line:45
     |vpiName:arbpc4_pcxdp_q0_hold_pa_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc4_pcxdp_q0_hold_pa_l), line:45
         |vpiName:arbpc4_pcxdp_q0_hold_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_q0_hold_pa_l
   |vpiPort:
   \_port: (arbpc4_pcxdp_qsel0_pa), line:46
     |vpiName:arbpc4_pcxdp_qsel0_pa
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc4_pcxdp_qsel0_pa), line:46
         |vpiName:arbpc4_pcxdp_qsel0_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_qsel0_pa
   |vpiPort:
   \_port: (arbpc4_pcxdp_qsel1_pa_l), line:46
     |vpiName:arbpc4_pcxdp_qsel1_pa_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc4_pcxdp_qsel1_pa_l), line:46
         |vpiName:arbpc4_pcxdp_qsel1_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_qsel1_pa_l
   |vpiPort:
   \_port: (arbpc4_pcxdp_shift_px), line:47
     |vpiName:arbpc4_pcxdp_shift_px
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc4_pcxdp_shift_px), line:47
         |vpiName:arbpc4_pcxdp_shift_px
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_shift_px
   |vpiPort:
   \_port: (arbpc1_pcxdp_grant_bufp3_pa_l), line:49
     |vpiName:arbpc1_pcxdp_grant_bufp3_pa_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc1_pcxdp_grant_bufp3_pa_l), line:49
         |vpiName:arbpc1_pcxdp_grant_bufp3_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_grant_bufp3_pa_l
   |vpiPort:
   \_port: (arbpc1_pcxdp_q0_hold_bufp3_pa), line:49
     |vpiName:arbpc1_pcxdp_q0_hold_bufp3_pa
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc1_pcxdp_q0_hold_bufp3_pa), line:49
         |vpiName:arbpc1_pcxdp_q0_hold_bufp3_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_q0_hold_bufp3_pa
   |vpiPort:
   \_port: (arbpc1_pcxdp_qsel0_bufp3_pa_l), line:50
     |vpiName:arbpc1_pcxdp_qsel0_bufp3_pa_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc1_pcxdp_qsel0_bufp3_pa_l), line:50
         |vpiName:arbpc1_pcxdp_qsel0_bufp3_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_qsel0_bufp3_pa_l
   |vpiPort:
   \_port: (arbpc1_pcxdp_qsel1_bufp3_pa), line:50
     |vpiName:arbpc1_pcxdp_qsel1_bufp3_pa
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc1_pcxdp_qsel1_bufp3_pa), line:50
         |vpiName:arbpc1_pcxdp_qsel1_bufp3_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_qsel1_bufp3_pa
   |vpiPort:
   \_port: (arbpc1_pcxdp_shift_bufp3_px_l), line:51
     |vpiName:arbpc1_pcxdp_shift_bufp3_px_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc1_pcxdp_shift_bufp3_px_l), line:51
         |vpiName:arbpc1_pcxdp_shift_bufp3_px_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_shift_bufp3_px_l
   |vpiPort:
   \_port: (arbpc3_pcxdp_grant_bufp3_pa_l), line:51
     |vpiName:arbpc3_pcxdp_grant_bufp3_pa_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc3_pcxdp_grant_bufp3_pa_l), line:51
         |vpiName:arbpc3_pcxdp_grant_bufp3_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_grant_bufp3_pa_l
   |vpiPort:
   \_port: (arbpc3_pcxdp_q0_hold_bufp3_pa), line:52
     |vpiName:arbpc3_pcxdp_q0_hold_bufp3_pa
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc3_pcxdp_q0_hold_bufp3_pa), line:52
         |vpiName:arbpc3_pcxdp_q0_hold_bufp3_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_q0_hold_bufp3_pa
   |vpiPort:
   \_port: (arbpc3_pcxdp_qsel0_bufp3_pa_l), line:52
     |vpiName:arbpc3_pcxdp_qsel0_bufp3_pa_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc3_pcxdp_qsel0_bufp3_pa_l), line:52
         |vpiName:arbpc3_pcxdp_qsel0_bufp3_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_qsel0_bufp3_pa_l
   |vpiPort:
   \_port: (arbpc3_pcxdp_qsel1_bufp3_pa), line:53
     |vpiName:arbpc3_pcxdp_qsel1_bufp3_pa
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc3_pcxdp_qsel1_bufp3_pa), line:53
         |vpiName:arbpc3_pcxdp_qsel1_bufp3_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_qsel1_bufp3_pa
   |vpiPort:
   \_port: (arbpc3_pcxdp_shift_bufp3_px_l), line:53
     |vpiName:arbpc3_pcxdp_shift_bufp3_px_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc3_pcxdp_shift_bufp3_px_l), line:53
         |vpiName:arbpc3_pcxdp_shift_bufp3_px_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_shift_bufp3_px_l
   |vpiPort:
   \_port: (arbpc4_pcxdp_grant_bufp3_pa_l), line:54
     |vpiName:arbpc4_pcxdp_grant_bufp3_pa_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc4_pcxdp_grant_bufp3_pa_l), line:54
         |vpiName:arbpc4_pcxdp_grant_bufp3_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_grant_bufp3_pa_l
   |vpiPort:
   \_port: (arbpc4_pcxdp_q0_hold_bufp3_pa), line:54
     |vpiName:arbpc4_pcxdp_q0_hold_bufp3_pa
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc4_pcxdp_q0_hold_bufp3_pa), line:54
         |vpiName:arbpc4_pcxdp_q0_hold_bufp3_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_q0_hold_bufp3_pa
   |vpiPort:
   \_port: (arbpc4_pcxdp_qsel0_bufp3_pa_l), line:55
     |vpiName:arbpc4_pcxdp_qsel0_bufp3_pa_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc4_pcxdp_qsel0_bufp3_pa_l), line:55
         |vpiName:arbpc4_pcxdp_qsel0_bufp3_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_qsel0_bufp3_pa_l
   |vpiPort:
   \_port: (arbpc4_pcxdp_qsel1_bufp3_pa), line:55
     |vpiName:arbpc4_pcxdp_qsel1_bufp3_pa
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc4_pcxdp_qsel1_bufp3_pa), line:55
         |vpiName:arbpc4_pcxdp_qsel1_bufp3_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_qsel1_bufp3_pa
   |vpiPort:
   \_port: (arbpc4_pcxdp_shift_bufp3_px_l), line:56
     |vpiName:arbpc4_pcxdp_shift_bufp3_px_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc4_pcxdp_shift_bufp3_px_l), line:56
         |vpiName:arbpc4_pcxdp_shift_bufp3_px_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_shift_bufp3_px_l
   |vpiContAssign:
   \_cont_assign: , line:101
     |vpiRhs:
     \_operation: , line:101
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (arbpc1_pcxdp_grant_bufp3_pa_l), line:101
         |vpiName:arbpc1_pcxdp_grant_bufp3_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_grant_bufp3_pa_l
     |vpiLhs:
     \_ref_obj: (arbpc1_pcxdp_grant_pa), line:101
       |vpiName:arbpc1_pcxdp_grant_pa
       |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_grant_pa
   |vpiContAssign:
   \_cont_assign: , line:102
     |vpiRhs:
     \_operation: , line:102
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (arbpc1_pcxdp_q0_hold_bufp3_pa), line:102
         |vpiName:arbpc1_pcxdp_q0_hold_bufp3_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_q0_hold_bufp3_pa
     |vpiLhs:
     \_ref_obj: (arbpc1_pcxdp_q0_hold_pa_l), line:102
       |vpiName:arbpc1_pcxdp_q0_hold_pa_l
       |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_q0_hold_pa_l
   |vpiContAssign:
   \_cont_assign: , line:103
     |vpiRhs:
     \_operation: , line:103
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (arbpc1_pcxdp_qsel0_bufp3_pa_l), line:103
         |vpiName:arbpc1_pcxdp_qsel0_bufp3_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_qsel0_bufp3_pa_l
     |vpiLhs:
     \_ref_obj: (arbpc1_pcxdp_qsel0_pa), line:103
       |vpiName:arbpc1_pcxdp_qsel0_pa
       |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_qsel0_pa
   |vpiContAssign:
   \_cont_assign: , line:104
     |vpiRhs:
     \_operation: , line:104
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (arbpc1_pcxdp_qsel1_bufp3_pa), line:104
         |vpiName:arbpc1_pcxdp_qsel1_bufp3_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_qsel1_bufp3_pa
     |vpiLhs:
     \_ref_obj: (arbpc1_pcxdp_qsel1_pa_l), line:104
       |vpiName:arbpc1_pcxdp_qsel1_pa_l
       |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_qsel1_pa_l
   |vpiContAssign:
   \_cont_assign: , line:105
     |vpiRhs:
     \_operation: , line:105
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (arbpc1_pcxdp_shift_bufp3_px_l), line:105
         |vpiName:arbpc1_pcxdp_shift_bufp3_px_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_shift_bufp3_px_l
     |vpiLhs:
     \_ref_obj: (arbpc1_pcxdp_shift_px), line:105
       |vpiName:arbpc1_pcxdp_shift_px
       |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_shift_px
   |vpiContAssign:
   \_cont_assign: , line:107
     |vpiRhs:
     \_operation: , line:107
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (arbpc3_pcxdp_grant_bufp3_pa_l), line:107
         |vpiName:arbpc3_pcxdp_grant_bufp3_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_grant_bufp3_pa_l
     |vpiLhs:
     \_ref_obj: (arbpc3_pcxdp_grant_pa), line:107
       |vpiName:arbpc3_pcxdp_grant_pa
       |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_grant_pa
   |vpiContAssign:
   \_cont_assign: , line:108
     |vpiRhs:
     \_operation: , line:108
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (arbpc3_pcxdp_q0_hold_bufp3_pa), line:108
         |vpiName:arbpc3_pcxdp_q0_hold_bufp3_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_q0_hold_bufp3_pa
     |vpiLhs:
     \_ref_obj: (arbpc3_pcxdp_q0_hold_pa_l), line:108
       |vpiName:arbpc3_pcxdp_q0_hold_pa_l
       |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_q0_hold_pa_l
   |vpiContAssign:
   \_cont_assign: , line:109
     |vpiRhs:
     \_operation: , line:109
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (arbpc3_pcxdp_qsel0_bufp3_pa_l), line:109
         |vpiName:arbpc3_pcxdp_qsel0_bufp3_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_qsel0_bufp3_pa_l
     |vpiLhs:
     \_ref_obj: (arbpc3_pcxdp_qsel0_pa), line:109
       |vpiName:arbpc3_pcxdp_qsel0_pa
       |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_qsel0_pa
   |vpiContAssign:
   \_cont_assign: , line:110
     |vpiRhs:
     \_operation: , line:110
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (arbpc3_pcxdp_qsel1_bufp3_pa), line:110
         |vpiName:arbpc3_pcxdp_qsel1_bufp3_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_qsel1_bufp3_pa
     |vpiLhs:
     \_ref_obj: (arbpc3_pcxdp_qsel1_pa_l), line:110
       |vpiName:arbpc3_pcxdp_qsel1_pa_l
       |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_qsel1_pa_l
   |vpiContAssign:
   \_cont_assign: , line:111
     |vpiRhs:
     \_operation: , line:111
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (arbpc3_pcxdp_shift_bufp3_px_l), line:111
         |vpiName:arbpc3_pcxdp_shift_bufp3_px_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_shift_bufp3_px_l
     |vpiLhs:
     \_ref_obj: (arbpc3_pcxdp_shift_px), line:111
       |vpiName:arbpc3_pcxdp_shift_px
       |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_shift_px
   |vpiContAssign:
   \_cont_assign: , line:113
     |vpiRhs:
     \_operation: , line:113
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (arbpc4_pcxdp_grant_bufp3_pa_l), line:113
         |vpiName:arbpc4_pcxdp_grant_bufp3_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_grant_bufp3_pa_l
     |vpiLhs:
     \_ref_obj: (arbpc4_pcxdp_grant_pa), line:113
       |vpiName:arbpc4_pcxdp_grant_pa
       |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_grant_pa
   |vpiContAssign:
   \_cont_assign: , line:114
     |vpiRhs:
     \_operation: , line:114
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (arbpc4_pcxdp_q0_hold_bufp3_pa), line:114
         |vpiName:arbpc4_pcxdp_q0_hold_bufp3_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_q0_hold_bufp3_pa
     |vpiLhs:
     \_ref_obj: (arbpc4_pcxdp_q0_hold_pa_l), line:114
       |vpiName:arbpc4_pcxdp_q0_hold_pa_l
       |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_q0_hold_pa_l
   |vpiContAssign:
   \_cont_assign: , line:115
     |vpiRhs:
     \_operation: , line:115
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (arbpc4_pcxdp_qsel0_bufp3_pa_l), line:115
         |vpiName:arbpc4_pcxdp_qsel0_bufp3_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_qsel0_bufp3_pa_l
     |vpiLhs:
     \_ref_obj: (arbpc4_pcxdp_qsel0_pa), line:115
       |vpiName:arbpc4_pcxdp_qsel0_pa
       |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_qsel0_pa
   |vpiContAssign:
   \_cont_assign: , line:116
     |vpiRhs:
     \_operation: , line:116
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (arbpc4_pcxdp_qsel1_bufp3_pa), line:116
         |vpiName:arbpc4_pcxdp_qsel1_bufp3_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_qsel1_bufp3_pa
     |vpiLhs:
     \_ref_obj: (arbpc4_pcxdp_qsel1_pa_l), line:116
       |vpiName:arbpc4_pcxdp_qsel1_pa_l
       |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_qsel1_pa_l
   |vpiContAssign:
   \_cont_assign: , line:117
     |vpiRhs:
     \_operation: , line:117
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (arbpc4_pcxdp_shift_bufp3_px_l), line:117
         |vpiName:arbpc4_pcxdp_shift_bufp3_px_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_shift_bufp3_px_l
     |vpiLhs:
     \_ref_obj: (arbpc4_pcxdp_shift_px), line:117
       |vpiName:arbpc4_pcxdp_shift_px
       |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_shift_px
   |vpiNet:
   \_logic_net: (arbpc1_pcxdp_grant_pa), line:40
   |vpiNet:
   \_logic_net: (arbpc1_pcxdp_q0_hold_pa_l), line:40
   |vpiNet:
   \_logic_net: (arbpc1_pcxdp_qsel0_pa), line:41
   |vpiNet:
   \_logic_net: (arbpc1_pcxdp_qsel1_pa_l), line:41
   |vpiNet:
   \_logic_net: (arbpc1_pcxdp_shift_px), line:42
   |vpiNet:
   \_logic_net: (arbpc3_pcxdp_grant_pa), line:42
   |vpiNet:
   \_logic_net: (arbpc3_pcxdp_q0_hold_pa_l), line:43
   |vpiNet:
   \_logic_net: (arbpc3_pcxdp_qsel0_pa), line:43
   |vpiNet:
   \_logic_net: (arbpc3_pcxdp_qsel1_pa_l), line:44
   |vpiNet:
   \_logic_net: (arbpc3_pcxdp_shift_px), line:44
   |vpiNet:
   \_logic_net: (arbpc4_pcxdp_grant_pa), line:45
   |vpiNet:
   \_logic_net: (arbpc4_pcxdp_q0_hold_pa_l), line:45
   |vpiNet:
   \_logic_net: (arbpc4_pcxdp_qsel0_pa), line:46
   |vpiNet:
   \_logic_net: (arbpc4_pcxdp_qsel1_pa_l), line:46
   |vpiNet:
   \_logic_net: (arbpc4_pcxdp_shift_px), line:47
   |vpiNet:
   \_logic_net: (arbpc1_pcxdp_grant_bufp3_pa_l), line:49
   |vpiNet:
   \_logic_net: (arbpc1_pcxdp_q0_hold_bufp3_pa), line:49
   |vpiNet:
   \_logic_net: (arbpc1_pcxdp_qsel0_bufp3_pa_l), line:50
   |vpiNet:
   \_logic_net: (arbpc1_pcxdp_qsel1_bufp3_pa), line:50
   |vpiNet:
   \_logic_net: (arbpc1_pcxdp_shift_bufp3_px_l), line:51
   |vpiNet:
   \_logic_net: (arbpc3_pcxdp_grant_bufp3_pa_l), line:51
   |vpiNet:
   \_logic_net: (arbpc3_pcxdp_q0_hold_bufp3_pa), line:52
   |vpiNet:
   \_logic_net: (arbpc3_pcxdp_qsel0_bufp3_pa_l), line:52
   |vpiNet:
   \_logic_net: (arbpc3_pcxdp_qsel1_bufp3_pa), line:53
   |vpiNet:
   \_logic_net: (arbpc3_pcxdp_shift_bufp3_px_l), line:53
   |vpiNet:
   \_logic_net: (arbpc4_pcxdp_grant_bufp3_pa_l), line:54
   |vpiNet:
   \_logic_net: (arbpc4_pcxdp_q0_hold_bufp3_pa), line:54
   |vpiNet:
   \_logic_net: (arbpc4_pcxdp_qsel0_bufp3_pa_l), line:55
   |vpiNet:
   \_logic_net: (arbpc4_pcxdp_qsel1_bufp3_pa), line:55
   |vpiNet:
   \_logic_net: (arbpc4_pcxdp_shift_bufp3_px_l), line:56
 |uhdmtopModules:
 \_module: work@pcx_buf_pdr_odd (work@pcx_buf_pdr_odd), file:<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v</a>, line:38
   |vpiDefName:work@pcx_buf_pdr_odd
   |vpiName:work@pcx_buf_pdr_odd
   |vpiPort:
   \_port: (arbpc1_pcxdp_grant_pa), line:40, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc1_pcxdp_grant_pa
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc1_pcxdp_grant_pa), line:40, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc1_pcxdp_grant_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_grant_pa
   |vpiPort:
   \_port: (arbpc1_pcxdp_q0_hold_pa_l), line:40, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc1_pcxdp_q0_hold_pa_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc1_pcxdp_q0_hold_pa_l), line:40, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc1_pcxdp_q0_hold_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_q0_hold_pa_l
   |vpiPort:
   \_port: (arbpc1_pcxdp_qsel0_pa), line:41, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc1_pcxdp_qsel0_pa
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc1_pcxdp_qsel0_pa), line:41, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc1_pcxdp_qsel0_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_qsel0_pa
   |vpiPort:
   \_port: (arbpc1_pcxdp_qsel1_pa_l), line:41, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc1_pcxdp_qsel1_pa_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc1_pcxdp_qsel1_pa_l), line:41, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc1_pcxdp_qsel1_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_qsel1_pa_l
   |vpiPort:
   \_port: (arbpc1_pcxdp_shift_px), line:42, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc1_pcxdp_shift_px
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc1_pcxdp_shift_px), line:42, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc1_pcxdp_shift_px
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_shift_px
   |vpiPort:
   \_port: (arbpc3_pcxdp_grant_pa), line:42, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc3_pcxdp_grant_pa
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc3_pcxdp_grant_pa), line:42, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc3_pcxdp_grant_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_grant_pa
   |vpiPort:
   \_port: (arbpc3_pcxdp_q0_hold_pa_l), line:43, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc3_pcxdp_q0_hold_pa_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc3_pcxdp_q0_hold_pa_l), line:43, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc3_pcxdp_q0_hold_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_q0_hold_pa_l
   |vpiPort:
   \_port: (arbpc3_pcxdp_qsel0_pa), line:43, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc3_pcxdp_qsel0_pa
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc3_pcxdp_qsel0_pa), line:43, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc3_pcxdp_qsel0_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_qsel0_pa
   |vpiPort:
   \_port: (arbpc3_pcxdp_qsel1_pa_l), line:44, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc3_pcxdp_qsel1_pa_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc3_pcxdp_qsel1_pa_l), line:44, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc3_pcxdp_qsel1_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_qsel1_pa_l
   |vpiPort:
   \_port: (arbpc3_pcxdp_shift_px), line:44, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc3_pcxdp_shift_px
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc3_pcxdp_shift_px), line:44, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc3_pcxdp_shift_px
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_shift_px
   |vpiPort:
   \_port: (arbpc4_pcxdp_grant_pa), line:45, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc4_pcxdp_grant_pa
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc4_pcxdp_grant_pa), line:45, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc4_pcxdp_grant_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_grant_pa
   |vpiPort:
   \_port: (arbpc4_pcxdp_q0_hold_pa_l), line:45, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc4_pcxdp_q0_hold_pa_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc4_pcxdp_q0_hold_pa_l), line:45, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc4_pcxdp_q0_hold_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_q0_hold_pa_l
   |vpiPort:
   \_port: (arbpc4_pcxdp_qsel0_pa), line:46, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc4_pcxdp_qsel0_pa
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc4_pcxdp_qsel0_pa), line:46, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc4_pcxdp_qsel0_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_qsel0_pa
   |vpiPort:
   \_port: (arbpc4_pcxdp_qsel1_pa_l), line:46, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc4_pcxdp_qsel1_pa_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc4_pcxdp_qsel1_pa_l), line:46, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc4_pcxdp_qsel1_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_qsel1_pa_l
   |vpiPort:
   \_port: (arbpc4_pcxdp_shift_px), line:47, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc4_pcxdp_shift_px
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc4_pcxdp_shift_px), line:47, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc4_pcxdp_shift_px
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_shift_px
   |vpiPort:
   \_port: (arbpc1_pcxdp_grant_bufp3_pa_l), line:49, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc1_pcxdp_grant_bufp3_pa_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc1_pcxdp_grant_bufp3_pa_l), line:49, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc1_pcxdp_grant_bufp3_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_grant_bufp3_pa_l
   |vpiPort:
   \_port: (arbpc1_pcxdp_q0_hold_bufp3_pa), line:49, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc1_pcxdp_q0_hold_bufp3_pa
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc1_pcxdp_q0_hold_bufp3_pa), line:49, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc1_pcxdp_q0_hold_bufp3_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_q0_hold_bufp3_pa
   |vpiPort:
   \_port: (arbpc1_pcxdp_qsel0_bufp3_pa_l), line:50, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc1_pcxdp_qsel0_bufp3_pa_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc1_pcxdp_qsel0_bufp3_pa_l), line:50, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc1_pcxdp_qsel0_bufp3_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_qsel0_bufp3_pa_l
   |vpiPort:
   \_port: (arbpc1_pcxdp_qsel1_bufp3_pa), line:50, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc1_pcxdp_qsel1_bufp3_pa
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc1_pcxdp_qsel1_bufp3_pa), line:50, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc1_pcxdp_qsel1_bufp3_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_qsel1_bufp3_pa
   |vpiPort:
   \_port: (arbpc1_pcxdp_shift_bufp3_px_l), line:51, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc1_pcxdp_shift_bufp3_px_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc1_pcxdp_shift_bufp3_px_l), line:51, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc1_pcxdp_shift_bufp3_px_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc1_pcxdp_shift_bufp3_px_l
   |vpiPort:
   \_port: (arbpc3_pcxdp_grant_bufp3_pa_l), line:51, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc3_pcxdp_grant_bufp3_pa_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc3_pcxdp_grant_bufp3_pa_l), line:51, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc3_pcxdp_grant_bufp3_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_grant_bufp3_pa_l
   |vpiPort:
   \_port: (arbpc3_pcxdp_q0_hold_bufp3_pa), line:52, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc3_pcxdp_q0_hold_bufp3_pa
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc3_pcxdp_q0_hold_bufp3_pa), line:52, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc3_pcxdp_q0_hold_bufp3_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_q0_hold_bufp3_pa
   |vpiPort:
   \_port: (arbpc3_pcxdp_qsel0_bufp3_pa_l), line:52, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc3_pcxdp_qsel0_bufp3_pa_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc3_pcxdp_qsel0_bufp3_pa_l), line:52, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc3_pcxdp_qsel0_bufp3_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_qsel0_bufp3_pa_l
   |vpiPort:
   \_port: (arbpc3_pcxdp_qsel1_bufp3_pa), line:53, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc3_pcxdp_qsel1_bufp3_pa
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc3_pcxdp_qsel1_bufp3_pa), line:53, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc3_pcxdp_qsel1_bufp3_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_qsel1_bufp3_pa
   |vpiPort:
   \_port: (arbpc3_pcxdp_shift_bufp3_px_l), line:53, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc3_pcxdp_shift_bufp3_px_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc3_pcxdp_shift_bufp3_px_l), line:53, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc3_pcxdp_shift_bufp3_px_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc3_pcxdp_shift_bufp3_px_l
   |vpiPort:
   \_port: (arbpc4_pcxdp_grant_bufp3_pa_l), line:54, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc4_pcxdp_grant_bufp3_pa_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc4_pcxdp_grant_bufp3_pa_l), line:54, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc4_pcxdp_grant_bufp3_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_grant_bufp3_pa_l
   |vpiPort:
   \_port: (arbpc4_pcxdp_q0_hold_bufp3_pa), line:54, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc4_pcxdp_q0_hold_bufp3_pa
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc4_pcxdp_q0_hold_bufp3_pa), line:54, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc4_pcxdp_q0_hold_bufp3_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_q0_hold_bufp3_pa
   |vpiPort:
   \_port: (arbpc4_pcxdp_qsel0_bufp3_pa_l), line:55, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc4_pcxdp_qsel0_bufp3_pa_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc4_pcxdp_qsel0_bufp3_pa_l), line:55, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc4_pcxdp_qsel0_bufp3_pa_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_qsel0_bufp3_pa_l
   |vpiPort:
   \_port: (arbpc4_pcxdp_qsel1_bufp3_pa), line:55, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc4_pcxdp_qsel1_bufp3_pa
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc4_pcxdp_qsel1_bufp3_pa), line:55, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc4_pcxdp_qsel1_bufp3_pa
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_qsel1_bufp3_pa
   |vpiPort:
   \_port: (arbpc4_pcxdp_shift_bufp3_px_l), line:56, parent:work@pcx_buf_pdr_odd
     |vpiName:arbpc4_pcxdp_shift_bufp3_px_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbpc4_pcxdp_shift_bufp3_px_l), line:56, parent:work@pcx_buf_pdr_odd
         |vpiName:arbpc4_pcxdp_shift_bufp3_px_l
         |vpiFullName:work@pcx_buf_pdr_odd.arbpc4_pcxdp_shift_bufp3_px_l
   |vpiNet:
   \_logic_net: (arbpc1_pcxdp_grant_pa), line:40, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc1_pcxdp_q0_hold_pa_l), line:40, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc1_pcxdp_qsel0_pa), line:41, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc1_pcxdp_qsel1_pa_l), line:41, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc1_pcxdp_shift_px), line:42, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc3_pcxdp_grant_pa), line:42, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc3_pcxdp_q0_hold_pa_l), line:43, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc3_pcxdp_qsel0_pa), line:43, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc3_pcxdp_qsel1_pa_l), line:44, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc3_pcxdp_shift_px), line:44, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc4_pcxdp_grant_pa), line:45, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc4_pcxdp_q0_hold_pa_l), line:45, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc4_pcxdp_qsel0_pa), line:46, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc4_pcxdp_qsel1_pa_l), line:46, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc4_pcxdp_shift_px), line:47, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc1_pcxdp_grant_bufp3_pa_l), line:49, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc1_pcxdp_q0_hold_bufp3_pa), line:49, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc1_pcxdp_qsel0_bufp3_pa_l), line:50, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc1_pcxdp_qsel1_bufp3_pa), line:50, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc1_pcxdp_shift_bufp3_px_l), line:51, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc3_pcxdp_grant_bufp3_pa_l), line:51, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc3_pcxdp_q0_hold_bufp3_pa), line:52, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc3_pcxdp_qsel0_bufp3_pa_l), line:52, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc3_pcxdp_qsel1_bufp3_pa), line:53, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc3_pcxdp_shift_bufp3_px_l), line:53, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc4_pcxdp_grant_bufp3_pa_l), line:54, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc4_pcxdp_q0_hold_bufp3_pa), line:54, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc4_pcxdp_qsel0_bufp3_pa_l), line:55, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc4_pcxdp_qsel1_bufp3_pa), line:55, parent:work@pcx_buf_pdr_odd
   |vpiNet:
   \_logic_net: (arbpc4_pcxdp_shift_bufp3_px_l), line:56, parent:work@pcx_buf_pdr_odd
Object: \work_pcx_buf_pdr_odd of type 3000
Object: \work_pcx_buf_pdr_odd of type 32
Object: \arbpc1_pcxdp_grant_pa of type 44
Object: \arbpc1_pcxdp_q0_hold_pa_l of type 44
Object: \arbpc1_pcxdp_qsel0_pa of type 44
Object: \arbpc1_pcxdp_qsel1_pa_l of type 44
Object: \arbpc1_pcxdp_shift_px of type 44
Object: \arbpc3_pcxdp_grant_pa of type 44
Object: \arbpc3_pcxdp_q0_hold_pa_l of type 44
Object: \arbpc3_pcxdp_qsel0_pa of type 44
Object: \arbpc3_pcxdp_qsel1_pa_l of type 44
Object: \arbpc3_pcxdp_shift_px of type 44
Object: \arbpc4_pcxdp_grant_pa of type 44
Object: \arbpc4_pcxdp_q0_hold_pa_l of type 44
Object: \arbpc4_pcxdp_qsel0_pa of type 44
Object: \arbpc4_pcxdp_qsel1_pa_l of type 44
Object: \arbpc4_pcxdp_shift_px of type 44
Object: \arbpc1_pcxdp_grant_bufp3_pa_l of type 44
Object: \arbpc1_pcxdp_q0_hold_bufp3_pa of type 44
Object: \arbpc1_pcxdp_qsel0_bufp3_pa_l of type 44
Object: \arbpc1_pcxdp_qsel1_bufp3_pa of type 44
Object: \arbpc1_pcxdp_shift_bufp3_px_l of type 44
Object: \arbpc3_pcxdp_grant_bufp3_pa_l of type 44
Object: \arbpc3_pcxdp_q0_hold_bufp3_pa of type 44
Object: \arbpc3_pcxdp_qsel0_bufp3_pa_l of type 44
Object: \arbpc3_pcxdp_qsel1_bufp3_pa of type 44
Object: \arbpc3_pcxdp_shift_bufp3_px_l of type 44
Object: \arbpc4_pcxdp_grant_bufp3_pa_l of type 44
Object: \arbpc4_pcxdp_q0_hold_bufp3_pa of type 44
Object: \arbpc4_pcxdp_qsel0_bufp3_pa_l of type 44
Object: \arbpc4_pcxdp_qsel1_bufp3_pa of type 44
Object: \arbpc4_pcxdp_shift_bufp3_px_l of type 44
Object: \arbpc1_pcxdp_grant_pa of type 36
Object: \arbpc1_pcxdp_q0_hold_pa_l of type 36
Object: \arbpc1_pcxdp_qsel0_pa of type 36
Object: \arbpc1_pcxdp_qsel1_pa_l of type 36
Object: \arbpc1_pcxdp_shift_px of type 36
Object: \arbpc3_pcxdp_grant_pa of type 36
Object: \arbpc3_pcxdp_q0_hold_pa_l of type 36
Object: \arbpc3_pcxdp_qsel0_pa of type 36
Object: \arbpc3_pcxdp_qsel1_pa_l of type 36
Object: \arbpc3_pcxdp_shift_px of type 36
Object: \arbpc4_pcxdp_grant_pa of type 36
Object: \arbpc4_pcxdp_q0_hold_pa_l of type 36
Object: \arbpc4_pcxdp_qsel0_pa of type 36
Object: \arbpc4_pcxdp_qsel1_pa_l of type 36
Object: \arbpc4_pcxdp_shift_px of type 36
Object: \arbpc1_pcxdp_grant_bufp3_pa_l of type 36
Object: \arbpc1_pcxdp_q0_hold_bufp3_pa of type 36
Object: \arbpc1_pcxdp_qsel0_bufp3_pa_l of type 36
Object: \arbpc1_pcxdp_qsel1_bufp3_pa of type 36
Object: \arbpc1_pcxdp_shift_bufp3_px_l of type 36
Object: \arbpc3_pcxdp_grant_bufp3_pa_l of type 36
Object: \arbpc3_pcxdp_q0_hold_bufp3_pa of type 36
Object: \arbpc3_pcxdp_qsel0_bufp3_pa_l of type 36
Object: \arbpc3_pcxdp_qsel1_bufp3_pa of type 36
Object: \arbpc3_pcxdp_shift_bufp3_px_l of type 36
Object: \arbpc4_pcxdp_grant_bufp3_pa_l of type 36
Object: \arbpc4_pcxdp_q0_hold_bufp3_pa of type 36
Object: \arbpc4_pcxdp_qsel0_bufp3_pa_l of type 36
Object: \arbpc4_pcxdp_qsel1_bufp3_pa of type 36
Object: \arbpc4_pcxdp_shift_bufp3_px_l of type 36
Object: \work_pcx_buf_pdr_odd of type 32
Object:  of type 8
Object: \arbpc1_pcxdp_grant_pa of type 608
Object:  of type 39
Object: \arbpc1_pcxdp_grant_bufp3_pa_l of type 608
Object:  of type 8
Object: \arbpc1_pcxdp_q0_hold_pa_l of type 608
Object:  of type 39
Object: \arbpc1_pcxdp_q0_hold_bufp3_pa of type 608
Object:  of type 8
Object: \arbpc1_pcxdp_qsel0_pa of type 608
Object:  of type 39
Object: \arbpc1_pcxdp_qsel0_bufp3_pa_l of type 608
Object:  of type 8
Object: \arbpc1_pcxdp_qsel1_pa_l of type 608
Object:  of type 39
Object: \arbpc1_pcxdp_qsel1_bufp3_pa of type 608
Object:  of type 8
Object: \arbpc1_pcxdp_shift_px of type 608
Object:  of type 39
Object: \arbpc1_pcxdp_shift_bufp3_px_l of type 608
Object:  of type 8
Object: \arbpc3_pcxdp_grant_pa of type 608
Object:  of type 39
Object: \arbpc3_pcxdp_grant_bufp3_pa_l of type 608
Object:  of type 8
Object: \arbpc3_pcxdp_q0_hold_pa_l of type 608
Object:  of type 39
Object: \arbpc3_pcxdp_q0_hold_bufp3_pa of type 608
Object:  of type 8
Object: \arbpc3_pcxdp_qsel0_pa of type 608
Object:  of type 39
Object: \arbpc3_pcxdp_qsel0_bufp3_pa_l of type 608
Object:  of type 8
Object: \arbpc3_pcxdp_qsel1_pa_l of type 608
Object:  of type 39
Object: \arbpc3_pcxdp_qsel1_bufp3_pa of type 608
Object:  of type 8
Object: \arbpc3_pcxdp_shift_px of type 608
Object:  of type 39
Object: \arbpc3_pcxdp_shift_bufp3_px_l of type 608
Object:  of type 8
Object: \arbpc4_pcxdp_grant_pa of type 608
Object:  of type 39
Object: \arbpc4_pcxdp_grant_bufp3_pa_l of type 608
Object:  of type 8
Object: \arbpc4_pcxdp_q0_hold_pa_l of type 608
Object:  of type 39
Object: \arbpc4_pcxdp_q0_hold_bufp3_pa of type 608
Object:  of type 8
Object: \arbpc4_pcxdp_qsel0_pa of type 608
Object:  of type 39
Object: \arbpc4_pcxdp_qsel0_bufp3_pa_l of type 608
Object:  of type 8
Object: \arbpc4_pcxdp_qsel1_pa_l of type 608
Object:  of type 39
Object: \arbpc4_pcxdp_qsel1_bufp3_pa of type 608
Object:  of type 8
Object: \arbpc4_pcxdp_shift_px of type 608
Object:  of type 39
Object: \arbpc4_pcxdp_shift_bufp3_px_l of type 608
Object: \arbpc1_pcxdp_grant_pa of type 36
Object: \arbpc1_pcxdp_q0_hold_pa_l of type 36
Object: \arbpc1_pcxdp_qsel0_pa of type 36
Object: \arbpc1_pcxdp_qsel1_pa_l of type 36
Object: \arbpc1_pcxdp_shift_px of type 36
Object: \arbpc3_pcxdp_grant_pa of type 36
Object: \arbpc3_pcxdp_q0_hold_pa_l of type 36
Object: \arbpc3_pcxdp_qsel0_pa of type 36
Object: \arbpc3_pcxdp_qsel1_pa_l of type 36
Object: \arbpc3_pcxdp_shift_px of type 36
Object: \arbpc4_pcxdp_grant_pa of type 36
Object: \arbpc4_pcxdp_q0_hold_pa_l of type 36
Object: \arbpc4_pcxdp_qsel0_pa of type 36
Object: \arbpc4_pcxdp_qsel1_pa_l of type 36
Object: \arbpc4_pcxdp_shift_px of type 36
Object: \arbpc1_pcxdp_grant_bufp3_pa_l of type 36
Object: \arbpc1_pcxdp_q0_hold_bufp3_pa of type 36
Object: \arbpc1_pcxdp_qsel0_bufp3_pa_l of type 36
Object: \arbpc1_pcxdp_qsel1_bufp3_pa of type 36
Object: \arbpc1_pcxdp_shift_bufp3_px_l of type 36
Object: \arbpc3_pcxdp_grant_bufp3_pa_l of type 36
Object: \arbpc3_pcxdp_q0_hold_bufp3_pa of type 36
Object: \arbpc3_pcxdp_qsel0_bufp3_pa_l of type 36
Object: \arbpc3_pcxdp_qsel1_bufp3_pa of type 36
Object: \arbpc3_pcxdp_shift_bufp3_px_l of type 36
Object: \arbpc4_pcxdp_grant_bufp3_pa_l of type 36
Object: \arbpc4_pcxdp_q0_hold_bufp3_pa of type 36
Object: \arbpc4_pcxdp_qsel0_bufp3_pa_l of type 36
Object: \arbpc4_pcxdp_qsel1_bufp3_pa of type 36
Object: \arbpc4_pcxdp_shift_bufp3_px_l of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_pcx_buf_pdr_odd&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25e6910] str=&#39;\work_pcx_buf_pdr_odd&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:40</a>.0-40.0&gt; [0x25e6b90] str=&#39;\arbpc1_pcxdp_grant_pa&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:40</a>.0-40.0&gt; [0x25e6f80] str=&#39;\arbpc1_pcxdp_q0_hold_pa_l&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:41</a>.0-41.0&gt; [0x25e7150] str=&#39;\arbpc1_pcxdp_qsel0_pa&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:41</a>.0-41.0&gt; [0x25e7300] str=&#39;\arbpc1_pcxdp_qsel1_pa_l&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:42</a>.0-42.0&gt; [0x25e7490] str=&#39;\arbpc1_pcxdp_shift_px&#39; output reg port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:42</a>.0-42.0&gt; [0x25e7640] str=&#39;\arbpc3_pcxdp_grant_pa&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:43</a>.0-43.0&gt; [0x25e7840] str=&#39;\arbpc3_pcxdp_q0_hold_pa_l&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:43</a>.0-43.0&gt; [0x25e79f0] str=&#39;\arbpc3_pcxdp_qsel0_pa&#39; output reg port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:44</a>.0-44.0&gt; [0x25e7ba0] str=&#39;\arbpc3_pcxdp_qsel1_pa_l&#39; output reg port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:44</a>.0-44.0&gt; [0x25e7de0] str=&#39;\arbpc3_pcxdp_shift_px&#39; output reg port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:45</a>.0-45.0&gt; [0x25e7f40] str=&#39;\arbpc4_pcxdp_grant_pa&#39; output reg port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:45</a>.0-45.0&gt; [0x25e80f0] str=&#39;\arbpc4_pcxdp_q0_hold_pa_l&#39; output reg port=12
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:46</a>.0-46.0&gt; [0x25e82a0] str=&#39;\arbpc4_pcxdp_qsel0_pa&#39; output reg port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:46</a>.0-46.0&gt; [0x25e8450] str=&#39;\arbpc4_pcxdp_qsel1_pa_l&#39; output reg port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-47" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:47</a>.0-47.0&gt; [0x25e8600] str=&#39;\arbpc4_pcxdp_shift_px&#39; output reg port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:49</a>.0-49.0&gt; [0x25e87b0] str=&#39;\arbpc1_pcxdp_grant_bufp3_pa_l&#39; input port=16
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:49</a>.0-49.0&gt; [0x25e8960] str=&#39;\arbpc1_pcxdp_q0_hold_bufp3_pa&#39; input port=17
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:50</a>.0-50.0&gt; [0x25e8c20] str=&#39;\arbpc1_pcxdp_qsel0_bufp3_pa_l&#39; input port=18
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:50</a>.0-50.0&gt; [0x25e8dd0] str=&#39;\arbpc1_pcxdp_qsel1_bufp3_pa&#39; input port=19
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:51</a>.0-51.0&gt; [0x25e8f80] str=&#39;\arbpc1_pcxdp_shift_bufp3_px_l&#39; input port=20
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:51</a>.0-51.0&gt; [0x25e9130] str=&#39;\arbpc3_pcxdp_grant_bufp3_pa_l&#39; input port=21
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:52</a>.0-52.0&gt; [0x25e92e0] str=&#39;\arbpc3_pcxdp_q0_hold_bufp3_pa&#39; input port=22
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:52</a>.0-52.0&gt; [0x25e9490] str=&#39;\arbpc3_pcxdp_qsel0_bufp3_pa_l&#39; input port=23
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:53</a>.0-53.0&gt; [0x25e9640] str=&#39;\arbpc3_pcxdp_qsel1_bufp3_pa&#39; input port=24
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:53</a>.0-53.0&gt; [0x25e97f0] str=&#39;\arbpc3_pcxdp_shift_bufp3_px_l&#39; input port=25
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:54</a>.0-54.0&gt; [0x25e99a0] str=&#39;\arbpc4_pcxdp_grant_bufp3_pa_l&#39; input port=26
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:54</a>.0-54.0&gt; [0x25e9b50] str=&#39;\arbpc4_pcxdp_q0_hold_bufp3_pa&#39; input port=27
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:55</a>.0-55.0&gt; [0x25e9d00] str=&#39;\arbpc4_pcxdp_qsel0_bufp3_pa_l&#39; input port=28
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:55</a>.0-55.0&gt; [0x25e9eb0] str=&#39;\arbpc4_pcxdp_qsel1_bufp3_pa&#39; input port=29
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-56" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:56</a>.0-56.0&gt; [0x25ea060] str=&#39;\arbpc4_pcxdp_shift_bufp3_px_l&#39; input port=30
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-101" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:101</a>.0-101.0&gt; [0x25ea3f0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-101" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:101</a>.0-101.0&gt; [0x25ea530] str=&#39;\arbpc1_pcxdp_grant_pa&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-101" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:101</a>.0-101.0&gt; [0x25ea710]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-101" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:101</a>.0-101.0&gt; [0x25ea890] str=&#39;\arbpc1_pcxdp_grant_bufp3_pa_l&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-102" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:102</a>.0-102.0&gt; [0x25eaa70]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-102" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:102</a>.0-102.0&gt; [0x25eab90] str=&#39;\arbpc1_pcxdp_q0_hold_pa_l&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-102" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:102</a>.0-102.0&gt; [0x25ead50]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-102" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:102</a>.0-102.0&gt; [0x25eae90] str=&#39;\arbpc1_pcxdp_q0_hold_bufp3_pa&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-103" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:103</a>.0-103.0&gt; [0x25eb070]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-103" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:103</a>.0-103.0&gt; [0x25eb190] str=&#39;\arbpc1_pcxdp_qsel0_pa&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-103" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:103</a>.0-103.0&gt; [0x25eb350]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-103" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:103</a>.0-103.0&gt; [0x25eb490] str=&#39;\arbpc1_pcxdp_qsel0_bufp3_pa_l&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-104" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:104</a>.0-104.0&gt; [0x25eb880]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-104" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:104</a>.0-104.0&gt; [0x25eb9a0] str=&#39;\arbpc1_pcxdp_qsel1_pa_l&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-104" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:104</a>.0-104.0&gt; [0x25ebb60]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-104" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:104</a>.0-104.0&gt; [0x25f5460] str=&#39;\arbpc1_pcxdp_qsel1_bufp3_pa&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-105" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:105</a>.0-105.0&gt; [0x25f5580]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-105" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:105</a>.0-105.0&gt; [0x25f56a0] str=&#39;\arbpc1_pcxdp_shift_px&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-105" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:105</a>.0-105.0&gt; [0x25f57c0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-105" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:105</a>.0-105.0&gt; [0x25f58e0] str=&#39;\arbpc1_pcxdp_shift_bufp3_px_l&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-107" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:107</a>.0-107.0&gt; [0x25f5a50]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-107" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:107</a>.0-107.0&gt; [0x25f5b70] str=&#39;\arbpc3_pcxdp_grant_pa&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-107" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:107</a>.0-107.0&gt; [0x25f5d30]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-107" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:107</a>.0-107.0&gt; [0x25f5e50] str=&#39;\arbpc3_pcxdp_grant_bufp3_pa_l&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-108" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:108</a>.0-108.0&gt; [0x25f6010]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-108" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:108</a>.0-108.0&gt; [0x25f6130] str=&#39;\arbpc3_pcxdp_q0_hold_pa_l&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-108" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:108</a>.0-108.0&gt; [0x25f62f0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-108" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:108</a>.0-108.0&gt; [0x25f6430] str=&#39;\arbpc3_pcxdp_q0_hold_bufp3_pa&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-109" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:109</a>.0-109.0&gt; [0x25f6610]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-109" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:109</a>.0-109.0&gt; [0x25f6730] str=&#39;\arbpc3_pcxdp_qsel0_pa&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-109" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:109</a>.0-109.0&gt; [0x25f68f0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-109" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:109</a>.0-109.0&gt; [0x25f6a30] str=&#39;\arbpc3_pcxdp_qsel0_bufp3_pa_l&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-110" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:110</a>.0-110.0&gt; [0x25f6c10]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-110" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:110</a>.0-110.0&gt; [0x25f6d30] str=&#39;\arbpc3_pcxdp_qsel1_pa_l&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-110" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:110</a>.0-110.0&gt; [0x25f6ef0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-110" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:110</a>.0-110.0&gt; [0x25f7030] str=&#39;\arbpc3_pcxdp_qsel1_bufp3_pa&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-111" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:111</a>.0-111.0&gt; [0x25f7210]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-111" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:111</a>.0-111.0&gt; [0x25f7330] str=&#39;\arbpc3_pcxdp_shift_px&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-111" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:111</a>.0-111.0&gt; [0x25f74f0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-111" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:111</a>.0-111.0&gt; [0x25f7630] str=&#39;\arbpc3_pcxdp_shift_bufp3_px_l&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-113" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:113</a>.0-113.0&gt; [0x25f7810]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-113" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:113</a>.0-113.0&gt; [0x25f7930] str=&#39;\arbpc4_pcxdp_grant_pa&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-113" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:113</a>.0-113.0&gt; [0x25f7af0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-113" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:113</a>.0-113.0&gt; [0x25f7c30] str=&#39;\arbpc4_pcxdp_grant_bufp3_pa_l&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-114" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:114</a>.0-114.0&gt; [0x25f7e10]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-114" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:114</a>.0-114.0&gt; [0x25f7f30] str=&#39;\arbpc4_pcxdp_q0_hold_pa_l&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-114" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:114</a>.0-114.0&gt; [0x25f80f0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-114" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:114</a>.0-114.0&gt; [0x25f8230] str=&#39;\arbpc4_pcxdp_q0_hold_bufp3_pa&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-115" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:115</a>.0-115.0&gt; [0x25f8410]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-115" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:115</a>.0-115.0&gt; [0x25f8530] str=&#39;\arbpc4_pcxdp_qsel0_pa&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-115" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:115</a>.0-115.0&gt; [0x25f86f0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-115" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:115</a>.0-115.0&gt; [0x25f8830] str=&#39;\arbpc4_pcxdp_qsel0_bufp3_pa_l&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-116" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:116</a>.0-116.0&gt; [0x25f8a10]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-116" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:116</a>.0-116.0&gt; [0x25f8b30] str=&#39;\arbpc4_pcxdp_qsel1_pa_l&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-116" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:116</a>.0-116.0&gt; [0x25f8cf0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-116" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:116</a>.0-116.0&gt; [0x25f8e30] str=&#39;\arbpc4_pcxdp_qsel1_bufp3_pa&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-117" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:117</a>.0-117.0&gt; [0x25f9010]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-117" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:117</a>.0-117.0&gt; [0x25f9130] str=&#39;\arbpc4_pcxdp_shift_px&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-117" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:117</a>.0-117.0&gt; [0x25f92f0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-117" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:117</a>.0-117.0&gt; [0x25f9430] str=&#39;\arbpc4_pcxdp_shift_bufp3_px_l&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\arbpc1_pcxdp_grant_pa&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-101" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:101</a>.0-101.0.
Warning: reg &#39;\arbpc1_pcxdp_q0_hold_pa_l&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-102" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:102</a>.0-102.0.
Warning: reg &#39;\arbpc1_pcxdp_qsel0_pa&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-103" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:103</a>.0-103.0.
Warning: reg &#39;\arbpc1_pcxdp_qsel1_pa_l&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-104" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:104</a>.0-104.0.
Warning: reg &#39;\arbpc1_pcxdp_shift_px&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-105" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:105</a>.0-105.0.
Warning: reg &#39;\arbpc3_pcxdp_grant_pa&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-107" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:107</a>.0-107.0.
Warning: reg &#39;\arbpc3_pcxdp_q0_hold_pa_l&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-108" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:108</a>.0-108.0.
Warning: reg &#39;\arbpc3_pcxdp_qsel0_pa&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-109" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:109</a>.0-109.0.
Warning: reg &#39;\arbpc3_pcxdp_qsel1_pa_l&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-110" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:110</a>.0-110.0.
Warning: reg &#39;\arbpc3_pcxdp_shift_px&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-111" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:111</a>.0-111.0.
Warning: reg &#39;\arbpc4_pcxdp_grant_pa&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-113" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:113</a>.0-113.0.
Warning: reg &#39;\arbpc4_pcxdp_q0_hold_pa_l&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-114" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:114</a>.0-114.0.
Warning: reg &#39;\arbpc4_pcxdp_qsel0_pa&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-115" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:115</a>.0-115.0.
Warning: reg &#39;\arbpc4_pcxdp_qsel1_pa_l&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-116" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:116</a>.0-116.0.
Warning: reg &#39;\arbpc4_pcxdp_shift_px&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-117" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:117</a>.0-117.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25e6910] str=&#39;\work_pcx_buf_pdr_odd&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:40</a>.0-40.0&gt; [0x25e6b90] str=&#39;\arbpc1_pcxdp_grant_pa&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:40</a>.0-40.0&gt; [0x25e6f80] str=&#39;\arbpc1_pcxdp_q0_hold_pa_l&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:41</a>.0-41.0&gt; [0x25e7150] str=&#39;\arbpc1_pcxdp_qsel0_pa&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:41</a>.0-41.0&gt; [0x25e7300] str=&#39;\arbpc1_pcxdp_qsel1_pa_l&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:42</a>.0-42.0&gt; [0x25e7490] str=&#39;\arbpc1_pcxdp_shift_px&#39; output reg basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:42</a>.0-42.0&gt; [0x25e7640] str=&#39;\arbpc3_pcxdp_grant_pa&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:43</a>.0-43.0&gt; [0x25e7840] str=&#39;\arbpc3_pcxdp_q0_hold_pa_l&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:43</a>.0-43.0&gt; [0x25e79f0] str=&#39;\arbpc3_pcxdp_qsel0_pa&#39; output reg basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:44</a>.0-44.0&gt; [0x25e7ba0] str=&#39;\arbpc3_pcxdp_qsel1_pa_l&#39; output reg basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:44</a>.0-44.0&gt; [0x25e7de0] str=&#39;\arbpc3_pcxdp_shift_px&#39; output reg basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:45</a>.0-45.0&gt; [0x25e7f40] str=&#39;\arbpc4_pcxdp_grant_pa&#39; output reg basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:45</a>.0-45.0&gt; [0x25e80f0] str=&#39;\arbpc4_pcxdp_q0_hold_pa_l&#39; output reg basic_prep port=12 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:46</a>.0-46.0&gt; [0x25e82a0] str=&#39;\arbpc4_pcxdp_qsel0_pa&#39; output reg basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:46</a>.0-46.0&gt; [0x25e8450] str=&#39;\arbpc4_pcxdp_qsel1_pa_l&#39; output reg basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-47" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:47</a>.0-47.0&gt; [0x25e8600] str=&#39;\arbpc4_pcxdp_shift_px&#39; output reg basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:49</a>.0-49.0&gt; [0x25e87b0] str=&#39;\arbpc1_pcxdp_grant_bufp3_pa_l&#39; input basic_prep port=16 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:49</a>.0-49.0&gt; [0x25e8960] str=&#39;\arbpc1_pcxdp_q0_hold_bufp3_pa&#39; input basic_prep port=17 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:50</a>.0-50.0&gt; [0x25e8c20] str=&#39;\arbpc1_pcxdp_qsel0_bufp3_pa_l&#39; input basic_prep port=18 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:50</a>.0-50.0&gt; [0x25e8dd0] str=&#39;\arbpc1_pcxdp_qsel1_bufp3_pa&#39; input basic_prep port=19 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:51</a>.0-51.0&gt; [0x25e8f80] str=&#39;\arbpc1_pcxdp_shift_bufp3_px_l&#39; input basic_prep port=20 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:51</a>.0-51.0&gt; [0x25e9130] str=&#39;\arbpc3_pcxdp_grant_bufp3_pa_l&#39; input basic_prep port=21 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:52</a>.0-52.0&gt; [0x25e92e0] str=&#39;\arbpc3_pcxdp_q0_hold_bufp3_pa&#39; input basic_prep port=22 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:52</a>.0-52.0&gt; [0x25e9490] str=&#39;\arbpc3_pcxdp_qsel0_bufp3_pa_l&#39; input basic_prep port=23 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:53</a>.0-53.0&gt; [0x25e9640] str=&#39;\arbpc3_pcxdp_qsel1_bufp3_pa&#39; input basic_prep port=24 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:53</a>.0-53.0&gt; [0x25e97f0] str=&#39;\arbpc3_pcxdp_shift_bufp3_px_l&#39; input basic_prep port=25 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:54</a>.0-54.0&gt; [0x25e99a0] str=&#39;\arbpc4_pcxdp_grant_bufp3_pa_l&#39; input basic_prep port=26 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:54</a>.0-54.0&gt; [0x25e9b50] str=&#39;\arbpc4_pcxdp_q0_hold_bufp3_pa&#39; input basic_prep port=27 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:55</a>.0-55.0&gt; [0x25e9d00] str=&#39;\arbpc4_pcxdp_qsel0_bufp3_pa_l&#39; input basic_prep port=28 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:55</a>.0-55.0&gt; [0x25e9eb0] str=&#39;\arbpc4_pcxdp_qsel1_bufp3_pa&#39; input basic_prep port=29 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-56" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:56</a>.0-56.0&gt; [0x25ea060] str=&#39;\arbpc4_pcxdp_shift_bufp3_px_l&#39; input basic_prep port=30 range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-101" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:101</a>.0-101.0&gt; [0x25ea3f0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-101" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:101</a>.0-101.0&gt; [0x25ea530 -&gt; 0x25e6b90] str=&#39;\arbpc1_pcxdp_grant_pa&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-101" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:101</a>.0-101.0&gt; [0x25ea710] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-101" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:101</a>.0-101.0&gt; [0x25ea890 -&gt; 0x25e87b0] str=&#39;\arbpc1_pcxdp_grant_bufp3_pa_l&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-102" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:102</a>.0-102.0&gt; [0x25eaa70] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-102" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:102</a>.0-102.0&gt; [0x25eab90 -&gt; 0x25e6f80] str=&#39;\arbpc1_pcxdp_q0_hold_pa_l&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-102" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:102</a>.0-102.0&gt; [0x25ead50] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-102" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:102</a>.0-102.0&gt; [0x25eae90 -&gt; 0x25e8960] str=&#39;\arbpc1_pcxdp_q0_hold_bufp3_pa&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-103" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:103</a>.0-103.0&gt; [0x25eb070] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-103" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:103</a>.0-103.0&gt; [0x25eb190 -&gt; 0x25e7150] str=&#39;\arbpc1_pcxdp_qsel0_pa&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-103" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:103</a>.0-103.0&gt; [0x25eb350] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-103" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:103</a>.0-103.0&gt; [0x25eb490 -&gt; 0x25e8c20] str=&#39;\arbpc1_pcxdp_qsel0_bufp3_pa_l&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-104" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:104</a>.0-104.0&gt; [0x25eb880] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-104" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:104</a>.0-104.0&gt; [0x25eb9a0 -&gt; 0x25e7300] str=&#39;\arbpc1_pcxdp_qsel1_pa_l&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-104" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:104</a>.0-104.0&gt; [0x25ebb60] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-104" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:104</a>.0-104.0&gt; [0x25f5460 -&gt; 0x25e8dd0] str=&#39;\arbpc1_pcxdp_qsel1_bufp3_pa&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-105" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:105</a>.0-105.0&gt; [0x25f5580] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-105" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:105</a>.0-105.0&gt; [0x25f56a0 -&gt; 0x25e7490] str=&#39;\arbpc1_pcxdp_shift_px&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-105" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:105</a>.0-105.0&gt; [0x25f57c0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-105" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:105</a>.0-105.0&gt; [0x25f58e0 -&gt; 0x25e8f80] str=&#39;\arbpc1_pcxdp_shift_bufp3_px_l&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-107" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:107</a>.0-107.0&gt; [0x25f5a50] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-107" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:107</a>.0-107.0&gt; [0x25f5b70 -&gt; 0x25e7640] str=&#39;\arbpc3_pcxdp_grant_pa&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-107" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:107</a>.0-107.0&gt; [0x25f5d30] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-107" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:107</a>.0-107.0&gt; [0x25f5e50 -&gt; 0x25e9130] str=&#39;\arbpc3_pcxdp_grant_bufp3_pa_l&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-108" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:108</a>.0-108.0&gt; [0x25f6010] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-108" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:108</a>.0-108.0&gt; [0x25f6130 -&gt; 0x25e7840] str=&#39;\arbpc3_pcxdp_q0_hold_pa_l&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-108" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:108</a>.0-108.0&gt; [0x25f62f0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-108" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:108</a>.0-108.0&gt; [0x25f6430 -&gt; 0x25e92e0] str=&#39;\arbpc3_pcxdp_q0_hold_bufp3_pa&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-109" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:109</a>.0-109.0&gt; [0x25f6610] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-109" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:109</a>.0-109.0&gt; [0x25f6730 -&gt; 0x25e79f0] str=&#39;\arbpc3_pcxdp_qsel0_pa&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-109" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:109</a>.0-109.0&gt; [0x25f68f0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-109" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:109</a>.0-109.0&gt; [0x25f6a30 -&gt; 0x25e9490] str=&#39;\arbpc3_pcxdp_qsel0_bufp3_pa_l&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-110" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:110</a>.0-110.0&gt; [0x25f6c10] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-110" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:110</a>.0-110.0&gt; [0x25f6d30 -&gt; 0x25e7ba0] str=&#39;\arbpc3_pcxdp_qsel1_pa_l&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-110" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:110</a>.0-110.0&gt; [0x25f6ef0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-110" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:110</a>.0-110.0&gt; [0x25f7030 -&gt; 0x25e9640] str=&#39;\arbpc3_pcxdp_qsel1_bufp3_pa&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-111" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:111</a>.0-111.0&gt; [0x25f7210] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-111" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:111</a>.0-111.0&gt; [0x25f7330 -&gt; 0x25e7de0] str=&#39;\arbpc3_pcxdp_shift_px&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-111" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:111</a>.0-111.0&gt; [0x25f74f0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-111" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:111</a>.0-111.0&gt; [0x25f7630 -&gt; 0x25e97f0] str=&#39;\arbpc3_pcxdp_shift_bufp3_px_l&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-113" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:113</a>.0-113.0&gt; [0x25f7810] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-113" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:113</a>.0-113.0&gt; [0x25f7930 -&gt; 0x25e7f40] str=&#39;\arbpc4_pcxdp_grant_pa&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-113" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:113</a>.0-113.0&gt; [0x25f7af0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-113" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:113</a>.0-113.0&gt; [0x25f7c30 -&gt; 0x25e99a0] str=&#39;\arbpc4_pcxdp_grant_bufp3_pa_l&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-114" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:114</a>.0-114.0&gt; [0x25f7e10] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-114" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:114</a>.0-114.0&gt; [0x25f7f30 -&gt; 0x25e80f0] str=&#39;\arbpc4_pcxdp_q0_hold_pa_l&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-114" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:114</a>.0-114.0&gt; [0x25f80f0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-114" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:114</a>.0-114.0&gt; [0x25f8230 -&gt; 0x25e9b50] str=&#39;\arbpc4_pcxdp_q0_hold_bufp3_pa&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-115" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:115</a>.0-115.0&gt; [0x25f8410] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-115" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:115</a>.0-115.0&gt; [0x25f8530 -&gt; 0x25e82a0] str=&#39;\arbpc4_pcxdp_qsel0_pa&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-115" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:115</a>.0-115.0&gt; [0x25f86f0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-115" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:115</a>.0-115.0&gt; [0x25f8830 -&gt; 0x25e9d00] str=&#39;\arbpc4_pcxdp_qsel0_bufp3_pa_l&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-116" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:116</a>.0-116.0&gt; [0x25f8a10] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-116" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:116</a>.0-116.0&gt; [0x25f8b30 -&gt; 0x25e8450] str=&#39;\arbpc4_pcxdp_qsel1_pa_l&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-116" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:116</a>.0-116.0&gt; [0x25f8cf0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-116" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:116</a>.0-116.0&gt; [0x25f8e30 -&gt; 0x25e9eb0] str=&#39;\arbpc4_pcxdp_qsel1_bufp3_pa&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-117" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:117</a>.0-117.0&gt; [0x25f9010] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-117" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:117</a>.0-117.0&gt; [0x25f9130 -&gt; 0x25e8600] str=&#39;\arbpc4_pcxdp_shift_px&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-117" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:117</a>.0-117.0&gt; [0x25f92f0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-117" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:117</a>.0-117.0&gt; [0x25f9430 -&gt; 0x25ea060] str=&#39;\arbpc4_pcxdp_shift_bufp3_px_l&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_pcx_buf_pdr_odd

2.2. Analyzing design hierarchy..
Top module:  \work_pcx_buf_pdr_odd
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_pcx_buf_pdr_odd..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_pcx_buf_pdr_odd ===

   Number of wires:                 45
   Number of wire bits:             45
   Number of public wires:          30
   Number of public wire bits:      30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $not                           15

8. Executing CHECK pass (checking for obvious problems).
checking module work_pcx_buf_pdr_odd..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_pcx_buf_pdr_odd&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;arbpc1_pcxdp_grant_pa&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;arbpc1_pcxdp_q0_hold_pa_l&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;arbpc1_pcxdp_qsel0_pa&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;arbpc1_pcxdp_qsel1_pa_l&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 5 ]
        },
        &#34;arbpc1_pcxdp_shift_px&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 6 ]
        },
        &#34;arbpc3_pcxdp_grant_pa&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 7 ]
        },
        &#34;arbpc3_pcxdp_q0_hold_pa_l&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 8 ]
        },
        &#34;arbpc3_pcxdp_qsel0_pa&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 9 ]
        },
        &#34;arbpc3_pcxdp_qsel1_pa_l&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 10 ]
        },
        &#34;arbpc3_pcxdp_shift_px&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 11 ]
        },
        &#34;arbpc4_pcxdp_grant_pa&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 12 ]
        },
        &#34;arbpc4_pcxdp_q0_hold_pa_l&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 13 ]
        },
        &#34;arbpc4_pcxdp_qsel0_pa&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 14 ]
        },
        &#34;arbpc4_pcxdp_qsel1_pa_l&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 15 ]
        },
        &#34;arbpc4_pcxdp_shift_px&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 16 ]
        },
        &#34;arbpc1_pcxdp_grant_bufp3_pa_l&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 17 ]
        },
        &#34;arbpc1_pcxdp_q0_hold_bufp3_pa&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 18 ]
        },
        &#34;arbpc1_pcxdp_qsel0_bufp3_pa_l&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 19 ]
        },
        &#34;arbpc1_pcxdp_qsel1_bufp3_pa&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 20 ]
        },
        &#34;arbpc1_pcxdp_shift_bufp3_px_l&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 21 ]
        },
        &#34;arbpc3_pcxdp_grant_bufp3_pa_l&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 22 ]
        },
        &#34;arbpc3_pcxdp_q0_hold_bufp3_pa&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 23 ]
        },
        &#34;arbpc3_pcxdp_qsel0_bufp3_pa_l&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 24 ]
        },
        &#34;arbpc3_pcxdp_qsel1_bufp3_pa&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 25 ]
        },
        &#34;arbpc3_pcxdp_shift_bufp3_px_l&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 26 ]
        },
        &#34;arbpc4_pcxdp_grant_bufp3_pa_l&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 27 ]
        },
        &#34;arbpc4_pcxdp_q0_hold_bufp3_pa&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 28 ]
        },
        &#34;arbpc4_pcxdp_qsel0_bufp3_pa_l&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 29 ]
        },
        &#34;arbpc4_pcxdp_qsel1_bufp3_pa&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 30 ]
        },
        &#34;arbpc4_pcxdp_shift_bufp3_px_l&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 31 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-101" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:101</a>$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-101" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:101</a>.0-101.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 17 ],
            &#34;Y&#34;: [ 2 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-102" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:102</a>$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-102" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:102</a>.0-102.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 18 ],
            &#34;Y&#34;: [ 3 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-103" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:103</a>$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-103" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:103</a>.0-103.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 19 ],
            &#34;Y&#34;: [ 4 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-104" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:104</a>$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-104" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:104</a>.0-104.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 20 ],
            &#34;Y&#34;: [ 5 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-105" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:105</a>$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-105" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:105</a>.0-105.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 21 ],
            &#34;Y&#34;: [ 6 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-107" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:107</a>$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-107" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:107</a>.0-107.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 22 ],
            &#34;Y&#34;: [ 7 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-108" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:108</a>$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-108" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:108</a>.0-108.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 23 ],
            &#34;Y&#34;: [ 8 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-109" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:109</a>$8&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-109" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:109</a>.0-109.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 24 ],
            &#34;Y&#34;: [ 9 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-110" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:110</a>$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-110" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:110</a>.0-110.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 25 ],
            &#34;Y&#34;: [ 10 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-111" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:111</a>$10&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-111" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:111</a>.0-111.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 26 ],
            &#34;Y&#34;: [ 11 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-113" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:113</a>$11&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-113" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:113</a>.0-113.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 27 ],
            &#34;Y&#34;: [ 12 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-114" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:114</a>$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-114" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:114</a>.0-114.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 28 ],
            &#34;Y&#34;: [ 13 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-115" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:115</a>$13&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-115" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:115</a>.0-115.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 29 ],
            &#34;Y&#34;: [ 14 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-116" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:116</a>$14&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-116" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:116</a>.0-116.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 30 ],
            &#34;Y&#34;: [ 15 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-117" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:117</a>$15&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-117" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:117</a>.0-117.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 31 ],
            &#34;Y&#34;: [ 16 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-101" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:101</a>$1_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-101" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:101</a>.0-101.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-102" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:102</a>$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-102" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:102</a>.0-102.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-103" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:103</a>$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-103" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:103</a>.0-103.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-104" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:104</a>$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-104" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:104</a>.0-104.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-105" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:105</a>$5_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-105" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:105</a>.0-105.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-107" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:107</a>$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-107" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:107</a>.0-107.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-108" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:108</a>$7_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-108" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:108</a>.0-108.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-109" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:109</a>$8_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-109" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:109</a>.0-109.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-110" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:110</a>$9_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-110" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:110</a>.0-110.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-111" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:111</a>$10_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-111" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:111</a>.0-111.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-113" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:113</a>$11_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-113" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:113</a>.0-113.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-114" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:114</a>$12_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-114" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:114</a>.0-114.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-115" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:115</a>$13_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-115" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:115</a>.0-115.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-116" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:116</a>$14_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-116" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:116</a>.0-116.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-117" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:117</a>$15_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-117" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:117</a>.0-117.0&#34;
          }
        },
        &#34;arbpc1_pcxdp_grant_bufp3_pa_l&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:49</a>.0-49.0&#34;
          }
        },
        &#34;arbpc1_pcxdp_grant_pa&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:40</a>.0-40.0&#34;
          }
        },
        &#34;arbpc1_pcxdp_q0_hold_bufp3_pa&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:49</a>.0-49.0&#34;
          }
        },
        &#34;arbpc1_pcxdp_q0_hold_pa_l&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:40</a>.0-40.0&#34;
          }
        },
        &#34;arbpc1_pcxdp_qsel0_bufp3_pa_l&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 19 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:50</a>.0-50.0&#34;
          }
        },
        &#34;arbpc1_pcxdp_qsel0_pa&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:41</a>.0-41.0&#34;
          }
        },
        &#34;arbpc1_pcxdp_qsel1_bufp3_pa&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 20 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:50</a>.0-50.0&#34;
          }
        },
        &#34;arbpc1_pcxdp_qsel1_pa_l&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:41</a>.0-41.0&#34;
          }
        },
        &#34;arbpc1_pcxdp_shift_bufp3_px_l&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 21 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:51</a>.0-51.0&#34;
          }
        },
        &#34;arbpc1_pcxdp_shift_px&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:42</a>.0-42.0&#34;
          }
        },
        &#34;arbpc3_pcxdp_grant_bufp3_pa_l&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 22 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:51</a>.0-51.0&#34;
          }
        },
        &#34;arbpc3_pcxdp_grant_pa&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:42</a>.0-42.0&#34;
          }
        },
        &#34;arbpc3_pcxdp_q0_hold_bufp3_pa&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 23 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:52</a>.0-52.0&#34;
          }
        },
        &#34;arbpc3_pcxdp_q0_hold_pa_l&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:43</a>.0-43.0&#34;
          }
        },
        &#34;arbpc3_pcxdp_qsel0_bufp3_pa_l&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 24 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:52</a>.0-52.0&#34;
          }
        },
        &#34;arbpc3_pcxdp_qsel0_pa&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:43</a>.0-43.0&#34;
          }
        },
        &#34;arbpc3_pcxdp_qsel1_bufp3_pa&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 25 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:53</a>.0-53.0&#34;
          }
        },
        &#34;arbpc3_pcxdp_qsel1_pa_l&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:44</a>.0-44.0&#34;
          }
        },
        &#34;arbpc3_pcxdp_shift_bufp3_px_l&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 26 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:53</a>.0-53.0&#34;
          }
        },
        &#34;arbpc3_pcxdp_shift_px&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:44</a>.0-44.0&#34;
          }
        },
        &#34;arbpc4_pcxdp_grant_bufp3_pa_l&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 27 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:54</a>.0-54.0&#34;
          }
        },
        &#34;arbpc4_pcxdp_grant_pa&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:45</a>.0-45.0&#34;
          }
        },
        &#34;arbpc4_pcxdp_q0_hold_bufp3_pa&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 28 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:54</a>.0-54.0&#34;
          }
        },
        &#34;arbpc4_pcxdp_q0_hold_pa_l&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:45</a>.0-45.0&#34;
          }
        },
        &#34;arbpc4_pcxdp_qsel0_bufp3_pa_l&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 29 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:55</a>.0-55.0&#34;
          }
        },
        &#34;arbpc4_pcxdp_qsel0_pa&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:46</a>.0-46.0&#34;
          }
        },
        &#34;arbpc4_pcxdp_qsel1_bufp3_pa&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 30 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:55</a>.0-55.0&#34;
          }
        },
        &#34;arbpc4_pcxdp_qsel1_pa_l&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:46</a>.0-46.0&#34;
          }
        },
        &#34;arbpc4_pcxdp_shift_bufp3_px_l&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 31 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-56" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:56</a>.0-56.0&#34;
          }
        },
        &#34;arbpc4_pcxdp_shift_px&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-47" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:47</a>.0-47.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_pcx_buf_pdr_odd&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_pcx_buf_pdr_odd(arbpc1_pcxdp_grant_pa, arbpc1_pcxdp_q0_hold_pa_l, arbpc1_pcxdp_qsel0_pa, arbpc1_pcxdp_qsel1_pa_l, arbpc1_pcxdp_shift_px, arbpc3_pcxdp_grant_pa, arbpc3_pcxdp_q0_hold_pa_l, arbpc3_pcxdp_qsel0_pa, arbpc3_pcxdp_qsel1_pa_l, arbpc3_pcxdp_shift_px, arbpc4_pcxdp_grant_pa, arbpc4_pcxdp_q0_hold_pa_l, arbpc4_pcxdp_qsel0_pa, arbpc4_pcxdp_qsel1_pa_l, arbpc4_pcxdp_shift_px, arbpc1_pcxdp_grant_bufp3_pa_l, arbpc1_pcxdp_q0_hold_bufp3_pa, arbpc1_pcxdp_qsel0_bufp3_pa_l, arbpc1_pcxdp_qsel1_bufp3_pa, arbpc1_pcxdp_shift_bufp3_px_l, arbpc3_pcxdp_grant_bufp3_pa_l, arbpc3_pcxdp_q0_hold_bufp3_pa, arbpc3_pcxdp_qsel0_bufp3_pa_l, arbpc3_pcxdp_qsel1_bufp3_pa, arbpc3_pcxdp_shift_bufp3_px_l, arbpc4_pcxdp_grant_bufp3_pa_l, arbpc4_pcxdp_q0_hold_bufp3_pa, arbpc4_pcxdp_qsel0_bufp3_pa_l, arbpc4_pcxdp_qsel1_bufp3_pa, arbpc4_pcxdp_shift_bufp3_px_l);
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-101" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:101</a>.0-101.0&#34; *)
  wire _00_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-102" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:102</a>.0-102.0&#34; *)
  wire _01_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-103" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:103</a>.0-103.0&#34; *)
  wire _02_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-104" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:104</a>.0-104.0&#34; *)
  wire _03_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-105" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:105</a>.0-105.0&#34; *)
  wire _04_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-107" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:107</a>.0-107.0&#34; *)
  wire _05_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-108" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:108</a>.0-108.0&#34; *)
  wire _06_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-109" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:109</a>.0-109.0&#34; *)
  wire _07_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-110" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:110</a>.0-110.0&#34; *)
  wire _08_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-111" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:111</a>.0-111.0&#34; *)
  wire _09_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-113" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:113</a>.0-113.0&#34; *)
  wire _10_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-114" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:114</a>.0-114.0&#34; *)
  wire _11_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-115" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:115</a>.0-115.0&#34; *)
  wire _12_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-116" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:116</a>.0-116.0&#34; *)
  wire _13_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-117" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:117</a>.0-117.0&#34; *)
  wire _14_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:49</a>.0-49.0&#34; *)
  input arbpc1_pcxdp_grant_bufp3_pa_l;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:40</a>.0-40.0&#34; *)
  output arbpc1_pcxdp_grant_pa;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:49</a>.0-49.0&#34; *)
  input arbpc1_pcxdp_q0_hold_bufp3_pa;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:40</a>.0-40.0&#34; *)
  output arbpc1_pcxdp_q0_hold_pa_l;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:50</a>.0-50.0&#34; *)
  input arbpc1_pcxdp_qsel0_bufp3_pa_l;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:41</a>.0-41.0&#34; *)
  output arbpc1_pcxdp_qsel0_pa;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:50</a>.0-50.0&#34; *)
  input arbpc1_pcxdp_qsel1_bufp3_pa;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:41</a>.0-41.0&#34; *)
  output arbpc1_pcxdp_qsel1_pa_l;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:51</a>.0-51.0&#34; *)
  input arbpc1_pcxdp_shift_bufp3_px_l;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:42</a>.0-42.0&#34; *)
  output arbpc1_pcxdp_shift_px;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:51</a>.0-51.0&#34; *)
  input arbpc3_pcxdp_grant_bufp3_pa_l;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:42</a>.0-42.0&#34; *)
  output arbpc3_pcxdp_grant_pa;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:52</a>.0-52.0&#34; *)
  input arbpc3_pcxdp_q0_hold_bufp3_pa;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:43</a>.0-43.0&#34; *)
  output arbpc3_pcxdp_q0_hold_pa_l;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:52</a>.0-52.0&#34; *)
  input arbpc3_pcxdp_qsel0_bufp3_pa_l;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:43</a>.0-43.0&#34; *)
  output arbpc3_pcxdp_qsel0_pa;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:53</a>.0-53.0&#34; *)
  input arbpc3_pcxdp_qsel1_bufp3_pa;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:44</a>.0-44.0&#34; *)
  output arbpc3_pcxdp_qsel1_pa_l;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:53</a>.0-53.0&#34; *)
  input arbpc3_pcxdp_shift_bufp3_px_l;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:44</a>.0-44.0&#34; *)
  output arbpc3_pcxdp_shift_px;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:54</a>.0-54.0&#34; *)
  input arbpc4_pcxdp_grant_bufp3_pa_l;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:45</a>.0-45.0&#34; *)
  output arbpc4_pcxdp_grant_pa;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:54</a>.0-54.0&#34; *)
  input arbpc4_pcxdp_q0_hold_bufp3_pa;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:45</a>.0-45.0&#34; *)
  output arbpc4_pcxdp_q0_hold_pa_l;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:55</a>.0-55.0&#34; *)
  input arbpc4_pcxdp_qsel0_bufp3_pa_l;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:46</a>.0-46.0&#34; *)
  output arbpc4_pcxdp_qsel0_pa;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:55</a>.0-55.0&#34; *)
  input arbpc4_pcxdp_qsel1_bufp3_pa;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:46</a>.0-46.0&#34; *)
  output arbpc4_pcxdp_qsel1_pa_l;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-56" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:56</a>.0-56.0&#34; *)
  input arbpc4_pcxdp_shift_bufp3_px_l;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-47" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:47</a>.0-47.0&#34; *)
  output arbpc4_pcxdp_shift_px;
  assign _00_ = ~ (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-101" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:101</a>.0-101.0&#34; *) arbpc1_pcxdp_grant_bufp3_pa_l;
  assign _01_ = ~ (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-102" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:102</a>.0-102.0&#34; *) arbpc1_pcxdp_q0_hold_bufp3_pa;
  assign _02_ = ~ (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-103" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:103</a>.0-103.0&#34; *) arbpc1_pcxdp_qsel0_bufp3_pa_l;
  assign _03_ = ~ (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-104" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:104</a>.0-104.0&#34; *) arbpc1_pcxdp_qsel1_bufp3_pa;
  assign _04_ = ~ (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-105" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:105</a>.0-105.0&#34; *) arbpc1_pcxdp_shift_bufp3_px_l;
  assign _05_ = ~ (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-107" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:107</a>.0-107.0&#34; *) arbpc3_pcxdp_grant_bufp3_pa_l;
  assign _06_ = ~ (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-108" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:108</a>.0-108.0&#34; *) arbpc3_pcxdp_q0_hold_bufp3_pa;
  assign _07_ = ~ (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-109" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:109</a>.0-109.0&#34; *) arbpc3_pcxdp_qsel0_bufp3_pa_l;
  assign _08_ = ~ (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-110" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:110</a>.0-110.0&#34; *) arbpc3_pcxdp_qsel1_bufp3_pa;
  assign _09_ = ~ (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-111" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:111</a>.0-111.0&#34; *) arbpc3_pcxdp_shift_bufp3_px_l;
  assign _10_ = ~ (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-113" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:113</a>.0-113.0&#34; *) arbpc4_pcxdp_grant_bufp3_pa_l;
  assign _11_ = ~ (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-114" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:114</a>.0-114.0&#34; *) arbpc4_pcxdp_q0_hold_bufp3_pa;
  assign _12_ = ~ (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-115" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:115</a>.0-115.0&#34; *) arbpc4_pcxdp_qsel0_bufp3_pa_l;
  assign _13_ = ~ (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-116" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:116</a>.0-116.0&#34; *) arbpc4_pcxdp_qsel1_bufp3_pa;
  assign _14_ = ~ (* src = &#34;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pdr_odd.v.html#l-117" target="file-frame">third_party/tests/utd-sv/pcx_buf_pdr_odd.v:117</a>.0-117.0&#34; *) arbpc4_pcxdp_shift_bufp3_px_l;
  assign arbpc1_pcxdp_grant_pa = _00_;
  assign arbpc1_pcxdp_q0_hold_pa_l = _01_;
  assign arbpc1_pcxdp_qsel0_pa = _02_;
  assign arbpc1_pcxdp_qsel1_pa_l = _03_;
  assign arbpc1_pcxdp_shift_px = _04_;
  assign arbpc3_pcxdp_grant_pa = _05_;
  assign arbpc3_pcxdp_q0_hold_pa_l = _06_;
  assign arbpc3_pcxdp_qsel0_pa = _07_;
  assign arbpc3_pcxdp_qsel1_pa_l = _08_;
  assign arbpc3_pcxdp_shift_px = _09_;
  assign arbpc4_pcxdp_grant_pa = _10_;
  assign arbpc4_pcxdp_q0_hold_pa_l = _11_;
  assign arbpc4_pcxdp_qsel0_pa = _12_;
  assign arbpc4_pcxdp_qsel1_pa_l = _13_;
  assign arbpc4_pcxdp_shift_px = _14_;
endmodule

Warnings: 15 unique messages, 15 total
End of script. Logfile hash: bad4be1ded, CPU: user 0.02s system 0.00s, MEM: 13.23 MB peak
Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 66% 2x read_uhdm (0 sec), 16% 2x write_verilog (0 sec), ...

</pre>
</body>