// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pow_generic_double_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        base_r,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [63:0] base_r;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
reg    ap_block_pp0_stage0_11001;
wire   [5:0] pow_reduce_anonymo_20_address0;
reg    pow_reduce_anonymo_20_ce0;
wire   [5:0] pow_reduce_anonymo_20_q0;
wire   [5:0] pow_reduce_anonymo_19_address0;
reg    pow_reduce_anonymo_19_ce0;
wire   [108:0] pow_reduce_anonymo_19_q0;
wire   [3:0] pow_reduce_anonymo_16_address0;
reg    pow_reduce_anonymo_16_ce0;
wire   [104:0] pow_reduce_anonymo_16_q0;
wire   [5:0] pow_reduce_anonymo_17_address0;
reg    pow_reduce_anonymo_17_ce0;
wire   [101:0] pow_reduce_anonymo_17_q0;
wire   [5:0] pow_reduce_anonymo_9_address0;
reg    pow_reduce_anonymo_9_ce0;
wire   [96:0] pow_reduce_anonymo_9_q0;
wire   [5:0] pow_reduce_anonymo_12_address0;
reg    pow_reduce_anonymo_12_ce0;
wire   [91:0] pow_reduce_anonymo_12_q0;
wire   [5:0] pow_reduce_anonymo_13_address0;
reg    pow_reduce_anonymo_13_ce0;
wire   [86:0] pow_reduce_anonymo_13_q0;
wire   [5:0] pow_reduce_anonymo_14_address0;
reg    pow_reduce_anonymo_14_ce0;
wire   [81:0] pow_reduce_anonymo_14_q0;
wire   [5:0] pow_reduce_anonymo_15_address0;
reg    pow_reduce_anonymo_15_ce0;
wire   [76:0] pow_reduce_anonymo_15_q0;
wire   [7:0] pow_reduce_anonymo_18_address0;
reg    pow_reduce_anonymo_18_ce0;
wire   [57:0] pow_reduce_anonymo_18_q0;
wire   [7:0] pow_reduce_anonymo_address0;
reg    pow_reduce_anonymo_ce0;
wire   [25:0] pow_reduce_anonymo_q0;
wire   [7:0] pow_reduce_anonymo_address1;
reg    pow_reduce_anonymo_ce1;
wire   [25:0] pow_reduce_anonymo_q1;
wire   [7:0] pow_reduce_anonymo_21_address0;
reg    pow_reduce_anonymo_21_ce0;
wire   [41:0] pow_reduce_anonymo_21_q0;
wire   [51:0] tmp_V_4_fu_628_p1;
reg   [51:0] tmp_V_4_reg_2297;
wire   [0:0] x_is_p1_fu_666_p2;
reg   [0:0] x_is_p1_reg_2303;
reg   [0:0] x_is_p1_reg_2303_pp0_iter1_reg;
reg   [0:0] x_is_p1_reg_2303_pp0_iter2_reg;
reg   [0:0] x_is_p1_reg_2303_pp0_iter3_reg;
reg   [0:0] x_is_p1_reg_2303_pp0_iter4_reg;
reg   [0:0] x_is_p1_reg_2303_pp0_iter5_reg;
reg   [0:0] x_is_p1_reg_2303_pp0_iter6_reg;
reg   [0:0] x_is_p1_reg_2303_pp0_iter7_reg;
reg   [0:0] x_is_p1_reg_2303_pp0_iter8_reg;
reg   [0:0] x_is_p1_reg_2303_pp0_iter9_reg;
reg   [0:0] x_is_p1_reg_2303_pp0_iter10_reg;
reg   [0:0] x_is_p1_reg_2303_pp0_iter11_reg;
reg   [0:0] x_is_p1_reg_2303_pp0_iter12_reg;
reg   [0:0] x_is_p1_reg_2303_pp0_iter13_reg;
reg   [0:0] x_is_p1_reg_2303_pp0_iter14_reg;
reg   [0:0] x_is_p1_reg_2303_pp0_iter15_reg;
reg   [0:0] x_is_p1_reg_2303_pp0_iter16_reg;
reg   [0:0] x_is_p1_reg_2303_pp0_iter17_reg;
reg   [0:0] x_is_p1_reg_2303_pp0_iter18_reg;
reg   [0:0] x_is_p1_reg_2303_pp0_iter19_reg;
reg   [0:0] x_is_p1_reg_2303_pp0_iter20_reg;
reg   [0:0] x_is_p1_reg_2303_pp0_iter21_reg;
wire   [0:0] tmp_24_not_fu_710_p2;
reg   [0:0] tmp_24_not_reg_2307;
reg   [0:0] tmp_24_not_reg_2307_pp0_iter1_reg;
reg   [0:0] tmp_24_not_reg_2307_pp0_iter2_reg;
reg   [0:0] tmp_24_not_reg_2307_pp0_iter3_reg;
reg   [0:0] tmp_24_not_reg_2307_pp0_iter4_reg;
reg   [0:0] tmp_24_not_reg_2307_pp0_iter5_reg;
reg   [0:0] tmp_24_not_reg_2307_pp0_iter6_reg;
reg   [0:0] tmp_24_not_reg_2307_pp0_iter7_reg;
reg   [0:0] tmp_24_not_reg_2307_pp0_iter8_reg;
reg   [0:0] tmp_24_not_reg_2307_pp0_iter9_reg;
reg   [0:0] tmp_24_not_reg_2307_pp0_iter10_reg;
reg   [0:0] tmp_24_not_reg_2307_pp0_iter11_reg;
reg   [0:0] tmp_24_not_reg_2307_pp0_iter12_reg;
reg   [0:0] tmp_24_not_reg_2307_pp0_iter13_reg;
reg   [0:0] tmp_24_not_reg_2307_pp0_iter14_reg;
reg   [0:0] tmp_24_not_reg_2307_pp0_iter15_reg;
reg   [0:0] tmp_24_not_reg_2307_pp0_iter16_reg;
reg   [0:0] tmp_24_not_reg_2307_pp0_iter17_reg;
reg   [0:0] tmp_24_not_reg_2307_pp0_iter18_reg;
reg   [0:0] tmp_24_not_reg_2307_pp0_iter19_reg;
reg   [0:0] tmp_24_not_reg_2307_pp0_iter20_reg;
wire   [0:0] brmerge_fu_716_p2;
reg   [0:0] brmerge_reg_2312;
reg   [0:0] brmerge_reg_2312_pp0_iter1_reg;
reg   [0:0] brmerge_reg_2312_pp0_iter2_reg;
reg   [0:0] brmerge_reg_2312_pp0_iter3_reg;
reg   [0:0] brmerge_reg_2312_pp0_iter4_reg;
reg   [0:0] brmerge_reg_2312_pp0_iter5_reg;
reg   [0:0] brmerge_reg_2312_pp0_iter6_reg;
reg   [0:0] brmerge_reg_2312_pp0_iter7_reg;
reg   [0:0] brmerge_reg_2312_pp0_iter8_reg;
reg   [0:0] brmerge_reg_2312_pp0_iter9_reg;
reg   [0:0] brmerge_reg_2312_pp0_iter10_reg;
reg   [0:0] brmerge_reg_2312_pp0_iter11_reg;
reg   [0:0] brmerge_reg_2312_pp0_iter12_reg;
reg   [0:0] brmerge_reg_2312_pp0_iter13_reg;
reg   [0:0] brmerge_reg_2312_pp0_iter14_reg;
reg   [0:0] brmerge_reg_2312_pp0_iter15_reg;
reg   [0:0] brmerge_reg_2312_pp0_iter16_reg;
reg   [0:0] brmerge_reg_2312_pp0_iter17_reg;
reg   [0:0] brmerge_reg_2312_pp0_iter18_reg;
reg   [0:0] brmerge_reg_2312_pp0_iter19_reg;
reg   [0:0] brmerge_reg_2312_pp0_iter20_reg;
reg   [0:0] brmerge_reg_2312_pp0_iter21_reg;
wire   [0:0] tmp_7_fu_736_p2;
reg   [0:0] tmp_7_reg_2316;
reg   [0:0] tmp_7_reg_2316_pp0_iter1_reg;
reg   [0:0] tmp_7_reg_2316_pp0_iter2_reg;
reg   [0:0] tmp_7_reg_2316_pp0_iter3_reg;
reg   [0:0] tmp_7_reg_2316_pp0_iter4_reg;
reg   [0:0] tmp_7_reg_2316_pp0_iter5_reg;
reg   [0:0] tmp_7_reg_2316_pp0_iter6_reg;
reg   [0:0] tmp_7_reg_2316_pp0_iter7_reg;
reg   [0:0] tmp_7_reg_2316_pp0_iter8_reg;
reg   [0:0] tmp_7_reg_2316_pp0_iter9_reg;
reg   [0:0] tmp_7_reg_2316_pp0_iter10_reg;
reg   [0:0] tmp_7_reg_2316_pp0_iter11_reg;
reg   [0:0] tmp_7_reg_2316_pp0_iter12_reg;
reg   [0:0] tmp_7_reg_2316_pp0_iter13_reg;
reg   [0:0] tmp_7_reg_2316_pp0_iter14_reg;
reg   [0:0] tmp_7_reg_2316_pp0_iter15_reg;
reg   [0:0] tmp_7_reg_2316_pp0_iter16_reg;
reg   [0:0] tmp_7_reg_2316_pp0_iter17_reg;
reg   [0:0] tmp_7_reg_2316_pp0_iter18_reg;
reg   [0:0] tmp_7_reg_2316_pp0_iter19_reg;
reg   [0:0] tmp_7_reg_2316_pp0_iter20_reg;
reg   [0:0] tmp_7_reg_2316_pp0_iter21_reg;
wire   [0:0] tmp_9_fu_750_p2;
reg   [0:0] tmp_9_reg_2320;
reg   [0:0] tmp_9_reg_2320_pp0_iter1_reg;
reg   [0:0] tmp_9_reg_2320_pp0_iter2_reg;
reg   [0:0] tmp_9_reg_2320_pp0_iter3_reg;
reg   [0:0] tmp_9_reg_2320_pp0_iter4_reg;
reg   [0:0] tmp_9_reg_2320_pp0_iter5_reg;
reg   [0:0] tmp_9_reg_2320_pp0_iter6_reg;
reg   [0:0] tmp_9_reg_2320_pp0_iter7_reg;
reg   [0:0] tmp_9_reg_2320_pp0_iter8_reg;
reg   [0:0] tmp_9_reg_2320_pp0_iter9_reg;
reg   [0:0] tmp_9_reg_2320_pp0_iter10_reg;
reg   [0:0] tmp_9_reg_2320_pp0_iter11_reg;
reg   [0:0] tmp_9_reg_2320_pp0_iter12_reg;
reg   [0:0] tmp_9_reg_2320_pp0_iter13_reg;
reg   [0:0] tmp_9_reg_2320_pp0_iter14_reg;
reg   [0:0] tmp_9_reg_2320_pp0_iter15_reg;
reg   [0:0] tmp_9_reg_2320_pp0_iter16_reg;
reg   [0:0] tmp_9_reg_2320_pp0_iter17_reg;
reg   [0:0] tmp_9_reg_2320_pp0_iter18_reg;
reg   [0:0] tmp_9_reg_2320_pp0_iter19_reg;
reg   [0:0] tmp_9_reg_2320_pp0_iter20_reg;
reg   [0:0] tmp_9_reg_2320_pp0_iter21_reg;
wire   [0:0] tmp_20_fu_756_p3;
reg   [0:0] tmp_20_reg_2324;
wire   [11:0] b_exp_3_fu_780_p3;
reg   [11:0] b_exp_3_reg_2329;
reg   [11:0] b_exp_3_reg_2329_pp0_iter1_reg;
reg   [11:0] b_exp_3_reg_2329_pp0_iter2_reg;
reg   [11:0] b_exp_3_reg_2329_pp0_iter3_reg;
reg   [11:0] b_exp_3_reg_2329_pp0_iter4_reg;
reg   [11:0] b_exp_3_reg_2329_pp0_iter5_reg;
reg   [11:0] b_exp_3_reg_2329_pp0_iter6_reg;
reg   [11:0] b_exp_3_reg_2329_pp0_iter7_reg;
reg   [11:0] b_exp_3_reg_2329_pp0_iter8_reg;
reg   [11:0] b_exp_3_reg_2329_pp0_iter9_reg;
reg   [11:0] b_exp_3_reg_2329_pp0_iter10_reg;
reg   [11:0] b_exp_3_reg_2329_pp0_iter11_reg;
reg   [11:0] b_exp_3_reg_2329_pp0_iter12_reg;
reg   [11:0] b_exp_3_reg_2329_pp0_iter13_reg;
wire   [63:0] tmp_4_fu_788_p1;
reg   [63:0] tmp_4_reg_2334;
reg   [63:0] tmp_4_reg_2334_pp0_iter1_reg;
reg   [63:0] tmp_4_reg_2334_pp0_iter2_reg;
reg   [63:0] tmp_4_reg_2334_pp0_iter3_reg;
reg   [63:0] tmp_4_reg_2334_pp0_iter4_reg;
reg   [63:0] tmp_4_reg_2334_pp0_iter5_reg;
reg   [63:0] tmp_4_reg_2334_pp0_iter6_reg;
reg   [63:0] tmp_4_reg_2334_pp0_iter7_reg;
reg   [63:0] tmp_4_reg_2334_pp0_iter8_reg;
reg   [63:0] tmp_4_reg_2334_pp0_iter9_reg;
reg   [63:0] tmp_4_reg_2334_pp0_iter10_reg;
reg   [63:0] tmp_4_reg_2334_pp0_iter11_reg;
reg   [63:0] tmp_4_reg_2334_pp0_iter12_reg;
wire   [53:0] b_frac1_V1_fu_824_p2;
reg   [53:0] b_frac1_V1_reg_2344;
reg   [53:0] b_frac1_V1_reg_2344_pp0_iter2_reg;
reg   [3:0] a_V_reg_2353;
reg   [3:0] a_V_reg_2353_pp0_iter2_reg;
reg   [3:0] a_V_reg_2353_pp0_iter3_reg;
reg   [3:0] a_V_reg_2353_pp0_iter4_reg;
reg   [3:0] a_V_reg_2353_pp0_iter5_reg;
reg   [3:0] a_V_reg_2353_pp0_iter6_reg;
reg   [3:0] a_V_reg_2353_pp0_iter7_reg;
reg   [3:0] a_V_reg_2353_pp0_iter8_reg;
reg   [3:0] a_V_reg_2353_pp0_iter9_reg;
reg   [3:0] a_V_reg_2353_pp0_iter10_reg;
reg   [3:0] a_V_reg_2353_pp0_iter11_reg;
reg   [3:0] a_V_reg_2353_pp0_iter12_reg;
wire   [74:0] r_V_24_fu_854_p2;
reg   [74:0] r_V_24_reg_2359;
reg   [72:0] p_Val2_13_reg_2364;
reg   [5:0] a_V_1_reg_2370;
reg   [5:0] a_V_1_reg_2370_pp0_iter4_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter5_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter6_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter7_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter8_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter9_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter10_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter11_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter12_reg;
reg   [66:0] tmp_13_reg_2376;
wire   [81:0] ret_V_i_i_fu_1017_p2;
reg   [81:0] ret_V_i_i_reg_2381;
reg   [5:0] a_V_2_reg_2387;
reg   [5:0] a_V_2_reg_2387_pp0_iter5_reg;
reg   [5:0] a_V_2_reg_2387_pp0_iter6_reg;
reg   [5:0] a_V_2_reg_2387_pp0_iter7_reg;
reg   [5:0] a_V_2_reg_2387_pp0_iter8_reg;
reg   [5:0] a_V_2_reg_2387_pp0_iter9_reg;
reg   [5:0] a_V_2_reg_2387_pp0_iter10_reg;
reg   [5:0] a_V_2_reg_2387_pp0_iter11_reg;
reg   [5:0] a_V_2_reg_2387_pp0_iter12_reg;
wire   [75:0] tmp_38_fu_1033_p1;
reg   [75:0] tmp_38_reg_2393;
wire   [101:0] ret_V_5_fu_1068_p2;
reg   [101:0] ret_V_5_reg_2398;
wire   [88:0] r_V_26_fu_1081_p2;
reg   [88:0] r_V_26_reg_2403;
reg   [91:0] p_Val2_26_reg_2408;
reg   [5:0] a_V_3_reg_2414;
reg   [5:0] a_V_3_reg_2414_pp0_iter7_reg;
reg   [5:0] a_V_3_reg_2414_pp0_iter8_reg;
reg   [5:0] a_V_3_reg_2414_pp0_iter9_reg;
reg   [5:0] a_V_3_reg_2414_pp0_iter10_reg;
reg   [5:0] a_V_3_reg_2414_pp0_iter11_reg;
reg   [5:0] a_V_3_reg_2414_pp0_iter12_reg;
reg   [85:0] tmp_14_reg_2420;
wire   [120:0] ret_V_7_fu_1159_p2;
reg   [120:0] ret_V_7_reg_2425;
wire   [97:0] r_V_27_fu_1171_p2;
reg   [97:0] r_V_27_reg_2430;
reg   [86:0] p_Val2_33_reg_2435;
reg   [5:0] a_V_4_reg_2441;
reg   [5:0] a_V_4_reg_2441_pp0_iter9_reg;
reg   [5:0] a_V_4_reg_2441_pp0_iter10_reg;
reg   [5:0] a_V_4_reg_2441_pp0_iter11_reg;
reg   [5:0] a_V_4_reg_2441_pp0_iter12_reg;
reg   [80:0] tmp_18_reg_2447;
wire   [125:0] ret_V_9_fu_1249_p2;
reg   [125:0] ret_V_9_reg_2452;
wire   [92:0] r_V_28_fu_1261_p2;
reg   [92:0] r_V_28_reg_2457;
reg   [81:0] p_Val2_40_reg_2462;
reg   [5:0] a_V_5_reg_2468;
reg   [5:0] a_V_5_reg_2468_pp0_iter11_reg;
reg   [5:0] a_V_5_reg_2468_pp0_iter12_reg;
reg   [75:0] tmp_22_reg_2474;
wire   [130:0] ret_V_11_fu_1339_p2;
reg   [130:0] ret_V_11_reg_2479;
wire   [87:0] r_V_29_fu_1351_p2;
reg   [87:0] r_V_29_reg_2484;
reg   [76:0] p_Val2_47_reg_2489;
reg   [76:0] p_Val2_47_reg_2489_pp0_iter13_reg;
reg   [5:0] a_V_6_reg_2495;
reg   [70:0] tmp_23_reg_2501;
reg   [70:0] tmp_23_reg_2501_pp0_iter13_reg;
wire   [82:0] r_V_30_fu_1437_p2;
reg   [82:0] r_V_30_reg_2541;
wire   [89:0] Elog2_V_fu_1450_p2;
reg   [89:0] Elog2_V_reg_2551;
wire   [108:0] log_sum_V_1_fu_1577_p2;
reg   [108:0] log_sum_V_1_reg_2556;
reg   [72:0] tmp_16_reg_2561;
wire   [120:0] ret_V_16_fu_1678_p2;
reg   [120:0] ret_V_16_reg_2566;
reg   [120:0] ret_V_16_reg_2566_pp0_iter16_reg;
reg   [120:0] ret_V_16_reg_2566_pp0_iter17_reg;
reg   [120:0] ret_V_16_reg_2566_pp0_iter18_reg;
reg   [120:0] ret_V_16_reg_2566_pp0_iter19_reg;
reg   [120:0] ret_V_16_reg_2566_pp0_iter20_reg;
reg   [120:0] ret_V_16_reg_2566_pp0_iter21_reg;
reg   [70:0] m_fix_V_reg_2571;
reg   [70:0] m_fix_V_reg_2571_pp0_iter16_reg;
wire  signed [12:0] r_exp_V_3_fu_1803_p3;
reg  signed [12:0] r_exp_V_3_reg_2576;
reg  signed [12:0] r_exp_V_3_reg_2576_pp0_iter16_reg;
reg  signed [12:0] r_exp_V_3_reg_2576_pp0_iter17_reg;
reg  signed [12:0] r_exp_V_3_reg_2576_pp0_iter18_reg;
reg  signed [12:0] r_exp_V_3_reg_2576_pp0_iter19_reg;
reg  signed [12:0] r_exp_V_3_reg_2576_pp0_iter20_reg;
reg  signed [12:0] r_exp_V_3_reg_2576_pp0_iter21_reg;
wire   [0:0] tmp_35_fu_1815_p2;
reg   [0:0] tmp_35_reg_2583;
reg   [0:0] tmp_35_reg_2583_pp0_iter16_reg;
reg   [0:0] tmp_35_reg_2583_pp0_iter17_reg;
reg   [0:0] tmp_35_reg_2583_pp0_iter18_reg;
reg   [0:0] tmp_35_reg_2583_pp0_iter19_reg;
reg   [0:0] tmp_35_reg_2583_pp0_iter20_reg;
reg   [0:0] tmp_35_reg_2583_pp0_iter21_reg;
reg   [70:0] m_fix_a_V_reg_2588;
reg   [7:0] m_diff_hi_V_reg_2593;
reg   [7:0] m_diff_hi_V_reg_2593_pp0_iter18_reg;
reg   [7:0] m_diff_hi_V_reg_2593_pp0_iter19_reg;
reg   [7:0] Z2_V_reg_2598;
reg   [7:0] Z2_V_reg_2598_pp0_iter18_reg;
reg   [7:0] Z2_V_reg_2598_pp0_iter19_reg;
reg   [7:0] Z2_V_reg_2598_pp0_iter20_reg;
wire   [7:0] Z3_V_fu_1872_p4;
reg   [7:0] Z3_V_reg_2605;
reg   [7:0] Z3_V_reg_2605_pp0_iter18_reg;
wire   [34:0] Z4_V_fu_1882_p1;
reg   [34:0] Z4_V_reg_2610;
wire   [35:0] ret_V_19_fu_1923_p2;
reg   [35:0] ret_V_19_reg_2625;
reg   [25:0] p_Val2_71_reg_2631;
wire   [43:0] exp_Z2P_m_1_V_fu_1981_p2;
reg   [43:0] exp_Z2P_m_1_V_reg_2641;
reg   [39:0] tmp_39_reg_2647;
reg   [39:0] tmp_39_reg_2647_pp0_iter20_reg;
wire   [43:0] tmp24_fu_2036_p2;
reg   [43:0] tmp24_reg_2658;
wire   [63:0] p_mux_cast_fu_2041_p3;
reg   [57:0] exp_Z1_V_reg_2668;
wire   [99:0] r_V_36_fu_2099_p2;
reg   [99:0] r_V_36_reg_2673;
reg    ap_block_pp0_stage0_subdone;
reg   [63:0] ap_phi_mux_p_1_in_phi_fu_586_p14;
wire   [63:0] p_Result_26_fu_2255_p4;
reg   [63:0] ap_phi_reg_pp0_iter22_p_1_in_reg_580;
wire   [0:0] or_cond1_fu_2224_p2;
wire   [0:0] tmp_37_fu_2229_p2;
wire   [63:0] ap_phi_reg_pp0_iter0_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter1_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter2_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter3_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter4_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter5_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter6_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter7_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter8_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter9_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter10_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter11_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter12_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter13_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter14_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter15_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter16_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter17_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter18_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter19_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter20_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter21_p_1_in_reg_580;
wire   [63:0] p_cast_fu_2273_p3;
wire   [63:0] tmp_130_i_i_fu_1407_p1;
wire   [63:0] tmp_123_i_i_fu_1411_p1;
wire   [63:0] tmp_145_i_i_fu_1415_p1;
wire   [63:0] tmp_142_i_i_fu_1419_p1;
wire   [63:0] tmp_139_i_i_fu_1423_p1;
wire   [63:0] tmp_136_i_i_fu_1427_p1;
wire   [63:0] tmp_133_i_i_fu_1443_p1;
wire   [63:0] tmp_4_i_fu_1896_p1;
wire   [63:0] tmp_5_i_fu_1901_p1;
wire   [63:0] tmp_3_i_fu_1929_p1;
wire   [63:0] tmp_19_fu_1997_p1;
wire   [63:0] p_Val2_s_fu_606_p1;
wire   [10:0] tmp_V_3_fu_618_p4;
wire   [11:0] tmp_i_cast_fu_632_p1;
wire   [11:0] b_exp_fu_636_p2;
wire   [0:0] tmp_s_fu_642_p2;
wire   [0:0] tmp_1_fu_648_p2;
wire   [0:0] p_Result_s_fu_610_p3;
wire   [0:0] x_is_1_fu_654_p2;
wire   [0:0] not_Val2_i_fu_660_p2;
wire   [0:0] tmp_i9_fu_678_p2;
wire   [0:0] tmp_i7_fu_684_p2;
wire   [0:0] tmp_178_i1_fu_690_p2;
wire   [31:0] tmp_3_fu_702_p3;
wire   [0:0] x_is_n1_fu_672_p2;
wire   [0:0] tmp_5_fu_722_p2;
wire   [31:0] tmp_6_fu_728_p3;
wire   [0:0] tmp_2_fu_696_p2;
wire   [31:0] tmp_8_fu_742_p3;
wire   [11:0] b_exp_1_fu_774_p2;
wire   [5:0] index0_V_fu_764_p4;
wire   [52:0] r_V_s_fu_802_p3;
wire   [53:0] r_V_23_fu_809_p1;
wire   [53:0] p_Result_24_fu_793_p4;
wire  signed [53:0] b_frac_V_1_fu_813_p3;
wire   [5:0] b_frac1_V1_fu_824_p1;
wire   [70:0] z1_V_fu_840_p3;
wire   [70:0] r_V_24_fu_854_p0;
wire   [3:0] r_V_24_fu_854_p1;
wire   [74:0] sf_fu_870_p4;
wire   [0:0] tmp_36_fu_863_p3;
wire   [75:0] tmp_11_fu_879_p4;
wire   [75:0] tmp_12_fu_888_p1;
wire   [49:0] tmp_31_fu_860_p1;
wire   [74:0] lhs_V_fu_900_p3;
wire   [75:0] eZ_V_fu_892_p3;
wire   [76:0] lhs_V_1_i_cast_fu_908_p1;
wire   [76:0] rhs_V_fu_912_p1;
wire   [76:0] ret_V_2_fu_916_p2;
wire   [77:0] lhs_V_1_fu_922_p1;
wire   [77:0] rhs_V_1_fu_926_p1;
wire   [77:0] ret_V_3_fu_929_p2;
wire   [80:0] lhs_V_2_fu_972_p3;
wire   [80:0] eZ_V_1_fu_965_p3;
wire   [81:0] lhs_V_4_i_cast_fu_979_p1;
wire   [81:0] rhs_V_2_fu_983_p1;
wire   [72:0] r_V_25_fu_999_p0;
wire   [5:0] r_V_25_fu_999_p1;
wire   [78:0] r_V_25_fu_999_p2;
wire   [79:0] rhs_V_1_i_i_fu_1005_p3;
wire   [81:0] ret_V_4_fu_987_p2;
wire   [81:0] rhs_V_1_i_i_cast_fu_1013_p1;
wire   [100:0] lhs_V_4_fu_1053_p3;
wire   [95:0] eZ_V_2_fu_1044_p4;
wire   [101:0] lhs_V_6_i_cast_fu_1060_p1;
wire   [101:0] rhs_V_5_fu_1064_p1;
wire   [82:0] p_Val2_19_fu_1037_p3;
wire   [82:0] r_V_26_fu_1081_p0;
wire   [5:0] r_V_26_fu_1081_p1;
wire   [94:0] rhs_V_6_fu_1090_p3;
wire   [102:0] lhs_V_6_fu_1087_p1;
wire   [102:0] rhs_V_5_i_cast_fu_1097_p1;
wire   [102:0] ret_V_6_fu_1101_p2;
wire   [119:0] lhs_V_9_fu_1144_p3;
wire   [109:0] eZ_V_3_fu_1137_p3;
wire   [120:0] lhs_V_9_i_cast_fu_1151_p1;
wire   [120:0] rhs_V_7_fu_1155_p1;
wire   [91:0] r_V_27_fu_1171_p0;
wire   [5:0] r_V_27_fu_1171_p1;
wire   [108:0] rhs_V_8_fu_1180_p3;
wire   [121:0] lhs_V_10_fu_1177_p1;
wire   [121:0] rhs_V_8_i_cast_fu_1187_p1;
wire   [121:0] ret_V_8_fu_1191_p2;
wire   [124:0] lhs_V_11_fu_1234_p3;
wire   [109:0] eZ_V_4_fu_1227_p3;
wire   [125:0] lhs_V_12_i_cast_fu_1241_p1;
wire   [125:0] rhs_V_9_fu_1245_p1;
wire   [86:0] r_V_28_fu_1261_p0;
wire   [5:0] r_V_28_fu_1261_p1;
wire   [108:0] rhs_V_10_fu_1270_p3;
wire   [126:0] lhs_V_12_fu_1267_p1;
wire   [126:0] rhs_V_11_i_cast_fu_1277_p1;
wire   [126:0] ret_V_10_fu_1281_p2;
wire   [129:0] lhs_V_13_fu_1324_p3;
wire   [109:0] eZ_V_5_fu_1317_p3;
wire   [130:0] lhs_V_15_i_cast_fu_1331_p1;
wire   [130:0] rhs_V_11_fu_1335_p1;
wire   [81:0] r_V_29_fu_1351_p0;
wire   [5:0] r_V_29_fu_1351_p1;
wire   [108:0] rhs_V_12_fu_1360_p3;
wire   [131:0] lhs_V_14_fu_1357_p1;
wire   [131:0] rhs_V_14_i_cast_fu_1367_p1;
wire   [131:0] ret_V_12_fu_1371_p2;
wire   [76:0] r_V_30_fu_1437_p0;
wire   [5:0] r_V_30_fu_1437_p1;
wire  signed [11:0] Elog2_V_fu_1450_p1;
wire   [134:0] lhs_V_15_fu_1487_p3;
wire   [109:0] eZ_V_6_fu_1480_p3;
wire   [135:0] lhs_V_18_i_cast_fu_1494_p1;
wire   [135:0] rhs_V_13_fu_1498_p1;
wire   [108:0] rhs_V_14_fu_1508_p3;
wire   [135:0] ret_V_13_fu_1502_p2;
wire   [135:0] rhs_V_17_i_cast_fu_1515_p1;
wire   [108:0] ssdm_int_V_write_ass_fu_1456_p1;
wire   [102:0] ssdm_int_V_write_ass_1_fu_1460_p1;
wire   [102:0] ssdm_int_V_write_ass_2_fu_1464_p1;
wire   [102:0] tmp16_fu_1535_p2;
wire   [108:0] tmp19_cast_fu_1541_p1;
wire   [108:0] tmp15_fu_1529_p2;
wire   [92:0] ssdm_int_V_write_ass_3_fu_1468_p1;
wire   [92:0] ssdm_int_V_write_ass_4_fu_1472_p1;
wire   [82:0] ssdm_int_V_write_ass_5_fu_1476_p1;
wire   [82:0] ssdm_int_V_write_ass_6_fu_1525_p1;
wire   [82:0] tmp18_fu_1557_p2;
wire   [92:0] tmp22_cast_fu_1563_p1;
wire   [92:0] tmp17_fu_1551_p2;
wire   [92:0] tmp19_fu_1567_p2;
wire   [108:0] tmp20_cast_fu_1573_p1;
wire   [108:0] tmp_fu_1545_p2;
wire   [135:0] ret_V_14_fu_1519_p2;
wire   [39:0] ssdm_int_V_write_ass_7_fu_1593_p4;
wire   [39:0] r_V_31_fu_1607_p0;
wire   [79:0] r_V_cast_fu_1603_p1;
wire   [39:0] r_V_31_fu_1607_p1;
wire   [79:0] r_V_31_fu_1607_p2;
wire   [71:0] tmp_24_fu_1583_p4;
wire   [116:0] lhs_V_3_fu_1623_p3;
wire   [78:0] tmp_15_fu_1613_p4;
wire   [117:0] lhs_V_3_cast_fu_1631_p1;
wire   [117:0] rhs_V_cast_fu_1635_p1;
wire   [117:0] ret_V_15_fu_1639_p2;
wire   [119:0] lhs_V_5_fu_1661_p3;
wire  signed [120:0] lhs_V_5_cast_fu_1668_p1;
wire  signed [120:0] log_sum_V_i_cast_fu_1655_p1;
wire   [120:0] ret_V_s_fu_1672_p2;
wire  signed [120:0] sum_V_fu_1658_p1;
wire   [77:0] tmp_28_fu_1684_p4;
wire   [76:0] tmp_32_fu_1702_p4;
wire  signed [15:0] m_fix_hi_V_fu_1730_p4;
wire   [0:0] p_Result_25_fu_1740_p3;
wire  signed [18:0] rhs_V_3_fu_1752_p3;
wire  signed [30:0] grp_fu_2286_p3;
wire   [17:0] tmp_44_fu_1780_p1;
wire   [12:0] tmp_21_fu_1764_p4;
wire   [0:0] tmp_17_fu_1783_p2;
wire   [12:0] tmp_25_fu_1789_p2;
wire   [0:0] p_Result_17_fu_1773_p3;
wire   [12:0] tmp_26_fu_1795_p3;
wire   [128:0] m_fix_l_V1_fu_1712_p3;
wire  signed [129:0] tmp_75_cast_fu_1811_p1;
wire   [129:0] m_frac_l_V_fu_1694_p3;
wire  signed [12:0] r_V_33_fu_1824_p1;
wire   [82:0] r_V_33_fu_1824_p2;
wire  signed [71:0] lhs_V_7_fu_1840_p1;
wire  signed [71:0] rhs_V_4_fu_1843_p1;
wire   [71:0] ret_V_18_fu_1846_p2;
wire   [7:0] Z4_ind_V_fu_1886_p4;
wire   [9:0] f_Z4_V_fu_1906_p4;
wire   [35:0] lhs_V_16_fu_1916_p1;
wire   [35:0] rhs_V_15_fu_1919_p1;
wire   [42:0] tmp_1_i_fu_1933_p4;
wire   [42:0] r_V_34_fu_1952_p0;
wire   [35:0] r_V_34_fu_1952_p1;
wire   [78:0] r_V_34_fu_1952_p2;
wire   [19:0] tmp_34_fu_1958_p4;
wire   [35:0] tmp_9_i_cast_fu_1968_p1;
wire   [35:0] tmp23_fu_1972_p2;
wire   [43:0] tmp23_cast_fu_1977_p1;
wire   [43:0] ret_V_20_fu_1941_p1;
wire   [48:0] tmp_11_i_fu_2001_p4;
wire   [48:0] r_V_35_fu_2016_p0;
wire   [43:0] r_V_35_fu_2016_p1;
wire   [92:0] r_V_35_fu_2016_p2;
wire   [35:0] tmp_40_fu_2022_p4;
wire   [43:0] tmp_14_i_cast_fu_2032_p1;
wire   [50:0] lhs_V_17_fu_2048_p5;
wire   [51:0] tmp24_cast_fu_2062_p1;
wire   [51:0] lhs_V_22_cast_fu_2058_p1;
wire   [51:0] exp_Z1P_m_1_l_V_fu_2065_p2;
wire   [49:0] exp_Z1_hi_V_fu_2081_p4;
wire   [49:0] exp_Z1P_m_1_V_fu_2071_p4;
wire   [49:0] r_V_36_fu_2099_p0;
wire   [49:0] r_V_36_fu_2099_p1;
wire   [58:0] lhs_V_8_fu_2105_p1;
wire   [58:0] ret_V_21_fu_2108_p2;
wire   [57:0] tmp_47_fu_2128_p1;
wire   [107:0] lhs_V_18_fu_2114_p3;
wire   [107:0] rhs_V_5_cast_fu_2122_p1;
wire   [106:0] tmp_29_fu_2125_p1;
wire   [106:0] tmp_30_fu_2132_p3;
wire   [107:0] ret_V_22_fu_2140_p2;
wire   [106:0] ret_V_38_cast_fu_2146_p2;
wire   [57:0] tmp_41_fu_2170_p4;
wire   [0:0] tmp_48_fu_2162_p3;
wire   [58:0] tmp_70_cast_fu_2152_p4;
wire   [58:0] tmp_33_fu_2180_p3;
wire   [12:0] r_exp_V_fu_2188_p2;
wire   [12:0] r_exp_V_2_fu_2201_p3;
wire   [2:0] tmp_49_fu_2208_p4;
wire   [0:0] icmp_fu_2218_p2;
wire   [58:0] p_01164_0_in_fu_2193_p3;
wire   [10:0] tmp_51_fu_2245_p1;
wire   [10:0] out_exp_V_fu_2249_p2;
wire   [51:0] tmp_V_fu_2235_p4;
wire   [0:0] tmp_50_fu_2266_p3;
wire   [15:0] grp_fu_2286_p0;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to21;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [53:0] b_frac1_V1_fu_824_p10;
wire   [74:0] r_V_24_fu_854_p00;
wire   [74:0] r_V_24_fu_854_p10;
wire   [78:0] r_V_25_fu_999_p00;
wire   [78:0] r_V_25_fu_999_p10;
wire   [88:0] r_V_26_fu_1081_p00;
wire   [88:0] r_V_26_fu_1081_p10;
wire   [97:0] r_V_27_fu_1171_p00;
wire   [97:0] r_V_27_fu_1171_p10;
wire   [92:0] r_V_28_fu_1261_p00;
wire   [92:0] r_V_28_fu_1261_p10;
wire   [87:0] r_V_29_fu_1351_p00;
wire   [87:0] r_V_29_fu_1351_p10;
wire   [82:0] r_V_30_fu_1437_p00;
wire   [82:0] r_V_30_fu_1437_p10;
wire   [78:0] r_V_34_fu_1952_p00;
wire   [78:0] r_V_34_fu_1952_p10;
wire   [92:0] r_V_35_fu_2016_p00;
wire   [92:0] r_V_35_fu_2016_p10;
wire   [99:0] r_V_36_fu_2099_p00;
wire   [99:0] r_V_36_fu_2099_p10;
reg    ap_condition_2144;
reg    ap_condition_896;
reg    ap_condition_900;
reg    ap_condition_132;
reg    ap_condition_888;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
end

pow_generic_doublbkb #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_20_address0),
    .ce0(pow_reduce_anonymo_20_ce0),
    .q0(pow_reduce_anonymo_20_q0)
);

pow_generic_doublcud #(
    .DataWidth( 109 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_19_address0),
    .ce0(pow_reduce_anonymo_19_ce0),
    .q0(pow_reduce_anonymo_19_q0)
);

pow_generic_doubldEe #(
    .DataWidth( 105 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pow_reduce_anonymo_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_16_address0),
    .ce0(pow_reduce_anonymo_16_ce0),
    .q0(pow_reduce_anonymo_16_q0)
);

pow_generic_doubleOg #(
    .DataWidth( 102 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_17_address0),
    .ce0(pow_reduce_anonymo_17_ce0),
    .q0(pow_reduce_anonymo_17_q0)
);

pow_generic_doublfYi #(
    .DataWidth( 97 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_9_address0),
    .ce0(pow_reduce_anonymo_9_ce0),
    .q0(pow_reduce_anonymo_9_q0)
);

pow_generic_doublg8j #(
    .DataWidth( 92 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_12_address0),
    .ce0(pow_reduce_anonymo_12_ce0),
    .q0(pow_reduce_anonymo_12_q0)
);

pow_generic_doublhbi #(
    .DataWidth( 87 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_13_address0),
    .ce0(pow_reduce_anonymo_13_ce0),
    .q0(pow_reduce_anonymo_13_q0)
);

pow_generic_doublibs #(
    .DataWidth( 82 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_14_address0),
    .ce0(pow_reduce_anonymo_14_ce0),
    .q0(pow_reduce_anonymo_14_q0)
);

pow_generic_doubljbC #(
    .DataWidth( 77 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_15_address0),
    .ce0(pow_reduce_anonymo_15_ce0),
    .q0(pow_reduce_anonymo_15_q0)
);

pow_generic_doublkbM #(
    .DataWidth( 58 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymo_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_18_address0),
    .ce0(pow_reduce_anonymo_18_ce0),
    .q0(pow_reduce_anonymo_18_q0)
);

pow_generic_doubllbW #(
    .DataWidth( 26 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_address0),
    .ce0(pow_reduce_anonymo_ce0),
    .q0(pow_reduce_anonymo_q0),
    .address1(pow_reduce_anonymo_address1),
    .ce1(pow_reduce_anonymo_ce1),
    .q1(pow_reduce_anonymo_q1)
);

pow_generic_doublmb6 #(
    .DataWidth( 42 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymo_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_21_address0),
    .ce0(pow_reduce_anonymo_21_ce0),
    .q0(pow_reduce_anonymo_21_q0)
);

hls_hough_mac_mulncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 31 ))
hls_hough_mac_mulncg_U11(
    .din0(grp_fu_2286_p0),
    .din1(m_fix_hi_V_fu_1730_p4),
    .din2(rhs_V_3_fu_1752_p3),
    .dout(grp_fu_2286_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_132)) begin
        if ((1'b1 == ap_condition_900)) begin
            ap_phi_reg_pp0_iter1_p_1_in_reg_580 <= 64'd0;
        end else if ((1'b1 == ap_condition_896)) begin
            ap_phi_reg_pp0_iter1_p_1_in_reg_580 <= 64'd9218868437227405312;
        end else if ((x_is_p1_fu_666_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_1_in_reg_580 <= 64'd4607182418800017408;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_1_in_reg_580 <= ap_phi_reg_pp0_iter0_p_1_in_reg_580;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_888)) begin
        if (((brmerge_reg_2312_pp0_iter20_reg == 1'd1) & (x_is_p1_reg_2303_pp0_iter20_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter22_p_1_in_reg_580 <= p_mux_cast_fu_2041_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter22_p_1_in_reg_580 <= ap_phi_reg_pp0_iter21_p_1_in_reg_580;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2320_pp0_iter13_reg == 1'd1) & (tmp_7_reg_2316_pp0_iter13_reg == 1'd1) & (brmerge_reg_2312_pp0_iter13_reg == 1'd0) & (x_is_p1_reg_2303_pp0_iter13_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Elog2_V_reg_2551 <= Elog2_V_fu_1450_p2;
        log_sum_V_1_reg_2556 <= log_sum_V_1_fu_1577_p2;
        tmp_16_reg_2561 <= {{ret_V_15_fu_1639_p2[117:45]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2320_pp0_iter16_reg == 1'd1) & (tmp_7_reg_2316_pp0_iter16_reg == 1'd1) & (brmerge_reg_2312_pp0_iter16_reg == 1'd0) & (x_is_p1_reg_2303_pp0_iter16_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Z2_V_reg_2598 <= {{ret_V_18_fu_1846_p2[50:43]}};
        Z3_V_reg_2605 <= {{ret_V_18_fu_1846_p2[42:35]}};
        Z4_V_reg_2610 <= Z4_V_fu_1882_p1;
        m_diff_hi_V_reg_2593 <= {{ret_V_18_fu_1846_p2[58:51]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Z2_V_reg_2598_pp0_iter18_reg <= Z2_V_reg_2598;
        Z2_V_reg_2598_pp0_iter19_reg <= Z2_V_reg_2598_pp0_iter18_reg;
        Z2_V_reg_2598_pp0_iter20_reg <= Z2_V_reg_2598_pp0_iter19_reg;
        Z3_V_reg_2605_pp0_iter18_reg <= Z3_V_reg_2605;
        a_V_1_reg_2370_pp0_iter10_reg <= a_V_1_reg_2370_pp0_iter9_reg;
        a_V_1_reg_2370_pp0_iter11_reg <= a_V_1_reg_2370_pp0_iter10_reg;
        a_V_1_reg_2370_pp0_iter12_reg <= a_V_1_reg_2370_pp0_iter11_reg;
        a_V_1_reg_2370_pp0_iter4_reg <= a_V_1_reg_2370;
        a_V_1_reg_2370_pp0_iter5_reg <= a_V_1_reg_2370_pp0_iter4_reg;
        a_V_1_reg_2370_pp0_iter6_reg <= a_V_1_reg_2370_pp0_iter5_reg;
        a_V_1_reg_2370_pp0_iter7_reg <= a_V_1_reg_2370_pp0_iter6_reg;
        a_V_1_reg_2370_pp0_iter8_reg <= a_V_1_reg_2370_pp0_iter7_reg;
        a_V_1_reg_2370_pp0_iter9_reg <= a_V_1_reg_2370_pp0_iter8_reg;
        a_V_2_reg_2387_pp0_iter10_reg <= a_V_2_reg_2387_pp0_iter9_reg;
        a_V_2_reg_2387_pp0_iter11_reg <= a_V_2_reg_2387_pp0_iter10_reg;
        a_V_2_reg_2387_pp0_iter12_reg <= a_V_2_reg_2387_pp0_iter11_reg;
        a_V_2_reg_2387_pp0_iter5_reg <= a_V_2_reg_2387;
        a_V_2_reg_2387_pp0_iter6_reg <= a_V_2_reg_2387_pp0_iter5_reg;
        a_V_2_reg_2387_pp0_iter7_reg <= a_V_2_reg_2387_pp0_iter6_reg;
        a_V_2_reg_2387_pp0_iter8_reg <= a_V_2_reg_2387_pp0_iter7_reg;
        a_V_2_reg_2387_pp0_iter9_reg <= a_V_2_reg_2387_pp0_iter8_reg;
        a_V_3_reg_2414_pp0_iter10_reg <= a_V_3_reg_2414_pp0_iter9_reg;
        a_V_3_reg_2414_pp0_iter11_reg <= a_V_3_reg_2414_pp0_iter10_reg;
        a_V_3_reg_2414_pp0_iter12_reg <= a_V_3_reg_2414_pp0_iter11_reg;
        a_V_3_reg_2414_pp0_iter7_reg <= a_V_3_reg_2414;
        a_V_3_reg_2414_pp0_iter8_reg <= a_V_3_reg_2414_pp0_iter7_reg;
        a_V_3_reg_2414_pp0_iter9_reg <= a_V_3_reg_2414_pp0_iter8_reg;
        a_V_4_reg_2441_pp0_iter10_reg <= a_V_4_reg_2441_pp0_iter9_reg;
        a_V_4_reg_2441_pp0_iter11_reg <= a_V_4_reg_2441_pp0_iter10_reg;
        a_V_4_reg_2441_pp0_iter12_reg <= a_V_4_reg_2441_pp0_iter11_reg;
        a_V_4_reg_2441_pp0_iter9_reg <= a_V_4_reg_2441;
        a_V_5_reg_2468_pp0_iter11_reg <= a_V_5_reg_2468;
        a_V_5_reg_2468_pp0_iter12_reg <= a_V_5_reg_2468_pp0_iter11_reg;
        a_V_reg_2353_pp0_iter10_reg <= a_V_reg_2353_pp0_iter9_reg;
        a_V_reg_2353_pp0_iter11_reg <= a_V_reg_2353_pp0_iter10_reg;
        a_V_reg_2353_pp0_iter12_reg <= a_V_reg_2353_pp0_iter11_reg;
        a_V_reg_2353_pp0_iter2_reg <= a_V_reg_2353;
        a_V_reg_2353_pp0_iter3_reg <= a_V_reg_2353_pp0_iter2_reg;
        a_V_reg_2353_pp0_iter4_reg <= a_V_reg_2353_pp0_iter3_reg;
        a_V_reg_2353_pp0_iter5_reg <= a_V_reg_2353_pp0_iter4_reg;
        a_V_reg_2353_pp0_iter6_reg <= a_V_reg_2353_pp0_iter5_reg;
        a_V_reg_2353_pp0_iter7_reg <= a_V_reg_2353_pp0_iter6_reg;
        a_V_reg_2353_pp0_iter8_reg <= a_V_reg_2353_pp0_iter7_reg;
        a_V_reg_2353_pp0_iter9_reg <= a_V_reg_2353_pp0_iter8_reg;
        b_exp_3_reg_2329_pp0_iter10_reg <= b_exp_3_reg_2329_pp0_iter9_reg;
        b_exp_3_reg_2329_pp0_iter11_reg <= b_exp_3_reg_2329_pp0_iter10_reg;
        b_exp_3_reg_2329_pp0_iter12_reg <= b_exp_3_reg_2329_pp0_iter11_reg;
        b_exp_3_reg_2329_pp0_iter13_reg <= b_exp_3_reg_2329_pp0_iter12_reg;
        b_exp_3_reg_2329_pp0_iter2_reg <= b_exp_3_reg_2329_pp0_iter1_reg;
        b_exp_3_reg_2329_pp0_iter3_reg <= b_exp_3_reg_2329_pp0_iter2_reg;
        b_exp_3_reg_2329_pp0_iter4_reg <= b_exp_3_reg_2329_pp0_iter3_reg;
        b_exp_3_reg_2329_pp0_iter5_reg <= b_exp_3_reg_2329_pp0_iter4_reg;
        b_exp_3_reg_2329_pp0_iter6_reg <= b_exp_3_reg_2329_pp0_iter5_reg;
        b_exp_3_reg_2329_pp0_iter7_reg <= b_exp_3_reg_2329_pp0_iter6_reg;
        b_exp_3_reg_2329_pp0_iter8_reg <= b_exp_3_reg_2329_pp0_iter7_reg;
        b_exp_3_reg_2329_pp0_iter9_reg <= b_exp_3_reg_2329_pp0_iter8_reg;
        b_frac1_V1_reg_2344_pp0_iter2_reg <= b_frac1_V1_reg_2344;
        brmerge_reg_2312_pp0_iter10_reg <= brmerge_reg_2312_pp0_iter9_reg;
        brmerge_reg_2312_pp0_iter11_reg <= brmerge_reg_2312_pp0_iter10_reg;
        brmerge_reg_2312_pp0_iter12_reg <= brmerge_reg_2312_pp0_iter11_reg;
        brmerge_reg_2312_pp0_iter13_reg <= brmerge_reg_2312_pp0_iter12_reg;
        brmerge_reg_2312_pp0_iter14_reg <= brmerge_reg_2312_pp0_iter13_reg;
        brmerge_reg_2312_pp0_iter15_reg <= brmerge_reg_2312_pp0_iter14_reg;
        brmerge_reg_2312_pp0_iter16_reg <= brmerge_reg_2312_pp0_iter15_reg;
        brmerge_reg_2312_pp0_iter17_reg <= brmerge_reg_2312_pp0_iter16_reg;
        brmerge_reg_2312_pp0_iter18_reg <= brmerge_reg_2312_pp0_iter17_reg;
        brmerge_reg_2312_pp0_iter19_reg <= brmerge_reg_2312_pp0_iter18_reg;
        brmerge_reg_2312_pp0_iter20_reg <= brmerge_reg_2312_pp0_iter19_reg;
        brmerge_reg_2312_pp0_iter21_reg <= brmerge_reg_2312_pp0_iter20_reg;
        brmerge_reg_2312_pp0_iter2_reg <= brmerge_reg_2312_pp0_iter1_reg;
        brmerge_reg_2312_pp0_iter3_reg <= brmerge_reg_2312_pp0_iter2_reg;
        brmerge_reg_2312_pp0_iter4_reg <= brmerge_reg_2312_pp0_iter3_reg;
        brmerge_reg_2312_pp0_iter5_reg <= brmerge_reg_2312_pp0_iter4_reg;
        brmerge_reg_2312_pp0_iter6_reg <= brmerge_reg_2312_pp0_iter5_reg;
        brmerge_reg_2312_pp0_iter7_reg <= brmerge_reg_2312_pp0_iter6_reg;
        brmerge_reg_2312_pp0_iter8_reg <= brmerge_reg_2312_pp0_iter7_reg;
        brmerge_reg_2312_pp0_iter9_reg <= brmerge_reg_2312_pp0_iter8_reg;
        m_diff_hi_V_reg_2593_pp0_iter18_reg <= m_diff_hi_V_reg_2593;
        m_diff_hi_V_reg_2593_pp0_iter19_reg <= m_diff_hi_V_reg_2593_pp0_iter18_reg;
        m_fix_V_reg_2571_pp0_iter16_reg <= m_fix_V_reg_2571;
        p_Val2_47_reg_2489_pp0_iter13_reg <= p_Val2_47_reg_2489;
        r_exp_V_3_reg_2576_pp0_iter16_reg <= r_exp_V_3_reg_2576;
        r_exp_V_3_reg_2576_pp0_iter17_reg <= r_exp_V_3_reg_2576_pp0_iter16_reg;
        r_exp_V_3_reg_2576_pp0_iter18_reg <= r_exp_V_3_reg_2576_pp0_iter17_reg;
        r_exp_V_3_reg_2576_pp0_iter19_reg <= r_exp_V_3_reg_2576_pp0_iter18_reg;
        r_exp_V_3_reg_2576_pp0_iter20_reg <= r_exp_V_3_reg_2576_pp0_iter19_reg;
        r_exp_V_3_reg_2576_pp0_iter21_reg <= r_exp_V_3_reg_2576_pp0_iter20_reg;
        ret_V_16_reg_2566_pp0_iter16_reg <= ret_V_16_reg_2566;
        ret_V_16_reg_2566_pp0_iter17_reg <= ret_V_16_reg_2566_pp0_iter16_reg;
        ret_V_16_reg_2566_pp0_iter18_reg <= ret_V_16_reg_2566_pp0_iter17_reg;
        ret_V_16_reg_2566_pp0_iter19_reg <= ret_V_16_reg_2566_pp0_iter18_reg;
        ret_V_16_reg_2566_pp0_iter20_reg <= ret_V_16_reg_2566_pp0_iter19_reg;
        ret_V_16_reg_2566_pp0_iter21_reg <= ret_V_16_reg_2566_pp0_iter20_reg;
        tmp_23_reg_2501_pp0_iter13_reg <= tmp_23_reg_2501;
        tmp_24_not_reg_2307_pp0_iter10_reg <= tmp_24_not_reg_2307_pp0_iter9_reg;
        tmp_24_not_reg_2307_pp0_iter11_reg <= tmp_24_not_reg_2307_pp0_iter10_reg;
        tmp_24_not_reg_2307_pp0_iter12_reg <= tmp_24_not_reg_2307_pp0_iter11_reg;
        tmp_24_not_reg_2307_pp0_iter13_reg <= tmp_24_not_reg_2307_pp0_iter12_reg;
        tmp_24_not_reg_2307_pp0_iter14_reg <= tmp_24_not_reg_2307_pp0_iter13_reg;
        tmp_24_not_reg_2307_pp0_iter15_reg <= tmp_24_not_reg_2307_pp0_iter14_reg;
        tmp_24_not_reg_2307_pp0_iter16_reg <= tmp_24_not_reg_2307_pp0_iter15_reg;
        tmp_24_not_reg_2307_pp0_iter17_reg <= tmp_24_not_reg_2307_pp0_iter16_reg;
        tmp_24_not_reg_2307_pp0_iter18_reg <= tmp_24_not_reg_2307_pp0_iter17_reg;
        tmp_24_not_reg_2307_pp0_iter19_reg <= tmp_24_not_reg_2307_pp0_iter18_reg;
        tmp_24_not_reg_2307_pp0_iter20_reg <= tmp_24_not_reg_2307_pp0_iter19_reg;
        tmp_24_not_reg_2307_pp0_iter2_reg <= tmp_24_not_reg_2307_pp0_iter1_reg;
        tmp_24_not_reg_2307_pp0_iter3_reg <= tmp_24_not_reg_2307_pp0_iter2_reg;
        tmp_24_not_reg_2307_pp0_iter4_reg <= tmp_24_not_reg_2307_pp0_iter3_reg;
        tmp_24_not_reg_2307_pp0_iter5_reg <= tmp_24_not_reg_2307_pp0_iter4_reg;
        tmp_24_not_reg_2307_pp0_iter6_reg <= tmp_24_not_reg_2307_pp0_iter5_reg;
        tmp_24_not_reg_2307_pp0_iter7_reg <= tmp_24_not_reg_2307_pp0_iter6_reg;
        tmp_24_not_reg_2307_pp0_iter8_reg <= tmp_24_not_reg_2307_pp0_iter7_reg;
        tmp_24_not_reg_2307_pp0_iter9_reg <= tmp_24_not_reg_2307_pp0_iter8_reg;
        tmp_35_reg_2583_pp0_iter16_reg <= tmp_35_reg_2583;
        tmp_35_reg_2583_pp0_iter17_reg <= tmp_35_reg_2583_pp0_iter16_reg;
        tmp_35_reg_2583_pp0_iter18_reg <= tmp_35_reg_2583_pp0_iter17_reg;
        tmp_35_reg_2583_pp0_iter19_reg <= tmp_35_reg_2583_pp0_iter18_reg;
        tmp_35_reg_2583_pp0_iter20_reg <= tmp_35_reg_2583_pp0_iter19_reg;
        tmp_35_reg_2583_pp0_iter21_reg <= tmp_35_reg_2583_pp0_iter20_reg;
        tmp_39_reg_2647_pp0_iter20_reg <= tmp_39_reg_2647;
        tmp_4_reg_2334_pp0_iter10_reg[5 : 0] <= tmp_4_reg_2334_pp0_iter9_reg[5 : 0];
        tmp_4_reg_2334_pp0_iter11_reg[5 : 0] <= tmp_4_reg_2334_pp0_iter10_reg[5 : 0];
        tmp_4_reg_2334_pp0_iter12_reg[5 : 0] <= tmp_4_reg_2334_pp0_iter11_reg[5 : 0];
        tmp_4_reg_2334_pp0_iter2_reg[5 : 0] <= tmp_4_reg_2334_pp0_iter1_reg[5 : 0];
        tmp_4_reg_2334_pp0_iter3_reg[5 : 0] <= tmp_4_reg_2334_pp0_iter2_reg[5 : 0];
        tmp_4_reg_2334_pp0_iter4_reg[5 : 0] <= tmp_4_reg_2334_pp0_iter3_reg[5 : 0];
        tmp_4_reg_2334_pp0_iter5_reg[5 : 0] <= tmp_4_reg_2334_pp0_iter4_reg[5 : 0];
        tmp_4_reg_2334_pp0_iter6_reg[5 : 0] <= tmp_4_reg_2334_pp0_iter5_reg[5 : 0];
        tmp_4_reg_2334_pp0_iter7_reg[5 : 0] <= tmp_4_reg_2334_pp0_iter6_reg[5 : 0];
        tmp_4_reg_2334_pp0_iter8_reg[5 : 0] <= tmp_4_reg_2334_pp0_iter7_reg[5 : 0];
        tmp_4_reg_2334_pp0_iter9_reg[5 : 0] <= tmp_4_reg_2334_pp0_iter8_reg[5 : 0];
        tmp_7_reg_2316_pp0_iter10_reg <= tmp_7_reg_2316_pp0_iter9_reg;
        tmp_7_reg_2316_pp0_iter11_reg <= tmp_7_reg_2316_pp0_iter10_reg;
        tmp_7_reg_2316_pp0_iter12_reg <= tmp_7_reg_2316_pp0_iter11_reg;
        tmp_7_reg_2316_pp0_iter13_reg <= tmp_7_reg_2316_pp0_iter12_reg;
        tmp_7_reg_2316_pp0_iter14_reg <= tmp_7_reg_2316_pp0_iter13_reg;
        tmp_7_reg_2316_pp0_iter15_reg <= tmp_7_reg_2316_pp0_iter14_reg;
        tmp_7_reg_2316_pp0_iter16_reg <= tmp_7_reg_2316_pp0_iter15_reg;
        tmp_7_reg_2316_pp0_iter17_reg <= tmp_7_reg_2316_pp0_iter16_reg;
        tmp_7_reg_2316_pp0_iter18_reg <= tmp_7_reg_2316_pp0_iter17_reg;
        tmp_7_reg_2316_pp0_iter19_reg <= tmp_7_reg_2316_pp0_iter18_reg;
        tmp_7_reg_2316_pp0_iter20_reg <= tmp_7_reg_2316_pp0_iter19_reg;
        tmp_7_reg_2316_pp0_iter21_reg <= tmp_7_reg_2316_pp0_iter20_reg;
        tmp_7_reg_2316_pp0_iter2_reg <= tmp_7_reg_2316_pp0_iter1_reg;
        tmp_7_reg_2316_pp0_iter3_reg <= tmp_7_reg_2316_pp0_iter2_reg;
        tmp_7_reg_2316_pp0_iter4_reg <= tmp_7_reg_2316_pp0_iter3_reg;
        tmp_7_reg_2316_pp0_iter5_reg <= tmp_7_reg_2316_pp0_iter4_reg;
        tmp_7_reg_2316_pp0_iter6_reg <= tmp_7_reg_2316_pp0_iter5_reg;
        tmp_7_reg_2316_pp0_iter7_reg <= tmp_7_reg_2316_pp0_iter6_reg;
        tmp_7_reg_2316_pp0_iter8_reg <= tmp_7_reg_2316_pp0_iter7_reg;
        tmp_7_reg_2316_pp0_iter9_reg <= tmp_7_reg_2316_pp0_iter8_reg;
        tmp_9_reg_2320_pp0_iter10_reg <= tmp_9_reg_2320_pp0_iter9_reg;
        tmp_9_reg_2320_pp0_iter11_reg <= tmp_9_reg_2320_pp0_iter10_reg;
        tmp_9_reg_2320_pp0_iter12_reg <= tmp_9_reg_2320_pp0_iter11_reg;
        tmp_9_reg_2320_pp0_iter13_reg <= tmp_9_reg_2320_pp0_iter12_reg;
        tmp_9_reg_2320_pp0_iter14_reg <= tmp_9_reg_2320_pp0_iter13_reg;
        tmp_9_reg_2320_pp0_iter15_reg <= tmp_9_reg_2320_pp0_iter14_reg;
        tmp_9_reg_2320_pp0_iter16_reg <= tmp_9_reg_2320_pp0_iter15_reg;
        tmp_9_reg_2320_pp0_iter17_reg <= tmp_9_reg_2320_pp0_iter16_reg;
        tmp_9_reg_2320_pp0_iter18_reg <= tmp_9_reg_2320_pp0_iter17_reg;
        tmp_9_reg_2320_pp0_iter19_reg <= tmp_9_reg_2320_pp0_iter18_reg;
        tmp_9_reg_2320_pp0_iter20_reg <= tmp_9_reg_2320_pp0_iter19_reg;
        tmp_9_reg_2320_pp0_iter21_reg <= tmp_9_reg_2320_pp0_iter20_reg;
        tmp_9_reg_2320_pp0_iter2_reg <= tmp_9_reg_2320_pp0_iter1_reg;
        tmp_9_reg_2320_pp0_iter3_reg <= tmp_9_reg_2320_pp0_iter2_reg;
        tmp_9_reg_2320_pp0_iter4_reg <= tmp_9_reg_2320_pp0_iter3_reg;
        tmp_9_reg_2320_pp0_iter5_reg <= tmp_9_reg_2320_pp0_iter4_reg;
        tmp_9_reg_2320_pp0_iter6_reg <= tmp_9_reg_2320_pp0_iter5_reg;
        tmp_9_reg_2320_pp0_iter7_reg <= tmp_9_reg_2320_pp0_iter6_reg;
        tmp_9_reg_2320_pp0_iter8_reg <= tmp_9_reg_2320_pp0_iter7_reg;
        tmp_9_reg_2320_pp0_iter9_reg <= tmp_9_reg_2320_pp0_iter8_reg;
        x_is_p1_reg_2303_pp0_iter10_reg <= x_is_p1_reg_2303_pp0_iter9_reg;
        x_is_p1_reg_2303_pp0_iter11_reg <= x_is_p1_reg_2303_pp0_iter10_reg;
        x_is_p1_reg_2303_pp0_iter12_reg <= x_is_p1_reg_2303_pp0_iter11_reg;
        x_is_p1_reg_2303_pp0_iter13_reg <= x_is_p1_reg_2303_pp0_iter12_reg;
        x_is_p1_reg_2303_pp0_iter14_reg <= x_is_p1_reg_2303_pp0_iter13_reg;
        x_is_p1_reg_2303_pp0_iter15_reg <= x_is_p1_reg_2303_pp0_iter14_reg;
        x_is_p1_reg_2303_pp0_iter16_reg <= x_is_p1_reg_2303_pp0_iter15_reg;
        x_is_p1_reg_2303_pp0_iter17_reg <= x_is_p1_reg_2303_pp0_iter16_reg;
        x_is_p1_reg_2303_pp0_iter18_reg <= x_is_p1_reg_2303_pp0_iter17_reg;
        x_is_p1_reg_2303_pp0_iter19_reg <= x_is_p1_reg_2303_pp0_iter18_reg;
        x_is_p1_reg_2303_pp0_iter20_reg <= x_is_p1_reg_2303_pp0_iter19_reg;
        x_is_p1_reg_2303_pp0_iter21_reg <= x_is_p1_reg_2303_pp0_iter20_reg;
        x_is_p1_reg_2303_pp0_iter2_reg <= x_is_p1_reg_2303_pp0_iter1_reg;
        x_is_p1_reg_2303_pp0_iter3_reg <= x_is_p1_reg_2303_pp0_iter2_reg;
        x_is_p1_reg_2303_pp0_iter4_reg <= x_is_p1_reg_2303_pp0_iter3_reg;
        x_is_p1_reg_2303_pp0_iter5_reg <= x_is_p1_reg_2303_pp0_iter4_reg;
        x_is_p1_reg_2303_pp0_iter6_reg <= x_is_p1_reg_2303_pp0_iter5_reg;
        x_is_p1_reg_2303_pp0_iter7_reg <= x_is_p1_reg_2303_pp0_iter6_reg;
        x_is_p1_reg_2303_pp0_iter8_reg <= x_is_p1_reg_2303_pp0_iter7_reg;
        x_is_p1_reg_2303_pp0_iter9_reg <= x_is_p1_reg_2303_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2320_pp0_iter2_reg == 1'd1) & (tmp_7_reg_2316_pp0_iter2_reg == 1'd1) & (brmerge_reg_2312_pp0_iter2_reg == 1'd0) & (x_is_p1_reg_2303_pp0_iter2_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_1_reg_2370 <= {{ret_V_3_fu_929_p2[75:70]}};
        p_Val2_13_reg_2364 <= {{ret_V_3_fu_929_p2[75:3]}};
        tmp_13_reg_2376 <= {{ret_V_3_fu_929_p2[69:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2320_pp0_iter3_reg == 1'd1) & (tmp_7_reg_2316_pp0_iter3_reg == 1'd1) & (brmerge_reg_2312_pp0_iter3_reg == 1'd0) & (x_is_p1_reg_2303_pp0_iter3_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_2_reg_2387 <= {{ret_V_i_i_fu_1017_p2[81:76]}};
        ret_V_i_i_reg_2381 <= ret_V_i_i_fu_1017_p2;
        tmp_38_reg_2393 <= tmp_38_fu_1033_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2320_pp0_iter5_reg == 1'd1) & (tmp_7_reg_2316_pp0_iter5_reg == 1'd1) & (brmerge_reg_2312_pp0_iter5_reg == 1'd0) & (x_is_p1_reg_2303_pp0_iter5_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_3_reg_2414 <= {{ret_V_6_fu_1101_p2[101:96]}};
        p_Val2_26_reg_2408 <= {{ret_V_6_fu_1101_p2[101:10]}};
        tmp_14_reg_2420 <= {{ret_V_6_fu_1101_p2[95:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2320_pp0_iter7_reg == 1'd1) & (tmp_7_reg_2316_pp0_iter7_reg == 1'd1) & (brmerge_reg_2312_pp0_iter7_reg == 1'd0) & (x_is_p1_reg_2303_pp0_iter7_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_4_reg_2441 <= {{ret_V_8_fu_1191_p2[120:115]}};
        p_Val2_33_reg_2435 <= {{ret_V_8_fu_1191_p2[120:34]}};
        tmp_18_reg_2447 <= {{ret_V_8_fu_1191_p2[114:34]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2320_pp0_iter9_reg == 1'd1) & (tmp_7_reg_2316_pp0_iter9_reg == 1'd1) & (brmerge_reg_2312_pp0_iter9_reg == 1'd0) & (x_is_p1_reg_2303_pp0_iter9_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_5_reg_2468 <= {{ret_V_10_fu_1281_p2[125:120]}};
        p_Val2_40_reg_2462 <= {{ret_V_10_fu_1281_p2[125:44]}};
        tmp_22_reg_2474 <= {{ret_V_10_fu_1281_p2[119:44]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2320_pp0_iter11_reg == 1'd1) & (tmp_7_reg_2316_pp0_iter11_reg == 1'd1) & (brmerge_reg_2312_pp0_iter11_reg == 1'd0) & (x_is_p1_reg_2303_pp0_iter11_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_6_reg_2495 <= {{ret_V_12_fu_1371_p2[130:125]}};
        p_Val2_47_reg_2489 <= {{ret_V_12_fu_1371_p2[130:54]}};
        tmp_23_reg_2501 <= {{ret_V_12_fu_1371_p2[124:54]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2320 == 1'd1) & (tmp_7_reg_2316 == 1'd1) & (brmerge_reg_2312 == 1'd0) & (x_is_p1_reg_2303 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_reg_2353 <= {{b_frac1_V1_fu_824_p2[53:50]}};
        b_frac1_V1_reg_2344 <= b_frac1_V1_fu_824_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_p_1_in_reg_580 <= ap_phi_reg_pp0_iter9_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_p_1_in_reg_580 <= ap_phi_reg_pp0_iter10_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_p_1_in_reg_580 <= ap_phi_reg_pp0_iter11_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_p_1_in_reg_580 <= ap_phi_reg_pp0_iter12_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_p_1_in_reg_580 <= ap_phi_reg_pp0_iter13_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_p_1_in_reg_580 <= ap_phi_reg_pp0_iter14_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_p_1_in_reg_580 <= ap_phi_reg_pp0_iter15_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_p_1_in_reg_580 <= ap_phi_reg_pp0_iter16_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_p_1_in_reg_580 <= ap_phi_reg_pp0_iter17_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_p_1_in_reg_580 <= ap_phi_reg_pp0_iter18_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_p_1_in_reg_580 <= ap_phi_reg_pp0_iter19_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_p_1_in_reg_580 <= ap_phi_reg_pp0_iter20_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_p_1_in_reg_580 <= ap_phi_reg_pp0_iter1_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_p_1_in_reg_580 <= ap_phi_reg_pp0_iter2_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_p_1_in_reg_580 <= ap_phi_reg_pp0_iter3_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_p_1_in_reg_580 <= ap_phi_reg_pp0_iter4_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_p_1_in_reg_580 <= ap_phi_reg_pp0_iter5_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_p_1_in_reg_580 <= ap_phi_reg_pp0_iter6_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_p_1_in_reg_580 <= ap_phi_reg_pp0_iter7_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_p_1_in_reg_580 <= ap_phi_reg_pp0_iter8_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_fu_750_p2 == 1'd1) & (tmp_7_fu_736_p2 == 1'd1) & (brmerge_fu_716_p2 == 1'd0) & (x_is_p1_fu_666_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_exp_3_reg_2329 <= b_exp_3_fu_780_p3;
        tmp_20_reg_2324 <= p_Val2_s_fu_606_p1[32'd51];
        tmp_4_reg_2334[5 : 0] <= tmp_4_fu_788_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_exp_3_reg_2329_pp0_iter1_reg <= b_exp_3_reg_2329;
        brmerge_reg_2312_pp0_iter1_reg <= brmerge_reg_2312;
        tmp_24_not_reg_2307_pp0_iter1_reg <= tmp_24_not_reg_2307;
        tmp_4_reg_2334_pp0_iter1_reg[5 : 0] <= tmp_4_reg_2334[5 : 0];
        tmp_7_reg_2316_pp0_iter1_reg <= tmp_7_reg_2316;
        tmp_9_reg_2320_pp0_iter1_reg <= tmp_9_reg_2320;
        tmp_V_4_reg_2297 <= tmp_V_4_fu_628_p1;
        x_is_p1_reg_2303 <= x_is_p1_fu_666_p2;
        x_is_p1_reg_2303_pp0_iter1_reg <= x_is_p1_reg_2303;
    end
end

always @ (posedge ap_clk) begin
    if (((x_is_p1_fu_666_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        brmerge_reg_2312 <= brmerge_fu_716_p2;
        tmp_24_not_reg_2307 <= tmp_24_not_fu_710_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2320_pp0_iter20_reg == 1'd1) & (tmp_7_reg_2316_pp0_iter20_reg == 1'd1) & (brmerge_reg_2312_pp0_iter20_reg == 1'd0) & (x_is_p1_reg_2303_pp0_iter20_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_Z1_V_reg_2668 <= pow_reduce_anonymo_18_q0;
        r_V_36_reg_2673 <= r_V_36_fu_2099_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2320_pp0_iter18_reg == 1'd1) & (tmp_7_reg_2316_pp0_iter18_reg == 1'd1) & (brmerge_reg_2312_pp0_iter18_reg == 1'd0) & (x_is_p1_reg_2303_pp0_iter18_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_Z2P_m_1_V_reg_2641 <= exp_Z2P_m_1_V_fu_1981_p2;
        tmp_39_reg_2647 <= {{pow_reduce_anonymo_21_q0[41:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2320_pp0_iter14_reg == 1'd1) & (tmp_7_reg_2316_pp0_iter14_reg == 1'd1) & (brmerge_reg_2312_pp0_iter14_reg == 1'd0) & (x_is_p1_reg_2303_pp0_iter14_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_fix_V_reg_2571 <= {{ret_V_16_fu_1678_p2[119:49]}};
        r_exp_V_3_reg_2576 <= r_exp_V_3_fu_1803_p3;
        ret_V_16_reg_2566 <= ret_V_16_fu_1678_p2;
        tmp_35_reg_2583 <= tmp_35_fu_1815_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2320_pp0_iter15_reg == 1'd1) & (tmp_7_reg_2316_pp0_iter15_reg == 1'd1) & (brmerge_reg_2312_pp0_iter15_reg == 1'd0) & (x_is_p1_reg_2303_pp0_iter15_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_fix_a_V_reg_2588 <= {{r_V_33_fu_1824_p2[82:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2320_pp0_iter17_reg == 1'd1) & (tmp_7_reg_2316_pp0_iter17_reg == 1'd1) & (brmerge_reg_2312_pp0_iter17_reg == 1'd0) & (x_is_p1_reg_2303_pp0_iter17_reg == 1'd0) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_71_reg_2631 <= pow_reduce_anonymo_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2320_pp0_iter1_reg == 1'd1) & (tmp_7_reg_2316_pp0_iter1_reg == 1'd1) & (brmerge_reg_2312_pp0_iter1_reg == 1'd0) & (x_is_p1_reg_2303_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_24_reg_2359 <= r_V_24_fu_854_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2320_pp0_iter4_reg == 1'd1) & (tmp_7_reg_2316_pp0_iter4_reg == 1'd1) & (brmerge_reg_2312_pp0_iter4_reg == 1'd0) & (x_is_p1_reg_2303_pp0_iter4_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_26_reg_2403 <= r_V_26_fu_1081_p2;
        ret_V_5_reg_2398[101 : 1] <= ret_V_5_fu_1068_p2[101 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2320_pp0_iter6_reg == 1'd1) & (tmp_7_reg_2316_pp0_iter6_reg == 1'd1) & (brmerge_reg_2312_pp0_iter6_reg == 1'd0) & (x_is_p1_reg_2303_pp0_iter6_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_27_reg_2430 <= r_V_27_fu_1171_p2;
        ret_V_7_reg_2425 <= ret_V_7_fu_1159_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2320_pp0_iter8_reg == 1'd1) & (tmp_7_reg_2316_pp0_iter8_reg == 1'd1) & (brmerge_reg_2312_pp0_iter8_reg == 1'd0) & (x_is_p1_reg_2303_pp0_iter8_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_28_reg_2457 <= r_V_28_fu_1261_p2;
        ret_V_9_reg_2452 <= ret_V_9_fu_1249_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2320_pp0_iter10_reg == 1'd1) & (tmp_7_reg_2316_pp0_iter10_reg == 1'd1) & (brmerge_reg_2312_pp0_iter10_reg == 1'd0) & (x_is_p1_reg_2303_pp0_iter10_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_29_reg_2484 <= r_V_29_fu_1351_p2;
        ret_V_11_reg_2479 <= ret_V_11_fu_1339_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2320_pp0_iter12_reg == 1'd1) & (tmp_7_reg_2316_pp0_iter12_reg == 1'd1) & (brmerge_reg_2312_pp0_iter12_reg == 1'd0) & (x_is_p1_reg_2303_pp0_iter12_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_30_reg_2541 <= r_V_30_fu_1437_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2320_pp0_iter17_reg == 1'd1) & (tmp_7_reg_2316_pp0_iter17_reg == 1'd1) & (brmerge_reg_2312_pp0_iter17_reg == 1'd0) & (x_is_p1_reg_2303_pp0_iter17_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ret_V_19_reg_2625 <= ret_V_19_fu_1923_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2320_pp0_iter19_reg == 1'd1) & (tmp_7_reg_2316_pp0_iter19_reg == 1'd1) & (brmerge_reg_2312_pp0_iter19_reg == 1'd0) & (x_is_p1_reg_2303_pp0_iter19_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp24_reg_2658 <= tmp24_fu_2036_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((brmerge_fu_716_p2 == 1'd0) & (x_is_p1_fu_666_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_7_reg_2316 <= tmp_7_fu_736_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_fu_736_p2 == 1'd1) & (brmerge_fu_716_p2 == 1'd0) & (x_is_p1_fu_666_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_9_reg_2320 <= tmp_9_fu_750_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to21 = 1'b1;
    end else begin
        ap_idle_pp0_0to21 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2144)) begin
        if ((or_cond1_fu_2224_p2 == 1'd1)) begin
            ap_phi_mux_p_1_in_phi_fu_586_p14 = p_cast_fu_2273_p3;
        end else if (((tmp_37_fu_2229_p2 == 1'd1) & (or_cond1_fu_2224_p2 == 1'd0))) begin
            ap_phi_mux_p_1_in_phi_fu_586_p14 = 64'd0;
        end else if (((tmp_37_fu_2229_p2 == 1'd0) & (or_cond1_fu_2224_p2 == 1'd0))) begin
            ap_phi_mux_p_1_in_phi_fu_586_p14 = p_Result_26_fu_2255_p4;
        end else begin
            ap_phi_mux_p_1_in_phi_fu_586_p14 = ap_phi_reg_pp0_iter22_p_1_in_reg_580;
        end
    end else begin
        ap_phi_mux_p_1_in_phi_fu_586_p14 = ap_phi_reg_pp0_iter22_p_1_in_reg_580;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to21 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_12_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_13_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_14_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_15_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_16_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_17_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_18_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_19_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_20_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_21_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_9_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_ce1 = 1'b1;
    end else begin
        pow_reduce_anonymo_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Elog2_V_fu_1450_p1 = b_exp_3_reg_2329_pp0_iter13_reg;

assign Elog2_V_fu_1450_p2 = ($signed({{1'b0}, {90'd418981761686000620659953}}) * $signed(Elog2_V_fu_1450_p1));

assign Z3_V_fu_1872_p4 = {{ret_V_18_fu_1846_p2[42:35]}};

assign Z4_V_fu_1882_p1 = ret_V_18_fu_1846_p2[34:0];

assign Z4_ind_V_fu_1886_p4 = {{ret_V_18_fu_1846_p2[34:27]}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_132 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_2144 = ((tmp_9_reg_2320_pp0_iter21_reg == 1'd1) & (tmp_7_reg_2316_pp0_iter21_reg == 1'd1) & (brmerge_reg_2312_pp0_iter21_reg == 1'd0) & (x_is_p1_reg_2303_pp0_iter21_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter22 == 1'b1));
end

always @ (*) begin
    ap_condition_888 = ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_896 = ((tmp_7_fu_736_p2 == 1'd0) & (brmerge_fu_716_p2 == 1'd0) & (x_is_p1_fu_666_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_900 = ((tmp_7_fu_736_p2 == 1'd1) & (tmp_9_fu_750_p2 == 1'd0) & (brmerge_fu_716_p2 == 1'd0) & (x_is_p1_fu_666_p2 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_p_1_in_reg_580 = 'bx;

assign ap_return = ap_phi_mux_p_1_in_phi_fu_586_p14;

assign b_exp_1_fu_774_p2 = ($signed(12'd3074) + $signed(tmp_i_cast_fu_632_p1));

assign b_exp_3_fu_780_p3 = ((tmp_20_fu_756_p3[0:0] === 1'b1) ? b_exp_1_fu_774_p2 : b_exp_fu_636_p2);

assign b_exp_fu_636_p2 = ($signed(12'd3073) + $signed(tmp_i_cast_fu_632_p1));

assign b_frac1_V1_fu_824_p1 = b_frac1_V1_fu_824_p10;

assign b_frac1_V1_fu_824_p10 = pow_reduce_anonymo_20_q0;

assign b_frac1_V1_fu_824_p2 = ($signed(b_frac_V_1_fu_813_p3) * $signed({{1'b0}, {b_frac1_V1_fu_824_p1}}));

assign b_frac_V_1_fu_813_p3 = ((tmp_20_reg_2324[0:0] === 1'b1) ? r_V_23_fu_809_p1 : p_Result_24_fu_793_p4);

assign brmerge_fu_716_p2 = (x_is_n1_fu_672_p2 | tmp_24_not_fu_710_p2);

assign eZ_V_1_fu_965_p3 = {{8'd128}, {p_Val2_13_reg_2364}};

assign eZ_V_2_fu_1044_p4 = {{{{13'd4096}, {ret_V_i_i_reg_2381}}}, {1'd0}};

assign eZ_V_3_fu_1137_p3 = {{18'd131072}, {p_Val2_26_reg_2408}};

assign eZ_V_4_fu_1227_p3 = {{23'd4194304}, {p_Val2_33_reg_2435}};

assign eZ_V_5_fu_1317_p3 = {{28'd134217728}, {p_Val2_40_reg_2462}};

assign eZ_V_6_fu_1480_p3 = {{33'd4294967296}, {p_Val2_47_reg_2489_pp0_iter13_reg}};

assign eZ_V_fu_892_p3 = ((tmp_36_fu_863_p3[0:0] === 1'b1) ? tmp_11_fu_879_p4 : tmp_12_fu_888_p1);

assign exp_Z1P_m_1_V_fu_2071_p4 = {{exp_Z1P_m_1_l_V_fu_2065_p2[51:2]}};

assign exp_Z1P_m_1_l_V_fu_2065_p2 = (tmp24_cast_fu_2062_p1 + lhs_V_22_cast_fu_2058_p1);

assign exp_Z1_hi_V_fu_2081_p4 = {{pow_reduce_anonymo_18_q0[57:8]}};

assign exp_Z2P_m_1_V_fu_1981_p2 = (tmp23_cast_fu_1977_p1 + ret_V_20_fu_1941_p1);

assign f_Z4_V_fu_1906_p4 = {{pow_reduce_anonymo_q0[25:16]}};

assign grp_fu_2286_p0 = 31'd23637;

assign icmp_fu_2218_p2 = (($signed(tmp_49_fu_2208_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign index0_V_fu_764_p4 = {{p_Val2_s_fu_606_p1[51:46]}};

assign lhs_V_10_fu_1177_p1 = ret_V_7_reg_2425;

assign lhs_V_11_fu_1234_p3 = {{tmp_18_reg_2447}, {44'd0}};

assign lhs_V_12_fu_1267_p1 = ret_V_9_reg_2452;

assign lhs_V_12_i_cast_fu_1241_p1 = lhs_V_11_fu_1234_p3;

assign lhs_V_13_fu_1324_p3 = {{tmp_22_reg_2474}, {54'd0}};

assign lhs_V_14_fu_1357_p1 = ret_V_11_reg_2479;

assign lhs_V_15_fu_1487_p3 = {{tmp_23_reg_2501_pp0_iter13_reg}, {64'd0}};

assign lhs_V_15_i_cast_fu_1331_p1 = lhs_V_13_fu_1324_p3;

assign lhs_V_16_fu_1916_p1 = Z4_V_reg_2610;

assign lhs_V_17_fu_2048_p5 = {{{{Z2_V_reg_2598_pp0_iter20_reg}, {1'd0}}, {tmp_39_reg_2647_pp0_iter20_reg}}, {2'd0}};

assign lhs_V_18_fu_2114_p3 = {{ret_V_21_fu_2108_p2}, {49'd0}};

assign lhs_V_18_i_cast_fu_1494_p1 = lhs_V_15_fu_1487_p3;

assign lhs_V_1_fu_922_p1 = ret_V_2_fu_916_p2;

assign lhs_V_1_i_cast_fu_908_p1 = lhs_V_fu_900_p3;

assign lhs_V_22_cast_fu_2058_p1 = lhs_V_17_fu_2048_p5;

assign lhs_V_2_fu_972_p3 = {{tmp_13_reg_2376}, {14'd0}};

assign lhs_V_3_cast_fu_1631_p1 = lhs_V_3_fu_1623_p3;

assign lhs_V_3_fu_1623_p3 = {{tmp_24_fu_1583_p4}, {45'd0}};

assign lhs_V_4_fu_1053_p3 = {{tmp_38_reg_2393}, {25'd0}};

assign lhs_V_4_i_cast_fu_979_p1 = lhs_V_2_fu_972_p3;

assign lhs_V_5_cast_fu_1668_p1 = $signed(lhs_V_5_fu_1661_p3);

assign lhs_V_5_fu_1661_p3 = {{Elog2_V_reg_2551}, {30'd0}};

assign lhs_V_6_fu_1087_p1 = ret_V_5_reg_2398;

assign lhs_V_6_i_cast_fu_1060_p1 = lhs_V_4_fu_1053_p3;

assign lhs_V_7_fu_1840_p1 = $signed(m_fix_V_reg_2571_pp0_iter16_reg);

assign lhs_V_8_fu_2105_p1 = exp_Z1_V_reg_2668;

assign lhs_V_9_fu_1144_p3 = {{tmp_14_reg_2420}, {34'd0}};

assign lhs_V_9_i_cast_fu_1151_p1 = lhs_V_9_fu_1144_p3;

assign lhs_V_fu_900_p3 = {{tmp_31_fu_860_p1}, {25'd0}};

assign log_sum_V_1_fu_1577_p2 = (tmp20_cast_fu_1573_p1 + tmp_fu_1545_p2);

assign log_sum_V_i_cast_fu_1655_p1 = $signed(log_sum_V_1_reg_2556);

assign m_fix_hi_V_fu_1730_p4 = {{ret_V_16_fu_1678_p2[119:104]}};

assign m_fix_l_V1_fu_1712_p3 = {{tmp_32_fu_1702_p4}, {52'd0}};

assign m_frac_l_V_fu_1694_p3 = {{tmp_28_fu_1684_p4}, {52'd0}};

assign not_Val2_i_fu_660_p2 = (p_Result_s_fu_610_p3 ^ 1'd1);

assign or_cond1_fu_2224_p2 = (tmp_35_reg_2583_pp0_iter21_reg | icmp_fu_2218_p2);

assign out_exp_V_fu_2249_p2 = (11'd1023 + tmp_51_fu_2245_p1);

assign p_01164_0_in_fu_2193_p3 = ((tmp_48_fu_2162_p3[0:0] === 1'b1) ? tmp_70_cast_fu_2152_p4 : tmp_33_fu_2180_p3);

assign p_Result_17_fu_1773_p3 = grp_fu_2286_p3[32'd30];

assign p_Result_24_fu_793_p4 = {{{{1'd1}, {tmp_V_4_reg_2297}}}, {1'd0}};

assign p_Result_25_fu_1740_p3 = ret_V_16_fu_1678_p2[32'd119];

assign p_Result_26_fu_2255_p4 = {{{{1'd0}, {out_exp_V_fu_2249_p2}}}, {tmp_V_fu_2235_p4}};

assign p_Result_s_fu_610_p3 = p_Val2_s_fu_606_p1[32'd63];

assign p_Val2_19_fu_1037_p3 = {{ret_V_i_i_reg_2381}, {1'd0}};

assign p_Val2_s_fu_606_p1 = base_r;

assign p_cast_fu_2273_p3 = ((tmp_50_fu_2266_p3[0:0] === 1'b1) ? 64'd0 : 64'd9218868437227405312);

assign p_mux_cast_fu_2041_p3 = ((tmp_24_not_reg_2307_pp0_iter20_reg[0:0] === 1'b1) ? 64'd9223372036854775807 : 64'd4607182418800017408);

assign pow_reduce_anonymo_12_address0 = tmp_142_i_i_fu_1419_p1;

assign pow_reduce_anonymo_13_address0 = tmp_139_i_i_fu_1423_p1;

assign pow_reduce_anonymo_14_address0 = tmp_136_i_i_fu_1427_p1;

assign pow_reduce_anonymo_15_address0 = tmp_133_i_i_fu_1443_p1;

assign pow_reduce_anonymo_16_address0 = tmp_130_i_i_fu_1407_p1;

assign pow_reduce_anonymo_17_address0 = tmp_123_i_i_fu_1411_p1;

assign pow_reduce_anonymo_18_address0 = tmp_19_fu_1997_p1;

assign pow_reduce_anonymo_19_address0 = tmp_4_reg_2334_pp0_iter12_reg;

assign pow_reduce_anonymo_20_address0 = tmp_4_fu_788_p1;

assign pow_reduce_anonymo_21_address0 = tmp_3_i_fu_1929_p1;

assign pow_reduce_anonymo_9_address0 = tmp_145_i_i_fu_1415_p1;

assign pow_reduce_anonymo_address0 = tmp_4_i_fu_1896_p1;

assign pow_reduce_anonymo_address1 = tmp_5_i_fu_1901_p1;

assign r_V_23_fu_809_p1 = r_V_s_fu_802_p3;

assign r_V_24_fu_854_p0 = r_V_24_fu_854_p00;

assign r_V_24_fu_854_p00 = z1_V_fu_840_p3;

assign r_V_24_fu_854_p1 = r_V_24_fu_854_p10;

assign r_V_24_fu_854_p10 = a_V_reg_2353;

assign r_V_24_fu_854_p2 = (r_V_24_fu_854_p0 * r_V_24_fu_854_p1);

assign r_V_25_fu_999_p0 = r_V_25_fu_999_p00;

assign r_V_25_fu_999_p00 = p_Val2_13_reg_2364;

assign r_V_25_fu_999_p1 = r_V_25_fu_999_p10;

assign r_V_25_fu_999_p10 = a_V_1_reg_2370;

assign r_V_25_fu_999_p2 = (r_V_25_fu_999_p0 * r_V_25_fu_999_p1);

assign r_V_26_fu_1081_p0 = r_V_26_fu_1081_p00;

assign r_V_26_fu_1081_p00 = p_Val2_19_fu_1037_p3;

assign r_V_26_fu_1081_p1 = r_V_26_fu_1081_p10;

assign r_V_26_fu_1081_p10 = a_V_2_reg_2387;

assign r_V_26_fu_1081_p2 = (r_V_26_fu_1081_p0 * r_V_26_fu_1081_p1);

assign r_V_27_fu_1171_p0 = r_V_27_fu_1171_p00;

assign r_V_27_fu_1171_p00 = p_Val2_26_reg_2408;

assign r_V_27_fu_1171_p1 = r_V_27_fu_1171_p10;

assign r_V_27_fu_1171_p10 = a_V_3_reg_2414;

assign r_V_27_fu_1171_p2 = (r_V_27_fu_1171_p0 * r_V_27_fu_1171_p1);

assign r_V_28_fu_1261_p0 = r_V_28_fu_1261_p00;

assign r_V_28_fu_1261_p00 = p_Val2_33_reg_2435;

assign r_V_28_fu_1261_p1 = r_V_28_fu_1261_p10;

assign r_V_28_fu_1261_p10 = a_V_4_reg_2441;

assign r_V_28_fu_1261_p2 = (r_V_28_fu_1261_p0 * r_V_28_fu_1261_p1);

assign r_V_29_fu_1351_p0 = r_V_29_fu_1351_p00;

assign r_V_29_fu_1351_p00 = p_Val2_40_reg_2462;

assign r_V_29_fu_1351_p1 = r_V_29_fu_1351_p10;

assign r_V_29_fu_1351_p10 = a_V_5_reg_2468;

assign r_V_29_fu_1351_p2 = (r_V_29_fu_1351_p0 * r_V_29_fu_1351_p1);

assign r_V_30_fu_1437_p0 = r_V_30_fu_1437_p00;

assign r_V_30_fu_1437_p00 = p_Val2_47_reg_2489;

assign r_V_30_fu_1437_p1 = r_V_30_fu_1437_p10;

assign r_V_30_fu_1437_p10 = a_V_6_reg_2495;

assign r_V_30_fu_1437_p2 = (r_V_30_fu_1437_p0 * r_V_30_fu_1437_p1);

assign r_V_31_fu_1607_p0 = r_V_cast_fu_1603_p1;

assign r_V_31_fu_1607_p1 = r_V_cast_fu_1603_p1;

assign r_V_31_fu_1607_p2 = (r_V_31_fu_1607_p0 * r_V_31_fu_1607_p1);

assign r_V_33_fu_1824_p1 = r_exp_V_3_reg_2576;

assign r_V_33_fu_1824_p2 = ($signed({{1'b0}, {83'd1636647506585939924452}}) * $signed(r_V_33_fu_1824_p1));

assign r_V_34_fu_1952_p0 = r_V_34_fu_1952_p00;

assign r_V_34_fu_1952_p00 = tmp_1_i_fu_1933_p4;

assign r_V_34_fu_1952_p1 = r_V_34_fu_1952_p10;

assign r_V_34_fu_1952_p10 = ret_V_19_reg_2625;

assign r_V_34_fu_1952_p2 = (r_V_34_fu_1952_p0 * r_V_34_fu_1952_p1);

assign r_V_35_fu_2016_p0 = r_V_35_fu_2016_p00;

assign r_V_35_fu_2016_p00 = tmp_11_i_fu_2001_p4;

assign r_V_35_fu_2016_p1 = r_V_35_fu_2016_p10;

assign r_V_35_fu_2016_p10 = exp_Z2P_m_1_V_reg_2641;

assign r_V_35_fu_2016_p2 = (r_V_35_fu_2016_p0 * r_V_35_fu_2016_p1);

assign r_V_36_fu_2099_p0 = r_V_36_fu_2099_p00;

assign r_V_36_fu_2099_p00 = exp_Z1_hi_V_fu_2081_p4;

assign r_V_36_fu_2099_p1 = r_V_36_fu_2099_p10;

assign r_V_36_fu_2099_p10 = exp_Z1P_m_1_V_fu_2071_p4;

assign r_V_36_fu_2099_p2 = (r_V_36_fu_2099_p0 * r_V_36_fu_2099_p1);

assign r_V_cast_fu_1603_p1 = ssdm_int_V_write_ass_7_fu_1593_p4;

assign r_V_s_fu_802_p3 = {{1'd1}, {tmp_V_4_reg_2297}};

assign r_exp_V_2_fu_2201_p3 = ((tmp_48_fu_2162_p3[0:0] === 1'b1) ? r_exp_V_3_reg_2576_pp0_iter21_reg : r_exp_V_fu_2188_p2);

assign r_exp_V_3_fu_1803_p3 = ((p_Result_17_fu_1773_p3[0:0] === 1'b1) ? tmp_26_fu_1795_p3 : tmp_21_fu_1764_p4);

assign r_exp_V_fu_2188_p2 = ($signed(13'd8191) + $signed(r_exp_V_3_reg_2576_pp0_iter21_reg));

assign ret_V_10_fu_1281_p2 = (lhs_V_12_fu_1267_p1 - rhs_V_11_i_cast_fu_1277_p1);

assign ret_V_11_fu_1339_p2 = (lhs_V_15_i_cast_fu_1331_p1 + rhs_V_11_fu_1335_p1);

assign ret_V_12_fu_1371_p2 = (lhs_V_14_fu_1357_p1 - rhs_V_14_i_cast_fu_1367_p1);

assign ret_V_13_fu_1502_p2 = (lhs_V_18_i_cast_fu_1494_p1 + rhs_V_13_fu_1498_p1);

assign ret_V_14_fu_1519_p2 = (ret_V_13_fu_1502_p2 - rhs_V_17_i_cast_fu_1515_p1);

assign ret_V_15_fu_1639_p2 = (lhs_V_3_cast_fu_1631_p1 - rhs_V_cast_fu_1635_p1);

assign ret_V_16_fu_1678_p2 = ($signed(ret_V_s_fu_1672_p2) + $signed(sum_V_fu_1658_p1));

assign ret_V_18_fu_1846_p2 = ($signed(lhs_V_7_fu_1840_p1) - $signed(rhs_V_4_fu_1843_p1));

assign ret_V_19_fu_1923_p2 = (lhs_V_16_fu_1916_p1 + rhs_V_15_fu_1919_p1);

assign ret_V_20_fu_1941_p1 = tmp_1_i_fu_1933_p4;

assign ret_V_21_fu_2108_p2 = (59'd16 + lhs_V_8_fu_2105_p1);

assign ret_V_22_fu_2140_p2 = (lhs_V_18_fu_2114_p3 + rhs_V_5_cast_fu_2122_p1);

assign ret_V_2_fu_916_p2 = (lhs_V_1_i_cast_fu_908_p1 + rhs_V_fu_912_p1);

assign ret_V_38_cast_fu_2146_p2 = (tmp_29_fu_2125_p1 + tmp_30_fu_2132_p3);

assign ret_V_3_fu_929_p2 = (lhs_V_1_fu_922_p1 - rhs_V_1_fu_926_p1);

assign ret_V_4_fu_987_p2 = (lhs_V_4_i_cast_fu_979_p1 + rhs_V_2_fu_983_p1);

assign ret_V_5_fu_1068_p2 = (lhs_V_6_i_cast_fu_1060_p1 + rhs_V_5_fu_1064_p1);

assign ret_V_6_fu_1101_p2 = (lhs_V_6_fu_1087_p1 - rhs_V_5_i_cast_fu_1097_p1);

assign ret_V_7_fu_1159_p2 = (lhs_V_9_i_cast_fu_1151_p1 + rhs_V_7_fu_1155_p1);

assign ret_V_8_fu_1191_p2 = (lhs_V_10_fu_1177_p1 - rhs_V_8_i_cast_fu_1187_p1);

assign ret_V_9_fu_1249_p2 = (lhs_V_12_i_cast_fu_1241_p1 + rhs_V_9_fu_1245_p1);

assign ret_V_i_i_fu_1017_p2 = (ret_V_4_fu_987_p2 - rhs_V_1_i_i_cast_fu_1013_p1);

assign ret_V_s_fu_1672_p2 = ($signed(lhs_V_5_cast_fu_1668_p1) + $signed(log_sum_V_i_cast_fu_1655_p1));

assign rhs_V_10_fu_1270_p3 = {{r_V_28_reg_2457}, {16'd0}};

assign rhs_V_11_fu_1335_p1 = eZ_V_5_fu_1317_p3;

assign rhs_V_11_i_cast_fu_1277_p1 = rhs_V_10_fu_1270_p3;

assign rhs_V_12_fu_1360_p3 = {{r_V_29_reg_2484}, {21'd0}};

assign rhs_V_13_fu_1498_p1 = eZ_V_6_fu_1480_p3;

assign rhs_V_14_fu_1508_p3 = {{r_V_30_reg_2541}, {26'd0}};

assign rhs_V_14_i_cast_fu_1367_p1 = rhs_V_12_fu_1360_p3;

assign rhs_V_15_fu_1919_p1 = f_Z4_V_fu_1906_p4;

assign rhs_V_17_i_cast_fu_1515_p1 = rhs_V_14_fu_1508_p3;

assign rhs_V_1_fu_926_p1 = r_V_24_reg_2359;

assign rhs_V_1_i_i_cast_fu_1013_p1 = rhs_V_1_i_i_fu_1005_p3;

assign rhs_V_1_i_i_fu_1005_p3 = {{r_V_25_fu_999_p2}, {1'd0}};

assign rhs_V_2_fu_983_p1 = eZ_V_1_fu_965_p3;

assign rhs_V_3_fu_1752_p3 = {{p_Result_25_fu_1740_p3}, {18'd131072}};

assign rhs_V_4_fu_1843_p1 = $signed(m_fix_a_V_reg_2588);

assign rhs_V_5_cast_fu_2122_p1 = r_V_36_reg_2673;

assign rhs_V_5_fu_1064_p1 = eZ_V_2_fu_1044_p4;

assign rhs_V_5_i_cast_fu_1097_p1 = rhs_V_6_fu_1090_p3;

assign rhs_V_6_fu_1090_p3 = {{r_V_26_reg_2403}, {6'd0}};

assign rhs_V_7_fu_1155_p1 = eZ_V_3_fu_1137_p3;

assign rhs_V_8_fu_1180_p3 = {{r_V_27_reg_2430}, {11'd0}};

assign rhs_V_8_i_cast_fu_1187_p1 = rhs_V_8_fu_1180_p3;

assign rhs_V_9_fu_1245_p1 = eZ_V_4_fu_1227_p3;

assign rhs_V_cast_fu_1635_p1 = tmp_15_fu_1613_p4;

assign rhs_V_fu_912_p1 = eZ_V_fu_892_p3;

assign sf_fu_870_p4 = {{{{5'd16}, {b_frac1_V1_reg_2344_pp0_iter2_reg}}}, {16'd0}};

assign ssdm_int_V_write_ass_1_fu_1460_p1 = pow_reduce_anonymo_17_q0;

assign ssdm_int_V_write_ass_2_fu_1464_p1 = pow_reduce_anonymo_9_q0;

assign ssdm_int_V_write_ass_3_fu_1468_p1 = pow_reduce_anonymo_12_q0;

assign ssdm_int_V_write_ass_4_fu_1472_p1 = pow_reduce_anonymo_13_q0;

assign ssdm_int_V_write_ass_5_fu_1476_p1 = pow_reduce_anonymo_14_q0;

assign ssdm_int_V_write_ass_6_fu_1525_p1 = pow_reduce_anonymo_15_q0;

assign ssdm_int_V_write_ass_7_fu_1593_p4 = {{ret_V_14_fu_1519_p2[135:96]}};

assign ssdm_int_V_write_ass_fu_1456_p1 = pow_reduce_anonymo_16_q0;

assign sum_V_fu_1658_p1 = $signed(tmp_16_reg_2561);

assign tmp15_fu_1529_p2 = (ssdm_int_V_write_ass_fu_1456_p1 + pow_reduce_anonymo_19_q0);

assign tmp16_fu_1535_p2 = (ssdm_int_V_write_ass_1_fu_1460_p1 + ssdm_int_V_write_ass_2_fu_1464_p1);

assign tmp17_fu_1551_p2 = (ssdm_int_V_write_ass_3_fu_1468_p1 + ssdm_int_V_write_ass_4_fu_1472_p1);

assign tmp18_fu_1557_p2 = (ssdm_int_V_write_ass_5_fu_1476_p1 + ssdm_int_V_write_ass_6_fu_1525_p1);

assign tmp19_cast_fu_1541_p1 = tmp16_fu_1535_p2;

assign tmp19_fu_1567_p2 = (tmp22_cast_fu_1563_p1 + tmp17_fu_1551_p2);

assign tmp20_cast_fu_1573_p1 = tmp19_fu_1567_p2;

assign tmp22_cast_fu_1563_p1 = tmp18_fu_1557_p2;

assign tmp23_cast_fu_1977_p1 = tmp23_fu_1972_p2;

assign tmp23_fu_1972_p2 = (ret_V_19_reg_2625 + tmp_9_i_cast_fu_1968_p1);

assign tmp24_cast_fu_2062_p1 = tmp24_reg_2658;

assign tmp24_fu_2036_p2 = (exp_Z2P_m_1_V_reg_2641 + tmp_14_i_cast_fu_2032_p1);

assign tmp_11_fu_879_p4 = {{{{5'd16}, {b_frac1_V1_reg_2344_pp0_iter2_reg}}}, {17'd0}};

assign tmp_11_i_fu_2001_p4 = {{{Z2_V_reg_2598_pp0_iter19_reg}, {1'd0}}, {tmp_39_reg_2647}};

assign tmp_123_i_i_fu_1411_p1 = a_V_1_reg_2370_pp0_iter12_reg;

assign tmp_12_fu_888_p1 = sf_fu_870_p4;

assign tmp_130_i_i_fu_1407_p1 = a_V_reg_2353_pp0_iter12_reg;

assign tmp_133_i_i_fu_1443_p1 = a_V_6_reg_2495;

assign tmp_136_i_i_fu_1427_p1 = a_V_5_reg_2468_pp0_iter12_reg;

assign tmp_139_i_i_fu_1423_p1 = a_V_4_reg_2441_pp0_iter12_reg;

assign tmp_142_i_i_fu_1419_p1 = a_V_3_reg_2414_pp0_iter12_reg;

assign tmp_145_i_i_fu_1415_p1 = a_V_2_reg_2387_pp0_iter12_reg;

assign tmp_14_i_cast_fu_2032_p1 = tmp_40_fu_2022_p4;

assign tmp_15_fu_1613_p4 = {{r_V_31_fu_1607_p2[79:1]}};

assign tmp_178_i1_fu_690_p2 = (tmp_i9_fu_678_p2 & tmp_i7_fu_684_p2);

assign tmp_17_fu_1783_p2 = ((tmp_44_fu_1780_p1 == 18'd0) ? 1'b1 : 1'b0);

assign tmp_19_fu_1997_p1 = m_diff_hi_V_reg_2593_pp0_iter19_reg;

assign tmp_1_fu_648_p2 = ((tmp_V_4_fu_628_p1 == 52'd0) ? 1'b1 : 1'b0);

assign tmp_1_i_fu_1933_p4 = {{{Z3_V_reg_2605_pp0_iter18_reg}, {9'd0}}, {p_Val2_71_reg_2631}};

assign tmp_20_fu_756_p3 = p_Val2_s_fu_606_p1[32'd51];

assign tmp_21_fu_1764_p4 = {{grp_fu_2286_p3[30:18]}};

assign tmp_24_fu_1583_p4 = {{ret_V_14_fu_1519_p2[135:64]}};

assign tmp_24_not_fu_710_p2 = ((tmp_3_fu_702_p3 != 32'd0) ? 1'b1 : 1'b0);

assign tmp_25_fu_1789_p2 = (13'd1 + tmp_21_fu_1764_p4);

assign tmp_26_fu_1795_p3 = ((tmp_17_fu_1783_p2[0:0] === 1'b1) ? tmp_21_fu_1764_p4 : tmp_25_fu_1789_p2);

assign tmp_28_fu_1684_p4 = {{ret_V_16_fu_1678_p2[120:43]}};

assign tmp_29_fu_2125_p1 = r_V_36_reg_2673;

assign tmp_2_fu_696_p2 = ((tmp_V_3_fu_618_p4 == 11'd0) ? 1'b1 : 1'b0);

assign tmp_30_fu_2132_p3 = {{tmp_47_fu_2128_p1}, {49'd0}};

assign tmp_31_fu_860_p1 = b_frac1_V1_reg_2344_pp0_iter2_reg[49:0];

assign tmp_32_fu_1702_p4 = {{ret_V_16_fu_1678_p2[119:43]}};

assign tmp_33_fu_2180_p3 = {{tmp_41_fu_2170_p4}, {1'd0}};

assign tmp_34_fu_1958_p4 = {{r_V_34_fu_1952_p2[78:59]}};

assign tmp_35_fu_1815_p2 = ((tmp_75_cast_fu_1811_p1 != m_frac_l_V_fu_1694_p3) ? 1'b1 : 1'b0);

assign tmp_36_fu_863_p3 = b_frac1_V1_reg_2344_pp0_iter2_reg[32'd53];

assign tmp_37_fu_2229_p2 = (($signed(r_exp_V_2_fu_2201_p3) < $signed(13'd7170)) ? 1'b1 : 1'b0);

assign tmp_38_fu_1033_p1 = ret_V_i_i_fu_1017_p2[75:0];

assign tmp_3_fu_702_p3 = {{31'd0}, {tmp_178_i1_fu_690_p2}};

assign tmp_3_i_fu_1929_p1 = Z2_V_reg_2598;

assign tmp_40_fu_2022_p4 = {{r_V_35_fu_2016_p2[92:57]}};

assign tmp_41_fu_2170_p4 = {{ret_V_22_fu_2140_p2[106:49]}};

assign tmp_44_fu_1780_p1 = grp_fu_2286_p3[17:0];

assign tmp_47_fu_2128_p1 = ret_V_21_fu_2108_p2[57:0];

assign tmp_48_fu_2162_p3 = ret_V_38_cast_fu_2146_p2[32'd106];

assign tmp_49_fu_2208_p4 = {{r_exp_V_2_fu_2201_p3[12:10]}};

assign tmp_4_fu_788_p1 = index0_V_fu_764_p4;

assign tmp_4_i_fu_1896_p1 = Z4_ind_V_fu_1886_p4;

assign tmp_50_fu_2266_p3 = ret_V_16_reg_2566_pp0_iter21_reg[32'd120];

assign tmp_51_fu_2245_p1 = r_exp_V_2_fu_2201_p3[10:0];

assign tmp_5_fu_722_p2 = (tmp_i9_fu_678_p2 & tmp_1_fu_648_p2);

assign tmp_5_i_fu_1901_p1 = Z3_V_fu_1872_p4;

assign tmp_6_fu_728_p3 = {{31'd0}, {tmp_5_fu_722_p2}};

assign tmp_70_cast_fu_2152_p4 = {{ret_V_22_fu_2140_p2[107:49]}};

assign tmp_75_cast_fu_1811_p1 = $signed(m_fix_l_V1_fu_1712_p3);

assign tmp_7_fu_736_p2 = ((tmp_6_fu_728_p3 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_8_fu_742_p3 = {{31'd0}, {tmp_2_fu_696_p2}};

assign tmp_9_fu_750_p2 = ((tmp_8_fu_742_p3 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_9_i_cast_fu_1968_p1 = tmp_34_fu_1958_p4;

assign tmp_V_3_fu_618_p4 = {{p_Val2_s_fu_606_p1[62:52]}};

assign tmp_V_4_fu_628_p1 = p_Val2_s_fu_606_p1[51:0];

assign tmp_V_fu_2235_p4 = {{p_01164_0_in_fu_2193_p3[56:5]}};

assign tmp_fu_1545_p2 = (tmp19_cast_fu_1541_p1 + tmp15_fu_1529_p2);

assign tmp_i7_fu_684_p2 = ((tmp_V_4_fu_628_p1 != 52'd0) ? 1'b1 : 1'b0);

assign tmp_i9_fu_678_p2 = ((tmp_V_3_fu_618_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign tmp_i_cast_fu_632_p1 = tmp_V_3_fu_618_p4;

assign tmp_s_fu_642_p2 = ((b_exp_fu_636_p2 == 12'd0) ? 1'b1 : 1'b0);

assign x_is_1_fu_654_p2 = (tmp_s_fu_642_p2 & tmp_1_fu_648_p2);

assign x_is_n1_fu_672_p2 = (x_is_1_fu_654_p2 & p_Result_s_fu_610_p3);

assign x_is_p1_fu_666_p2 = (x_is_1_fu_654_p2 & not_Val2_i_fu_660_p2);

assign z1_V_fu_840_p3 = {{b_frac1_V1_reg_2344}, {17'd0}};

always @ (posedge ap_clk) begin
    tmp_4_reg_2334[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2334_pp0_iter1_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2334_pp0_iter2_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2334_pp0_iter3_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2334_pp0_iter4_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2334_pp0_iter5_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2334_pp0_iter6_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2334_pp0_iter7_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2334_pp0_iter8_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2334_pp0_iter9_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2334_pp0_iter10_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2334_pp0_iter11_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2334_pp0_iter12_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    ret_V_5_reg_2398[0] <= 1'b0;
end

endmodule //pow_generic_double_s
