INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asus/Desktop/Studies/ropuf/ROPUF/ROPUF.srcs/sim_1/new/counter_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_testbench'
