# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../test-config_vga.ip_user_files/bd/BRAM_1_FIFO/ip/BRAM_1_FIFO_fifo_generator_0_0/sim/BRAM_1_FIFO_fifo_generator_0_0.v" \
"../../../../test-config_vga.ip_user_files/bd/BRAM_1_FIFO/sim/BRAM_1_FIFO.v" \
"../../../../../camera_interface/camera_interface.srcs/sources_1/bd/BRAM_1_FIFO/hdl/BRAM_1_FIFO_wrapper.v" \
"../../../../../OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config.v" \
"../../../../../OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config_rom.v" \
"../../../../../OV7670-Verilog-master/OV7670-Verilog-master/src/SCCB_interface.v" \
"../../../../../OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v" \
"../../../../../camera_interface/camera_interface.srcs/sources_1/new/camera_interface_input.v" \
"../../../../../camera_interface/camera_interface.srcs/sources_1/new/camera_interface_output.v" \
"../../../../../camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v" \
"../../../../../test-phase2/test-phase2.srcs/sources_1/new/master_control.v" \
"../../../../test-config_vga.srcs/sources_1/new/test_top.v" \
"../../../../test-config_vga.srcs/sources_1/new/vga_input.v" \
"../../../../test-config_vga.srcs/sources_1/new/vga_timing_generator.v" \
"../../../../test-config_vga.srcs/sim_1/new/test_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
