==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [SYN-201] Setting up clock 'default' with an uncertainty of 0ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'MachSuite/fft/strided/fft.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 328.840 ; gain = 12.590 ; free physical = 2360 ; free virtual = 13516
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 328.840 ; gain = 12.590 ; free physical = 2360 ; free virtual = 13516
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 328.840 ; gain = 12.590 ; free physical = 2360 ; free virtual = 13515
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 328.840 ; gain = 12.590 ; free physical = 2360 ; free virtual = 13515
@W [XFORM-561] Updating loop lower bound from 0 to 10 for loop 'outer' (MachSuite/fft/strided/fft.c:9:1) in function 'fft'.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 456.836 ; gain = 140.586 ; free physical = 2340 ; free virtual = 13496
@W [XFORM-542] Cannot flatten a loop nest 'outer' (MachSuite/fft/strided/fft.c:8:52) in function 'fft' : 
               the outer loop is not a perfect loop.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 456.836 ; gain = 140.586 ; free physical = 2348 ; free virtual = 13503
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'fft' ...
@W [SYN-107] Renaming port name 'fft/real' to 'fft/real_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'fft' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'inner'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (MachSuite/fft/strided/fft.c:19) of variable 'temp', MachSuite/fft/strided/fft.c:17 on array 'img' and 'load' operation ('img_load', MachSuite/fft/strided/fft.c:17) on array 'img'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (MachSuite/fft/strided/fft.c:19) of variable 'temp', MachSuite/fft/strided/fft.c:17 on array 'img' and 'load' operation ('img_load', MachSuite/fft/strided/fft.c:17) on array 'img'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (MachSuite/fft/strided/fft.c:19) of variable 'temp', MachSuite/fft/strided/fft.c:17 on array 'img' and 'load' operation ('img_load', MachSuite/fft/strided/fft.c:17) on array 'img'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (MachSuite/fft/strided/fft.c:19) of variable 'temp', MachSuite/fft/strided/fft.c:17 on array 'img' and 'load' operation ('img_load', MachSuite/fft/strided/fft.c:17) on array 'img'.
@W [SCHED-69] Unable to schedule 'load' operation ('real_load', MachSuite/fft/strided/fft.c:13) on array 'real_r' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 24, Depth: 24.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 5.44 seconds; current allocated memory: 56.897 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.06 seconds; current allocated memory: 57.433 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'fft' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'fft/real_r' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'fft/img' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'fft/real_twid' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'fft/img_twid' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'fft' to 'ap_ctrl_hs'.
@I [SYN-210] Renamed object name 'fft_dadddsub_64ns_64ns_64_5_full_dsp' to 'fft_dadddsub_64nsbkb' due to the length limit 20
@I [SYN-210] Renamed object name 'fft_dmul_64ns_64ns_64_6_max_dsp' to 'fft_dmul_64ns_64ncud' due to the length limit 20
@I [RTGEN-100] Generating core module 'fft_dadddsub_64nsbkb': 2 instance(s).
@I [RTGEN-100] Generating core module 'fft_dmul_64ns_64ncud': 4 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'fft'.
@I [HLS-111]  Elapsed time: 0.12 seconds; current allocated memory: 58.021 MB.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 456.836 ; gain = 140.586 ; free physical = 2341 ; free virtual = 13498
@I [SYSC-301] Generating SystemC RTL for fft.
@I [VHDL-304] Generating VHDL RTL for fft.
@I [VLOG-307] Generating Verilog RTL for fft.
@I [HLS-112] Total elapsed time: 6.27 seconds; peak allocated memory: 58.021 MB.
