Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Sat May 11 14:51:43 2013

All signals are completely routed.

WARNING:ParHelpers:361 - There are 10 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   clock_IBUF
   leds<0>_IBUF
   leds<1>_IBUF
   leds<2>_IBUF
   leds<3>_IBUF
   leds<4>_IBUF
   leds<5>_IBUF
   leds<6>_IBUF
   leds<7>_IBUF
   midi_rxd_IBUF


