// Seed: 2208071329
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    input wire id_3,
    input tri0 id_4,
    input wire module_0,
    input wor id_6,
    input uwire id_7,
    input supply1 id_8,
    output wor id_9,
    output tri id_10,
    input tri0 id_11,
    input tri id_12,
    output wor id_13,
    input tri0 id_14,
    output tri0 id_15,
    input tri0 id_16,
    input wire id_17,
    input tri1 id_18,
    input supply0 id_19,
    output wand id_20
    , id_26,
    input wand id_21,
    output supply1 id_22
    , id_27,
    input tri0 id_23,
    input uwire id_24
);
  wire id_28;
  static id_29(
      .id_0(id_17), .id_1(1 == id_20), .id_2(1 - id_20)
  );
  wire id_30;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1
    , id_4,
    input supply1 id_2
);
  wand id_5 = 1;
  assign id_4 = (1 - 1'b0 * {id_2 == 1, 1});
  module_0(
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_2
  );
endmodule
