{"Source Block": ["verilog-ethernet/rtl/xgmii_baser_dec_64.v@338:350@HdlStmProcess", "        xgmii_rxc_next = 8'hff;\n        rx_bad_block_next = 1'b1;\n    end\nend\n\nalways @(posedge clk) begin\n    xgmii_rxd_reg <= xgmii_rxd_next;\n    xgmii_rxc_reg <= xgmii_rxc_next;\n\n    rx_bad_block_reg <= rx_bad_block_next;\nend\n\nendmodule\n"], "Clone Blocks": [["verilog-ethernet/rtl/xgmii_baser_dec_64.v@137:147", "assign xgmii_rxd = xgmii_rxd_reg;\nassign xgmii_rxc = xgmii_rxc_reg;\n\nassign rx_bad_block = rx_bad_block_reg;\n\ninteger i;\n\nalways @* begin\n    xgmii_rxd_next = {8{XGMII_ERROR}};\n    xgmii_rxc_next = 8'hff;\n    rx_bad_block_next = 1'b0;\n"]], "Diff Content": {"Delete": [], "Add": [[347, "    rx_sequence_error_reg <= rx_sequence_error_next;\n"], [347, "    frame_reg <= frame_next;\n"], [347, "    if (rst) begin\n"], [347, "        frame_reg <= 1'b0;\n"], [347, "    end\n"]]}}