ARM GAS  /tmp/cceg3Y8i.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB132:
   1:Core/Src/stm32l4xx_hal_msp.c **** 
   2:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32l4xx_hal_msp.c **** /**
   4:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   6:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32l4xx_hal_msp.c ****   *
  11:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32l4xx_hal_msp.c ****   *
  14:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32l4xx_hal_msp.c ****   *
  18:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32l4xx_hal_msp.c ****   */
  20:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32l4xx_hal_msp.c **** 
  22:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32l4xx_hal_msp.c **** 
  26:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32l4xx_hal_msp.c **** 
  28:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/cceg3Y8i.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32l4xx_hal_msp.c **** 
  33:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32l4xx_hal_msp.c **** 
  36:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32l4xx_hal_msp.c **** 
  38:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32l4xx_hal_msp.c **** 
  41:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32l4xx_hal_msp.c **** 
  43:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32l4xx_hal_msp.c **** 
  46:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32l4xx_hal_msp.c **** 
  48:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32l4xx_hal_msp.c **** 
  51:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32l4xx_hal_msp.c **** 
  53:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32l4xx_hal_msp.c **** 
  56:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32l4xx_hal_msp.c **** 
  58:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32l4xx_hal_msp.c **** 
  60:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32l4xx_hal_msp.c **** /**
  62:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32l4xx_hal_msp.c ****   */
  64:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32l4xx_hal_msp.c **** 
  67:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32l4xx_hal_msp.c **** 
  69:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32l4xx_hal_msp.c **** 
  71:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 71 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 71 3 view .LVU2
  39              		.loc 1 71 3 view .LVU3
  40 0002 0A4B     		ldr	r3, .L3
  41 0004 1A6E     		ldr	r2, [r3, #96]
  42 0006 42F00102 		orr	r2, r2, #1
  43 000a 1A66     		str	r2, [r3, #96]
  44              		.loc 1 71 3 view .LVU4
ARM GAS  /tmp/cceg3Y8i.s 			page 3


  45 000c 1A6E     		ldr	r2, [r3, #96]
  46 000e 02F00102 		and	r2, r2, #1
  47 0012 0092     		str	r2, [sp]
  48              		.loc 1 71 3 view .LVU5
  49 0014 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 72 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 72 3 view .LVU8
  55              		.loc 1 72 3 view .LVU9
  56 0016 9A6D     		ldr	r2, [r3, #88]
  57 0018 42F08052 		orr	r2, r2, #268435456
  58 001c 9A65     		str	r2, [r3, #88]
  59              		.loc 1 72 3 view .LVU10
  60 001e 9B6D     		ldr	r3, [r3, #88]
  61 0020 03F08053 		and	r3, r3, #268435456
  62 0024 0193     		str	r3, [sp, #4]
  63              		.loc 1 72 3 view .LVU11
  64 0026 019B     		ldr	r3, [sp, #4]
  65              	.LBE3:
  66              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32l4xx_hal_msp.c **** 
  74:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32l4xx_hal_msp.c **** 
  76:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32l4xx_hal_msp.c **** 
  78:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32l4xx_hal_msp.c **** }
  67              		.loc 1 79 1 is_stmt 0 view .LVU13
  68 0028 02B0     		add	sp, sp, #8
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE132:
  79              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_UART_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	HAL_UART_MspInit:
  87              	.LVL0:
  88              	.LFB133:
  80:Core/Src/stm32l4xx_hal_msp.c **** 
  81:Core/Src/stm32l4xx_hal_msp.c **** /**
  82:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
  83:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
  85:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32l4xx_hal_msp.c **** */
ARM GAS  /tmp/cceg3Y8i.s 			page 4


  87:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  88:Core/Src/stm32l4xx_hal_msp.c **** {
  89              		.loc 1 88 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 168
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 88 1 is_stmt 0 view .LVU15
  94 0000 10B5     		push	{r4, lr}
  95              		.cfi_def_cfa_offset 8
  96              		.cfi_offset 4, -8
  97              		.cfi_offset 14, -4
  98 0002 AAB0     		sub	sp, sp, #168
  99              		.cfi_def_cfa_offset 176
 100 0004 0446     		mov	r4, r0
  89:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 101              		.loc 1 89 3 is_stmt 1 view .LVU16
 102              		.loc 1 89 20 is_stmt 0 view .LVU17
 103 0006 0021     		movs	r1, #0
 104 0008 2591     		str	r1, [sp, #148]
 105 000a 2691     		str	r1, [sp, #152]
 106 000c 2791     		str	r1, [sp, #156]
 107 000e 2891     		str	r1, [sp, #160]
 108 0010 2991     		str	r1, [sp, #164]
  90:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 109              		.loc 1 90 3 is_stmt 1 view .LVU18
 110              		.loc 1 90 28 is_stmt 0 view .LVU19
 111 0012 8822     		movs	r2, #136
 112 0014 03A8     		add	r0, sp, #12
 113              	.LVL1:
 114              		.loc 1 90 28 view .LVU20
 115 0016 FFF7FEFF 		bl	memset
 116              	.LVL2:
  91:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
 117              		.loc 1 91 3 is_stmt 1 view .LVU21
 118              		.loc 1 91 11 is_stmt 0 view .LVU22
 119 001a 2268     		ldr	r2, [r4]
 120              		.loc 1 91 5 view .LVU23
 121 001c 184B     		ldr	r3, .L11
 122 001e 9A42     		cmp	r2, r3
 123 0020 01D0     		beq	.L9
 124              	.L5:
  92:Core/Src/stm32l4xx_hal_msp.c ****   {
  93:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
  94:Core/Src/stm32l4xx_hal_msp.c **** 
  95:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
  96:Core/Src/stm32l4xx_hal_msp.c **** 
  97:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
  98:Core/Src/stm32l4xx_hal_msp.c ****   */
  99:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 100:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 101:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 102:Core/Src/stm32l4xx_hal_msp.c ****     {
 103:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 104:Core/Src/stm32l4xx_hal_msp.c ****     }
 105:Core/Src/stm32l4xx_hal_msp.c **** 
 106:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 107:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
ARM GAS  /tmp/cceg3Y8i.s 			page 5


 108:Core/Src/stm32l4xx_hal_msp.c **** 
 109:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 110:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 111:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 112:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 113:Core/Src/stm32l4xx_hal_msp.c ****     */
 114:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 116:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 117:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 118:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 119:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 120:Core/Src/stm32l4xx_hal_msp.c **** 
 121:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 122:Core/Src/stm32l4xx_hal_msp.c **** 
 123:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 124:Core/Src/stm32l4xx_hal_msp.c **** 
 125:Core/Src/stm32l4xx_hal_msp.c ****   }
 126:Core/Src/stm32l4xx_hal_msp.c **** 
 127:Core/Src/stm32l4xx_hal_msp.c **** }
 125              		.loc 1 127 1 view .LVU24
 126 0022 2AB0     		add	sp, sp, #168
 127              		.cfi_remember_state
 128              		.cfi_def_cfa_offset 8
 129              		@ sp needed
 130 0024 10BD     		pop	{r4, pc}
 131              	.LVL3:
 132              	.L9:
 133              		.cfi_restore_state
  99:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 134              		.loc 1 99 5 is_stmt 1 view .LVU25
  99:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 135              		.loc 1 99 40 is_stmt 0 view .LVU26
 136 0026 0223     		movs	r3, #2
 137 0028 0393     		str	r3, [sp, #12]
 100:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 138              		.loc 1 100 5 is_stmt 1 view .LVU27
 101:Core/Src/stm32l4xx_hal_msp.c ****     {
 139              		.loc 1 101 5 view .LVU28
 101:Core/Src/stm32l4xx_hal_msp.c ****     {
 140              		.loc 1 101 9 is_stmt 0 view .LVU29
 141 002a 03A8     		add	r0, sp, #12
 142 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 143              	.LVL4:
 101:Core/Src/stm32l4xx_hal_msp.c ****     {
 144              		.loc 1 101 8 discriminator 1 view .LVU30
 145 0030 10BB     		cbnz	r0, .L10
 146              	.L7:
 107:Core/Src/stm32l4xx_hal_msp.c **** 
 147              		.loc 1 107 5 is_stmt 1 view .LVU31
 148              	.LBB4:
 107:Core/Src/stm32l4xx_hal_msp.c **** 
 149              		.loc 1 107 5 view .LVU32
 107:Core/Src/stm32l4xx_hal_msp.c **** 
 150              		.loc 1 107 5 view .LVU33
 151 0032 144B     		ldr	r3, .L11+4
 152 0034 9A6D     		ldr	r2, [r3, #88]
ARM GAS  /tmp/cceg3Y8i.s 			page 6


 153 0036 42F40032 		orr	r2, r2, #131072
 154 003a 9A65     		str	r2, [r3, #88]
 107:Core/Src/stm32l4xx_hal_msp.c **** 
 155              		.loc 1 107 5 view .LVU34
 156 003c 9A6D     		ldr	r2, [r3, #88]
 157 003e 02F40032 		and	r2, r2, #131072
 158 0042 0192     		str	r2, [sp, #4]
 107:Core/Src/stm32l4xx_hal_msp.c **** 
 159              		.loc 1 107 5 view .LVU35
 160 0044 019A     		ldr	r2, [sp, #4]
 161              	.LBE4:
 107:Core/Src/stm32l4xx_hal_msp.c **** 
 162              		.loc 1 107 5 view .LVU36
 109:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 163              		.loc 1 109 5 view .LVU37
 164              	.LBB5:
 109:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 165              		.loc 1 109 5 view .LVU38
 109:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 166              		.loc 1 109 5 view .LVU39
 167 0046 DA6C     		ldr	r2, [r3, #76]
 168 0048 42F00102 		orr	r2, r2, #1
 169 004c DA64     		str	r2, [r3, #76]
 109:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 170              		.loc 1 109 5 view .LVU40
 171 004e DB6C     		ldr	r3, [r3, #76]
 172 0050 03F00103 		and	r3, r3, #1
 173 0054 0293     		str	r3, [sp, #8]
 109:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 174              		.loc 1 109 5 view .LVU41
 175 0056 029B     		ldr	r3, [sp, #8]
 176              	.LBE5:
 109:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 177              		.loc 1 109 5 view .LVU42
 114:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 178              		.loc 1 114 5 view .LVU43
 114:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 179              		.loc 1 114 25 is_stmt 0 view .LVU44
 180 0058 0C23     		movs	r3, #12
 181 005a 2593     		str	r3, [sp, #148]
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 182              		.loc 1 115 5 is_stmt 1 view .LVU45
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 183              		.loc 1 115 26 is_stmt 0 view .LVU46
 184 005c 0223     		movs	r3, #2
 185 005e 2693     		str	r3, [sp, #152]
 116:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 186              		.loc 1 116 5 is_stmt 1 view .LVU47
 116:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 187              		.loc 1 116 26 is_stmt 0 view .LVU48
 188 0060 0023     		movs	r3, #0
 189 0062 2793     		str	r3, [sp, #156]
 117:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 190              		.loc 1 117 5 is_stmt 1 view .LVU49
 117:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 191              		.loc 1 117 27 is_stmt 0 view .LVU50
 192 0064 0323     		movs	r3, #3
ARM GAS  /tmp/cceg3Y8i.s 			page 7


 193 0066 2893     		str	r3, [sp, #160]
 118:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 194              		.loc 1 118 5 is_stmt 1 view .LVU51
 118:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 195              		.loc 1 118 31 is_stmt 0 view .LVU52
 196 0068 0723     		movs	r3, #7
 197 006a 2993     		str	r3, [sp, #164]
 119:Core/Src/stm32l4xx_hal_msp.c **** 
 198              		.loc 1 119 5 is_stmt 1 view .LVU53
 199 006c 25A9     		add	r1, sp, #148
 200 006e 4FF09040 		mov	r0, #1207959552
 201 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 202              	.LVL5:
 203              		.loc 1 127 1 is_stmt 0 view .LVU54
 204 0076 D4E7     		b	.L5
 205              	.L10:
 103:Core/Src/stm32l4xx_hal_msp.c ****     }
 206              		.loc 1 103 7 is_stmt 1 view .LVU55
 207 0078 FFF7FEFF 		bl	Error_Handler
 208              	.LVL6:
 209 007c D9E7     		b	.L7
 210              	.L12:
 211 007e 00BF     		.align	2
 212              	.L11:
 213 0080 00440040 		.word	1073759232
 214 0084 00100240 		.word	1073876992
 215              		.cfi_endproc
 216              	.LFE133:
 218              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 219              		.align	1
 220              		.global	HAL_UART_MspDeInit
 221              		.syntax unified
 222              		.thumb
 223              		.thumb_func
 225              	HAL_UART_MspDeInit:
 226              	.LVL7:
 227              	.LFB134:
 128:Core/Src/stm32l4xx_hal_msp.c **** 
 129:Core/Src/stm32l4xx_hal_msp.c **** /**
 130:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 131:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 132:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 133:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 134:Core/Src/stm32l4xx_hal_msp.c **** */
 135:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 136:Core/Src/stm32l4xx_hal_msp.c **** {
 228              		.loc 1 136 1 view -0
 229              		.cfi_startproc
 230              		@ args = 0, pretend = 0, frame = 0
 231              		@ frame_needed = 0, uses_anonymous_args = 0
 232              		.loc 1 136 1 is_stmt 0 view .LVU57
 233 0000 08B5     		push	{r3, lr}
 234              		.cfi_def_cfa_offset 8
 235              		.cfi_offset 3, -8
 236              		.cfi_offset 14, -4
 137:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
 237              		.loc 1 137 3 is_stmt 1 view .LVU58
ARM GAS  /tmp/cceg3Y8i.s 			page 8


 238              		.loc 1 137 11 is_stmt 0 view .LVU59
 239 0002 0268     		ldr	r2, [r0]
 240              		.loc 1 137 5 view .LVU60
 241 0004 074B     		ldr	r3, .L17
 242 0006 9A42     		cmp	r2, r3
 243 0008 00D0     		beq	.L16
 244              	.LVL8:
 245              	.L13:
 138:Core/Src/stm32l4xx_hal_msp.c ****   {
 139:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 140:Core/Src/stm32l4xx_hal_msp.c **** 
 141:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 142:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 143:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 144:Core/Src/stm32l4xx_hal_msp.c **** 
 145:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 146:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 147:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 148:Core/Src/stm32l4xx_hal_msp.c ****     */
 149:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 150:Core/Src/stm32l4xx_hal_msp.c **** 
 151:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 152:Core/Src/stm32l4xx_hal_msp.c **** 
 153:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 154:Core/Src/stm32l4xx_hal_msp.c ****   }
 155:Core/Src/stm32l4xx_hal_msp.c **** 
 156:Core/Src/stm32l4xx_hal_msp.c **** }
 246              		.loc 1 156 1 view .LVU61
 247 000a 08BD     		pop	{r3, pc}
 248              	.LVL9:
 249              	.L16:
 143:Core/Src/stm32l4xx_hal_msp.c **** 
 250              		.loc 1 143 5 is_stmt 1 view .LVU62
 251 000c 064A     		ldr	r2, .L17+4
 252 000e 936D     		ldr	r3, [r2, #88]
 253 0010 23F40033 		bic	r3, r3, #131072
 254 0014 9365     		str	r3, [r2, #88]
 149:Core/Src/stm32l4xx_hal_msp.c **** 
 255              		.loc 1 149 5 view .LVU63
 256 0016 0C21     		movs	r1, #12
 257 0018 4FF09040 		mov	r0, #1207959552
 258              	.LVL10:
 149:Core/Src/stm32l4xx_hal_msp.c **** 
 259              		.loc 1 149 5 is_stmt 0 view .LVU64
 260 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 261              	.LVL11:
 262              		.loc 1 156 1 view .LVU65
 263 0020 F3E7     		b	.L13
 264              	.L18:
 265 0022 00BF     		.align	2
 266              	.L17:
 267 0024 00440040 		.word	1073759232
 268 0028 00100240 		.word	1073876992
 269              		.cfi_endproc
 270              	.LFE134:
 272              		.text
 273              	.Letext0:
ARM GAS  /tmp/cceg3Y8i.s 			page 9


 274              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 275              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 276              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 277              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 278              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 279              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 280              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 281              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 282              		.file 10 "Core/Inc/main.h"
 283              		.file 11 "<built-in>"
ARM GAS  /tmp/cceg3Y8i.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l4xx_hal_msp.c
     /tmp/cceg3Y8i.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/cceg3Y8i.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/cceg3Y8i.s:75     .text.HAL_MspInit:0000002c $d
     /tmp/cceg3Y8i.s:80     .text.HAL_UART_MspInit:00000000 $t
     /tmp/cceg3Y8i.s:86     .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/cceg3Y8i.s:213    .text.HAL_UART_MspInit:00000080 $d
     /tmp/cceg3Y8i.s:219    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/cceg3Y8i.s:225    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/cceg3Y8i.s:267    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
