Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Reading design: TopLevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopLevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopLevel"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : TopLevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf" in Library work.
Architecture behavioral of Entity fd_mxilinx_clockdiv is up to date.
Architecture behavioral of Entity clockdiv2_muser_clockdiv is up to date.
Architecture behavioral of Entity clockdiv is up to date.
Compiling vhdl file "C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd" in Library work.
Architecture behavioral of Entity uartreceivervhdl is up to date.
Compiling vhdl file "C:/Users/David/Documents/GitHub/CPLD/Lab/SevenSegDriver.vhd" in Library work.
Architecture behavioral of Entity sevensegdrivervhdl is up to date.
Compiling vhdl file "C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf" in Library work.
Architecture behavioral of Entity fd_mxilinx_uartreceiver is up to date.
Architecture behavioral of Entity clockdiv2_muser_uartreceiver is up to date.
Architecture behavioral of Entity sr8ce_mxilinx_uartreceiver is up to date.
Architecture behavioral of Entity fdd8ce_mxilinx_uartreceiver is up to date.
Architecture behavioral of Entity uartreceiver is up to date.
Compiling vhdl file "C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevel.vhd" in Library work.
Entity <toplevel> compiled.
Entity <toplevel> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf" in Library work.
Architecture behavioral of Entity fd_mxilinx_clockdiv2 is up to date.
Architecture behavioral of Entity clockdiv2 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TopLevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ClockDiv> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UARTReceiverVHDL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SevenSegDriverVHDL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ClockDiv2_MUSER_ClockDiv> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FD_MXILINX_ClockDiv> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TopLevel> in library <work> (Architecture <behavioral>).
Entity <TopLevel> analyzed. Unit <TopLevel> generated.

Analyzing Entity <ClockDiv> in library <work> (Architecture <behavioral>).
Entity <ClockDiv> analyzed. Unit <ClockDiv> generated.

Analyzing Entity <ClockDiv2_MUSER_ClockDiv> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_4_8" for instance <XLXI_4> in unit <ClockDiv2_MUSER_ClockDiv>.
Entity <ClockDiv2_MUSER_ClockDiv> analyzed. Unit <ClockDiv2_MUSER_ClockDiv> generated.

Analyzing generic Entity <FD_MXILINX_ClockDiv> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "INIT =  0" for instance <U0> in unit <FD_MXILINX_ClockDiv>.
Entity <FD_MXILINX_ClockDiv> analyzed. Unit <FD_MXILINX_ClockDiv> generated.

Analyzing Entity <UARTReceiverVHDL> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd" line 53: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data_in>
Entity <UARTReceiverVHDL> analyzed. Unit <UARTReceiverVHDL> generated.

Analyzing Entity <SevenSegDriverVHDL> in library <work> (Architecture <behavioral>).
Entity <SevenSegDriverVHDL> analyzed. Unit <SevenSegDriverVHDL> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <UARTReceiverVHDL>.
    Related source file is "C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd".
WARNING:Xst:647 - Input <clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <bitsReceived_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitsReceived_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitsReceived_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitsReceived_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitsReceived_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitsReceived_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitsReceived_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitsReceived_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <bitCounter>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataReceivedFlag>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 3-bit adder for signal <bitCounter$addsub0000> created at line 87.
    Found 5-bit 4-to-1 multiplexer for signal <count>.
    Found 5-bit adder for signal <count$add0000> created at line 62.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <UARTReceiverVHDL> synthesized.


Synthesizing Unit <SevenSegDriverVHDL>.
    Related source file is "C:/Users/David/Documents/GitHub/CPLD/Lab/SevenSegDriver.vhd".
WARNING:Xst:647 - Input <update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x8-bit ROM for signal <sevenSeg>.
    Summary:
	inferred   1 ROM(s).
Unit <SevenSegDriverVHDL> synthesized.


Synthesizing Unit <FD_MXILINX_ClockDiv>.
    Related source file is "C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf".
Unit <FD_MXILINX_ClockDiv> synthesized.


Synthesizing Unit <ClockDiv2_MUSER_ClockDiv>.
    Related source file is "C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf".
Unit <ClockDiv2_MUSER_ClockDiv> synthesized.


Synthesizing Unit <ClockDiv>.
    Related source file is "C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf".
Unit <ClockDiv> synthesized.


Synthesizing Unit <TopLevel>.
    Related source file is "C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevel.vhd".
WARNING:Xst:1780 - Signal <UpperBCD> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <LowerBCD> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <TopLevel> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x8-bit ROM                                          : 2
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 5-bit adder                                           : 1
# Latches                                              : 12
 1-bit latch                                           : 9
 2-bit latch                                           : 1
 3-bit latch                                           : 1
 8-bit latch                                           : 1
# Multiplexers                                         : 1
 5-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x8-bit ROM                                          : 2
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 5-bit adder                                           : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Latches                                              : 12
 1-bit latch                                           : 9
 2-bit latch                                           : 1
 3-bit latch                                           : 1
 8-bit latch                                           : 1
# Multiplexers                                         : 1
 5-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit UARTReceiverVHDL : the following signal(s) form a combinatorial loop: count_mux0001<4>, bitsReceived_7_cmp_eq0000, count_mux0001<0>, count<4>, count<0>.
WARNING:Xst:2170 - Unit UARTReceiverVHDL : the following signal(s) form a combinatorial loop: count<0>.

Optimizing unit <TopLevel> ...

Optimizing unit <SevenSegDriverVHDL> ...

Optimizing unit <FD_MXILINX_ClockDiv> ...
  implementation constraint: INIT=0	 : U0

Optimizing unit <UARTReceiverVHDL> ...

Optimizing unit <ClockDiv2_MUSER_ClockDiv> ...

Optimizing unit <ClockDiv> ...
WARNING:Xst:2677 - Node <dataReceivedFlag> of sequential type is unconnected in block <UARTReceiver>.
WARNING:Xst:2170 - Unit Madd_count_add0000_Mxor_Result<1> : the following signal(s) form a combinatorial loop: UARTReceiver/count<1>, Data<1>, UARTReceiver/count_add0000<1>, Result.
WARNING:Xst:2170 - Unit Madd_count_add0000_Mxor_Result<2> : the following signal(s) form a combinatorial loop: Data<1>, UARTReceiver/count_add0000<2>, UARTReceiver/count<2>, Result.
WARNING:Xst:2170 - Unit Madd_count_add0000_Mxor_Result<3> : the following signal(s) form a combinatorial loop: Data<1>, UARTReceiver/count_add0000<3>, Result, UARTReceiver/count<3>.
WARNING:Xst:2170 - Unit Madd_count_add0000_Mxor_Result<4> : the following signal(s) form a combinatorial loop: UARTReceiver/count_add0000<4>, Result, Data<1>, UARTReceiver/count<4>.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TopLevel.ngr
Top Level Output File Name         : TopLevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : CoolRunner2 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 285
#      AND2                        : 83
#      AND3                        : 25
#      AND4                        : 4
#      GND                         : 2
#      INV                         : 116
#      OR2                         : 40
#      OR3                         : 9
#      XOR2                        : 6
# FlipFlops/Latches                : 23
#      FDCP                        : 2
#      LD                          : 21
# IO Buffers                       : 26
#      IBUF                        : 2
#      OBUF                        : 24
=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.42 secs
 
--> 

Total memory usage is 4510816 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :    3 (   0 filtered)

