Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jul 16 02:51:30 2025
| Host         : DESKTOP-E57T4BO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/wGenerator_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : xa7s6-cpga196
| Speed File   : -2I  PRODUCTION 1.16 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  121         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.952        0.000                      0                  174        0.123        0.000                      0                  174        4.500        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              6.952        0.000                      0                  174        0.123        0.000                      0                  174        4.500        0.000                       0                   142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.952ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.854ns (30.426%)  route 1.953ns (69.574%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y25          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.398     1.185 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/Q
                         net (fo=12, routed)          0.703     1.888    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/zext_ln9_reg_105_reg[4]
    SLICE_X1Y25          LUT2 (Prop_lut2_I0_O)        0.232     2.120 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/i_fu_34[4]_i_3/O
                         net (fo=2, routed)           0.271     2.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/i_fu_34[4]_i_3_n_2
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.105     2.495 f  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_i_2/O
                         net (fo=5, routed)           0.721     3.216    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_i_2_n_2
    SLICE_X1Y25          LUT4 (Prop_lut4_I1_O)        0.119     3.335 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_i_1/O
                         net (fo=1, routed)           0.259     3.594    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_n_9
    SLICE_X2Y25          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y25          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X2Y25          FDRE (Setup_fdre_C_D)       -0.166    10.546    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg
  -------------------------------------------------------------------
                         required time                         10.546    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                  6.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.589%)  route 0.077ns (35.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.390     0.390    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[1]/Q
                         net (fo=51, routed)          0.077     0.609    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_pp0_stage1
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.411     0.411    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
    SLICE_X3Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     0.411    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.075     0.486    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C



