{
  "Top": "image_pros",
  "RtlTop": "image_pros",
  "RtlPrefix": "",
  "RtlSubPrefix": "image_pros_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "src": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<8>, 1, 1, 1>, 0>&",
      "srcSize": "56",
      "hwRefs": [{
          "type": "interface",
          "interface": "src",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "dst": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<8>, 1, 1, 1>, 0>&",
      "srcSize": "56",
      "hwRefs": [{
          "type": "interface",
          "interface": "dst",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "filter_select": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<3>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "filter_select",
          "usage": "data",
          "direction": "in"
        }]
    },
    "threshold_val": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_uint<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "threshold_val",
          "usage": "data",
          "direction": "in"
        }]
    },
    "width": {
      "index": "4",
      "direction": "in",
      "srcType": "ap_uint<16>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "width",
          "usage": "data",
          "direction": "in"
        }]
    },
    "height": {
      "index": "5",
      "direction": "in",
      "srcType": "ap_uint<16>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "height",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name=Image_Processor",
      "config_export -library=hls",
      "config_export -output=\/home\/risabh\/image_pros",
      "config_export -vendor=xylinx.com",
      "config_export -version=1.0",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top image_pros -name image_pros"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "image_pros"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "20",
    "Uncertainty": "0.5",
    "IsCombinational": "0",
    "II": "307209",
    "Latency": "307208"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 20.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xylinx.com",
    "Library": "hls",
    "Name": "image_pros",
    "Version": "1.0",
    "DisplayName": "Image_Processor",
    "Revision": "2114447225",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xylinx_com_hls_image_pros_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/src\/image_processing.cpp"],
    "Vhdl": [
      "impl\/vhdl\/image_pros_control_s_axi.vhd",
      "impl\/vhdl\/image_pros_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/image_pros_image_pros_Pipeline_ROW_LOOP_COL_LOOP.vhd",
      "impl\/vhdl\/image_pros_image_pros_Pipeline_ROW_LOOP_COL_LOOP_image_pros_stream_stream_ap_uint_ap_uinbkb.vhd",
      "impl\/vhdl\/image_pros_image_pros_Pipeline_ROW_LOOP_COL_LOOP_image_pros_stream_stream_ap_uint_ap_uincud.vhd",
      "impl\/vhdl\/image_pros_mul_mul_16ns_16ns_32_4_1.vhd",
      "impl\/vhdl\/image_pros_regslice_both.vhd",
      "impl\/vhdl\/image_pros.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/image_pros_control_s_axi.v",
      "impl\/verilog\/image_pros_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/image_pros_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/image_pros_hls_deadlock_idx1_monitor.v",
      "impl\/verilog\/image_pros_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/image_pros_image_pros_Pipeline_ROW_LOOP_COL_LOOP.v",
      "impl\/verilog\/image_pros_image_pros_Pipeline_ROW_LOOP_COL_LOOP_image_pros_stream_stream_ap_uint_ap_uinbkb.dat",
      "impl\/verilog\/image_pros_image_pros_Pipeline_ROW_LOOP_COL_LOOP_image_pros_stream_stream_ap_uint_ap_uinbkb.v",
      "impl\/verilog\/image_pros_image_pros_Pipeline_ROW_LOOP_COL_LOOP_image_pros_stream_stream_ap_uint_ap_uincud.dat",
      "impl\/verilog\/image_pros_image_pros_Pipeline_ROW_LOOP_COL_LOOP_image_pros_stream_stream_ap_uint_ap_uincud.v",
      "impl\/verilog\/image_pros_mul_mul_16ns_16ns_32_4_1.v",
      "impl\/verilog\/image_pros_regslice_both.v",
      "impl\/verilog\/image_pros.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/image_pros_v1_0\/data\/image_pros.mdd",
      "impl\/misc\/drivers\/image_pros_v1_0\/data\/image_pros.tcl",
      "impl\/misc\/drivers\/image_pros_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/image_pros_v1_0\/src\/ximage_pros.c",
      "impl\/misc\/drivers\/image_pros_v1_0\/src\/ximage_pros.h",
      "impl\/misc\/drivers\/image_pros_v1_0\/src\/ximage_pros_hw.h",
      "impl\/misc\/drivers\/image_pros_v1_0\/src\/ximage_pros_linux.c",
      "impl\/misc\/drivers\/image_pros_v1_0\/src\/ximage_pros_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/image_pros.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "filter_select",
          "access": "W",
          "description": "Data signal of filter_select",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "3",
              "name": "filter_select",
              "access": "W",
              "description": "Bit 2 to 0 of filter_select"
            },
            {
              "offset": "3",
              "width": "29",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "threshold_val",
          "access": "W",
          "description": "Data signal of threshold_val",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "threshold_val",
              "access": "W",
              "description": "Bit 7 to 0 of threshold_val"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "width",
          "access": "W",
          "description": "Data signal of width",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "width",
              "access": "W",
              "description": "Bit 15 to 0 of width"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "height",
          "access": "W",
          "description": "Data signal of height",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "height",
              "access": "W",
              "description": "Bit 15 to 0 of height"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "filter_select"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "threshold_val"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "width"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "height"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:src:dst",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "src": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "src_",
      "ports": [
        "src_TDATA",
        "src_TDEST",
        "src_TID",
        "src_TKEEP",
        "src_TLAST",
        "src_TREADY",
        "src_TSTRB",
        "src_TUSER",
        "src_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "src"
        }]
    },
    "dst": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "dst_",
      "ports": [
        "dst_TDATA",
        "dst_TDEST",
        "dst_TID",
        "dst_TKEEP",
        "dst_TLAST",
        "dst_TREADY",
        "dst_TSTRB",
        "dst_TUSER",
        "dst_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "dst"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "src_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "src_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "src_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "src_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TKEEP": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TSTRB": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "dst_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "dst_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dst_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "dst_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TKEEP": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TSTRB": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "image_pros",
      "Instances": [{
          "ModuleName": "image_pros_Pipeline_ROW_LOOP_COL_LOOP",
          "InstanceName": "grp_image_pros_Pipeline_ROW_LOOP_COL_LOOP_fu_126"
        }]
    },
    "Info": {
      "image_pros_Pipeline_ROW_LOOP_COL_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "image_pros": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "image_pros_Pipeline_ROW_LOOP_COL_LOOP": {
        "Latency": {
          "LatencyBest": "307203",
          "LatencyAvg": "307203",
          "LatencyWorst": "307203",
          "PipelineII": "307203",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "0.50",
          "Estimate": "16.694"
        },
        "Loops": [{
            "Name": "ROW_LOOP_COL_LOOP",
            "TripCount": "307200",
            "Latency": "307201",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "138",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "737",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "image_pros": {
        "Latency": {
          "LatencyBest": "307208",
          "LatencyAvg": "307208",
          "LatencyWorst": "307208",
          "PipelineII": "307209",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "0.50",
          "Estimate": "16.694"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "329",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "976",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-01-22 13:05:36 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
