#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jul 12 20:11:36 2021
# Process ID: 3656
# Current directory: F:/vhdl/pjrs/pjr1/project_8/project_8.runs/synth_1
# Command line: vivado.exe -log MAIN.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MAIN.tcl
# Log file: F:/vhdl/pjrs/pjr1/project_8/project_8.runs/synth_1/MAIN.vds
# Journal file: F:/vhdl/pjrs/pjr1/project_8/project_8.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MAIN.tcl -notrace
Command: synth_design -top MAIN -part xc7a15tfgg484-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8400 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 565.152 ; gain = 185.891
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MAIN' [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/MAIN.vhd:14]
INFO: [Synth 8-638] synthesizing module 'CNT' [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/vhdl.vhd:12]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CNT' (1#1) [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/vhdl.vhd:12]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/Debouncer.vhd:11]
INFO: [Synth 8-638] synthesizing module 'SIPO' [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/SIPO.vhd:13]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SIPO' (2#1) [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/SIPO.vhd:13]
INFO: [Synth 8-638] synthesizing module 'D_FLIPFLOP' [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/D_FLIPFLOP.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'D_FLIPFLOP' (3#1) [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/D_FLIPFLOP.vhd:12]
INFO: [Synth 8-638] synthesizing module 'CNT__parameterized0' [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/vhdl.vhd:12]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CNT__parameterized0' (3#1) [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/vhdl.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (4#1) [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/Debouncer.vhd:11]
INFO: [Synth 8-638] synthesizing module 'MUX4_1' [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/MUX4_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'MUX4_1' (5#1) [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/MUX4_1.vhd:14]
INFO: [Synth 8-638] synthesizing module 'MUX2_1' [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/MUX2_1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'MUX2_1' (6#1) [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/MUX2_1.vhd:12]
INFO: [Synth 8-638] synthesizing module 'CNT__parameterized1' [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/vhdl.vhd:12]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CNT__parameterized1' (6#1) [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/vhdl.vhd:12]
INFO: [Synth 8-638] synthesizing module 'SIPO__parameterized0' [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/SIPO.vhd:13]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SIPO__parameterized0' (6#1) [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/SIPO.vhd:13]
INFO: [Synth 8-638] synthesizing module 'COMP_EQ' [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/COMP_EQ.vhd:12]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'COMP_EQ' (7#1) [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/COMP_EQ.vhd:12]
INFO: [Synth 8-638] synthesizing module 'T_FLIPFLOP' [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/T_FLIPFLOP.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'T_FLIPFLOP' (8#1) [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/T_FLIPFLOP.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'MAIN' (9#1) [F:/vhdl/pjrs/pjr1/project_8/project_8.srcs/sources_1/new/MAIN.vhd:14]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 628.129 ; gain = 248.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 628.129 ; gain = 248.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tfgg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 628.129 ; gain = 248.867
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tfgg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 628.129 ; gain = 248.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SIPO 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module D_FLIPFLOP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CNT__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module MUX4_1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module MUX2_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SIPO__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module T_FLIPFLOP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 766.477 ; gain = 387.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 770.934 ; gain = 391.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 770.934 ; gain = 391.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 770.934 ; gain = 391.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 770.934 ; gain = 391.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 770.934 ; gain = 391.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 770.934 ; gain = 391.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 770.934 ; gain = 391.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 770.934 ; gain = 391.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT1   |     5|
|4     |LUT2   |     3|
|5     |LUT4   |     1|
|6     |LUT5   |     1|
|7     |LUT6   |     7|
|8     |FDCE   |     1|
|9     |FDRE   |    59|
|10    |IBUF   |     5|
|11    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------+---------------------+------+
|      |Instance      |Module               |Cells |
+------+--------------+---------------------+------+
|1     |top           |                     |    95|
|2     |  CNT16       |CNT__parameterized1  |    26|
|3     |  CNT24       |CNT                  |    23|
|4     |  COMP        |COMP_EQ              |     2|
|5     |  Debouncer1  |Debouncer            |    17|
|6     |    CNT2      |CNT__parameterized0  |     4|
|7     |    D1        |D_FLIPFLOP           |     2|
|8     |    SIPO1     |SIPO                 |    11|
|9     |  SIPO1       |SIPO__parameterized0 |    17|
|10    |  T_FLIP_FLOP |T_FLIPFLOP           |     2|
+------+--------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 770.934 ; gain = 391.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 770.934 ; gain = 391.672
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 770.934 ; gain = 391.672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 881.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 881.484 ; gain = 526.059
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 881.484 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/vhdl/pjrs/pjr1/project_8/project_8.runs/synth_1/MAIN.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MAIN_utilization_synth.rpt -pb MAIN_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 12 20:11:57 2021...
