<ENTRY>
{
 "thisFile": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab4\\KhanhTran_Lab4\\KhanhTran_Lab4.hlscompile_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "11/05/25 00:57:52",
 "timestampMillis": "1762322272665",
 "buildStep": {
  "cmdId": "4bf1dc1f-414a-4f6b-a540-cc70498de7bb",
  "name": "v++",
  "logFile": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab4\\KhanhTran_Lab4\\logs\\KhanhTran_Lab4.steps.log",
  "commandLine": "D:/Xilinx_2025/2025.1/Vitis/bin/unwrapped/win64.o/v++.exe  -c --mode hls --config C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab4\\hls_config.cfg --work_dir KhanhTran_Lab4 ",
  "args": [
   "-c",
   "--mode",
   "hls",
   "--config",
   "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab4\\hls_config.cfg",
   "--work_dir",
   "KhanhTran_Lab4"
  ],
  "iniFiles": [
   {
    "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab4\\hls_config.cfg",
    "content": "part=xc7a35tcpg236-1\n\n[hls]\nflow_target=vivado\npackage.output.format=ip_catalog\npackage.output.syn=false\nsyn.file=main.cpp\nsyn.file=maxmul.h\ntb.file=main_testbench.cpp\nsyn.top=maxmul2x2"
   }
  ],
  "cwd": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab4"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "11/05/25 00:57:52",
 "timestampMillis": "1762322272666",
 "status": {
  "cmdId": "4bf1dc1f-414a-4f6b-a540-cc70498de7bb",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "11/05/25 00:57:55",
 "timestampMillis": "1762322275281",
 "buildSummary": {
  "hardwarePlatform": "",
  "hardwareDsa": "",
  "platformDirectory": "",
  "runtime": "",
  "systemConfig": "",
  "flow": "BF_COMPILE",
  "target": "TT_HW",
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "maxmul2x2",
     "file": "",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab4\\main.cpp",
     "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab4\\maxmul.h"
    ],
    "psSources": [],
    "cuNames": [],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "2025.1"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "11/05/25 00:57:55",
 "timestampMillis": "1762322275282",
 "buildStep": {
  "cmdId": "e864f2cf-5675-49b8-b5ed-e146be22bcdc",
  "name": "",
  "logFile": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab4\\KhanhTran_Lab4\\hls\\hls.log",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab4"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "11/05/25 00:57:55",
 "timestampMillis": "1762322275282",
 "status": {
  "cmdId": "e864f2cf-5675-49b8-b5ed-e146be22bcdc",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "11/05/25 00:57:55",
 "timestampMillis": "1762322275282",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab4\\KhanhTran_Lab4\\hls\\hls_data.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "11/05/25 00:57:55",
 "timestampMillis": "1762322275283",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab4\\KhanhTran_Lab4\\hls\\syn\\report\\csynth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "11/05/25 00:57:55",
 "timestampMillis": "1762322275283",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab4\\KhanhTran_Lab4\\hls\\syn\\report\\csynth.xml",
  "name": "",
  "fileType": "XML",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "11/05/25 00:58:09",
 "timestampMillis": "1762322289978",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab4\\KhanhTran_Lab4\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_DATAFLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "11/05/25 00:58:09",
 "timestampMillis": "1762322289979",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab4\\KhanhTran_Lab4\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_FUNCTION_CALL_GRAPH",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "11/05/25 00:58:09",
 "timestampMillis": "1762322289979",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab4\\KhanhTran_Lab4\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_SCHEDULE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "11/05/25 00:58:09",
 "timestampMillis": "1762322289979",
 "status": {
  "cmdId": "e864f2cf-5675-49b8-b5ed-e146be22bcdc",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "11/05/25 00:58:10",
 "timestampMillis": "1762322290045",
 "status": {
  "cmdId": "4bf1dc1f-414a-4f6b-a540-cc70498de7bb",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "11/05/25 00:58:10",
 "timestampMillis": "1762322290066",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab4\\KhanhTran_Lab4\\reports\\v++_compile_KhanhTran_Lab4_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "11/05/25 00:58:10",
 "timestampMillis": "1762322290067",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab4\\KhanhTran_Lab4\\reports\\.db\\v++_compile_KhanhTran_Lab4_guidance.pb3",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
