
*** Running vivado
    with args -log hw_svm_PL_CLASSIFIER_w_VOTI_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hw_svm_PL_CLASSIFIER_w_VOTI_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source hw_svm_PL_CLASSIFIER_w_VOTI_0_0.tcl -notrace
Command: synth_design -top hw_svm_PL_CLASSIFIER_w_VOTI_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17748 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 386.992 ; gain = 106.340
---------------------------------------------------------------------------------
WARNING: [Synth 8-5637] invalid to access ramfile from inside pure function initramfromfile [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/xilinx_single_port_ram_no_change.vhd:78]
WARNING: [Synth 8-1729] cannot call impure function initramfromfile from within pure function init_from_file_or_zeroes [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/xilinx_single_port_ram_no_change.vhd:90]
INFO: [Synth 8-638] synthesizing module 'hw_svm_PL_CLASSIFIER_w_VOTI_0_0' [c:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/bd/hw_svm/ip/hw_svm_PL_CLASSIFIER_w_VOTI_0_0/synth/hw_svm_PL_CLASSIFIER_w_VOTI_0_0.vhd:86]
INFO: [Synth 8-3491] module 'PL_CLASSIFIER_w_VOTING' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/PL_CLASSIFIER_w_VOTING.vhd:7' bound to instance 'U0' of component 'PL_CLASSIFIER_w_VOTING' [c:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/bd/hw_svm/ip/hw_svm_PL_CLASSIFIER_w_VOTI_0_0/synth/hw_svm_PL_CLASSIFIER_w_VOTI_0_0.vhd:141]
INFO: [Synth 8-638] synthesizing module 'PL_CLASSIFIER_w_VOTING' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/PL_CLASSIFIER_w_VOTING.vhd:45]
INFO: [Synth 8-3491] module 'SIPO_buffer' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SIPO_buffer.vhd:15' bound to instance 'PM_SIPO' of component 'SIPO_buffer' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/PL_CLASSIFIER_w_VOTING.vhd:248]
INFO: [Synth 8-638] synthesizing module 'SIPO_buffer' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SIPO_buffer.vhd:37]
	Parameter input_width bound to: 32 - type: integer 
	Parameter depth bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SIPO_buffer' (1#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SIPO_buffer.vhd:37]
INFO: [Synth 8-3491] module 'Classifier' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/Classifier.vhd:16' bound to instance 'PM_Classifier' of component 'Classifier' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/PL_CLASSIFIER_w_VOTING.vhd:262]
INFO: [Synth 8-638] synthesizing module 'Classifier' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/Classifier.vhd:32]
INFO: [Synth 8-638] synthesizing module 'SVM' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:44]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade_wo_PCIN' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade_wo_PCIN.vhd:6' bound to instance 'inst_DSP_AxB_wo_PCIN' of component 'DSP_AxB_Cascade_wo_PCIN' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:105]
INFO: [Synth 8-638] synthesizing module 'DSP_AxB_Cascade_wo_PCIN' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade_wo_PCIN.vhd:18]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'DSP48E1_inst' to cell 'DSP48E1' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade_wo_PCIN.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'DSP_AxB_Cascade_wo_PCIN' (2#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade_wo_PCIN.vhd:18]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-638] synthesizing module 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:35]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'DSP48E1_inst' to cell 'DSP48E1' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DSP_AxB_Cascade' (3#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:35]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'DSP_AxB_Cascade_pm' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:117]
INFO: [Synth 8-3491] module 'DSP_AxB_Cascade' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd:22' bound to instance 'inst_DSP_AxB_Cascade_34' of component 'DSP_AxB_Cascade' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:126]
INFO: [Synth 8-3491] module 'DSP_AxB_plus_C' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_plus_C.vhd:22' bound to instance 'inst_DSP_AxB_pluc_C' of component 'DSP_AxB_plus_C' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:140]
INFO: [Synth 8-638] synthesizing module 'DSP_AxB_plus_C' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_plus_C.vhd:34]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'DSP48E1_inst' to cell 'DSP48E1' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_plus_C.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DSP_AxB_plus_C' (4#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_plus_C.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'SVM' (5#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd:44]
INFO: [Synth 8-638] synthesizing module 'incremental_pipe' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:33]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized1' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized1' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized3' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized3' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized5' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized5' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized7' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized7' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized9' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized9' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized11' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized11' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized13' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized13' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized15' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized15' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized17' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized17' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized19' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized19' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized21' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized21' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized23' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized23' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized25' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized25' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized27' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized27' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized29' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized29' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized31' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized31' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized33' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized33' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized35' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized35' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized37' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized37' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized39' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized39' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized41' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized41' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized43' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized43' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized45' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized45' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized47' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized47' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized49' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized49' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized51' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized51' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized53' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized53' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized55' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized55' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized57' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized57' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized59' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized59' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized61' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized61' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'double_shift_reg' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:6' bound to instance 'double_shift_reg_pm' of component 'double_shift_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:66]
INFO: [Synth 8-638] synthesizing module 'double_shift_reg__parameterized63' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
	Parameter widthA bound to: 8 - type: integer 
	Parameter widthB bound to: 12 - type: integer 
	Parameter depth bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_shift_reg__parameterized63' (6#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'incremental_pipe' (7#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Classifier' (8#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/Classifier.vhd:32]
INFO: [Synth 8-3491] module 'RAM_Pre_Computed_Vector' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/RAM_Pre_Computed_Vector.vhd:5' bound to instance 'PM_RAM_Pre_Computed_Vector' of component 'RAM_Pre_Computed_Vector' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/PL_CLASSIFIER_w_VOTING.vhd:276]
INFO: [Synth 8-638] synthesizing module 'RAM_Pre_Computed_Vector' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/RAM_Pre_Computed_Vector.vhd:21]
	Parameter WIDTH bound to: 408 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter RAM_WIDTH bound to: 408 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter RAM_PERFORMANCE bound to: LOW_LATENCY - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'xilinx_single_port_ram_no_change' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/xilinx_single_port_ram_no_change.vhd:38' bound to instance 'inst_RAM_Pre_Computed_Vector' of component 'xilinx_single_port_ram_no_change' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/RAM_Pre_Computed_Vector.vhd:45]
INFO: [Synth 8-638] synthesizing module 'xilinx_single_port_ram_no_change' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/xilinx_single_port_ram_no_change.vhd:58]
	Parameter RAM_WIDTH bound to: 408 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter RAM_PERFORMANCE bound to: LOW_LATENCY - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "auto" *) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/xilinx_single_port_ram_no_change.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'xilinx_single_port_ram_no_change' (9#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/xilinx_single_port_ram_no_change.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'RAM_Pre_Computed_Vector' (10#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/RAM_Pre_Computed_Vector.vhd:21]
INFO: [Synth 8-3491] module 'RAM_Kernel_Scale' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/RAM_Kernel_Scale.vhd:5' bound to instance 'PM_RAM_Kernel_Scale' of component 'RAM_Kernel_Scale' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/PL_CLASSIFIER_w_VOTING.vhd:287]
INFO: [Synth 8-638] synthesizing module 'RAM_Kernel_Scale' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/RAM_Kernel_Scale.vhd:21]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter RAM_PERFORMANCE bound to: LOW_LATENCY - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'xilinx_single_port_ram_no_change' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/xilinx_single_port_ram_no_change.vhd:38' bound to instance 'inst_RAM_Kernel_Scale' of component 'xilinx_single_port_ram_no_change' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/RAM_Kernel_Scale.vhd:45]
INFO: [Synth 8-638] synthesizing module 'xilinx_single_port_ram_no_change__parameterized1' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/xilinx_single_port_ram_no_change.vhd:58]
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter RAM_PERFORMANCE bound to: LOW_LATENCY - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'xilinx_single_port_ram_no_change__parameterized1' (10#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/xilinx_single_port_ram_no_change.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'RAM_Kernel_Scale' (11#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/RAM_Kernel_Scale.vhd:21]
INFO: [Synth 8-3491] module 'RAM_Bias' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/RAM_Bias.vhd:5' bound to instance 'PM_RAM_Bias' of component 'RAM_Bias' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/PL_CLASSIFIER_w_VOTING.vhd:297]
INFO: [Synth 8-638] synthesizing module 'RAM_Bias' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/RAM_Bias.vhd:21]
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter RAM_WIDTH bound to: 7 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter RAM_PERFORMANCE bound to: LOW_LATENCY - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'xilinx_single_port_ram_no_change' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/xilinx_single_port_ram_no_change.vhd:38' bound to instance 'inst_RAM_Bias' of component 'xilinx_single_port_ram_no_change' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/RAM_Bias.vhd:45]
INFO: [Synth 8-638] synthesizing module 'xilinx_single_port_ram_no_change__parameterized3' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/xilinx_single_port_ram_no_change.vhd:58]
	Parameter RAM_WIDTH bound to: 7 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter RAM_PERFORMANCE bound to: LOW_LATENCY - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'xilinx_single_port_ram_no_change__parameterized3' (11#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/xilinx_single_port_ram_no_change.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'RAM_Bias' (12#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/RAM_Bias.vhd:21]
INFO: [Synth 8-3491] module 'Voting_w_ce' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/Voting_w_ce.vhd:5' bound to instance 'PM_Voting' of component 'Voting_w_ce' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/PL_CLASSIFIER_w_VOTING.vhd:307]
INFO: [Synth 8-638] synthesizing module 'Voting_w_ce' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/Voting_w_ce.vhd:19]
INFO: [Synth 8-638] synthesizing module 'counter_3b' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/counter_3b.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'counter_3b' (13#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/counter_3b.vhd:15]
WARNING: [Synth 8-614] signal 'sign_classifier' is read in the process but is not in the sensitivity list [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/Voting_w_ce.vhd:78]
WARNING: [Synth 8-614] signal 'out_class' is read in the process but is not in the sensitivity list [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/Voting_w_ce.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'Voting_w_ce' (14#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/Voting_w_ce.vhd:19]
INFO: [Synth 8-3491] module 'FSM' declared at 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/FSM.vhd:4' bound to instance 'PM_FSM' of component 'FSM' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/PL_CLASSIFIER_w_VOTING.vhd:317]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/FSM.vhd:49]
INFO: [Synth 8-638] synthesizing module 'FSM_SIPO_PCV' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/FSM_SIPO_PCV.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'FSM_SIPO_PCV' (15#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/FSM_SIPO_PCV.vhd:24]
INFO: [Synth 8-638] synthesizing module 'FSM_Kernel_Bias' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/FSM_Kernel_Bias.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'FSM_Kernel_Bias' (16#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/FSM_Kernel_Bias.vhd:25]
INFO: [Synth 8-638] synthesizing module 'FSM_Voting' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/FSM_Voting.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'FSM_Voting' (17#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/FSM_Voting.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'FSM' (18#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/FSM.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'PL_CLASSIFIER_w_VOTING' (19#1) [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/PL_CLASSIFIER_w_VOTING.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'hw_svm_PL_CLASSIFIER_w_VOTI_0_0' (20#1) [c:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/bd/hw_svm/ip/hw_svm_PL_CLASSIFIER_w_VOTI_0_0/synth/hw_svm_PL_CLASSIFIER_w_VOTI_0_0.vhd:86]
WARNING: [Synth 8-3331] design xilinx_single_port_ram_no_change__parameterized3 has unconnected port regcea
WARNING: [Synth 8-3331] design xilinx_single_port_ram_no_change__parameterized1 has unconnected port regcea
WARNING: [Synth 8-3331] design xilinx_single_port_ram_no_change has unconnected port regcea
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 466.652 ; gain = 186.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 466.652 ; gain = 186.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 466.652 ; gain = 186.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 827.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 827.953 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.596 . Memory (MB): peak = 836.055 ; gain = 8.102
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 836.055 ; gain = 555.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 836.055 ; gain = 555.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 836.055 ; gain = 555.402
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "in_ready_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_valid_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "win_class_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "win_class_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ce_class" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ce_class" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ce_class" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ce_class" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ce_class" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ce_class" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ce_class" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ce_class" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ce_class" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ce_class" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ce_class" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ce_class" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ce_class" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ce_class" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ce_class" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "en_RAM_Bias" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSM'
INFO: [Synth 8-5544] ROM "sel_0_or_sipo" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst_svm_classifier" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trig_axis_to_BRAM_PCV" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_sub_fsm" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'win_class_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/Voting_w_ce.vhd:343]
WARNING: [Synth 8-327] inferring latch for variable 'addr_RAM_Pre_Computed_Vector_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/FSM_SIPO_PCV.vhd:95]
WARNING: [Synth 8-327] inferring latch for variable 'addr_RAM_Kernel_Scale_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/FSM_Kernel_Bias.vhd:102]
WARNING: [Synth 8-327] inferring latch for variable 'addr_RAM_Bias_reg' [C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/FSM_Kernel_Bias.vhd:107]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_state |                              000 |                              000
                    idle |                              001 |                              001
                   setup |                              010 |                              010
              processing |                              011 |                              011
                   pause |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 836.055 ; gain = 555.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 6     
+---Registers : 
	              408 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	               12 Bit    Registers := 562   
	                8 Bit    Registers := 561   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
	              192 Bit         RAMs := 1     
	              112 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    408 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 60    
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SIPO_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module double_shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module double_shift_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
Module double_shift_reg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 3     
Module double_shift_reg__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 4     
Module double_shift_reg__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 5     
	                8 Bit    Registers := 5     
Module double_shift_reg__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 6     
Module double_shift_reg__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 7     
	                8 Bit    Registers := 7     
Module double_shift_reg__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 8     
	                8 Bit    Registers := 8     
Module double_shift_reg__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 9     
	                8 Bit    Registers := 9     
Module double_shift_reg__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 10    
	                8 Bit    Registers := 10    
Module double_shift_reg__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 11    
	                8 Bit    Registers := 11    
Module double_shift_reg__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 12    
	                8 Bit    Registers := 12    
Module double_shift_reg__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 13    
	                8 Bit    Registers := 13    
Module double_shift_reg__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 14    
	                8 Bit    Registers := 14    
Module double_shift_reg__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 15    
	                8 Bit    Registers := 15    
Module double_shift_reg__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 16    
	                8 Bit    Registers := 16    
Module double_shift_reg__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 17    
	                8 Bit    Registers := 17    
Module double_shift_reg__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 18    
	                8 Bit    Registers := 18    
Module double_shift_reg__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 19    
	                8 Bit    Registers := 19    
Module double_shift_reg__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 20    
	                8 Bit    Registers := 20    
Module double_shift_reg__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 21    
	                8 Bit    Registers := 21    
Module double_shift_reg__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 22    
	                8 Bit    Registers := 22    
Module double_shift_reg__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 23    
	                8 Bit    Registers := 23    
Module double_shift_reg__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 24    
	                8 Bit    Registers := 24    
Module double_shift_reg__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 25    
	                8 Bit    Registers := 25    
Module double_shift_reg__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 26    
	                8 Bit    Registers := 26    
Module double_shift_reg__parameterized51 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 27    
	                8 Bit    Registers := 27    
Module double_shift_reg__parameterized53 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 28    
	                8 Bit    Registers := 28    
Module double_shift_reg__parameterized55 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 29    
	                8 Bit    Registers := 29    
Module double_shift_reg__parameterized57 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 30    
	                8 Bit    Registers := 30    
Module double_shift_reg__parameterized59 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 31    
	                8 Bit    Registers := 31    
Module double_shift_reg__parameterized61 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 32    
	                8 Bit    Registers := 32    
Module double_shift_reg__parameterized63 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 33    
	                8 Bit    Registers := 33    
Module xilinx_single_port_ram_no_change 
Detailed RTL Component Info : 
+---Registers : 
	              408 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module xilinx_single_port_ram_no_change__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module xilinx_single_port_ram_no_change__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module counter_3b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module Voting_w_ce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FSM_SIPO_PCV 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 3     
Module FSM_Kernel_Bias 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 18    
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 6     
Module FSM_Voting 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 16    
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 4     
Module FSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 4     
Module PL_CLASSIFIER_w_VOTING 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    408 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "U0/PM_SIPO/in_ready_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/PM_SIPO/out_valid_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/PM_FSM/pm_FSM_SIPO_PCV/count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/PM_FSM/pm_FSM_SIPO_PCV/next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "U0/PM_FSM/pm_FSM_Kernel_Bias/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/PM_FSM/pm_FSM_Kernel_Bias/en_RAM_Bias" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/PM_FSM/pm_FSM_Voting/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[31] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[30] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[29] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[28] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[27] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[26] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[25] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[24] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[23] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[22] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[21] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[20] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[19] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[18] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[17] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[16] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[15] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[14] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[13] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[12] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[11] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[10] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[9] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[8] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[7] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[6] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[5] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[4] driven by constant 0
INFO: [Synth 8-3917] design hw_svm_PL_CLASSIFIER_w_VOTI_0_0 has port m_axis_tdata[3] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 836.055 ; gain = 555.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_no_change: | ram_name_reg | 16 x 408(NO_CHANGE)    | W | R |                        |   |   | Port A           | 12     | 0      | 
+----------------------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------------+-----------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name                     | RTL Object                                                | Inference | Size (Depth x Width) | Primitives      | 
+--------------------------------+-----------------------------------------------------------+-----------+----------------------+-----------------+
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_RAM_Kernel_Scale/inst_RAM_Kernel_Scale/ram_name_reg | Implied   | 16 x 12              | RAM16X1S x 12   | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_RAM_Bias/inst_RAM_Bias/ram_name_reg                 | Implied   | 16 x 7               | RAM16X1S x 7    | 
+--------------------------------+-----------------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0i_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 864.129 ; gain = 583.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 870.414 ; gain = 589.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_no_change: | ram_name_reg | 16 x 408(NO_CHANGE)    | W | R |                        |   |   | Port A           | 12     | 0      | 
+----------------------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+--------------------------------+-----------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name                     | RTL Object                                                | Inference | Size (Depth x Width) | Primitives      | 
+--------------------------------+-----------------------------------------------------------+-----------+----------------------+-----------------+
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_RAM_Kernel_Scale/inst_RAM_Kernel_Scale/ram_name_reg | Implied   | 16 x 12              | RAM16X1S x 12   | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_RAM_Bias/inst_RAM_Bias/ram_name_reg                 | Implied   | 16 x 7               | RAM16X1S x 7    | 
+--------------------------------+-----------------------------------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 903.027 ; gain = 622.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 903.027 ; gain = 622.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 903.027 ; gain = 622.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 903.027 ; gain = 622.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 903.027 ; gain = 622.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 903.027 ; gain = 622.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 903.027 ; gain = 622.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                     | RTL Name                                                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[4].double_shift_reg_pm/signA_reg[3][7]   | 4      | 20    | YES          | NO                 | YES               | 20     | 0       | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[5].double_shift_reg_pm/signA_reg[4][7]   | 5      | 20    | YES          | NO                 | YES               | 20     | 0       | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[6].double_shift_reg_pm/signA_reg[5][7]   | 6      | 20    | YES          | NO                 | YES               | 20     | 0       | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[7].double_shift_reg_pm/signA_reg[6][7]   | 7      | 20    | YES          | NO                 | YES               | 20     | 0       | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[8].double_shift_reg_pm/signA_reg[7][7]   | 8      | 20    | YES          | NO                 | YES               | 20     | 0       | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[9].double_shift_reg_pm/signA_reg[8][7]   | 9      | 20    | YES          | NO                 | YES               | 20     | 0       | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[10].double_shift_reg_pm/signA_reg[9][7]  | 10     | 20    | YES          | NO                 | YES               | 20     | 0       | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[11].double_shift_reg_pm/signA_reg[10][7] | 11     | 20    | YES          | NO                 | YES               | 20     | 0       | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[12].double_shift_reg_pm/signA_reg[11][7] | 12     | 20    | YES          | NO                 | YES               | 20     | 0       | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[13].double_shift_reg_pm/signA_reg[12][7] | 13     | 20    | YES          | NO                 | YES               | 20     | 0       | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[14].double_shift_reg_pm/signA_reg[13][7] | 14     | 20    | YES          | NO                 | YES               | 20     | 0       | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[15].double_shift_reg_pm/signA_reg[14][7] | 15     | 20    | YES          | NO                 | YES               | 20     | 0       | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[16].double_shift_reg_pm/signA_reg[15][7] | 16     | 20    | YES          | NO                 | YES               | 20     | 0       | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[17].double_shift_reg_pm/signA_reg[16][7] | 17     | 20    | YES          | NO                 | YES               | 20     | 0       | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[18].double_shift_reg_pm/signA_reg[17][7] | 18     | 20    | YES          | NO                 | YES               | 20     | 0       | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[19].double_shift_reg_pm/signA_reg[18][7] | 19     | 20    | YES          | NO                 | YES               | 0      | 20      | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[20].double_shift_reg_pm/signA_reg[19][7] | 20     | 20    | YES          | NO                 | YES               | 0      | 20      | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[21].double_shift_reg_pm/signA_reg[20][7] | 21     | 20    | YES          | NO                 | YES               | 0      | 20      | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[22].double_shift_reg_pm/signA_reg[21][7] | 22     | 20    | YES          | NO                 | YES               | 0      | 20      | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[23].double_shift_reg_pm/signA_reg[22][7] | 23     | 20    | YES          | NO                 | YES               | 0      | 20      | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[24].double_shift_reg_pm/signA_reg[23][7] | 24     | 20    | YES          | NO                 | YES               | 0      | 20      | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[25].double_shift_reg_pm/signA_reg[24][7] | 25     | 20    | YES          | NO                 | YES               | 0      | 20      | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[26].double_shift_reg_pm/signA_reg[25][7] | 26     | 20    | YES          | NO                 | YES               | 0      | 20      | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[27].double_shift_reg_pm/signA_reg[26][7] | 27     | 20    | YES          | NO                 | YES               | 0      | 20      | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[28].double_shift_reg_pm/signA_reg[27][7] | 28     | 20    | YES          | NO                 | YES               | 0      | 20      | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[29].double_shift_reg_pm/signA_reg[28][7] | 29     | 20    | YES          | NO                 | YES               | 0      | 20      | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[30].double_shift_reg_pm/signA_reg[29][7] | 30     | 20    | YES          | NO                 | YES               | 0      | 20      | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[31].double_shift_reg_pm/signA_reg[30][7] | 31     | 20    | YES          | NO                 | YES               | 0      | 20      | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[32].double_shift_reg_pm/signA_reg[31][7] | 32     | 20    | YES          | NO                 | YES               | 0      | 20      | 
|hw_svm_PL_CLASSIFIER_w_VOTI_0_0 | U0/PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[33].double_shift_reg_pm/signA_reg[32][7] | 33     | 20    | YES          | NO                 | YES               | 0      | 20      | 
+--------------------------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |DSP48E1    |    34|
|2     |DSP48E1_1  |     1|
|3     |LUT1       |     3|
|4     |LUT2       |  1048|
|5     |LUT3       |    34|
|6     |LUT4       |    48|
|7     |LUT5       |    22|
|8     |LUT6       |    79|
|9     |RAM16X1S   |    19|
|10    |RAMB18E1   |    11|
|11    |RAMB18E1_1 |     1|
|12    |SRL16E     |   300|
|13    |SRLC32E    |   300|
|14    |FDCE       |    27|
|15    |FDRE       |  1660|
|16    |FDSE       |     1|
|17    |LD         |    15|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------+-------------------------------------------------+------+
|      |Instance                                               |Module                                           |Cells |
+------+-------------------------------------------------------+-------------------------------------------------+------+
|1     |top                                                    |                                                 |  3603|
|2     |  U0                                                   |PL_CLASSIFIER_w_VOTING                           |  3603|
|3     |    PM_Classifier                                      |Classifier                                       |  2551|
|4     |      inst_SVM                                         |SVM                                              |    35|
|5     |        \inst_DSP_AxB_Cascade[10].DSP_AxB_Cascade_pm   |DSP_AxB_Cascade                                  |     1|
|6     |        \inst_DSP_AxB_Cascade[11].DSP_AxB_Cascade_pm   |DSP_AxB_Cascade_5                                |     1|
|7     |        \inst_DSP_AxB_Cascade[12].DSP_AxB_Cascade_pm   |DSP_AxB_Cascade_6                                |     1|
|8     |        \inst_DSP_AxB_Cascade[13].DSP_AxB_Cascade_pm   |DSP_AxB_Cascade_7                                |     1|
|9     |        \inst_DSP_AxB_Cascade[14].DSP_AxB_Cascade_pm   |DSP_AxB_Cascade_8                                |     1|
|10    |        \inst_DSP_AxB_Cascade[15].DSP_AxB_Cascade_pm   |DSP_AxB_Cascade_9                                |     1|
|11    |        \inst_DSP_AxB_Cascade[16].DSP_AxB_Cascade_pm   |DSP_AxB_Cascade_10                               |     1|
|12    |        \inst_DSP_AxB_Cascade[17].DSP_AxB_Cascade_pm   |DSP_AxB_Cascade_11                               |     1|
|13    |        \inst_DSP_AxB_Cascade[18].DSP_AxB_Cascade_pm   |DSP_AxB_Cascade_12                               |     1|
|14    |        \inst_DSP_AxB_Cascade[19].DSP_AxB_Cascade_pm   |DSP_AxB_Cascade_13                               |     1|
|15    |        \inst_DSP_AxB_Cascade[1].DSP_AxB_Cascade_pm    |DSP_AxB_Cascade_14                               |     1|
|16    |        \inst_DSP_AxB_Cascade[20].DSP_AxB_Cascade_pm   |DSP_AxB_Cascade_15                               |     1|
|17    |        \inst_DSP_AxB_Cascade[21].DSP_AxB_Cascade_pm   |DSP_AxB_Cascade_16                               |     1|
|18    |        \inst_DSP_AxB_Cascade[22].DSP_AxB_Cascade_pm   |DSP_AxB_Cascade_17                               |     1|
|19    |        \inst_DSP_AxB_Cascade[23].DSP_AxB_Cascade_pm   |DSP_AxB_Cascade_18                               |     1|
|20    |        \inst_DSP_AxB_Cascade[24].DSP_AxB_Cascade_pm   |DSP_AxB_Cascade_19                               |     1|
|21    |        \inst_DSP_AxB_Cascade[25].DSP_AxB_Cascade_pm   |DSP_AxB_Cascade_20                               |     1|
|22    |        \inst_DSP_AxB_Cascade[26].DSP_AxB_Cascade_pm   |DSP_AxB_Cascade_21                               |     1|
|23    |        \inst_DSP_AxB_Cascade[27].DSP_AxB_Cascade_pm   |DSP_AxB_Cascade_22                               |     1|
|24    |        \inst_DSP_AxB_Cascade[28].DSP_AxB_Cascade_pm   |DSP_AxB_Cascade_23                               |     1|
|25    |        \inst_DSP_AxB_Cascade[29].DSP_AxB_Cascade_pm   |DSP_AxB_Cascade_24                               |     1|
|26    |        \inst_DSP_AxB_Cascade[2].DSP_AxB_Cascade_pm    |DSP_AxB_Cascade_25                               |     1|
|27    |        \inst_DSP_AxB_Cascade[30].DSP_AxB_Cascade_pm   |DSP_AxB_Cascade_26                               |     1|
|28    |        \inst_DSP_AxB_Cascade[31].DSP_AxB_Cascade_pm   |DSP_AxB_Cascade_27                               |     1|
|29    |        \inst_DSP_AxB_Cascade[32].DSP_AxB_Cascade_pm   |DSP_AxB_Cascade_28                               |     1|
|30    |        \inst_DSP_AxB_Cascade[3].DSP_AxB_Cascade_pm    |DSP_AxB_Cascade_29                               |     1|
|31    |        \inst_DSP_AxB_Cascade[4].DSP_AxB_Cascade_pm    |DSP_AxB_Cascade_30                               |     1|
|32    |        \inst_DSP_AxB_Cascade[5].DSP_AxB_Cascade_pm    |DSP_AxB_Cascade_31                               |     1|
|33    |        \inst_DSP_AxB_Cascade[6].DSP_AxB_Cascade_pm    |DSP_AxB_Cascade_32                               |     1|
|34    |        \inst_DSP_AxB_Cascade[7].DSP_AxB_Cascade_pm    |DSP_AxB_Cascade_33                               |     1|
|35    |        \inst_DSP_AxB_Cascade[8].DSP_AxB_Cascade_pm    |DSP_AxB_Cascade_34                               |     1|
|36    |        \inst_DSP_AxB_Cascade[9].DSP_AxB_Cascade_pm    |DSP_AxB_Cascade_35                               |     1|
|37    |        inst_DSP_AxB_Cascade_34                        |DSP_AxB_Cascade_36                               |     1|
|38    |        inst_DSP_AxB_pluc_C                            |DSP_AxB_plus_C                                   |     1|
|39    |        inst_DSP_AxB_wo_PCIN                           |DSP_AxB_Cascade_wo_PCIN                          |     1|
|40    |      inst_incremental_pipe                            |incremental_pipe                                 |  2516|
|41    |        \gen_double_shift_reg[10].double_shift_reg_pm  |double_shift_reg__parameterized17                |    60|
|42    |        \gen_double_shift_reg[11].double_shift_reg_pm  |double_shift_reg__parameterized19                |    60|
|43    |        \gen_double_shift_reg[12].double_shift_reg_pm  |double_shift_reg__parameterized21                |    60|
|44    |        \gen_double_shift_reg[13].double_shift_reg_pm  |double_shift_reg__parameterized23                |    60|
|45    |        \gen_double_shift_reg[14].double_shift_reg_pm  |double_shift_reg__parameterized25                |    60|
|46    |        \gen_double_shift_reg[15].double_shift_reg_pm  |double_shift_reg__parameterized27                |    60|
|47    |        \gen_double_shift_reg[16].double_shift_reg_pm  |double_shift_reg__parameterized29                |    60|
|48    |        \gen_double_shift_reg[17].double_shift_reg_pm  |double_shift_reg__parameterized31                |    60|
|49    |        \gen_double_shift_reg[18].double_shift_reg_pm  |double_shift_reg__parameterized33                |    60|
|50    |        \gen_double_shift_reg[19].double_shift_reg_pm  |double_shift_reg__parameterized35                |    60|
|51    |        \gen_double_shift_reg[1].double_shift_reg_pm   |double_shift_reg                                 |     8|
|52    |        \gen_double_shift_reg[20].double_shift_reg_pm  |double_shift_reg__parameterized37                |    60|
|53    |        \gen_double_shift_reg[21].double_shift_reg_pm  |double_shift_reg__parameterized39                |    60|
|54    |        \gen_double_shift_reg[22].double_shift_reg_pm  |double_shift_reg__parameterized41                |    60|
|55    |        \gen_double_shift_reg[23].double_shift_reg_pm  |double_shift_reg__parameterized43                |    60|
|56    |        \gen_double_shift_reg[24].double_shift_reg_pm  |double_shift_reg__parameterized45                |    60|
|57    |        \gen_double_shift_reg[25].double_shift_reg_pm  |double_shift_reg__parameterized47                |    60|
|58    |        \gen_double_shift_reg[26].double_shift_reg_pm  |double_shift_reg__parameterized49                |    60|
|59    |        \gen_double_shift_reg[27].double_shift_reg_pm  |double_shift_reg__parameterized51                |    60|
|60    |        \gen_double_shift_reg[28].double_shift_reg_pm  |double_shift_reg__parameterized53                |    60|
|61    |        \gen_double_shift_reg[29].double_shift_reg_pm  |double_shift_reg__parameterized55                |    60|
|62    |        \gen_double_shift_reg[2].double_shift_reg_pm   |double_shift_reg__parameterized1                 |    28|
|63    |        \gen_double_shift_reg[30].double_shift_reg_pm  |double_shift_reg__parameterized57                |    60|
|64    |        \gen_double_shift_reg[31].double_shift_reg_pm  |double_shift_reg__parameterized59                |    60|
|65    |        \gen_double_shift_reg[32].double_shift_reg_pm  |double_shift_reg__parameterized61                |    60|
|66    |        \gen_double_shift_reg[33].double_shift_reg_pm  |double_shift_reg__parameterized63                |    60|
|67    |        \gen_double_shift_reg[3].double_shift_reg_pm   |double_shift_reg__parameterized3                 |    48|
|68    |        \gen_double_shift_reg[4].double_shift_reg_pm   |double_shift_reg__parameterized5                 |    60|
|69    |        \gen_double_shift_reg[5].double_shift_reg_pm   |double_shift_reg__parameterized7                 |    60|
|70    |        \gen_double_shift_reg[6].double_shift_reg_pm   |double_shift_reg__parameterized9                 |    60|
|71    |        \gen_double_shift_reg[7].double_shift_reg_pm   |double_shift_reg__parameterized11                |    60|
|72    |        \gen_double_shift_reg[8].double_shift_reg_pm   |double_shift_reg__parameterized13                |    60|
|73    |        \gen_double_shift_reg[9].double_shift_reg_pm   |double_shift_reg__parameterized15                |    60|
|74    |    PM_FSM                                             |FSM                                              |   614|
|75    |      pm_FSM_Kernel_Bias                               |FSM_Kernel_Bias                                  |    73|
|76    |      pm_FSM_SIPO_PCV                                  |FSM_SIPO_PCV                                     |    41|
|77    |      pm_FSM_Voting                                    |FSM_Voting                                       |    54|
|78    |    PM_RAM_Bias                                        |RAM_Bias                                         |    14|
|79    |      inst_RAM_Bias                                    |xilinx_single_port_ram_no_change__parameterized3 |    14|
|80    |    PM_RAM_Kernel_Scale                                |RAM_Kernel_Scale                                 |    24|
|81    |      inst_RAM_Kernel_Scale                            |xilinx_single_port_ram_no_change__parameterized1 |    24|
|82    |    PM_RAM_Pre_Computed_Vector                         |RAM_Pre_Computed_Vector                          |    12|
|83    |      inst_RAM_Pre_Computed_Vector                     |xilinx_single_port_ram_no_change                 |    12|
|84    |    PM_SIPO                                            |SIPO_buffer                                      |   299|
|85    |    PM_Voting                                          |Voting_w_ce                                      |    89|
|86    |      \counter[1].pm_counter_3b                        |counter_3b                                       |     8|
|87    |      \counter[2].pm_counter_3b                        |counter_3b_0                                     |     9|
|88    |      \counter[3].pm_counter_3b                        |counter_3b_1                                     |    26|
|89    |      \counter[4].pm_counter_3b                        |counter_3b_2                                     |     8|
|90    |      \counter[5].pm_counter_3b                        |counter_3b_3                                     |    14|
|91    |      \counter[6].pm_counter_3b                        |counter_3b_4                                     |     7|
+------+-------------------------------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 903.027 ; gain = 622.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:06 . Memory (MB): peak = 903.027 ; gain = 252.973
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 903.027 ; gain = 622.375
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 903.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  LD => LDCE: 15 instances
  RAM16X1S => RAM32X1S (RAMS32): 19 instances

INFO: [Common 17-83] Releasing license: Synthesis
315 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 903.027 ; gain = 635.453
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 903.027 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.runs/hw_svm_PL_CLASSIFIER_w_VOTI_0_0_synth_1/hw_svm_PL_CLASSIFIER_w_VOTI_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 90 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 903.027 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.runs/hw_svm_PL_CLASSIFIER_w_VOTI_0_0_synth_1/hw_svm_PL_CLASSIFIER_w_VOTI_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hw_svm_PL_CLASSIFIER_w_VOTI_0_0_utilization_synth.rpt -pb hw_svm_PL_CLASSIFIER_w_VOTI_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 29 21:30:17 2022...
