<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Experience | Jasanveer Dhaliwal</title>
  <link rel="stylesheet" href="style.css">
</head>
<body>

<nav>
  <a href="index.html">Home</a>
  <a href="projects.html">Projects</a>
  <a href="experience.html">Experience</a>
  <a href="resume.pdf" target="_blank">Resume</a>
</nav>

<section class="section">
  <h1>Experience</h1>

  <!-- SFU Bionics -->
  <div class="experience-item">
    <h3>Mechanical Engineer — SFU Bionics Design Team</h3>
    <p><em>Burnaby, BC | Sep 2024 – Present</em></p>
    <ul>
      <li>Designed a bionic arm attachment for amputees by collecting arm measurements and creating CAD models in SolidWorks, focusing on comfort, scalability, and 3D-printable prototypes.</li>
      <li>Collaborated with electrical sub-team to ensure hardware compatibility, communicated design updates, and integrated feedback to refine functionality and user comfort.</li>
      <li>Prepared documentation and supported prototyping/testing phases for the team.</li>
    </ul>
  </div>

  <!-- SFU Satellite -->
  <div class="experience-item">
    <h3>Satellite Communication Member — SFU Satellite Design Team</h3>
    <p><em>Burnaby, BC | Sep 2023 – Apr 2024</em></p>
    <ul>
      <li>Prepared engineering documentation including block diagrams, interface descriptions, and testing specifications for subsystem reviews.</li>
      <li>Researched and analyzed satellite antenna systems (patch, dipole, helical) based on mission link budget requirements, frequency bands, and deployment constraints.</li>
      <li>Supported RF subsystem testing and early test procedures for validation.</li>
      <li>Collaborated with power and structures teams to validate signal integrity, power draw, and structural mounting of communication modules.</li>
      <li>Contributed to system integration by simulating and testing RF pathways to ensure minimal signal loss and CubeSat compliance.</li>
    </ul>
  </div>

  <!-- Additional Projects as Experience -->
  <div class="experience-item">
    <h3>Reaction Time Circuit — DE1 FPGA Board</h3>
    <p><em>Sep 2024 – Dec 2024</em></p>
    <ul>
      <li>Configured FPGA bench tests using Signal Tap II Logic Analyzer to capture and validate timing signals.</li>
      <li>Performed timing analysis, diagnosed signal discrepancies, and applied VHDL design modifications to enhance reliability and accuracy.</li>
      <li>Integrated the FPGA design onto the DE1 board, conducted functional verification, and documented test procedures/results.</li>
    </ul>
  </div>

</section>

</body>
</html>
