LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
USE work.SevenSegment_package.all;
ENTITY BCDAdder IS
PORT(
X,Y : IN STD_LOGIC_VECTOR(3 downto 0);
Cout : OUT STD_LOGIC);
A,B,C,D,E,F,G   : OUT STD_LOGIC_VECTOR(1 DOWNTO 0)) ;
END BCDAdder;
ARCHITECTURE a OF BCDAdder IS
SIGNAL cc : STD_LOGIC_VECTOR(4 downto 0);
SIGNAL S :  STD_LOGIC_VECTOR(3 DOWNTO 0) ;
BEGIN
	stage0: fulladd PORT MAP ( '0', X(0), Y(0), S(0), CC(1) ) ;
   stage1: fulladd PORT MAP ( CC(1), X(1), Y(1), S(1), CC(2) ) ;
   stage2: fulladd PORT MAP ( CC(2), X(2), Y(2), S(2), CC(3) ) ;
   stage3: fulladd PORT MAP ( CC(3), X(3), Y(3), S(3), CC(4) ) ;

       
   stage8:seven_segment_display PORT MAP (s(3),s(2),A(1),B(1),C(1),D(1),E(1),F(1),G(1));
   stage9:seven_segment_display PORT MAP (s(1),s(0),A(0),B(0),C(0),D(0),E(0),F(0),G(0));

END a; 