{
    "versionMajor": "1",
    "versionMinor": "0",
    "usesPR": "false",
    "platformState": "pre_synth",
    "topModuleName": "zcu104_min_wrapper",
    "acceleratorBinaryFormat": "xclbin2",
    "acceleratorBinaryContent": "bitstream",
    "validAcceleratorBinaryContentValues": "dcp,bitstream",
    "dcpFunctionStripped": "false",
    "dcpEncrypted": "false",
    "numComputeUnits": "60",
    "defaultOutputType": "hw_export",
    "designIntent": {
        "dataCenter": {
            "value": "false",
            "explicit": "false"
        },
        "embedded": {
            "value": "false",
            "explicit": "false"
        },
        "externalHost": {
            "value": "false",
            "explicit": "false"
        },
        "serverManaged": {
            "value": "false",
            "explicit": "false"
        }
    },
    "board": {
        "name": "xilinx.com:zcu104:1.1",
        "vendor": "xilinx.com",
        "part": "xczu7ev-ffvc1156-2-e",
        "boardPart": "xilinx.com:zcu104:part0:1.1",
        "imageFileHdpi": "zcu104_board.jpeg"
    },
    "devices": [
        {
            "name": "fpga0",
            "type": "8",
            "fpgaPart": "zynquplus:xczu7ev:ffvc1156:-2:e",
            "core": {
                "name": "OCL_REGION_0",
                "type": "clc_region",
                "drBDName": "zcu104_min.bd",
                "numComputeUnits": "60",
                "availableResources": {
                    "bramCount": "312",
                    "dspCount": "1728",
                    "lutCount": "229693",
                    "registerCount": "459810"
                }
            }
        }
    ],
    "files": [
        {
            "name": "zcu104_min_wrapper.bit",
            "type": "FULL_BIT"
        }
    ],
    "vendor": "xilinx.com",
    "boardId": "board",
    "name": "zcu104_min",
    "description": "Vivado generated DSA",
    "uniqueName": "xilinx.com:board:zcu104_min:1.0",
    "prettyName": "BOARD (zcu104_min)",
    "fpgaPart": "zynquplus",
    "fpgaDevice": "xczu7ev",
    "ddrCount": "0",
    "memoryType": "ddr4",
    "memorySize": "8 GB",
    "defaultClockId": "0",
    "unifiedPlatform": "true",
    "expandablePlatform": "false",
    "softwareEmulation": "true",
    "hardwareEmulation": "false",
    "busInterfaceMaxDataWidth": "0",
    "generatedName": "Vivado",
    "generatedVersion": "2019.2",
    "generatedChangeList": "2640837",
    "generatedTimestamp": "Mon Sep  2 19:29:25 2019",
    "resources": [
        {
            "type": "REG",
            "count": "459810"
        }
    ],
    "cpuClockNames": [
        "CPU"
    ]
}

