Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Apr 28 08:58:31 2016
| Host         : Turtle-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file clock_control_sets_placed.rpt
| Design       : clock
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           12 |
| No           | No                    | Yes                    |              41 |           16 |
| No           | Yes                   | No                     |              35 |           10 |
| Yes          | No                    | No                     |              12 |            7 |
| Yes          | No                    | Yes                    |              16 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+---------------------------+-------------------+------------------+----------------+
|    Clock Signal    |       Enable Signal       |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+---------------------------+-------------------+------------------+----------------+
|  digit_refclk_BUFG | sevenSeg/dp_i_1_n_0       |                   |                1 |              1 |
|  clk_IBUF_BUFG     |                           |                   |                2 |              2 |
|  digit_refclk_BUFG |                           | timeCounter/JC[5] |                2 |              4 |
|  digit_refclk_BUFG | sevenSeg/anm[3]_i_1_n_0   |                   |                1 |              4 |
|  digit_refclk_BUFG | sevenSeg/segm[6]_i_1_n_0  |                   |                5 |              7 |
|  secTimer/CLK      |                           | btnC_IBUF         |                2 |              8 |
|  secTimer/CLK      | timeCounter/hr[7]_i_1_n_0 | btnC_IBUF         |                3 |              8 |
|  secTimer/CLK      | timeCounter/min_1         | btnC_IBUF         |                3 |              8 |
|  digit_refclk_BUFG |                           |                   |               10 |             20 |
|  clk_IBUF_BUFG     |                           | refTimer/freq     |                8 |             31 |
|  clk_IBUF_BUFG     |                           | btnC_IBUF         |               14 |             33 |
+--------------------+---------------------------+-------------------+------------------+----------------+


