<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Control Register - ctrl</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Control Register - ctrl</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a.html">Register Group : DMA Controller Group - ALT_SYSMGR_DMA</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Registers used by the DMA Controller. All fields are reset by a cold or warm reset.</p>
<p>These register bits should be updated during system initialization prior to removing the DMA controller from reset. They may not be changed dynamically during DMA operation.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_0">Channel Select</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_1">Channel Select</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_2">Channel Select</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_3">Channel Select</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_MGRNONSECURE">Manager Thread Security</a> </td></tr>
<tr>
<td align="left">[12:5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_IRQNONSECURE">IRQ Security</a> </td></tr>
<tr>
<td align="left">[31:13] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Channel Select - chansel_0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpef557e1cc8d65a31a817bfcb77a674ba"></a><a class="anchor" id="ALT_SYSMGR_DMA_CTL_CHANSEL_0"></a></p>
<p>Controls mux that selects whether FPGA or CAN connects to one of the DMA peripheral request interfaces.The peripheral request interface index equals the array index + 4. For example, array index 0 is for peripheral request index 4.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga52d55048e9812cc9023633ee78fb7270">ALT_SYSMGR_DMA_CTL_CHANSEL_0_E_FPGA</a> </td><td align="left">0x0 </td><td align="left">FPGA drives peripheral request interface </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#gaaad17cd9894b0a2fcd9480567d9675d3">ALT_SYSMGR_DMA_CTL_CHANSEL_0_E_CAN</a> </td><td align="left">0x1 </td><td align="left">CAN drives peripheral request interface </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga52d55048e9812cc9023633ee78fb7270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga52d55048e9812cc9023633ee78fb7270">ALT_SYSMGR_DMA_CTL_CHANSEL_0_E_FPGA</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga52d55048e9812cc9023633ee78fb7270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaad17cd9894b0a2fcd9480567d9675d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#gaaad17cd9894b0a2fcd9480567d9675d3">ALT_SYSMGR_DMA_CTL_CHANSEL_0_E_CAN</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaaad17cd9894b0a2fcd9480567d9675d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492cc5966094f4521c7f8690c8f69a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga492cc5966094f4521c7f8690c8f69a29">ALT_SYSMGR_DMA_CTL_CHANSEL_0_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga492cc5966094f4521c7f8690c8f69a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf66342f49f206bce8b0b77a2af806f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#gaf66342f49f206bce8b0b77a2af806f87">ALT_SYSMGR_DMA_CTL_CHANSEL_0_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf66342f49f206bce8b0b77a2af806f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b825ccd345b7a3e305a142c2a33e0c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga2b825ccd345b7a3e305a142c2a33e0c3">ALT_SYSMGR_DMA_CTL_CHANSEL_0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2b825ccd345b7a3e305a142c2a33e0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf98b96261651588b0297a03e3036304b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#gaf98b96261651588b0297a03e3036304b">ALT_SYSMGR_DMA_CTL_CHANSEL_0_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gaf98b96261651588b0297a03e3036304b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa06d30de8e90b5c0be3bbd5359b53b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#gabaa06d30de8e90b5c0be3bbd5359b53b">ALT_SYSMGR_DMA_CTL_CHANSEL_0_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:gabaa06d30de8e90b5c0be3bbd5359b53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33d1b77e2cae534c349e33f8c2760d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga33d1b77e2cae534c349e33f8c2760d46">ALT_SYSMGR_DMA_CTL_CHANSEL_0_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga33d1b77e2cae534c349e33f8c2760d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd19c88a63d721bbda5c557ae987403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga3dd19c88a63d721bbda5c557ae987403">ALT_SYSMGR_DMA_CTL_CHANSEL_0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga3dd19c88a63d721bbda5c557ae987403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d880fb80371b77a6a2ba061f897c14e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga0d880fb80371b77a6a2ba061f897c14e">ALT_SYSMGR_DMA_CTL_CHANSEL_0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga0d880fb80371b77a6a2ba061f897c14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Channel Select - chansel_1 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0d7f013f78518ab6cf73aa394654d702"></a><a class="anchor" id="ALT_SYSMGR_DMA_CTL_CHANSEL_1"></a></p>
<p>Controls mux that selects whether FPGA or CAN connects to one of the DMA peripheral request interfaces.The peripheral request interface index equals the array index + 4. For example, array index 0 is for peripheral request index 4.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#gaf4f6178b0f4dbe0486ec25d9ae7d86fd">ALT_SYSMGR_DMA_CTL_CHANSEL_1_E_FPGA</a> </td><td align="left">0x0 </td><td align="left">FPGA drives peripheral request interface </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga94510327cb564e44fe4fa7170e5de0d8">ALT_SYSMGR_DMA_CTL_CHANSEL_1_E_CAN</a> </td><td align="left">0x1 </td><td align="left">CAN drives peripheral request interface </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf4f6178b0f4dbe0486ec25d9ae7d86fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#gaf4f6178b0f4dbe0486ec25d9ae7d86fd">ALT_SYSMGR_DMA_CTL_CHANSEL_1_E_FPGA</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf4f6178b0f4dbe0486ec25d9ae7d86fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94510327cb564e44fe4fa7170e5de0d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga94510327cb564e44fe4fa7170e5de0d8">ALT_SYSMGR_DMA_CTL_CHANSEL_1_E_CAN</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga94510327cb564e44fe4fa7170e5de0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6790767f92baf27b1b97919bf7fd1d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga6790767f92baf27b1b97919bf7fd1d27">ALT_SYSMGR_DMA_CTL_CHANSEL_1_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6790767f92baf27b1b97919bf7fd1d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19236c2c77942565a7072c33519b638e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga19236c2c77942565a7072c33519b638e">ALT_SYSMGR_DMA_CTL_CHANSEL_1_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga19236c2c77942565a7072c33519b638e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde5d7b7b7456320fb5dd70e3671d6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#gabde5d7b7b7456320fb5dd70e3671d6b7">ALT_SYSMGR_DMA_CTL_CHANSEL_1_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gabde5d7b7b7456320fb5dd70e3671d6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b2e4bff822c4e3a9133568a98c0b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga86b2e4bff822c4e3a9133568a98c0b74">ALT_SYSMGR_DMA_CTL_CHANSEL_1_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga86b2e4bff822c4e3a9133568a98c0b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a09a647ecc18c9b725eaef1bbd8348b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga9a09a647ecc18c9b725eaef1bbd8348b">ALT_SYSMGR_DMA_CTL_CHANSEL_1_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga9a09a647ecc18c9b725eaef1bbd8348b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eb58fb8aeece5e3ff9e6e5cbf38fff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga8eb58fb8aeece5e3ff9e6e5cbf38fff6">ALT_SYSMGR_DMA_CTL_CHANSEL_1_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8eb58fb8aeece5e3ff9e6e5cbf38fff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3418fa2c631c336d2e68028c4f4b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga3d3418fa2c631c336d2e68028c4f4b65">ALT_SYSMGR_DMA_CTL_CHANSEL_1_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga3d3418fa2c631c336d2e68028c4f4b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36051efe8d2b653dfb334dccc861d63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga36051efe8d2b653dfb334dccc861d63c">ALT_SYSMGR_DMA_CTL_CHANSEL_1_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga36051efe8d2b653dfb334dccc861d63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Channel Select - chansel_2 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0b5e0f83198cea17a3b31aec6c35a04e"></a><a class="anchor" id="ALT_SYSMGR_DMA_CTL_CHANSEL_2"></a></p>
<p>Controls mux that selects whether FPGA or CAN connects to one of the DMA peripheral request interfaces.The peripheral request interface index equals the array index + 4. For example, array index 0 is for peripheral request index 4.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga0467fa6a86de8027d5a7bc10d62c763c">ALT_SYSMGR_DMA_CTL_CHANSEL_2_E_FPGA</a> </td><td align="left">0x0 </td><td align="left">FPGA drives peripheral request interface </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga5afea8bc2a8df6ec6335797e14e14045">ALT_SYSMGR_DMA_CTL_CHANSEL_2_E_CAN</a> </td><td align="left">0x1 </td><td align="left">CAN drives peripheral request interface </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0467fa6a86de8027d5a7bc10d62c763c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga0467fa6a86de8027d5a7bc10d62c763c">ALT_SYSMGR_DMA_CTL_CHANSEL_2_E_FPGA</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0467fa6a86de8027d5a7bc10d62c763c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5afea8bc2a8df6ec6335797e14e14045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga5afea8bc2a8df6ec6335797e14e14045">ALT_SYSMGR_DMA_CTL_CHANSEL_2_E_CAN</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga5afea8bc2a8df6ec6335797e14e14045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b1d0c968ff19709c9204c31b776b157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga9b1d0c968ff19709c9204c31b776b157">ALT_SYSMGR_DMA_CTL_CHANSEL_2_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga9b1d0c968ff19709c9204c31b776b157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ceed67c7bc59a7f59817a8dfde05cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga3ceed67c7bc59a7f59817a8dfde05cf8">ALT_SYSMGR_DMA_CTL_CHANSEL_2_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga3ceed67c7bc59a7f59817a8dfde05cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e06bff2ac1052a64d6c1eb536ea895a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga2e06bff2ac1052a64d6c1eb536ea895a">ALT_SYSMGR_DMA_CTL_CHANSEL_2_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2e06bff2ac1052a64d6c1eb536ea895a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cedab948c520d191b4ed8fd16690ccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga7cedab948c520d191b4ed8fd16690ccc">ALT_SYSMGR_DMA_CTL_CHANSEL_2_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga7cedab948c520d191b4ed8fd16690ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423a61d8457e6c528a5cd0c476e63b2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga423a61d8457e6c528a5cd0c476e63b2f">ALT_SYSMGR_DMA_CTL_CHANSEL_2_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga423a61d8457e6c528a5cd0c476e63b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf67ad9704349db64afe967c2095ffcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#gadf67ad9704349db64afe967c2095ffcf">ALT_SYSMGR_DMA_CTL_CHANSEL_2_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gadf67ad9704349db64afe967c2095ffcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6662b6b151666bdf0ca3ad020028cb4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga6662b6b151666bdf0ca3ad020028cb4c">ALT_SYSMGR_DMA_CTL_CHANSEL_2_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:ga6662b6b151666bdf0ca3ad020028cb4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae586ea52d4e1f87a365d74bcd2e63b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#gae586ea52d4e1f87a365d74bcd2e63b93">ALT_SYSMGR_DMA_CTL_CHANSEL_2_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:gae586ea52d4e1f87a365d74bcd2e63b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Channel Select - chansel_3 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd82a1b2672be9f5d8946fed9d64cf900"></a><a class="anchor" id="ALT_SYSMGR_DMA_CTL_CHANSEL_3"></a></p>
<p>Controls mux that selects whether FPGA or CAN connects to one of the DMA peripheral request interfaces.The peripheral request interface index equals the array index + 4. For example, array index 0 is for peripheral request index 4.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga2bf3a9288cd264338439515e880d11e5">ALT_SYSMGR_DMA_CTL_CHANSEL_3_E_FPGA</a> </td><td align="left">0x0 </td><td align="left">FPGA drives peripheral request interface </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga6ecd01670e90d6598c3348299c79c8a2">ALT_SYSMGR_DMA_CTL_CHANSEL_3_E_CAN</a> </td><td align="left">0x1 </td><td align="left">CAN drives peripheral request interface </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2bf3a9288cd264338439515e880d11e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga2bf3a9288cd264338439515e880d11e5">ALT_SYSMGR_DMA_CTL_CHANSEL_3_E_FPGA</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2bf3a9288cd264338439515e880d11e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ecd01670e90d6598c3348299c79c8a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga6ecd01670e90d6598c3348299c79c8a2">ALT_SYSMGR_DMA_CTL_CHANSEL_3_E_CAN</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga6ecd01670e90d6598c3348299c79c8a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2db16120322932989a733584668585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#gaaa2db16120322932989a733584668585">ALT_SYSMGR_DMA_CTL_CHANSEL_3_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaaa2db16120322932989a733584668585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af5411ddf0c5a1bf80414c866901638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga6af5411ddf0c5a1bf80414c866901638">ALT_SYSMGR_DMA_CTL_CHANSEL_3_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga6af5411ddf0c5a1bf80414c866901638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d6b98bfc0fb0094e0da2ddcd764c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga18d6b98bfc0fb0094e0da2ddcd764c2e">ALT_SYSMGR_DMA_CTL_CHANSEL_3_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga18d6b98bfc0fb0094e0da2ddcd764c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga964ef235aeded45af2089d124657b845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga964ef235aeded45af2089d124657b845">ALT_SYSMGR_DMA_CTL_CHANSEL_3_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga964ef235aeded45af2089d124657b845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa48a308e9bdf6a4dd91ce4d39592e7a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#gaa48a308e9bdf6a4dd91ce4d39592e7a4">ALT_SYSMGR_DMA_CTL_CHANSEL_3_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:gaa48a308e9bdf6a4dd91ce4d39592e7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c224a35771bca9309a5f72f7400c1ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga9c224a35771bca9309a5f72f7400c1ed">ALT_SYSMGR_DMA_CTL_CHANSEL_3_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9c224a35771bca9309a5f72f7400c1ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d44d2f9a21790448e62188a360473e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga8d44d2f9a21790448e62188a360473e3">ALT_SYSMGR_DMA_CTL_CHANSEL_3_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga8d44d2f9a21790448e62188a360473e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f5d34a727fc590fe4b5a3f91e422014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga9f5d34a727fc590fe4b5a3f91e422014">ALT_SYSMGR_DMA_CTL_CHANSEL_3_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga9f5d34a727fc590fe4b5a3f91e422014"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Manager Thread Security - mgrnonsecure </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc3a7cde711f7f43f545c516bfe571218"></a><a class="anchor" id="ALT_SYSMGR_DMA_CTL_MGRNONSECURE"></a></p>
<p>Specifies the security state of the DMA manager thread.</p>
<p>0 = assigns DMA manager to the Secure state.</p>
<p>1 = assigns DMA manager to the Non-secure state.</p>
<p>Sampled by the DMA controller when it exits from reset.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga70dc63cafcf979904567ff87cb6ac66c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga70dc63cafcf979904567ff87cb6ac66c">ALT_SYSMGR_DMA_CTL_MGRNONSECURE_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga70dc63cafcf979904567ff87cb6ac66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9cdd0eb86d9ff37a2a1218343dd87de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#gab9cdd0eb86d9ff37a2a1218343dd87de">ALT_SYSMGR_DMA_CTL_MGRNONSECURE_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gab9cdd0eb86d9ff37a2a1218343dd87de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad86bb96412ec5b3b6727829d0bf43613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#gad86bb96412ec5b3b6727829d0bf43613">ALT_SYSMGR_DMA_CTL_MGRNONSECURE_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad86bb96412ec5b3b6727829d0bf43613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4cafae3fe05238ba5c28ed3dfa9258f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#gaf4cafae3fe05238ba5c28ed3dfa9258f">ALT_SYSMGR_DMA_CTL_MGRNONSECURE_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:gaf4cafae3fe05238ba5c28ed3dfa9258f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaeb3898f3ef9ba3028e97588daaceeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#gaeaeb3898f3ef9ba3028e97588daaceeb">ALT_SYSMGR_DMA_CTL_MGRNONSECURE_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:gaeaeb3898f3ef9ba3028e97588daaceeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a2e83b10e45da60ffc33ad0b3287a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga82a2e83b10e45da60ffc33ad0b3287a4">ALT_SYSMGR_DMA_CTL_MGRNONSECURE_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga82a2e83b10e45da60ffc33ad0b3287a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga771c9903948d0083b42f72db3347679e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga771c9903948d0083b42f72db3347679e">ALT_SYSMGR_DMA_CTL_MGRNONSECURE_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga771c9903948d0083b42f72db3347679e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfa3e76fcd902fdc6c8e9843225f780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga8dfa3e76fcd902fdc6c8e9843225f780">ALT_SYSMGR_DMA_CTL_MGRNONSECURE_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga8dfa3e76fcd902fdc6c8e9843225f780"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : IRQ Security - irqnonsecure </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcf6ce054f65cc990088947412075fe3f"></a><a class="anchor" id="ALT_SYSMGR_DMA_CTL_IRQNONSECURE"></a></p>
<p>Specifies the security state of an event-interrupt resource.</p>
<p>If bit index [x] is 0, the DMAC assigns event&lt;x&gt; or irq[x] to the Secure state.</p>
<p>If bit index [x] is 1, the DMAC assigns event&lt;x&gt; or irq[x] to the Non-secure state.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga00e75d1fd4df4834bd42d7feb2159b04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga00e75d1fd4df4834bd42d7feb2159b04">ALT_SYSMGR_DMA_CTL_IRQNONSECURE_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga00e75d1fd4df4834bd42d7feb2159b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab0779164fa27f62ba7aa00391bd9341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#gaab0779164fa27f62ba7aa00391bd9341">ALT_SYSMGR_DMA_CTL_IRQNONSECURE_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaab0779164fa27f62ba7aa00391bd9341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaddad5169d47fa339cbd389795f085c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#gacaddad5169d47fa339cbd389795f085c">ALT_SYSMGR_DMA_CTL_IRQNONSECURE_WIDTH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gacaddad5169d47fa339cbd389795f085c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee41c940a5df86a2f3fc331b8480fa7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#gaee41c940a5df86a2f3fc331b8480fa7f">ALT_SYSMGR_DMA_CTL_IRQNONSECURE_SET_MSK</a>&#160;&#160;&#160;0x00001fe0</td></tr>
<tr class="separator:gaee41c940a5df86a2f3fc331b8480fa7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f693f231328e0d566a1ed0c6e821902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga2f693f231328e0d566a1ed0c6e821902">ALT_SYSMGR_DMA_CTL_IRQNONSECURE_CLR_MSK</a>&#160;&#160;&#160;0xffffe01f</td></tr>
<tr class="separator:ga2f693f231328e0d566a1ed0c6e821902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d615fa086e8b70580be8a38d173ddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#gab8d615fa086e8b70580be8a38d173ddb">ALT_SYSMGR_DMA_CTL_IRQNONSECURE_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab8d615fa086e8b70580be8a38d173ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa93251ecd504e25df0d346c50fa12730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#gaa93251ecd504e25df0d346c50fa12730">ALT_SYSMGR_DMA_CTL_IRQNONSECURE_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001fe0) &gt;&gt; 5)</td></tr>
<tr class="separator:gaa93251ecd504e25df0d346c50fa12730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd50305daffc8d7603f30cd660809dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga1cd50305daffc8d7603f30cd660809dc">ALT_SYSMGR_DMA_CTL_IRQNONSECURE_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00001fe0)</td></tr>
<tr class="separator:ga1cd50305daffc8d7603f30cd660809dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___s_y_s_m_g_r___d_m_a___c_t_l__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#struct_a_l_t___s_y_s_m_g_r___d_m_a___c_t_l__s">ALT_SYSMGR_DMA_CTL_s</a></td></tr>
<tr class="separator:struct_a_l_t___s_y_s_m_g_r___d_m_a___c_t_l__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga7e9657d17913135eeed96ab1c5c508f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga7e9657d17913135eeed96ab1c5c508f1">ALT_SYSMGR_DMA_CTL_OFST</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7e9657d17913135eeed96ab1c5c508f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga749d9722a4fd3b4f50622f31f93f7b46"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#struct_a_l_t___s_y_s_m_g_r___d_m_a___c_t_l__s">ALT_SYSMGR_DMA_CTL_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga749d9722a4fd3b4f50622f31f93f7b46">ALT_SYSMGR_DMA_CTL_t</a></td></tr>
<tr class="separator:ga749d9722a4fd3b4f50622f31f93f7b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___s_y_s_m_g_r___d_m_a___c_t_l__s" id="struct_a_l_t___s_y_s_m_g_r___d_m_a___c_t_l__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SYSMGR_DMA_CTL_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html">ALT_SYSMGR_DMA_CTL</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9b4794e773cb428790e1608071fe7b51"></a>uint32_t</td>
<td class="fieldname">
chansel_0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_0">Channel Select</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adae000d92f3d976be0dd74a7c228fd37"></a>uint32_t</td>
<td class="fieldname">
chansel_1: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_1">Channel Select</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac1fff9841692fb5f685a457f5fca7a4c"></a>uint32_t</td>
<td class="fieldname">
chansel_2: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_2">Channel Select</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afe6fe454ec23bee9f55fd04d9fca1d79"></a>uint32_t</td>
<td class="fieldname">
chansel_3: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_3">Channel Select</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2afb54230439aaec74453d5745e74e5f"></a>uint32_t</td>
<td class="fieldname">
mgrnonsecure: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_MGRNONSECURE">Manager Thread Security</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a915a9745e22767be649216529239750f"></a>uint32_t</td>
<td class="fieldname">
irqnonsecure: 8</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_IRQNONSECURE">IRQ Security</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a29089a642f9d98ad38fee3c6cc320634"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 19</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga52d55048e9812cc9023633ee78fb7270"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_0_E_FPGA&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_0">ALT_SYSMGR_DMA_CTL_CHANSEL_0</a></p>
<p>FPGA drives peripheral request interface </p>

</div>
</div>
<a class="anchor" id="gaaad17cd9894b0a2fcd9480567d9675d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_0_E_CAN&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_0">ALT_SYSMGR_DMA_CTL_CHANSEL_0</a></p>
<p>CAN drives peripheral request interface </p>

</div>
</div>
<a class="anchor" id="ga492cc5966094f4521c7f8690c8f69a29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_0_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_0">ALT_SYSMGR_DMA_CTL_CHANSEL_0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf66342f49f206bce8b0b77a2af806f87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_0_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_0">ALT_SYSMGR_DMA_CTL_CHANSEL_0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2b825ccd345b7a3e305a142c2a33e0c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_0">ALT_SYSMGR_DMA_CTL_CHANSEL_0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf98b96261651588b0297a03e3036304b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_0_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_0">ALT_SYSMGR_DMA_CTL_CHANSEL_0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabaa06d30de8e90b5c0be3bbd5359b53b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_0_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_0">ALT_SYSMGR_DMA_CTL_CHANSEL_0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga33d1b77e2cae534c349e33f8c2760d46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_0_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_0">ALT_SYSMGR_DMA_CTL_CHANSEL_0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3dd19c88a63d721bbda5c557ae987403"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_0">ALT_SYSMGR_DMA_CTL_CHANSEL_0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0d880fb80371b77a6a2ba061f897c14e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_0">ALT_SYSMGR_DMA_CTL_CHANSEL_0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf4f6178b0f4dbe0486ec25d9ae7d86fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_1_E_FPGA&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_1">ALT_SYSMGR_DMA_CTL_CHANSEL_1</a></p>
<p>FPGA drives peripheral request interface </p>

</div>
</div>
<a class="anchor" id="ga94510327cb564e44fe4fa7170e5de0d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_1_E_CAN&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_1">ALT_SYSMGR_DMA_CTL_CHANSEL_1</a></p>
<p>CAN drives peripheral request interface </p>

</div>
</div>
<a class="anchor" id="ga6790767f92baf27b1b97919bf7fd1d27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_1_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_1">ALT_SYSMGR_DMA_CTL_CHANSEL_1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga19236c2c77942565a7072c33519b638e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_1_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_1">ALT_SYSMGR_DMA_CTL_CHANSEL_1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabde5d7b7b7456320fb5dd70e3671d6b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_1_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_1">ALT_SYSMGR_DMA_CTL_CHANSEL_1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga86b2e4bff822c4e3a9133568a98c0b74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_1_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_1">ALT_SYSMGR_DMA_CTL_CHANSEL_1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9a09a647ecc18c9b725eaef1bbd8348b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_1_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_1">ALT_SYSMGR_DMA_CTL_CHANSEL_1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8eb58fb8aeece5e3ff9e6e5cbf38fff6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_1_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_1">ALT_SYSMGR_DMA_CTL_CHANSEL_1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3d3418fa2c631c336d2e68028c4f4b65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_1_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_1">ALT_SYSMGR_DMA_CTL_CHANSEL_1</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga36051efe8d2b653dfb334dccc861d63c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_1_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_1">ALT_SYSMGR_DMA_CTL_CHANSEL_1</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0467fa6a86de8027d5a7bc10d62c763c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_2_E_FPGA&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_2">ALT_SYSMGR_DMA_CTL_CHANSEL_2</a></p>
<p>FPGA drives peripheral request interface </p>

</div>
</div>
<a class="anchor" id="ga5afea8bc2a8df6ec6335797e14e14045"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_2_E_CAN&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_2">ALT_SYSMGR_DMA_CTL_CHANSEL_2</a></p>
<p>CAN drives peripheral request interface </p>

</div>
</div>
<a class="anchor" id="ga9b1d0c968ff19709c9204c31b776b157"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_2_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_2">ALT_SYSMGR_DMA_CTL_CHANSEL_2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3ceed67c7bc59a7f59817a8dfde05cf8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_2_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_2">ALT_SYSMGR_DMA_CTL_CHANSEL_2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2e06bff2ac1052a64d6c1eb536ea895a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_2_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_2">ALT_SYSMGR_DMA_CTL_CHANSEL_2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7cedab948c520d191b4ed8fd16690ccc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_2_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_2">ALT_SYSMGR_DMA_CTL_CHANSEL_2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga423a61d8457e6c528a5cd0c476e63b2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_2_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_2">ALT_SYSMGR_DMA_CTL_CHANSEL_2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadf67ad9704349db64afe967c2095ffcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_2_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_2">ALT_SYSMGR_DMA_CTL_CHANSEL_2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6662b6b151666bdf0ca3ad020028cb4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_2_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_2">ALT_SYSMGR_DMA_CTL_CHANSEL_2</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae586ea52d4e1f87a365d74bcd2e63b93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_2_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_2">ALT_SYSMGR_DMA_CTL_CHANSEL_2</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2bf3a9288cd264338439515e880d11e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_3_E_FPGA&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_3">ALT_SYSMGR_DMA_CTL_CHANSEL_3</a></p>
<p>FPGA drives peripheral request interface </p>

</div>
</div>
<a class="anchor" id="ga6ecd01670e90d6598c3348299c79c8a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_3_E_CAN&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_3">ALT_SYSMGR_DMA_CTL_CHANSEL_3</a></p>
<p>CAN drives peripheral request interface </p>

</div>
</div>
<a class="anchor" id="gaaa2db16120322932989a733584668585"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_3_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_3">ALT_SYSMGR_DMA_CTL_CHANSEL_3</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6af5411ddf0c5a1bf80414c866901638"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_3_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_3">ALT_SYSMGR_DMA_CTL_CHANSEL_3</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga18d6b98bfc0fb0094e0da2ddcd764c2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_3_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_3">ALT_SYSMGR_DMA_CTL_CHANSEL_3</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga964ef235aeded45af2089d124657b845"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_3_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_3">ALT_SYSMGR_DMA_CTL_CHANSEL_3</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa48a308e9bdf6a4dd91ce4d39592e7a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_3_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_3">ALT_SYSMGR_DMA_CTL_CHANSEL_3</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9c224a35771bca9309a5f72f7400c1ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_3_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_3">ALT_SYSMGR_DMA_CTL_CHANSEL_3</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8d44d2f9a21790448e62188a360473e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_3_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_3">ALT_SYSMGR_DMA_CTL_CHANSEL_3</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9f5d34a727fc590fe4b5a3f91e422014"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_CHANSEL_3_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_CHANSEL_3">ALT_SYSMGR_DMA_CTL_CHANSEL_3</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga70dc63cafcf979904567ff87cb6ac66c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_MGRNONSECURE_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_MGRNONSECURE">ALT_SYSMGR_DMA_CTL_MGRNONSECURE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab9cdd0eb86d9ff37a2a1218343dd87de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_MGRNONSECURE_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_MGRNONSECURE">ALT_SYSMGR_DMA_CTL_MGRNONSECURE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad86bb96412ec5b3b6727829d0bf43613"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_MGRNONSECURE_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_MGRNONSECURE">ALT_SYSMGR_DMA_CTL_MGRNONSECURE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf4cafae3fe05238ba5c28ed3dfa9258f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_MGRNONSECURE_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_MGRNONSECURE">ALT_SYSMGR_DMA_CTL_MGRNONSECURE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaeaeb3898f3ef9ba3028e97588daaceeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_MGRNONSECURE_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_MGRNONSECURE">ALT_SYSMGR_DMA_CTL_MGRNONSECURE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga82a2e83b10e45da60ffc33ad0b3287a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_MGRNONSECURE_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_MGRNONSECURE">ALT_SYSMGR_DMA_CTL_MGRNONSECURE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga771c9903948d0083b42f72db3347679e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_MGRNONSECURE_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_MGRNONSECURE">ALT_SYSMGR_DMA_CTL_MGRNONSECURE</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8dfa3e76fcd902fdc6c8e9843225f780"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_MGRNONSECURE_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_MGRNONSECURE">ALT_SYSMGR_DMA_CTL_MGRNONSECURE</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga00e75d1fd4df4834bd42d7feb2159b04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_IRQNONSECURE_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_IRQNONSECURE">ALT_SYSMGR_DMA_CTL_IRQNONSECURE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaab0779164fa27f62ba7aa00391bd9341"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_IRQNONSECURE_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_IRQNONSECURE">ALT_SYSMGR_DMA_CTL_IRQNONSECURE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacaddad5169d47fa339cbd389795f085c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_IRQNONSECURE_WIDTH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_IRQNONSECURE">ALT_SYSMGR_DMA_CTL_IRQNONSECURE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaee41c940a5df86a2f3fc331b8480fa7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_IRQNONSECURE_SET_MSK&#160;&#160;&#160;0x00001fe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_IRQNONSECURE">ALT_SYSMGR_DMA_CTL_IRQNONSECURE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2f693f231328e0d566a1ed0c6e821902"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_IRQNONSECURE_CLR_MSK&#160;&#160;&#160;0xffffe01f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_IRQNONSECURE">ALT_SYSMGR_DMA_CTL_IRQNONSECURE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab8d615fa086e8b70580be8a38d173ddb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_IRQNONSECURE_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_IRQNONSECURE">ALT_SYSMGR_DMA_CTL_IRQNONSECURE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa93251ecd504e25df0d346c50fa12730"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_IRQNONSECURE_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001fe0) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_IRQNONSECURE">ALT_SYSMGR_DMA_CTL_IRQNONSECURE</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1cd50305daffc8d7603f30cd660809dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_IRQNONSECURE_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00001fe0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ALT_SYSMGR_DMA_CTL_IRQNONSECURE">ALT_SYSMGR_DMA_CTL_IRQNONSECURE</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7e9657d17913135eeed96ab1c5c508f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_DMA_CTL_OFST&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html">ALT_SYSMGR_DMA_CTL</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga749d9722a4fd3b4f50622f31f93f7b46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#struct_a_l_t___s_y_s_m_g_r___d_m_a___c_t_l__s">ALT_SYSMGR_DMA_CTL_s</a> <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html#ga749d9722a4fd3b4f50622f31f93f7b46">ALT_SYSMGR_DMA_CTL_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___s_y_s_m_g_r___d_m_a___c_t_l.html">ALT_SYSMGR_DMA_CTL</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:05 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
