
Fatbin elf code:
================
arch = sm_86
code version = [1,7]
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_86
code version = [1,7]
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_86
code version = [8,1]
host = linux
compile_size = 64bit
compressed








.version 8.1
.target sm_86
.address_size 64



.visible .entry _Z6vecAddPfS_S_(
.param .u64 _Z6vecAddPfS_S__param_0,
.param .u64 _Z6vecAddPfS_S__param_1,
.param .u64 _Z6vecAddPfS_S__param_2
)
{
.reg .f32 %f<4>;
.reg .b32 %r<2>;
.reg .b64 %rd<11>;


ld.param.u64 %rd1, [_Z6vecAddPfS_S__param_0];
ld.param.u64 %rd2, [_Z6vecAddPfS_S__param_1];
ld.param.u64 %rd3, [_Z6vecAddPfS_S__param_2];
cvta.to.global.u64 %rd4, %rd3;
cvta.to.global.u64 %rd5, %rd2;
cvta.to.global.u64 %rd6, %rd1;
mov.u32 %r1, %tid.x;
mul.wide.s32 %rd7, %r1, 4;
add.s64 %rd8, %rd6, %rd7;
ld.global.f32 %f1, [%rd8];
add.s64 %rd9, %rd5, %rd7;
ld.global.f32 %f2, [%rd9];
add.f32 %f3, %f1, %f2;
add.s64 %rd10, %rd4, %rd7;
st.global.f32 [%rd10], %f3;
ret;

}

.visible .entry _Z5l1_bwPjS_PfS0_(
.param .u64 _Z5l1_bwPjS_PfS0__param_0,
.param .u64 _Z5l1_bwPjS_PfS0__param_1,
.param .u64 _Z5l1_bwPjS_PfS0__param_2,
.param .u64 _Z5l1_bwPjS_PfS0__param_3
)
{
.reg .pred %p<7>;
.reg .b16 %rs<5>;
.reg .f32 %f<94>;
.reg .b32 %r<36>;
.reg .b64 %rd<95>;


ld.param.u64 %rd94, [_Z5l1_bwPjS_PfS0__param_3];
mov.u32 %r1, %tid.x;
setp.gt.u32 %p1, %r1, 32767;
mov.f32 %f93, 0f00000000;
@%p1 bra $L__BB1_7;

mov.u32 %r14, 32767;
sub.s32 %r2, %r14, %r1;
shr.u32 %r15, %r2, 7;
add.s32 %r16, %r15, 1;
and.b32 %r32, %r16, 3;
setp.eq.s32 %p2, %r32, 0;
mov.f32 %f93, 0f00000000;
mov.u32 %r33, %r1;
@%p2 bra $L__BB1_4;

mov.u32 %r33, %r1;

$L__BB1_3:
.pragma "nounroll";
mul.wide.u32 %rd43, %r33, 4;
add.s64 %rd42, %rd94, %rd43;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd42];
add.f32 %f93, data, %f93;
}

	add.s32 %r33, %r33, 128;
add.s32 %r32, %r32, -1;
setp.ne.s32 %p3, %r32, 0;
@%p3 bra $L__BB1_3;

$L__BB1_4:
setp.lt.u32 %p4, %r2, 384;
@%p4 bra $L__BB1_7;

$L__BB1_6:
mul.wide.u32 %rd48, %r33, 4;
add.s64 %rd44, %rd94, %rd48;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd44];
add.f32 %f93, data, %f93;
}

	add.s32 %r17, %r33, 128;
mul.wide.u32 %rd49, %r17, 4;
add.s64 %rd45, %rd94, %rd49;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd45];
add.f32 %f93, data, %f93;
}

	add.s32 %r18, %r33, 256;
mul.wide.u32 %rd50, %r18, 4;
add.s64 %rd46, %rd94, %rd50;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd46];
add.f32 %f93, data, %f93;
}

	add.s32 %r19, %r33, 384;
mul.wide.u32 %rd51, %r19, 4;
add.s64 %rd47, %rd94, %rd51;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd47];
add.f32 %f93, data, %f93;
}

	add.s32 %r33, %r33, 512;
setp.lt.u32 %p5, %r33, 32768;
@%p5 bra $L__BB1_6;

$L__BB1_7:

	bar.sync 0;

	
	mov.u32 %r20, %clock;

	cvt.u16.u32 %rs1, %r1;
and.b32 %r22, %r1, 127;
mul.wide.u32 %rd1, %r22, 4;
add.s16 %rs2, %rs1, 96;
cvt.u32.u16 %r23, %rs2;
and.b32 %r24, %r23, 127;
mul.wide.u32 %rd2, %r24, 4;
add.s16 %rs3, %rs1, 64;
cvt.u32.u16 %r25, %rs3;
and.b32 %r26, %r25, 127;
mul.wide.u32 %rd3, %r26, 4;
add.s16 %rs4, %rs1, 32;
cvt.u32.u16 %r27, %rs4;
and.b32 %r28, %r27, 127;
mul.wide.u32 %rd4, %r28, 4;
or.b64 %rd5, %rd1, 3584;
or.b64 %rd6, %rd2, 3584;
or.b64 %rd7, %rd3, 3584;
or.b64 %rd8, %rd4, 3584;
or.b64 %rd9, %rd1, 3072;
or.b64 %rd10, %rd2, 3072;
or.b64 %rd11, %rd3, 3072;
or.b64 %rd12, %rd4, 3072;
or.b64 %rd13, %rd1, 2560;
or.b64 %rd14, %rd2, 2560;
or.b64 %rd15, %rd3, 2560;
or.b64 %rd16, %rd4, 2560;
or.b64 %rd17, %rd1, 2048;
or.b64 %rd18, %rd2, 2048;
or.b64 %rd19, %rd3, 2048;
or.b64 %rd20, %rd4, 2048;
or.b64 %rd21, %rd1, 1536;
or.b64 %rd22, %rd2, 1536;
or.b64 %rd23, %rd3, 1536;
or.b64 %rd24, %rd4, 1536;
or.b64 %rd25, %rd1, 1024;
or.b64 %rd26, %rd2, 1024;
or.b64 %rd27, %rd3, 1024;
or.b64 %rd28, %rd4, 1024;
or.b64 %rd29, %rd1, 512;
or.b64 %rd30, %rd2, 512;
or.b64 %rd31, %rd3, 512;
or.b64 %rd32, %rd4, 512;
mov.u32 %r35, 0;

$L__BB1_8:
add.s64 %rd52, %rd94, %rd1;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd52];
add.f32 %f93, data, %f93;
}

	add.s64 %rd53, %rd94, %rd4;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd53];
add.f32 %f93, data, %f93;
}

	add.s64 %rd54, %rd94, %rd3;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd54];
add.f32 %f93, data, %f93;
}

	add.s64 %rd55, %rd94, %rd2;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd55];
add.f32 %f93, data, %f93;
}

	add.s64 %rd56, %rd94, %rd29;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd56];
add.f32 %f93, data, %f93;
}

	add.s64 %rd57, %rd94, %rd32;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd57];
add.f32 %f93, data, %f93;
}

	add.s64 %rd58, %rd94, %rd31;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd58];
add.f32 %f93, data, %f93;
}

	add.s64 %rd59, %rd94, %rd30;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd59];
add.f32 %f93, data, %f93;
}

	add.s64 %rd60, %rd94, %rd25;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd60];
add.f32 %f93, data, %f93;
}

	add.s64 %rd61, %rd94, %rd28;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd61];
add.f32 %f93, data, %f93;
}

	add.s64 %rd62, %rd94, %rd27;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd62];
add.f32 %f93, data, %f93;
}

	add.s64 %rd63, %rd94, %rd26;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd63];
add.f32 %f93, data, %f93;
}

	add.s64 %rd64, %rd94, %rd21;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd64];
add.f32 %f93, data, %f93;
}

	add.s64 %rd65, %rd94, %rd24;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd65];
add.f32 %f93, data, %f93;
}

	add.s64 %rd66, %rd94, %rd23;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd66];
add.f32 %f93, data, %f93;
}

	add.s64 %rd67, %rd94, %rd22;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd67];
add.f32 %f93, data, %f93;
}

	add.s64 %rd68, %rd94, %rd17;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd68];
add.f32 %f93, data, %f93;
}

	add.s64 %rd69, %rd94, %rd20;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd69];
add.f32 %f93, data, %f93;
}

	add.s64 %rd70, %rd94, %rd19;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd70];
add.f32 %f93, data, %f93;
}

	add.s64 %rd71, %rd94, %rd18;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd71];
add.f32 %f93, data, %f93;
}

	add.s64 %rd72, %rd94, %rd13;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd72];
add.f32 %f93, data, %f93;
}

	add.s64 %rd73, %rd94, %rd16;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd73];
add.f32 %f93, data, %f93;
}

	add.s64 %rd74, %rd94, %rd15;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd74];
add.f32 %f93, data, %f93;
}

	add.s64 %rd75, %rd94, %rd14;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd75];
add.f32 %f93, data, %f93;
}

	add.s64 %rd76, %rd94, %rd9;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd76];
add.f32 %f93, data, %f93;
}

	add.s64 %rd77, %rd94, %rd12;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd77];
add.f32 %f93, data, %f93;
}

	add.s64 %rd78, %rd94, %rd11;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd78];
add.f32 %f93, data, %f93;
}

	add.s64 %rd79, %rd94, %rd10;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd79];
add.f32 %f93, data, %f93;
}

	add.s64 %rd80, %rd94, %rd5;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd80];
add.f32 %f93, data, %f93;
}

	add.s64 %rd81, %rd94, %rd8;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd81];
add.f32 %f93, data, %f93;
}

	add.s64 %rd82, %rd94, %rd7;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd82];
add.f32 %f93, data, %f93;
}

	add.s64 %rd83, %rd94, %rd6;

	{	
.reg .f32 data;
ld.global.ca.f32 data, [%rd83];
add.f32 %f93, data, %f93;
}

	add.s64 %rd94, %rd94, 4096;
add.s32 %r35, %r35, 1024;
setp.lt.u32 %p6, %r35, 32768;
@%p6 bra $L__BB1_8;

ld.param.u64 %rd93, [_Z5l1_bwPjS_PfS0__param_2];
cvta.to.global.u64 %rd92, %rd93;
ld.param.u64 %rd91, [_Z5l1_bwPjS_PfS0__param_1];
cvta.to.global.u64 %rd90, %rd91;
ld.param.u64 %rd89, [_Z5l1_bwPjS_PfS0__param_0];
cvta.to.global.u64 %rd88, %rd89;
mov.u32 %r30, %tid.x;

	bar.sync 0;

	
	mov.u32 %r29, %clock;

	mul.wide.u32 %rd84, %r30, 4;
add.s64 %rd85, %rd88, %rd84;
add.s64 %rd86, %rd90, %rd84;
st.global.u32 [%rd85], %r20;
st.global.u32 [%rd86], %r29;
add.s64 %rd87, %rd92, %rd84;
st.global.f32 [%rd87], %f93;
ret;

}


