<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: glm.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="dir_99470ca5a260450ccff98c118f8595ec.html">intel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">glm.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;intel_priv.hh&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">namespace </span>optkit::intel::glm{</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;    <span class="keyword">enum</span> glm : uint64_t {</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        ICACHE = 0x80, <span class="comment">// References per ICache line that are available in the ICache (hit). This event counts differently than Intel processors based on Silvermont microarchitecture</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        ICACHE__MASK__GLM_ICACHE__HIT = 0x0100, <span class="comment">// References per ICache line that are available in the ICache (hit). This event counts differently than Intel processors based on Silvermont microarchitecture</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        ICACHE__MASK__GLM_ICACHE__MISSES = 0x0200, <span class="comment">// References per ICache line that are not available in the ICache (miss). This event counts differently than Intel processors based on Silvermont microarchitecture</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        ICACHE__MASK__GLM_ICACHE__ACCESSES = 0x0300, <span class="comment">// References per ICache line. This event counts differently than Intel processors based on Silvermont microarchitecture</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        L2_REJECT_XQ = 0x30, <span class="comment">// Requests rejected by the XQ</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        L2_REJECT_XQ__MASK__GLM_L2_REJECT_XQ__ALL = 0x0000, <span class="comment">// Requests rejected by the XQ</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        HW_INTERRUPTS = 0xcb, <span class="comment">// Hardware interrupts received</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        HW_INTERRUPTS__MASK__GLM_HW_INTERRUPTS__RECEIVED = 0x0100, <span class="comment">// Hardware interrupts received</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        HW_INTERRUPTS__MASK__GLM_HW_INTERRUPTS__PENDING_AND_MASKED = 0x0400, <span class="comment">// Cycles pending interrupts are masked</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        BR_MISP_RETIRED = 0xc5, <span class="comment">// Retired mispredicted branch instructions (Precise Event)</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        BR_MISP_RETIRED__MASK__GLM_BR_MISP_RETIRED__ALL_BRANCHES = 0x0000, <span class="comment">// Retired mispredicted branch instructions (Precise Event)</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        BR_MISP_RETIRED__MASK__GLM_BR_MISP_RETIRED__JCC = 0x7e00, <span class="comment">// Retired mispredicted conditional branch instructions (Precise Event)</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        BR_MISP_RETIRED__MASK__GLM_BR_MISP_RETIRED__TAKEN_JCC = 0xfe00, <span class="comment">// Retired mispredicted conditional branch instructions that were taken (Precise Event)</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        BR_MISP_RETIRED__MASK__GLM_BR_MISP_RETIRED__IND_CALL = 0xfb00, <span class="comment">// Retired mispredicted near indirect call instructions (Precise Event)</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        BR_MISP_RETIRED__MASK__GLM_BR_MISP_RETIRED__RETURN = 0xf700, <span class="comment">// Retired mispredicted near return instructions (Precise Event)</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        BR_MISP_RETIRED__MASK__GLM_BR_MISP_RETIRED__NON_RETURN_IND = 0xeb00, <span class="comment">// Retired mispredicted instructions of near indirect Jmp or near indirect call (Precise Event)</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        DECODE_RESTRICTION = 0xe9, <span class="comment">// Decode restrictions due to predicting wrong instruction length</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        DECODE_RESTRICTION__MASK__GLM_DECODE_RESTRICTION__PREDECODE_WRONG = 0x0100, <span class="comment">// Decode restrictions due to predicting wrong instruction length</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        MISALIGN_MEM_REF = 0x13, <span class="comment">// Load uops that split a page (Precise Event)</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        MISALIGN_MEM_REF__MASK__GLM_MISALIGN_MEM_REF__LOAD_PAGE_SPLIT = 0x0200, <span class="comment">// Load uops that split a page (Precise Event)</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        MISALIGN_MEM_REF__MASK__GLM_MISALIGN_MEM_REF__STORE_PAGE_SPLIT = 0x0400, <span class="comment">// Store uops that split a page (Precise Event)</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        INST_RETIRED = 0xc0, <span class="comment">// Instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        INST_RETIRED__MASK__GLM_INST_RETIRED__ANY_P = 0x0000, <span class="comment">// Counts the number of instructions that retire execution. For instructions that consist of multiple uops</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        INSTRUCTION_RETIRED = 0xc0, <span class="comment">// Number of instructions retired</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        ISSUE_SLOTS_NOT_CONSUMED = 0xca, <span class="comment">// Unfilled issue slots per cycle because of a full resource in the backend</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        ISSUE_SLOTS_NOT_CONSUMED__MASK__GLM_ISSUE_SLOTS_NOT_CONSUMED__RESOURCE_FULL = 0x0100, <span class="comment">// Unfilled issue slots per cycle because of a full resource in the backend</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        ISSUE_SLOTS_NOT_CONSUMED__MASK__GLM_ISSUE_SLOTS_NOT_CONSUMED__RECOVERY = 0x0200, <span class="comment">// Unfilled issue slots per cycle to recover</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        ISSUE_SLOTS_NOT_CONSUMED__MASK__GLM_ISSUE_SLOTS_NOT_CONSUMED__ANY = 0x0000, <span class="comment">// Unfilled issue slots per cycle</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        ITLB = 0x81, <span class="comment">// ITLB misses</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        ITLB__MASK__GLM_ITLB__MISS = 0x0400, <span class="comment">// ITLB misses</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        LONGEST_LAT_CACHE = 0x2e, <span class="comment">// L2 cache requests</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        LONGEST_LAT_CACHE__MASK__GLM_LONGEST_LAT_CACHE__REFERENCE = 0x4f00, <span class="comment">// L2 cache requests</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        LONGEST_LAT_CACHE__MASK__GLM_LONGEST_LAT_CACHE__MISS = 0x4100, <span class="comment">// L2 cache request misses</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        MEM_LOAD_UOPS_RETIRED = 0xd1, <span class="comment">// Load uops retired that hit L1 data cache (Precise Event)</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__GLM_MEM_LOAD_UOPS_RETIRED__L1_HIT = 0x0100, <span class="comment">// Load uops retired that hit L1 data cache (Precise Event)</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__GLM_MEM_LOAD_UOPS_RETIRED__L1_MISS = 0x0800, <span class="comment">// Load uops retired that missed L1 data cache (Precise Event)</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__GLM_MEM_LOAD_UOPS_RETIRED__L2_HIT = 0x0200, <span class="comment">// Load uops retired that hit L2 (Precise Event)</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__GLM_MEM_LOAD_UOPS_RETIRED__L2_MISS = 0x1000, <span class="comment">// Load uops retired that missed L2 (Precise Event)</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__GLM_MEM_LOAD_UOPS_RETIRED__HITM = 0x2000, <span class="comment">// Memory uop retired where cross core or cross module HITM occurred (Precise Event)</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__GLM_MEM_LOAD_UOPS_RETIRED__WCB_HIT = 0x4000, <span class="comment">// Loads retired that hit WCB (Precise Event)</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__GLM_MEM_LOAD_UOPS_RETIRED__DRAM_HIT = 0x8000, <span class="comment">// Loads retired that came from DRAM (Precise Event)</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        LD_BLOCKS = 0x03, <span class="comment">// Loads blocked (Precise Event)</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        LD_BLOCKS__MASK__GLM_LD_BLOCKS__ALL_BLOCK = 0x1000, <span class="comment">// Loads blocked (Precise Event)</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        LD_BLOCKS__MASK__GLM_LD_BLOCKS__UTLB_MISS = 0x0800, <span class="comment">// Loads blocked because address in not in the UTLB (Precise Event)</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        LD_BLOCKS__MASK__GLM_LD_BLOCKS__STORE_FORWARD = 0x0200, <span class="comment">// Loads blocked due to store forward restriction (Precise Event)</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        LD_BLOCKS__MASK__GLM_LD_BLOCKS__DATA_UNKNOWN = 0x0100, <span class="comment">// Loads blocked due to store data not ready (Precise Event)</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        LD_BLOCKS__MASK__GLM_LD_BLOCKS__4K_ALIAS = 0x0400, <span class="comment">// Loads blocked because address has 4k partial address false dependence (Precise Event)</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        DL1 = 0x51, <span class="comment">// L1 Cache evictions for dirty data</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        DL1__MASK__GLM_DL1__DIRTY_EVICTION = 0x0100, <span class="comment">// L1 Cache evictions for dirty data</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        CYCLES_DIV_BUSY = 0xcd, <span class="comment">// Cycles a divider is busy</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        CYCLES_DIV_BUSY__MASK__GLM_CYCLES_DIV_BUSY__ALL = 0x0000, <span class="comment">// Cycles a divider is busy</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        CYCLES_DIV_BUSY__MASK__GLM_CYCLES_DIV_BUSY__IDIV = 0x0100, <span class="comment">// Cycles the integer divide unit is busy</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        CYCLES_DIV_BUSY__MASK__GLM_CYCLES_DIV_BUSY__FPDIV = 0x0200, <span class="comment">// Cycles the FP divide unit is busy</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        MS_DECODED = 0xe7, <span class="comment">// MS decode starts</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        MS_DECODED__MASK__GLM_MS_DECODED__MS_ENTRY = 0x0100, <span class="comment">// MS decode starts</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        UOPS_RETIRED = 0xc2, <span class="comment">// Uops retired (Precise Event)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        UOPS_RETIRED__MASK__GLM_UOPS_RETIRED__ANY = 0x0000, <span class="comment">// Uops retired (Precise Event)</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        UOPS_RETIRED__MASK__GLM_UOPS_RETIRED__MS = 0x0100, <span class="comment">// MS uops retired (Precise Event)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        OFFCORE_RESPONSE_1 = 0x2b7, <span class="comment">// Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop)</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__DMND_DATA_RD = 1ULL &lt;&lt; (0 + 8), <span class="comment">// Request: number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__DMND_RFO = 1ULL &lt;&lt; (1 + 8), <span class="comment">// Request: number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO prefetches</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__DMND_CODE_RD = 1ULL &lt;&lt; (2 + 8), <span class="comment">// Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__WB = 1ULL &lt;&lt; (3 + 8), <span class="comment">// Request: number of writebacks (modified to exclusive) transactions</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__PF_DATA_RD = 1ULL &lt;&lt; (4 + 8), <span class="comment">// Request: number of data cacheline reads generated by L2 prefetcher</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__PF_RFO = 1ULL &lt;&lt; (5 + 8), <span class="comment">// Request: number of RFO requests generated by L2 prefetcher</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__PARTIAL_READS = 1ULL &lt;&lt; (7 + 8), <span class="comment">// Request: number of partil reads</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__PARTIAL_WRITES = 1ULL &lt;&lt; (8 + 8), <span class="comment">// Request: number of partial writes</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__UC_CODE_READS = 1ULL &lt;&lt; (9 + 8), <span class="comment">// Request: number of uncached code reads</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__BUS_LOCKS = 1ULL &lt;&lt; (10 + 8), <span class="comment">// Request: number of bus lock and split lock requests</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__FULL_STRM_ST = 1ULL &lt;&lt; (11 + 8), <span class="comment">// Request: number of streaming store requests for full cacheline</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__SW_PF = 1ULL &lt;&lt; (12 + 8), <span class="comment">// Request: number of cacheline requests due to software prefetch</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__PF_L1_DATA_RD = 1ULL &lt;&lt; (13 + 8), <span class="comment">// Request: number of data cacheline reads generated by L1 data prefetcher</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__PARTIAL_STRM_ST = 1ULL &lt;&lt; (14 + 8), <span class="comment">// Request: number of streaming store requests for partial cacheline</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__STRM_ST = (1ULL &lt;&lt; (14 + 8)) | (1ULL &lt;&lt; (11+8)), <span class="comment">// Request: number of streaming store requests for partial or full cacheline</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__ANY_REQUEST = 1ULL &lt;&lt; (15 + 8), <span class="comment">// Request: combination of all request umasks</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__ANY_PF_DATA_RD = (1ULL &lt;&lt; (4+8)) | (1ULL &lt;&lt; (12+8)) | (1ULL &lt;&lt; (13+8)), <span class="comment">// Request: number of prefetch data reads</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__ANY_RFO = (1ULL &lt;&lt; (1+8)) | (1ULL &lt;&lt; (5+8)), <span class="comment">// Request: number of RFO</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__ANY_RESPONSE = 1ULL &lt;&lt; (16 + 8), <span class="comment">// Response: any response type</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__L2_HIT = 1ULL &lt;&lt; (18 + 8), <span class="comment">// Supplier: counts L2 hits</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__L2_MISS_SNP_MISS_OR_NO_SNOOP_NEEDED = 1ULL &lt;&lt; (33 + 8), <span class="comment">// Snoop: counts number true misses to this processor module for which a snoop request missed the other processor module or no snoop was needed</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__L2_MISS_HIT_OTHER_CORE_NO_FWD = 1ULL &lt;&lt; (34 + 8), <span class="comment">// Snoop: counts number of times a snoop request hits the other processor module but no data forwarding is needed</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__L2_MISS_HITM_OTHER_CORE = 1ULL &lt;&lt; (36 + 8), <span class="comment">// Snoop: counts number of times a snoop request hits in the other processor module or other core&#39;s L1 where a modified copy (M-state) is found</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__L2_MISS_SNP_NON_DRAM = 1ULL &lt;&lt; (37 + 8), <span class="comment">// Snoop:  counts number of times target was a non-DRAM system address. This includes MMIO transactions</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        OFFCORE_RESPONSE_1__MASK__GLM_OFFCORE_RESPONSE_1__L2_MISS_SNP_ANY = 0xfULL &lt;&lt; (33 + 8), <span class="comment">// Snoop: any snoop reason</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        MACHINE_CLEARS = 0xc3, <span class="comment">// Self-Modifying Code detected</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        MACHINE_CLEARS__MASK__GLM_MACHINE_CLEARS__SMC = 0x0100, <span class="comment">// Self-Modifying Code detected</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        MACHINE_CLEARS__MASK__GLM_MACHINE_CLEARS__MEMORY_ORDERING = 0x0200, <span class="comment">// Machine cleas due to memory ordering issue</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        MACHINE_CLEARS__MASK__GLM_MACHINE_CLEARS__FP_ASSIST = 0x0400, <span class="comment">// Machine clears due to FP assists</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        MACHINE_CLEARS__MASK__GLM_MACHINE_CLEARS__DISAMBIGUATION = 0x0800, <span class="comment">// Machine clears due to memory disambiguation</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        MACHINE_CLEARS__MASK__GLM_MACHINE_CLEARS__ALL = 0x0000, <span class="comment">// All machine clears</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        BR_INST_RETIRED = 0xc4, <span class="comment">// Retired branch instructions (Precise Event)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        BR_INST_RETIRED__MASK__GLM_BR_INST_RETIRED__ALL_BRANCHES = 0x0000, <span class="comment">// Retired branch instructions (Precise Event)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        BR_INST_RETIRED__MASK__GLM_BR_INST_RETIRED__ALL_TAKEN_BRANCHES = 0x8000, <span class="comment">// Retired branch instructions (Precise Event)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        BR_INST_RETIRED__MASK__GLM_BR_INST_RETIRED__JCC = 0x7e00, <span class="comment">// Retired conditional branch instructions (Precise Event)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        BR_INST_RETIRED__MASK__GLM_BR_INST_RETIRED__TAKEN_JCC = 0xfe00, <span class="comment">// Retired conditional branch instructions that were taken (Precise Event)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        BR_INST_RETIRED__MASK__GLM_BR_INST_RETIRED__CALL = 0xf900, <span class="comment">// Retired near call instructions (Precise Event)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        BR_INST_RETIRED__MASK__GLM_BR_INST_RETIRED__REL_CALL = 0xfd00, <span class="comment">// Retired near relative call instructions (Precise Event)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        BR_INST_RETIRED__MASK__GLM_BR_INST_RETIRED__IND_CALL = 0xfb00, <span class="comment">// Retired near indirect call instructions (Precise Event)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        BR_INST_RETIRED__MASK__GLM_BR_INST_RETIRED__RETURN = 0xf700, <span class="comment">// Retired near return instructions (Precise Event)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        BR_INST_RETIRED__MASK__GLM_BR_INST_RETIRED__NON_RETURN_IND = 0xeb00, <span class="comment">// Retired instructions of near indirect Jmp or call (Precise Event)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        BR_INST_RETIRED__MASK__GLM_BR_INST_RETIRED__FAR_BRANCH = 0xbf00, <span class="comment">// Retired far branch instructions (Precise Event)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        FETCH_STALL = 0x86, <span class="comment">// Cycles where code-fetch is stalled and an ICache miss is outstanding.  This is not the same as an ICache Miss</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        FETCH_STALL__MASK__GLM_FETCH_STALL__ICACHE_FILL_PENDING_CYCLES = 0x0200, <span class="comment">// Cycles where code-fetch is stalled and an ICache miss is outstanding.  This is not the same as an ICache Miss</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        UOPS_NOT_DELIVERED = 0x9c, <span class="comment">// Uops requested but not-delivered to the back-end per cycle</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        UOPS_NOT_DELIVERED__MASK__GLM_UOPS_NOT_DELIVERED__ANY = 0x0000, <span class="comment">// Uops requested but not-delivered to the back-end per cycle</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        MISPREDICTED_BRANCH_RETIRED = 0xc5, <span class="comment">// Number of mispredicted branch instructions retired</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        INSTRUCTIONS_RETIRED = 0xc0, <span class="comment">// Number of instructions retired</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        MEM_UOPS_RETIRED = 0xd0, <span class="comment">// Load uops retired (Precise Event)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        MEM_UOPS_RETIRED__MASK__GLM_MEM_UOPS_RETIRED__ALL_LOADS = 0x8100, <span class="comment">// Load uops retired (Precise Event)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        MEM_UOPS_RETIRED__MASK__GLM_MEM_UOPS_RETIRED__ALL_STORES = 0x8200, <span class="comment">// Store uops retired (Precise Event)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        MEM_UOPS_RETIRED__MASK__GLM_MEM_UOPS_RETIRED__ALL = 0x8300, <span class="comment">// Memory uops retired (Precise Event)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        MEM_UOPS_RETIRED__MASK__GLM_MEM_UOPS_RETIRED__DTLB_MISS_LOADS = 0x1100, <span class="comment">// Load uops retired that missed the DTLB (Precise Event)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        MEM_UOPS_RETIRED__MASK__GLM_MEM_UOPS_RETIRED__DTLB_MISS_STORES = 0x1200, <span class="comment">// Store uops retired that missed the DTLB (Precise Event)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        MEM_UOPS_RETIRED__MASK__GLM_MEM_UOPS_RETIRED__DTLB_MISS = 0x1300, <span class="comment">// Memory uops retired that missed the DTLB (Precise Event)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        MEM_UOPS_RETIRED__MASK__GLM_MEM_UOPS_RETIRED__LOCK_LOADS = 0x2100, <span class="comment">// Locked load uops retired (Precise Event)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        MEM_UOPS_RETIRED__MASK__GLM_MEM_UOPS_RETIRED__SPLIT_LOADS = 0x4100, <span class="comment">// Load uops retired that split a cache-line (Precise Event)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        MEM_UOPS_RETIRED__MASK__GLM_MEM_UOPS_RETIRED__SPLIT_STORES = 0x4200, <span class="comment">// Stores uops retired that split a cache-line (Precise Event)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        MEM_UOPS_RETIRED__MASK__GLM_MEM_UOPS_RETIRED__SPLIT = 0x4300, <span class="comment">// Memory uops retired that split a cache-line (Precise Event)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        UOPS_ISSUED = 0x0e, <span class="comment">// Uops issued to the back end per cycle</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        UOPS_ISSUED__MASK__GLM_UOPS_ISSUED__ANY = 0x0000, <span class="comment">// Uops issued to the back end per cycle</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        OFFCORE_RESPONSE_0 = 0x1b7, <span class="comment">// Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__DMND_DATA_RD = 1ULL &lt;&lt; (0 + 8), <span class="comment">// Request: number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__DMND_RFO = 1ULL &lt;&lt; (1 + 8), <span class="comment">// Request: number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO prefetches</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__DMND_CODE_RD = 1ULL &lt;&lt; (2 + 8), <span class="comment">// Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__WB = 1ULL &lt;&lt; (3 + 8), <span class="comment">// Request: number of writebacks (modified to exclusive) transactions</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__PF_DATA_RD = 1ULL &lt;&lt; (4 + 8), <span class="comment">// Request: number of data cacheline reads generated by L2 prefetcher</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__PF_RFO = 1ULL &lt;&lt; (5 + 8), <span class="comment">// Request: number of RFO requests generated by L2 prefetcher</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__PARTIAL_READS = 1ULL &lt;&lt; (7 + 8), <span class="comment">// Request: number of partil reads</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__PARTIAL_WRITES = 1ULL &lt;&lt; (8 + 8), <span class="comment">// Request: number of partial writes</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__UC_CODE_READS = 1ULL &lt;&lt; (9 + 8), <span class="comment">// Request: number of uncached code reads</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__BUS_LOCKS = 1ULL &lt;&lt; (10 + 8), <span class="comment">// Request: number of bus lock and split lock requests</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__FULL_STRM_ST = 1ULL &lt;&lt; (11 + 8), <span class="comment">// Request: number of streaming store requests for full cacheline</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__SW_PF = 1ULL &lt;&lt; (12 + 8), <span class="comment">// Request: number of cacheline requests due to software prefetch</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__PF_L1_DATA_RD = 1ULL &lt;&lt; (13 + 8), <span class="comment">// Request: number of data cacheline reads generated by L1 data prefetcher</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__PARTIAL_STRM_ST = 1ULL &lt;&lt; (14 + 8), <span class="comment">// Request: number of streaming store requests for partial cacheline</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__STRM_ST = (1ULL &lt;&lt; (14 + 8)) | (1ULL &lt;&lt; (11+8)), <span class="comment">// Request: number of streaming store requests for partial or full cacheline</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__ANY_REQUEST = 1ULL &lt;&lt; (15 + 8), <span class="comment">// Request: combination of all request umasks</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__ANY_PF_DATA_RD = (1ULL &lt;&lt; (4+8)) | (1ULL &lt;&lt; (12+8)) | (1ULL &lt;&lt; (13+8)), <span class="comment">// Request: number of prefetch data reads</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__ANY_RFO = (1ULL &lt;&lt; (1+8)) | (1ULL &lt;&lt; (5+8)), <span class="comment">// Request: number of RFO</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__ANY_RESPONSE = 1ULL &lt;&lt; (16 + 8), <span class="comment">// Response: any response type</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__L2_HIT = 1ULL &lt;&lt; (18 + 8), <span class="comment">// Supplier: counts L2 hits</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__L2_MISS_SNP_MISS_OR_NO_SNOOP_NEEDED = 1ULL &lt;&lt; (33 + 8), <span class="comment">// Snoop: counts number true misses to this processor module for which a snoop request missed the other processor module or no snoop was needed</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__L2_MISS_HIT_OTHER_CORE_NO_FWD = 1ULL &lt;&lt; (34 + 8), <span class="comment">// Snoop: counts number of times a snoop request hits the other processor module but no data forwarding is needed</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__L2_MISS_HITM_OTHER_CORE = 1ULL &lt;&lt; (36 + 8), <span class="comment">// Snoop: counts number of times a snoop request hits in the other processor module or other core&#39;s L1 where a modified copy (M-state) is found</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__L2_MISS_SNP_NON_DRAM = 1ULL &lt;&lt; (37 + 8), <span class="comment">// Snoop:  counts number of times target was a non-DRAM system address. This includes MMIO transactions</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__L2_MISS_SNP_ANY = 0x1bULL &lt;&lt; (33 + 8), <span class="comment">// Snoop: any snoop reason</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        OFFCORE_RESPONSE_0__MASK__GLM_OFFCORE_RESPONSE_0__OUTSTANDING = 1ULL &lt;&lt; (38 + 8), <span class="comment">// Outstanding request:  counts weighted cycles of outstanding offcore requests of the request type specified in the bits 15:0 of offcore_response from the time the XQ receives the request and any response received. Bits 37:16 must be set to 0. This is only available for offcore_response_0</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        UNHALTED_REFERENCE_CYCLES = 0x0300, <span class="comment">// Unhalted reference cycles. Ticks at constant reference frequency</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        BRANCH_INSTRUCTIONS_RETIRED = 0xc4, <span class="comment">// Number of branch instructions retired</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        CORE_REJECT_L2Q = 0x31, <span class="comment">// Requests rejected by the L2Q</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        CORE_REJECT_L2Q__MASK__GLM_CORE_REJECT_L2Q__ALL = 0x0000, <span class="comment">// Requests rejected by the L2Q</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        PAGE_WALKS = 0x05, <span class="comment">// Duration of D-side page-walks in cycles</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        PAGE_WALKS__MASK__GLM_PAGE_WALKS__D_SIDE_CYCLES = 0x0100, <span class="comment">// Duration of D-side page-walks in cycles</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        PAGE_WALKS__MASK__GLM_PAGE_WALKS__I_SIDE_CYCLES = 0x0200, <span class="comment">// Duration of I-side pagewalks in cycles</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        PAGE_WALKS__MASK__GLM_PAGE_WALKS__CYCLES = 0x0300, <span class="comment">// Duration of page-walks in cycles</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        BACLEARS = 0xe6, <span class="comment">// BACLEARs asserted for any branch type</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        BACLEARS__MASK__GLM_BACLEARS__ALL = 0x0100, <span class="comment">// BACLEARs asserted for any branch type</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        BACLEARS__MASK__GLM_BACLEARS__RETURN = 0x0800, <span class="comment">// BACLEARs asserted for return branch</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        BACLEARS__MASK__GLM_BACLEARS__COND = 0x1000, <span class="comment">// BACLEARs asserted for conditional branch</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        CPU_CLK_UNHALTED = 0x00, <span class="comment">// Core cycles when core is not halted  (Fixed event)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        CPU_CLK_UNHALTED__MASK__GLM_CPU_CLK_UNHALTED__CORE = 0x0200, <span class="comment">// Core cycles when core is not halted  (Fixed event)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        CPU_CLK_UNHALTED__MASK__GLM_CPU_CLK_UNHALTED__REF_TSC = 0x0300, <span class="comment">// Reference cycles when core is not halted  (Fixed event)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        CPU_CLK_UNHALTED__MASK__GLM_CPU_CLK_UNHALTED__CORE_P = 0x0000, <span class="comment">// Core cycles when core is not halted</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        CPU_CLK_UNHALTED__MASK__GLM_CPU_CLK_UNHALTED__REF = 0x0100, <span class="comment">// Reference cycles when core is not halted</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        UNHALTED_CORE_CYCLES = 0x3c, <span class="comment">// Core clock cycles whenever the clock signal on the specific core is running (not halted)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    };</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;};</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160; </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="keyword">namespace </span>glm = optkit::intel::glm;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
