Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Mar  3 14:29:57 2021
| Host         : killian-GL552VW running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : system_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.324        0.000                      0                   34        0.261        0.000                      0                   34        7.946        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
CLK33       {0.000 15.000}     30.000          33.333          
clk_fpga_0  {0.000 5.051}      10.101          99.000          
clk_fpga_1  {0.000 10.101}     20.202          49.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                      7.946        0.000                       0                     1  
clk_fpga_1         15.324        0.000                      0                   34        0.261        0.000                      0                   34        9.601        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.946ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.051 }
Period(ns):         10.101
Sources:            { i_system/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.101      7.946      BUFGCTRL_X0Y16  i_system/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       15.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.324ns  (required time - arrival time)
  Source:                 RstCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            Rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_1 rise@20.202ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.952ns (20.849%)  route 3.614ns (79.151%))
  Logic Levels:           4  (LUT1=1 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 22.929 - 20.202 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          1.639     2.933    Clk
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  RstCnt_reg[1]/Q
                         net (fo=2, routed)           0.823     4.212    RstCnt_reg[1]
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.336 f  RstCnt[0]_i_5/O
                         net (fo=1, routed)           0.647     4.984    RstCnt[0]_i_5_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.108 f  RstCnt[0]_i_3/O
                         net (fo=1, routed)           0.444     5.552    RstCnt[0]_i_3_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.676 f  RstCnt[0]_i_1/O
                         net (fo=17, routed)          1.364     7.041    RstCnt
    SLICE_X54Y16         LUT1 (Prop_lut1_I0_O)        0.124     7.165 r  Rst_i_1/O
                         net (fo=2, routed)           0.335     7.499    Rst_i_1_n_0
    SLICE_X54Y14         FDRE                                         r  Rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.290    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.381 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          1.548    22.929    Clk
    SLICE_X54Y14         FDRE                                         r  Rst_reg/C
                         clock pessimism              0.230    23.159    
                         clock uncertainty           -0.305    22.854    
    SLICE_X54Y14         FDRE (Setup_fdre_C_D)       -0.031    22.823    Rst_reg
  -------------------------------------------------------------------
                         required time                         22.823    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                 15.324    

Slack (MET) :             15.754ns  (required time - arrival time)
  Source:                 RstCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            RstCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_1 rise@20.202ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.828ns (21.343%)  route 3.051ns (78.657%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.847 - 20.202 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          1.639     2.933    Clk
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  RstCnt_reg[1]/Q
                         net (fo=2, routed)           0.823     4.212    RstCnt_reg[1]
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.336 r  RstCnt[0]_i_5/O
                         net (fo=1, routed)           0.647     4.984    RstCnt[0]_i_5_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.108 r  RstCnt[0]_i_3/O
                         net (fo=1, routed)           0.444     5.552    RstCnt[0]_i_3_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.676 r  RstCnt[0]_i_1/O
                         net (fo=17, routed)          1.136     6.812    RstCnt
    SLICE_X53Y25         FDRE                                         r  RstCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.290    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.381 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          1.465    22.847    Clk
    SLICE_X53Y25         FDRE                                         r  RstCnt_reg[12]/C
                         clock pessimism              0.230    23.076    
                         clock uncertainty           -0.305    22.771    
    SLICE_X53Y25         FDRE (Setup_fdre_C_CE)      -0.205    22.566    RstCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         22.566    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                 15.754    

Slack (MET) :             15.754ns  (required time - arrival time)
  Source:                 RstCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            RstCnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_1 rise@20.202ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.828ns (21.343%)  route 3.051ns (78.657%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.847 - 20.202 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          1.639     2.933    Clk
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  RstCnt_reg[1]/Q
                         net (fo=2, routed)           0.823     4.212    RstCnt_reg[1]
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.336 r  RstCnt[0]_i_5/O
                         net (fo=1, routed)           0.647     4.984    RstCnt[0]_i_5_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.108 r  RstCnt[0]_i_3/O
                         net (fo=1, routed)           0.444     5.552    RstCnt[0]_i_3_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.676 r  RstCnt[0]_i_1/O
                         net (fo=17, routed)          1.136     6.812    RstCnt
    SLICE_X53Y25         FDRE                                         r  RstCnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.290    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.381 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          1.465    22.847    Clk
    SLICE_X53Y25         FDRE                                         r  RstCnt_reg[13]/C
                         clock pessimism              0.230    23.076    
                         clock uncertainty           -0.305    22.771    
    SLICE_X53Y25         FDRE (Setup_fdre_C_CE)      -0.205    22.566    RstCnt_reg[13]
  -------------------------------------------------------------------
                         required time                         22.566    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                 15.754    

Slack (MET) :             15.754ns  (required time - arrival time)
  Source:                 RstCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            RstCnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_1 rise@20.202ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.828ns (21.343%)  route 3.051ns (78.657%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.847 - 20.202 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          1.639     2.933    Clk
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  RstCnt_reg[1]/Q
                         net (fo=2, routed)           0.823     4.212    RstCnt_reg[1]
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.336 r  RstCnt[0]_i_5/O
                         net (fo=1, routed)           0.647     4.984    RstCnt[0]_i_5_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.108 r  RstCnt[0]_i_3/O
                         net (fo=1, routed)           0.444     5.552    RstCnt[0]_i_3_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.676 r  RstCnt[0]_i_1/O
                         net (fo=17, routed)          1.136     6.812    RstCnt
    SLICE_X53Y25         FDRE                                         r  RstCnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.290    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.381 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          1.465    22.847    Clk
    SLICE_X53Y25         FDRE                                         r  RstCnt_reg[14]/C
                         clock pessimism              0.230    23.076    
                         clock uncertainty           -0.305    22.771    
    SLICE_X53Y25         FDRE (Setup_fdre_C_CE)      -0.205    22.566    RstCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         22.566    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                 15.754    

Slack (MET) :             15.754ns  (required time - arrival time)
  Source:                 RstCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            RstCnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_1 rise@20.202ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.828ns (21.343%)  route 3.051ns (78.657%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.847 - 20.202 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          1.639     2.933    Clk
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  RstCnt_reg[1]/Q
                         net (fo=2, routed)           0.823     4.212    RstCnt_reg[1]
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.336 r  RstCnt[0]_i_5/O
                         net (fo=1, routed)           0.647     4.984    RstCnt[0]_i_5_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.108 r  RstCnt[0]_i_3/O
                         net (fo=1, routed)           0.444     5.552    RstCnt[0]_i_3_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.676 r  RstCnt[0]_i_1/O
                         net (fo=17, routed)          1.136     6.812    RstCnt
    SLICE_X53Y25         FDRE                                         r  RstCnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.290    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.381 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          1.465    22.847    Clk
    SLICE_X53Y25         FDRE                                         r  RstCnt_reg[15]/C
                         clock pessimism              0.230    23.076    
                         clock uncertainty           -0.305    22.771    
    SLICE_X53Y25         FDRE (Setup_fdre_C_CE)      -0.205    22.566    RstCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         22.566    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                 15.754    

Slack (MET) :             15.764ns  (required time - arrival time)
  Source:                 RstCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            Rst_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_1 rise@20.202ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.952ns (22.498%)  route 3.280ns (77.502%))
  Logic Levels:           4  (LUT1=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 22.927 - 20.202 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          1.639     2.933    Clk
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  RstCnt_reg[1]/Q
                         net (fo=2, routed)           0.823     4.212    RstCnt_reg[1]
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.336 f  RstCnt[0]_i_5/O
                         net (fo=1, routed)           0.647     4.984    RstCnt[0]_i_5_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.108 f  RstCnt[0]_i_3/O
                         net (fo=1, routed)           0.444     5.552    RstCnt[0]_i_3_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.676 f  RstCnt[0]_i_1/O
                         net (fo=17, routed)          1.364     7.041    RstCnt
    SLICE_X54Y16         LUT1 (Prop_lut1_I0_O)        0.124     7.165 r  Rst_i_1/O
                         net (fo=2, routed)           0.000     7.165    Rst_i_1_n_0
    SLICE_X54Y16         FDRE                                         r  Rst_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.290    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.381 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          1.546    22.927    Clk
    SLICE_X54Y16         FDRE                                         r  Rst_reg_lopt_replica/C
                         clock pessimism              0.230    23.157    
                         clock uncertainty           -0.305    22.852    
    SLICE_X54Y16         FDRE (Setup_fdre_C_D)        0.077    22.929    Rst_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         22.929    
                         arrival time                          -7.165    
  -------------------------------------------------------------------
                         slack                                 15.764    

Slack (MET) :             16.123ns  (required time - arrival time)
  Source:                 RstCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            RstCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_1 rise@20.202ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.828ns (23.199%)  route 2.741ns (76.801%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.849 - 20.202 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          1.639     2.933    Clk
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  RstCnt_reg[1]/Q
                         net (fo=2, routed)           0.823     4.212    RstCnt_reg[1]
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.336 r  RstCnt[0]_i_5/O
                         net (fo=1, routed)           0.647     4.984    RstCnt[0]_i_5_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.108 r  RstCnt[0]_i_3/O
                         net (fo=1, routed)           0.444     5.552    RstCnt[0]_i_3_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.676 r  RstCnt[0]_i_1/O
                         net (fo=17, routed)          0.826     6.502    RstCnt
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.290    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.381 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          1.468    22.849    Clk
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[0]/C
                         clock pessimism              0.286    23.135    
                         clock uncertainty           -0.305    22.830    
    SLICE_X53Y22         FDRE (Setup_fdre_C_CE)      -0.205    22.625    RstCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         22.625    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                 16.123    

Slack (MET) :             16.123ns  (required time - arrival time)
  Source:                 RstCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            RstCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_1 rise@20.202ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.828ns (23.199%)  route 2.741ns (76.801%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.849 - 20.202 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          1.639     2.933    Clk
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  RstCnt_reg[1]/Q
                         net (fo=2, routed)           0.823     4.212    RstCnt_reg[1]
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.336 r  RstCnt[0]_i_5/O
                         net (fo=1, routed)           0.647     4.984    RstCnt[0]_i_5_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.108 r  RstCnt[0]_i_3/O
                         net (fo=1, routed)           0.444     5.552    RstCnt[0]_i_3_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.676 r  RstCnt[0]_i_1/O
                         net (fo=17, routed)          0.826     6.502    RstCnt
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.290    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.381 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          1.468    22.849    Clk
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[1]/C
                         clock pessimism              0.286    23.135    
                         clock uncertainty           -0.305    22.830    
    SLICE_X53Y22         FDRE (Setup_fdre_C_CE)      -0.205    22.625    RstCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         22.625    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                 16.123    

Slack (MET) :             16.123ns  (required time - arrival time)
  Source:                 RstCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            RstCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_1 rise@20.202ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.828ns (23.199%)  route 2.741ns (76.801%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.849 - 20.202 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          1.639     2.933    Clk
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  RstCnt_reg[1]/Q
                         net (fo=2, routed)           0.823     4.212    RstCnt_reg[1]
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.336 r  RstCnt[0]_i_5/O
                         net (fo=1, routed)           0.647     4.984    RstCnt[0]_i_5_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.108 r  RstCnt[0]_i_3/O
                         net (fo=1, routed)           0.444     5.552    RstCnt[0]_i_3_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.676 r  RstCnt[0]_i_1/O
                         net (fo=17, routed)          0.826     6.502    RstCnt
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.290    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.381 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          1.468    22.849    Clk
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[2]/C
                         clock pessimism              0.286    23.135    
                         clock uncertainty           -0.305    22.830    
    SLICE_X53Y22         FDRE (Setup_fdre_C_CE)      -0.205    22.625    RstCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         22.625    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                 16.123    

Slack (MET) :             16.123ns  (required time - arrival time)
  Source:                 RstCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            RstCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_1 rise@20.202ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.828ns (23.199%)  route 2.741ns (76.801%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.849 - 20.202 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          1.639     2.933    Clk
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  RstCnt_reg[1]/Q
                         net (fo=2, routed)           0.823     4.212    RstCnt_reg[1]
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.336 r  RstCnt[0]_i_5/O
                         net (fo=1, routed)           0.647     4.984    RstCnt[0]_i_5_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.108 r  RstCnt[0]_i_3/O
                         net (fo=1, routed)           0.444     5.552    RstCnt[0]_i_3_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.676 r  RstCnt[0]_i_1/O
                         net (fo=17, routed)          0.826     6.502    RstCnt
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.290    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.381 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          1.468    22.849    Clk
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[3]/C
                         clock pessimism              0.286    23.135    
                         clock uncertainty           -0.305    22.830    
    SLICE_X53Y22         FDRE (Setup_fdre_C_CE)      -0.205    22.625    RstCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         22.625    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                 16.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 RstCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            RstCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          0.548     0.884    Clk
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  RstCnt_reg[3]/Q
                         net (fo=2, routed)           0.117     1.142    RstCnt_reg[3]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.250 r  RstCnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.250    RstCnt_reg[0]_i_2_n_4
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          0.812     1.178    Clk
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[3]/C
                         clock pessimism             -0.294     0.884    
    SLICE_X53Y22         FDRE (Hold_fdre_C_D)         0.105     0.989    RstCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 RstCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            RstCnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          0.545     0.881    Clk
    SLICE_X53Y24         FDRE                                         r  RstCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  RstCnt_reg[11]/Q
                         net (fo=2, routed)           0.119     1.141    RstCnt_reg[11]
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.249 r  RstCnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.249    RstCnt_reg[8]_i_1_n_4
    SLICE_X53Y24         FDRE                                         r  RstCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          0.809     1.175    Clk
    SLICE_X53Y24         FDRE                                         r  RstCnt_reg[11]/C
                         clock pessimism             -0.294     0.881    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.105     0.986    RstCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 RstCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            RstCnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          0.545     0.881    Clk
    SLICE_X53Y25         FDRE                                         r  RstCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  RstCnt_reg[15]/Q
                         net (fo=2, routed)           0.119     1.141    RstCnt_reg[15]
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.249 r  RstCnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.249    RstCnt_reg[12]_i_1_n_4
    SLICE_X53Y25         FDRE                                         r  RstCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          0.809     1.175    Clk
    SLICE_X53Y25         FDRE                                         r  RstCnt_reg[15]/C
                         clock pessimism             -0.294     0.881    
    SLICE_X53Y25         FDRE (Hold_fdre_C_D)         0.105     0.986    RstCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 RstCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            RstCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          0.546     0.882    Clk
    SLICE_X53Y23         FDRE                                         r  RstCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  RstCnt_reg[7]/Q
                         net (fo=2, routed)           0.120     1.143    RstCnt_reg[7]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.251 r  RstCnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.251    RstCnt_reg[4]_i_1_n_4
    SLICE_X53Y23         FDRE                                         r  RstCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          0.810     1.176    Clk
    SLICE_X53Y23         FDRE                                         r  RstCnt_reg[7]/C
                         clock pessimism             -0.294     0.882    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.105     0.987    RstCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 RstCnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            RstCnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          0.545     0.881    Clk
    SLICE_X53Y25         FDRE                                         r  RstCnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  RstCnt_reg[12]/Q
                         net (fo=2, routed)           0.114     1.136    RstCnt_reg[12]
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.251 r  RstCnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.251    RstCnt_reg[12]_i_1_n_7
    SLICE_X53Y25         FDRE                                         r  RstCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          0.809     1.175    Clk
    SLICE_X53Y25         FDRE                                         r  RstCnt_reg[12]/C
                         clock pessimism             -0.294     0.881    
    SLICE_X53Y25         FDRE (Hold_fdre_C_D)         0.105     0.986    RstCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 RstCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            RstCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          0.545     0.881    Clk
    SLICE_X53Y24         FDRE                                         r  RstCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  RstCnt_reg[8]/Q
                         net (fo=2, routed)           0.116     1.138    RstCnt_reg[8]
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.253 r  RstCnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.253    RstCnt_reg[8]_i_1_n_7
    SLICE_X53Y24         FDRE                                         r  RstCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          0.809     1.175    Clk
    SLICE_X53Y24         FDRE                                         r  RstCnt_reg[8]/C
                         clock pessimism             -0.294     0.881    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.105     0.986    RstCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 RstCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            RstCnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          0.545     0.881    Clk
    SLICE_X53Y25         FDRE                                         r  RstCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  RstCnt_reg[14]/Q
                         net (fo=2, routed)           0.120     1.142    RstCnt_reg[14]
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.253 r  RstCnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.253    RstCnt_reg[12]_i_1_n_5
    SLICE_X53Y25         FDRE                                         r  RstCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          0.809     1.175    Clk
    SLICE_X53Y25         FDRE                                         r  RstCnt_reg[14]/C
                         clock pessimism             -0.294     0.881    
    SLICE_X53Y25         FDRE (Hold_fdre_C_D)         0.105     0.986    RstCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 RstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            RstCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          0.548     0.884    Clk
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  RstCnt_reg[2]/Q
                         net (fo=2, routed)           0.120     1.145    RstCnt_reg[2]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.256 r  RstCnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.256    RstCnt_reg[0]_i_2_n_5
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          0.812     1.178    Clk
    SLICE_X53Y22         FDRE                                         r  RstCnt_reg[2]/C
                         clock pessimism             -0.294     0.884    
    SLICE_X53Y22         FDRE (Hold_fdre_C_D)         0.105     0.989    RstCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 RstCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            RstCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          0.546     0.882    Clk
    SLICE_X53Y23         FDRE                                         r  RstCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  RstCnt_reg[4]/Q
                         net (fo=2, routed)           0.117     1.140    RstCnt_reg[4]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.255 r  RstCnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.255    RstCnt_reg[4]_i_1_n_7
    SLICE_X53Y23         FDRE                                         r  RstCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          0.810     1.176    Clk
    SLICE_X53Y23         FDRE                                         r  RstCnt_reg[4]/C
                         clock pessimism             -0.294     0.882    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.105     0.987    RstCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 RstCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            RstCnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          0.545     0.881    Clk
    SLICE_X53Y24         FDRE                                         r  RstCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  RstCnt_reg[10]/Q
                         net (fo=2, routed)           0.122     1.143    RstCnt_reg[10]
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.254 r  RstCnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.254    RstCnt_reg[8]_i_1_n_5
    SLICE_X53Y24         FDRE                                         r  RstCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18, routed)          0.809     1.175    Clk
    SLICE_X53Y24         FDRE                                         r  RstCnt_reg[10]/C
                         clock pessimism             -0.294     0.881    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.105     0.986    RstCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.101 }
Period(ns):         20.202
Sources:            { i_system/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.202      18.047     BUFGCTRL_X0Y17  i_system/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         20.202      19.202     SLICE_X53Y22    RstCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.202      19.202     SLICE_X53Y24    RstCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.202      19.202     SLICE_X53Y24    RstCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.202      19.202     SLICE_X53Y25    RstCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.202      19.202     SLICE_X53Y23    RstCnt_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.202      19.202     SLICE_X53Y24    RstCnt_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.202      19.202     SLICE_X53Y24    RstCnt_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.202      19.202     SLICE_X54Y14    Rst_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.202      19.202     SLICE_X54Y16    Rst_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.101      9.601      SLICE_X53Y22    RstCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.101      9.601      SLICE_X53Y24    RstCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.101      9.601      SLICE_X53Y24    RstCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.101      9.601      SLICE_X53Y25    RstCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.101      9.601      SLICE_X53Y23    RstCnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.101      9.601      SLICE_X53Y24    RstCnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.101      9.601      SLICE_X53Y24    RstCnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.101      9.601      SLICE_X54Y14    Rst_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.101      9.601      SLICE_X54Y16    Rst_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.101      9.601      SLICE_X53Y25    RstCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.101      9.601      SLICE_X54Y14    Rst_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.101      9.601      SLICE_X53Y22    RstCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.101      9.601      SLICE_X53Y22    RstCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.101      9.601      SLICE_X53Y24    RstCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.101      9.601      SLICE_X53Y24    RstCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.101      9.601      SLICE_X53Y24    RstCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.101      9.601      SLICE_X53Y24    RstCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.101      9.601      SLICE_X53Y25    RstCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.101      9.601      SLICE_X53Y25    RstCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.101      9.601      SLICE_X53Y23    RstCnt_reg[7]/C



