# riscv following cs61c
## General Description
 This is my risc-v cpu core design lab project following cs61c from berkeley university. It is classic 5 stages piple cpu.
 
## Tools
the tools used in this lab.
### verilog editor
###  vim
#### eclipse with sveditor plugin
### verilog simulator
### waveform viewer

## Reference
### Computer Organization and Design RISC-V Edition: The Hardware Software Interface  1st Edition
https://www.amazon.com/Computer-Organization-Design-RISC-V-Architecture/dp/0128122757
### ~cs61c  from berkeley university.
http://www-inst.eecs.berkeley.edu/~cs61c/fa17/