
*** Running vivado
    with args -log mpatrol_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mpatrol_top.tcl


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source mpatrol_top.tcl -notrace
Command: synth_design -top mpatrol_top -part xc7a35tftg256-1 -directive RuntimeOptimized
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10624 
WARNING: [Synth 8-2441] non-module variable cnt cannot be initialized at declaration [F:/repos/a35/NUEVO/mpatrol/src/rtl/scandoubler.v:53]
WARNING: [Synth 8-2441] non-module variable pixsz cannot be initialized at declaration [F:/repos/a35/NUEVO/mpatrol/src/rtl/scandoubler.v:54]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 401.953 ; gain = 109.871
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mpatrol_top' [F:/repos/a35/NUEVO/mpatrol/src/modulo_top_lx35.v:9]
INFO: [Synth 8-638] synthesizing module 'relojes' [F:/repos/a35/NUEVO/mpatrol/A35/A35.runs/synth_1/.Xil/Vivado-10288-W7-PC/realtime/relojes_stub.vhdl:17]
WARNING: [Synth 8-350] instance 'relojes' of module 'relojes' requires 6 connections, but only 5 given [F:/repos/a35/NUEVO/mpatrol/src/modulo_top_lx35.v:40]
INFO: [Synth 8-6157] synthesizing module 'scandoubler' [F:/repos/a35/NUEVO/mpatrol/src/rtl/scandoubler.v:23]
INFO: [Synth 8-6155] done synthesizing module 'scandoubler' (1#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/scandoubler.v:23]
INFO: [Synth 8-638] synthesizing module 'mpatrol' [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:34]
INFO: [Synth 8-638] synthesizing module 'moon_patrol_sound_board' [F:/repos/a35/NUEVO/mpatrol/src/rtl/moon_patrol_sound_board.vhd:39]
INFO: [Synth 8-638] synthesizing module 'cpu68' [F:/repos/a35/NUEVO/mpatrol/src/rtl/cpu68.vhd:86]
INFO: [Synth 8-226] default block is never used [F:/repos/a35/NUEVO/mpatrol/src/rtl/cpu68.vhd:189]
INFO: [Synth 8-226] default block is never used [F:/repos/a35/NUEVO/mpatrol/src/rtl/cpu68.vhd:1041]
INFO: [Synth 8-226] default block is never used [F:/repos/a35/NUEVO/mpatrol/src/rtl/cpu68.vhd:1064]
INFO: [Synth 8-226] default block is never used [F:/repos/a35/NUEVO/mpatrol/src/rtl/cpu68.vhd:1223]
INFO: [Synth 8-226] default block is never used [F:/repos/a35/NUEVO/mpatrol/src/rtl/cpu68.vhd:1439]
INFO: [Synth 8-226] default block is never used [F:/repos/a35/NUEVO/mpatrol/src/rtl/cpu68.vhd:1617]
INFO: [Synth 8-226] default block is never used [F:/repos/a35/NUEVO/mpatrol/src/rtl/cpu68.vhd:1718]
INFO: [Synth 8-256] done synthesizing module 'cpu68' (2#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/cpu68.vhd:86]
INFO: [Synth 8-638] synthesizing module 'moon_patrol_sound_prog' [F:/repos/a35/NUEVO/mpatrol/src/rtl/moon_patrol_sound_prog.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'moon_patrol_sound_prog' (3#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/moon_patrol_sound_prog.vhd:12]
INFO: [Synth 8-638] synthesizing module 'gen_ram' [F:/repos/a35/NUEVO/mpatrol/src/rtl/gen_ram.vhd:45]
	Parameter dWidth bound to: 8 - type: integer 
	Parameter aWidth bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_ram' (4#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/gen_ram.vhd:45]
INFO: [Synth 8-638] synthesizing module 'YM2149' [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:94]
INFO: [Synth 8-226] default block is never used [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:158]
INFO: [Synth 8-226] default block is never used [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:203]
INFO: [Synth 8-226] default block is never used [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:231]
INFO: [Synth 8-226] default block is never used [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:466]
INFO: [Synth 8-226] default block is never used [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:504]
WARNING: [Synth 8-6014] Unused sequential element noise_gen_comp_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:288]
WARNING: [Synth 8-6014] Unused sequential element poly17_zero_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:293]
WARNING: [Synth 8-6014] Unused sequential element tone_gen_freq_reg[1] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:316]
WARNING: [Synth 8-6014] Unused sequential element tone_gen_freq_reg[2] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:316]
WARNING: [Synth 8-6014] Unused sequential element tone_gen_freq_reg[3] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:316]
WARNING: [Synth 8-6014] Unused sequential element tone_gen_comp_reg[1] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:322]
WARNING: [Synth 8-6014] Unused sequential element tone_gen_comp_reg[2] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:322]
WARNING: [Synth 8-6014] Unused sequential element tone_gen_comp_reg[3] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:322]
WARNING: [Synth 8-6014] Unused sequential element env_gen_freq_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:348]
WARNING: [Synth 8-6014] Unused sequential element env_gen_comp_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element is_bot_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:408]
WARNING: [Synth 8-6014] Unused sequential element is_bot_p1_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:409]
WARNING: [Synth 8-6014] Unused sequential element is_top_m1_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:410]
WARNING: [Synth 8-6014] Unused sequential element is_top_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:411]
WARNING: [Synth 8-6014] Unused sequential element chan_mixed_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:488]
WARNING: [Synth 8-6014] Unused sequential element chan_amp_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:490]
INFO: [Synth 8-256] done synthesizing module 'YM2149' (5#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element sz_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/moon_patrol_sound_board.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'moon_patrol_sound_board' (6#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/moon_patrol_sound_board.vhd:39]
INFO: [Synth 8-638] synthesizing module 'dac' [F:/repos/a35/NUEVO/mpatrol/src/rtl/dac.vhd:33]
	Parameter C_bits bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dac' (7#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/dac.vhd:33]
INFO: [Synth 8-638] synthesizing module 'PACE' [F:/repos/a35/NUEVO/mpatrol/src/rtl/pace.vhd:40]
INFO: [Synth 8-638] synthesizing module 'inputs' [F:/repos/a35/NUEVO/mpatrol/src/rtl/Inputs.VHD:28]
	Parameter NUM_DIPS bound to: 18 - type: integer 
	Parameter NUM_INPUTS bound to: 6 - type: integer 
	Parameter CLK_1US_DIV bound to: 49 - type: integer 
INFO: [Synth 8-638] synthesizing module 'inputmapper' [F:/repos/a35/NUEVO/mpatrol/src/rtl/input_mapper.vhd:33]
	Parameter NUM_DIPS bound to: 18 - type: integer 
	Parameter NUM_INPUTS bound to: 6 - type: integer 
WARNING: [Synth 8-5858] RAM jamma_v_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM keybd_v_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM inputs_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element keybd_v_reg[3][d] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/input_mapper.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element keybd_v_reg[4][d] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/input_mapper.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'inputmapper' (8#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/input_mapper.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element tick_1us_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/Inputs.VHD:74]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/Inputs.VHD:73]
WARNING: [Synth 8-3848] Net ps2_reset in module/entity inputs does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/Inputs.VHD:34]
WARNING: [Synth 8-3848] Net ps2_press in module/entity inputs does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/Inputs.VHD:35]
WARNING: [Synth 8-3848] Net ps2_release in module/entity inputs does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/Inputs.VHD:36]
WARNING: [Synth 8-3848] Net ps2_scancode in module/entity inputs does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/Inputs.VHD:37]
INFO: [Synth 8-256] done synthesizing module 'inputs' (9#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/Inputs.VHD:28]
INFO: [Synth 8-638] synthesizing module 'platform' [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:51]
	Parameter NUM_INPUT_BYTES bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_div' [F:/repos/a35/NUEVO/mpatrol/src/rtl/clk_div.vhd:18]
	Parameter DIVISOR bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div' (10#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/clk_div.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Z80' [F:/repos/a35/NUEVO/mpatrol/src/t80/Z80.vhd:31]
	Parameter Mode bound to: 0 - type: integer 
	Parameter T2Write bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'T80se' declared at 'F:/repos/a35/NUEVO/mpatrol/src/t80/T80se.vhd:75' bound to instance 'Z80_uP' of component 'T80se' [F:/repos/a35/NUEVO/mpatrol/src/t80/Z80.vhd:108]
INFO: [Synth 8-638] synthesizing module 'T80se' [F:/repos/a35/NUEVO/mpatrol/src/t80/T80se.vhd:103]
	Parameter Mode bound to: 0 - type: integer 
	Parameter T2Write bound to: 1 - type: integer 
	Parameter IOWait bound to: 1 - type: integer 
	Parameter Mode bound to: 0 - type: integer 
	Parameter IOWait bound to: 1 - type: integer 
	Parameter Flag_C bound to: 0 - type: integer 
	Parameter Flag_N bound to: 1 - type: integer 
	Parameter Flag_P bound to: 2 - type: integer 
	Parameter Flag_X bound to: 3 - type: integer 
	Parameter Flag_H bound to: 4 - type: integer 
	Parameter Flag_Y bound to: 5 - type: integer 
	Parameter Flag_Z bound to: 6 - type: integer 
	Parameter Flag_S bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'T80' declared at 'F:/repos/a35/NUEVO/mpatrol/src/t80/T80.vhd:88' bound to instance 'u0' of component 'T80' [F:/repos/a35/NUEVO/mpatrol/src/t80/T80se.vhd:115]
INFO: [Synth 8-638] synthesizing module 'T80' [F:/repos/a35/NUEVO/mpatrol/src/t80/T80.vhd:128]
	Parameter Mode bound to: 0 - type: integer 
	Parameter IOWait bound to: 1 - type: integer 
	Parameter Flag_C bound to: 0 - type: integer 
	Parameter Flag_N bound to: 1 - type: integer 
	Parameter Flag_P bound to: 2 - type: integer 
	Parameter Flag_X bound to: 3 - type: integer 
	Parameter Flag_H bound to: 4 - type: integer 
	Parameter Flag_Y bound to: 5 - type: integer 
	Parameter Flag_Z bound to: 6 - type: integer 
	Parameter Flag_S bound to: 7 - type: integer 
	Parameter Mode bound to: 0 - type: integer 
	Parameter Flag_C bound to: 0 - type: integer 
	Parameter Flag_N bound to: 1 - type: integer 
	Parameter Flag_P bound to: 2 - type: integer 
	Parameter Flag_X bound to: 3 - type: integer 
	Parameter Flag_H bound to: 4 - type: integer 
	Parameter Flag_Y bound to: 5 - type: integer 
	Parameter Flag_Z bound to: 6 - type: integer 
	Parameter Flag_S bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'T80_MCode' declared at 'F:/repos/a35/NUEVO/mpatrol/src/t80/T80_MCode.vhd:82' bound to instance 'mcode' of component 'T80_MCode' [F:/repos/a35/NUEVO/mpatrol/src/t80/T80.vhd:252]
INFO: [Synth 8-638] synthesizing module 'T80_MCode' [F:/repos/a35/NUEVO/mpatrol/src/t80/T80_MCode.vhd:153]
	Parameter Mode bound to: 0 - type: integer 
	Parameter Flag_C bound to: 0 - type: integer 
	Parameter Flag_N bound to: 1 - type: integer 
	Parameter Flag_P bound to: 2 - type: integer 
	Parameter Flag_X bound to: 3 - type: integer 
	Parameter Flag_H bound to: 4 - type: integer 
	Parameter Flag_Y bound to: 5 - type: integer 
	Parameter Flag_Z bound to: 6 - type: integer 
	Parameter Flag_S bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'T80_MCode' (11#1) [F:/repos/a35/NUEVO/mpatrol/src/t80/T80_MCode.vhd:153]
	Parameter Mode bound to: 0 - type: integer 
	Parameter Flag_C bound to: 0 - type: integer 
	Parameter Flag_N bound to: 1 - type: integer 
	Parameter Flag_P bound to: 2 - type: integer 
	Parameter Flag_X bound to: 3 - type: integer 
	Parameter Flag_H bound to: 4 - type: integer 
	Parameter Flag_Y bound to: 5 - type: integer 
	Parameter Flag_Z bound to: 6 - type: integer 
	Parameter Flag_S bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'T80_ALU' declared at 'F:/repos/a35/NUEVO/mpatrol/src/t80/T80_ALU.vhd:72' bound to instance 'alu' of component 'T80_ALU' [F:/repos/a35/NUEVO/mpatrol/src/t80/T80.vhd:319]
INFO: [Synth 8-638] synthesizing module 'T80_ALU' [F:/repos/a35/NUEVO/mpatrol/src/t80/T80_ALU.vhd:98]
	Parameter Mode bound to: 0 - type: integer 
	Parameter Flag_C bound to: 0 - type: integer 
	Parameter Flag_N bound to: 1 - type: integer 
	Parameter Flag_P bound to: 2 - type: integer 
	Parameter Flag_X bound to: 3 - type: integer 
	Parameter Flag_H bound to: 4 - type: integer 
	Parameter Flag_Y bound to: 5 - type: integer 
	Parameter Flag_Z bound to: 6 - type: integer 
	Parameter Flag_S bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'T80_ALU' (12#1) [F:/repos/a35/NUEVO/mpatrol/src/t80/T80_ALU.vhd:98]
INFO: [Synth 8-3491] module 'T80_Reg' declared at 'F:/repos/a35/NUEVO/mpatrol/src/t80/T80_Reg.vhd:65' bound to instance 'Regs' of component 'T80_Reg' [F:/repos/a35/NUEVO/mpatrol/src/t80/T80.vhd:834]
INFO: [Synth 8-638] synthesizing module 'T80_Reg' [F:/repos/a35/NUEVO/mpatrol/src/t80/T80_Reg.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'T80_Reg' (13#1) [F:/repos/a35/NUEVO/mpatrol/src/t80/T80_Reg.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'T80' (14#1) [F:/repos/a35/NUEVO/mpatrol/src/t80/T80.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'T80se' (15#1) [F:/repos/a35/NUEVO/mpatrol/src/t80/T80se.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'Z80' (16#1) [F:/repos/a35/NUEVO/mpatrol/src/t80/Z80.vhd:31]
INFO: [Synth 8-6157] synthesizing module 'sprom' [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:13]
	Parameter init_file bound to: mpa-1.3m.mem - type: string 
	Parameter widthad_a bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mpa-1.3m.mem' is read successfully [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:26]
INFO: [Synth 8-6155] done synthesizing module 'sprom' (17#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:13]
INFO: [Synth 8-6157] synthesizing module 'sprom__parameterized0' [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:13]
	Parameter init_file bound to: mpa-2.3l.mem - type: string 
	Parameter widthad_a bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mpa-2.3l.mem' is read successfully [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:26]
INFO: [Synth 8-6155] done synthesizing module 'sprom__parameterized0' (17#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:13]
INFO: [Synth 8-6157] synthesizing module 'sprom__parameterized1' [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:13]
	Parameter init_file bound to: mpa-3.3k.mem - type: string 
	Parameter widthad_a bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mpa-3.3k.mem' is read successfully [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:26]
INFO: [Synth 8-6155] done synthesizing module 'sprom__parameterized1' (17#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:13]
INFO: [Synth 8-6157] synthesizing module 'sprom__parameterized2' [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:13]
	Parameter init_file bound to: mpa-4.3j.mem - type: string 
	Parameter widthad_a bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mpa-4.3j.mem' is read successfully [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:26]
INFO: [Synth 8-6155] done synthesizing module 'sprom__parameterized2' (17#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:13]
INFO: [Synth 8-6157] synthesizing module 'sprom__parameterized3' [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:13]
	Parameter init_file bound to: mpe-5.3e.mem - type: string 
	Parameter widthad_a bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mpe-5.3e.mem' is read successfully [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:26]
INFO: [Synth 8-6155] done synthesizing module 'sprom__parameterized3' (17#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:13]
INFO: [Synth 8-6157] synthesizing module 'sprom__parameterized4' [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:13]
	Parameter init_file bound to: mpe-4.3f.mem - type: string 
	Parameter widthad_a bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mpe-4.3f.mem' is read successfully [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:26]
INFO: [Synth 8-6155] done synthesizing module 'sprom__parameterized4' (17#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:13]
INFO: [Synth 8-6157] synthesizing module 'dprom_2r' [F:/repos/a35/NUEVO/mpatrol/src/rtl/dprom_2r.v:13]
	Parameter init_file bound to: mpb-2.3m.mem - type: string 
	Parameter widthad_a bound to: 12 - type: integer 
	Parameter widthad_b bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mpb-2.3m.mem' is read successfully [F:/repos/a35/NUEVO/mpatrol/src/rtl/dprom_2r.v:29]
INFO: [Synth 8-6155] done synthesizing module 'dprom_2r' (18#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/dprom_2r.v:13]
INFO: [Synth 8-6157] synthesizing module 'dprom_2r__parameterized0' [F:/repos/a35/NUEVO/mpatrol/src/rtl/dprom_2r.v:13]
	Parameter init_file bound to: mpb-1.3n.mem - type: string 
	Parameter widthad_a bound to: 12 - type: integer 
	Parameter widthad_b bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mpb-1.3n.mem' is read successfully [F:/repos/a35/NUEVO/mpatrol/src/rtl/dprom_2r.v:29]
INFO: [Synth 8-6155] done synthesizing module 'dprom_2r__parameterized0' (18#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/dprom_2r.v:13]
INFO: [Synth 8-6157] synthesizing module 'sprom__parameterized5' [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:13]
	Parameter init_file bound to: mpe-3.3h.mem - type: string 
	Parameter widthad_a bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mpe-3.3h.mem' is read successfully [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:26]
INFO: [Synth 8-6155] done synthesizing module 'sprom__parameterized5' (18#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:13]
INFO: [Synth 8-6157] synthesizing module 'sprom__parameterized6' [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:13]
	Parameter init_file bound to: mpe-2.3k.mem - type: string 
	Parameter widthad_a bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mpe-2.3k.mem' is read successfully [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:26]
INFO: [Synth 8-6155] done synthesizing module 'sprom__parameterized6' (18#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:13]
INFO: [Synth 8-6157] synthesizing module 'sprom__parameterized7' [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:13]
	Parameter init_file bound to: mpe-1.3l.mem - type: string 
	Parameter widthad_a bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mpe-1.3l.mem' is read successfully [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:26]
INFO: [Synth 8-6155] done synthesizing module 'sprom__parameterized7' (18#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprom.v:13]
INFO: [Synth 8-6157] synthesizing module 'dpram' [F:/repos/a35/NUEVO/mpatrol/src/rtl/dpram.v:13]
	Parameter widthad_a bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dpram' (19#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/dpram.v:13]
INFO: [Synth 8-6157] synthesizing module 'spram' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spram.v:13]
	Parameter widthad_a bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spram' (20#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spram.v:13]
WARNING: [Synth 8-6014] Unused sequential element rot_en_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:116]
WARNING: [Synth 8-3848] Net graphics_o[pal][0] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[pal][1] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[pal][2] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[pal][3] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[pal][4] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[pal][5] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[pal][6] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[pal][7] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[pal][8] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[pal][9] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[pal][10] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[pal][11] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[pal][12] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[pal][13] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[pal][14] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[pal][15] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[bit8][2] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[bit8][3] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[bit8][4] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[bit8][5] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[bit8][6] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[bit8][7] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[bit16][3] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[hsync] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[vsync] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[rgb][r] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[rgb][g] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
WARNING: [Synth 8-3848] Net graphics_o[rgb][b] in module/entity platform does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'platform' (21#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/platform.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Graphics' [F:/repos/a35/NUEVO/mpatrol/src/rtl/Graphics.VHD:30]
INFO: [Synth 8-638] synthesizing module 'pace_video_controller' [F:/repos/a35/NUEVO/mpatrol/src/rtl/video_controller.vhd:43]
	Parameter CONFIG bound to: 14 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
	Parameter H_SIZE bound to: 256 - type: integer 
	Parameter V_SIZE bound to: 256 - type: integer 
	Parameter L_CROP bound to: 6 - type: integer 
	Parameter R_CROP bound to: 8 - type: integer 
	Parameter H_SCALE bound to: 1 - type: integer 
	Parameter V_SCALE bound to: 1 - type: integer 
	Parameter H_SYNC_POL bound to: 1'b1 
	Parameter V_SYNC_POL bound to: 1'b1 
	Parameter BORDER_RGB bound to: 30'b000000000000000000000000000000 
WARNING: [Synth 8-6014] Unused sequential element count_v_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/video_controller.vhd:309]
WARNING: [Synth 8-3848] Net video_o[de] in module/entity pace_video_controller does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/video_controller.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'pace_video_controller' (22#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/video_controller.vhd:43]
INFO: [Synth 8-638] synthesizing module 'pace_video_mixer' [F:/repos/a35/NUEVO/mpatrol/src/rtl/video_mixer.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pace_video_mixer' (23#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/video_mixer.vhd:29]
INFO: [Synth 8-638] synthesizing module 'BITMAP_1' [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap1_ctl.vhd:31]
	Parameter DELAY bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pel_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap1_ctl.vhd:91]
WARNING: [Synth 8-6014] Unused sequential element pal_i_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap1_ctl.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[0] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap1_ctl.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[1] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap1_ctl.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[2] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap1_ctl.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'BITMAP_1' (24#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap1_ctl.vhd:31]
INFO: [Synth 8-638] synthesizing module 'BITMAP_2' [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap2_ctl.vhd:31]
	Parameter DELAY bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pel_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap2_ctl.vhd:91]
WARNING: [Synth 8-6014] Unused sequential element pal_i_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap2_ctl.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[0] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap2_ctl.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[1] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap2_ctl.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[2] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap2_ctl.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'BITMAP_2' (25#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap2_ctl.vhd:31]
INFO: [Synth 8-638] synthesizing module 'BITMAP_3' [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap3_ctl.vhd:31]
	Parameter DELAY bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pel_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap3_ctl.vhd:91]
WARNING: [Synth 8-6014] Unused sequential element pal_i_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap3_ctl.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[0] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap3_ctl.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[1] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap3_ctl.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[2] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap3_ctl.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'BITMAP_3' (26#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap3_ctl.vhd:31]
INFO: [Synth 8-638] synthesizing module 'TILEMAP_1' [F:/repos/a35/NUEVO/mpatrol/src/rtl/tilemapctl.vhd:36]
	Parameter DELAY bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pel_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/tilemapctl.vhd:108]
WARNING: [Synth 8-6014] Unused sequential element pal_i_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/tilemapctl.vhd:109]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[0] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/tilemapctl.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[1] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/tilemapctl.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[2] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/tilemapctl.vhd:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_reg' and it is trimmed from '11' to '8' bits. [F:/repos/a35/NUEVO/mpatrol/src/rtl/tilemapctl.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'TILEMAP_1' (27#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/tilemapctl.vhd:36]
	Parameter N_SPRITES bound to: 64 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'sprite_array' declared at 'F:/repos/a35/NUEVO/mpatrol/src/rtl/sprite_array.vhd:13' bound to instance 'sprites_inst' of component 'sprite_array' [F:/repos/a35/NUEVO/mpatrol/src/rtl/Graphics.VHD:159]
INFO: [Synth 8-638] synthesizing module 'sprite_array' [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprite_array.vhd:44]
	Parameter N_SPRITES bound to: 64 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sptReg' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg' (28#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 0 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element tbl_i_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:125]
WARNING: [Synth 8-6014] Unused sequential element pal_i_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[0] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[1] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[2] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'spritectl' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized0' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized0' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized0' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 1 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element tbl_i_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:125]
WARNING: [Synth 8-6014] Unused sequential element pal_i_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[0] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[1] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[2] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized0' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized1' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized1' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized1' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 2 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element tbl_i_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:125]
WARNING: [Synth 8-6014] Unused sequential element pal_i_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[0] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[1] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[2] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized1' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized2' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized2' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized2' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 3 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element tbl_i_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:125]
WARNING: [Synth 8-6014] Unused sequential element pal_i_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[0] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[1] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[2] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized2' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized3' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized3' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized3' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 4 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element tbl_i_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:125]
WARNING: [Synth 8-6014] Unused sequential element pal_i_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[0] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[1] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[2] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized3' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized4' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized4' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized4' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 5 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element tbl_i_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:125]
WARNING: [Synth 8-6014] Unused sequential element pal_i_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[0] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[1] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[2] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized4' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized5' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized5' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized5' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 6 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element tbl_i_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:125]
WARNING: [Synth 8-6014] Unused sequential element pal_i_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[0] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[1] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[2] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized5' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized6' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized6' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized6' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 7 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element tbl_i_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:125]
WARNING: [Synth 8-6014] Unused sequential element pal_i_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[0] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[1] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element pal_rgb_reg[2] was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized6' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized7' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized7' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized7' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 8 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:72]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized7' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized8' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized8' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized8' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 9 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized8' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized9' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized9' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized9' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 10 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized9' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized10' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized10' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized10' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 11 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized10' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized11' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized11' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized11' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 12 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized11' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized12' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized12' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized12' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 13 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized12' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized13' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized13' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized13' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 14 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized13' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized14' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized14' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized14' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 15 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized14' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized15' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized15' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized15' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 16 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized15' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized16' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized16' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized16' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 17 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized16' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized17' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized17' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized17' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 18 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized17' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized18' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized18' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized18' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 19 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized18' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized19' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized19' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized19' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 20 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized19' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized20' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized20' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized20' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 21 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized20' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized21' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized21' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized21' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 22 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized21' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized22' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized22' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized22' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 23 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized22' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized23' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized23' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized23' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 24 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized23' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized24' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized24' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized24' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 25 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized24' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized25' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized25' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized25' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 26 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized25' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized26' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized26' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized26' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 27 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized26' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized27' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized27' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized27' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 28 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized27' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized28' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized28' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized28' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 29 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized28' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized29' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized29' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized29' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 30 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized29' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized30' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized30' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized30' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 31 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized30' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized31' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized31' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized31' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 32 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized31' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized32' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized32' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized32' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 33 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized32' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized33' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized33' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized33' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 34 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized33' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized34' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized34' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized34' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 35 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized34' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized35' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized35' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized35' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 36 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized35' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized36' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized36' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized36' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 37 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized36' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized37' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 38 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized37' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized37' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 38 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized37' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized38' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 39 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized38' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized38' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 39 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized38' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized39' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized39' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized39' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 40 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized39' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized40' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 41 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized40' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized40' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 41 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized40' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized41' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 42 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized41' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized41' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 42 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized41' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized42' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 43 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized42' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized42' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 43 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized42' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized43' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 44 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized43' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized43' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 44 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized43' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized44' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 45 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized44' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized44' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 45 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized44' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized45' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 46 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized45' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized45' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 46 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized45' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized46' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized46' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized46' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 47 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized46' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized47' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized47' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized47' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 48 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized47' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized48' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 49 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized48' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized48' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 49 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized48' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized49' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized49' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized49' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 50 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized49' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized50' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 51 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized50' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized50' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 51 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized50' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized51' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 52 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized51' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized51' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 52 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized51' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized52' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 53 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized52' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized52' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 53 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized52' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized53' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 54 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized53' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized53' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 54 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized53' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized54' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 55 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized54' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized54' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 55 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized54' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized55' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 56 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized55' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized55' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 56 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized55' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized56' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 57 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized56' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized56' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 57 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized56' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized57' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 58 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized57' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized57' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 58 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized57' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized58' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 59 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized58' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized58' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 59 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized58' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized59' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 60 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized59' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized59' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 60 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized59' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized60' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 61 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized60' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized60' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 61 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized60' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized61' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 62 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized61' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized61' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 62 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized61' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sptReg__parameterized62' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
	Parameter INDEX bound to: 63 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sptReg__parameterized62' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritereg.vhd:22]
INFO: [Synth 8-638] synthesizing module 'spritectl__parameterized62' [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
	Parameter INDEX bound to: 63 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spritectl__parameterized62' (29#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/spritectl.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'sprite_array' (30#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/sprite_array.vhd:44]
WARNING: [Synth 8-3848] Net video_o[de] in module/entity Graphics does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/Graphics.VHD:25]
INFO: [Synth 8-256] done synthesizing module 'Graphics' (31#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/Graphics.VHD:30]
INFO: [Synth 8-256] done synthesizing module 'PACE' (32#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/pace.vhd:40]
WARNING: [Synth 8-3848] Net buttons_i in module/entity mpatrol does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:38]
WARNING: [Synth 8-3848] Net switches_i in module/entity mpatrol does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:39]
WARNING: [Synth 8-3848] Net inputs_i[ps2_kclk] in module/entity mpatrol does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:41]
WARNING: [Synth 8-3848] Net inputs_i[ps2_kdat] in module/entity mpatrol does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:41]
WARNING: [Synth 8-3848] Net inputs_i[ps2_mclk] in module/entity mpatrol does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:41]
WARNING: [Synth 8-3848] Net inputs_i[ps2_mdat] in module/entity mpatrol does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:41]
WARNING: [Synth 8-3848] Net inputs_i[jamma_n][p][2][start] in module/entity mpatrol does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:41]
WARNING: [Synth 8-3848] Net inputs_i[analogue][1] in module/entity mpatrol does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:41]
WARNING: [Synth 8-3848] Net inputs_i[analogue][2] in module/entity mpatrol does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:41]
WARNING: [Synth 8-3848] Net inputs_i[analogue][3] in module/entity mpatrol does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:41]
WARNING: [Synth 8-3848] Net inputs_i[analogue][4] in module/entity mpatrol does not have driver. [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mpatrol' (33#1) [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:34]
INFO: [Synth 8-638] synthesizing module 'keyboard' [F:/repos/a35/NUEVO/mpatrol/src/keyb/keyboard.vhd:20]
	Parameter filter_length bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ps2_intf' declared at 'F:/repos/a35/NUEVO/mpatrol/src/keyb/ps2_intf.vhd:44' bound to instance 'ps2' of component 'ps2_intf' [F:/repos/a35/NUEVO/mpatrol/src/keyb/keyboard.vhd:63]
INFO: [Synth 8-638] synthesizing module 'ps2_intf' [F:/repos/a35/NUEVO/mpatrol/src/keyb/ps2_intf.vhd:62]
	Parameter filter_length bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ps2_intf' (34#1) [F:/repos/a35/NUEVO/mpatrol/src/keyb/ps2_intf.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'keyboard' (35#1) [F:/repos/a35/NUEVO/mpatrol/src/keyb/keyboard.vhd:20]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/repos/a35/NUEVO/mpatrol/src/modulo_top_lx35.v:165]
INFO: [Synth 8-6157] synthesizing module 'multiboot' [F:/repos/a35/NUEVO/mpatrol/src/multiboot_1x.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/repos/a35/NUEVO/mpatrol/src/multiboot_1x.v:19]
INFO: [Synth 8-6157] synthesizing module 'multiboot_spartan6' [F:/repos/a35/NUEVO/mpatrol/src/multiboot_1x.v:27]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SYNC_H bound to: 1 - type: integer 
	Parameter SYNC_L bound to: 2 - type: integer 
	Parameter CWD_H bound to: 3 - type: integer 
	Parameter CWD_L bound to: 4 - type: integer 
	Parameter GEN1_H bound to: 5 - type: integer 
	Parameter GEN1_L bound to: 6 - type: integer 
	Parameter GEN2_H bound to: 7 - type: integer 
	Parameter GEN2_L bound to: 8 - type: integer 
	Parameter GEN3_H bound to: 9 - type: integer 
	Parameter GEN3_L bound to: 10 - type: integer 
	Parameter GEN4_H bound to: 11 - type: integer 
	Parameter GEN4_L bound to: 12 - type: integer 
	Parameter GEN5_H bound to: 13 - type: integer 
	Parameter GEN5_L bound to: 14 - type: integer 
	Parameter NUL_H bound to: 15 - type: integer 
	Parameter NUL_L bound to: 16 - type: integer 
	Parameter MOD_H bound to: 17 - type: integer 
	Parameter MOD_L bound to: 18 - type: integer 
	Parameter HCO_H bound to: 19 - type: integer 
	Parameter HCO_L bound to: 20 - type: integer 
	Parameter RBT_H bound to: 21 - type: integer 
	Parameter RBT_L bound to: 22 - type: integer 
	Parameter NOOP_0 bound to: 23 - type: integer 
	Parameter NOOP_1 bound to: 24 - type: integer 
	Parameter NOOP_2 bound to: 25 - type: integer 
	Parameter NOOP_3 bound to: 26 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/repos/a35/NUEVO/mpatrol/src/multiboot_1x.v:43]
INFO: [Synth 8-6157] synthesizing module 'ICAP_SPARTAN6' [F:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22266]
	Parameter DEVICE_ID bound to: 67109011 - type: integer 
	Parameter SIM_CFG_FILE_NAME bound to: NONE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ICAP_SPARTAN6' (36#1) [F:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22266]
WARNING: [Synth 8-350] instance 'ICAP_SPARTAN6_inst' of module 'ICAP_SPARTAN6' requires 6 connections, but only 4 given [F:/repos/a35/NUEVO/mpatrol/src/multiboot_1x.v:43]
INFO: [Synth 8-4471] merging register 'ff_icap_wr_reg' into 'ff_icap_ce_reg' [F:/repos/a35/NUEVO/mpatrol/src/multiboot_1x.v:48]
INFO: [Synth 8-6155] done synthesizing module 'multiboot_spartan6' (37#1) [F:/repos/a35/NUEVO/mpatrol/src/multiboot_1x.v:27]
INFO: [Synth 8-6155] done synthesizing module 'multiboot' (38#1) [F:/repos/a35/NUEVO/mpatrol/src/multiboot_1x.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mpatrol_top' (39#1) [F:/repos/a35/NUEVO/mpatrol/src/modulo_top_lx35.v:9]
WARNING: [Synth 8-3917] design mpatrol_top has port sram_addr[18] driven by constant 0
WARNING: [Synth 8-3917] design mpatrol_top has port sram_addr[17] driven by constant 0
WARNING: [Synth 8-3917] design mpatrol_top has port sram_addr[16] driven by constant 0
WARNING: [Synth 8-3917] design mpatrol_top has port sram_addr[15] driven by constant 1
WARNING: [Synth 8-3917] design mpatrol_top has port sram_addr[14] driven by constant 0
WARNING: [Synth 8-3917] design mpatrol_top has port sram_addr[13] driven by constant 0
WARNING: [Synth 8-3917] design mpatrol_top has port sram_addr[12] driven by constant 0
WARNING: [Synth 8-3917] design mpatrol_top has port sram_addr[11] driven by constant 1
WARNING: [Synth 8-3917] design mpatrol_top has port sram_addr[10] driven by constant 1
WARNING: [Synth 8-3917] design mpatrol_top has port sram_addr[9] driven by constant 1
WARNING: [Synth 8-3917] design mpatrol_top has port sram_addr[8] driven by constant 1
WARNING: [Synth 8-3917] design mpatrol_top has port sram_addr[7] driven by constant 1
WARNING: [Synth 8-3917] design mpatrol_top has port sram_addr[6] driven by constant 1
WARNING: [Synth 8-3917] design mpatrol_top has port sram_addr[5] driven by constant 0
WARNING: [Synth 8-3917] design mpatrol_top has port sram_addr[4] driven by constant 1
WARNING: [Synth 8-3917] design mpatrol_top has port sram_addr[3] driven by constant 0
WARNING: [Synth 8-3917] design mpatrol_top has port sram_addr[2] driven by constant 1
WARNING: [Synth 8-3917] design mpatrol_top has port sram_addr[1] driven by constant 0
WARNING: [Synth 8-3917] design mpatrol_top has port sram_addr[0] driven by constant 1
WARNING: [Synth 8-3917] design mpatrol_top has port sram_we_n driven by constant 1
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port reg_i[n][11]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port reg_i[n][10]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port reg_i[n][9]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port reg_i[n][8]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port reg_i[n][7]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port reg_i[colour][7]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port reg_i[colour][6]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port reg_i[colour][5]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port reg_i[colour][4]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port reg_i[pri]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port video_ctl[vblank]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][63]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][62]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][61]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][60]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][59]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][58]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][57]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][56]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][55]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][54]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][53]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][52]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][51]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][50]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][49]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][48]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][47]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][46]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][45]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][44]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][43]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][42]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][41]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][40]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][39]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][38]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][37]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][36]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][35]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][34]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][33]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port ctl_i[d][32]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][0][15]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][0][14]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][0][13]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][0][12]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][0][11]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][0][10]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][0][9]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][0][8]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][0][7]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][0][6]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][0][5]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][0][4]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][0][3]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][0][2]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][0][1]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][0][0]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][1][15]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][1][14]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][1][13]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][1][12]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][1][11]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][1][10]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][1][9]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][1][8]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][1][7]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][1][6]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][1][5]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][1][4]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][1][3]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][1][2]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][1][1]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][1][0]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][2][15]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][2][14]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][2][13]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][2][12]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][2][11]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][2][10]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][2][9]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][2][8]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][2][7]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][2][6]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][2][5]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][2][4]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][2][3]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][2][2]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][2][1]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][2][0]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][3][15]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][3][14]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][3][13]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][3][12]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][3][11]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][3][10]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][3][9]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][3][8]
WARNING: [Synth 8-3331] design spritectl__parameterized62 has unconnected port graphics_i[pal][3][7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 721.609 ; gain = 429.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin inputmapper_inst:reset to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/Inputs.VHD:48]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:clkrst_i[clk][2] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:clkrst_i[clk][3] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:buttons_i[3] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:buttons_i[2] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:buttons_i[1] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:buttons_i[0] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:switches_i[17] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:switches_i[16] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:switches_i[15] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:switches_i[14] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:switches_i[13] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:switches_i[12] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:switches_i[11] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:switches_i[10] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:switches_i[9] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:switches_i[8] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:switches_i[7] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:switches_i[6] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:switches_i[5] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:switches_i[4] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:switches_i[3] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:switches_i[2] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:switches_i[1] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:switches_i[0] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:inputs_i[ps2_kclk] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:inputs_i[ps2_kdat] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin pace_inst:inputs_i[jamma_n][p][2][start] to constant 0 [F:/repos/a35/NUEVO/mpatrol/src/rtl/mpatrol.vhd:159]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 721.609 ; gain = 429.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 721.609 ; gain = 429.527
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/repos/a35/NUEVO/mpatrol/A35/A35.srcs/sources_1/ip/relojes/relojes/relojes_in_context.xdc] for cell 'relojes'
Finished Parsing XDC File [f:/repos/a35/NUEVO/mpatrol/A35/A35.srcs/sources_1/ip/relojes/relojes/relojes_in_context.xdc] for cell 'relojes'
Parsing XDC File [F:/repos/a35/NUEVO/mpatrol/pines_zxuno_a35t.xdc]
Finished Parsing XDC File [F:/repos/a35/NUEVO/mpatrol/pines_zxuno_a35t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/repos/a35/NUEVO/mpatrol/pines_zxuno_a35t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mpatrol_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mpatrol_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1048.207 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1048.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  ICAP_SPARTAN6 => ICAPE2: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1048.207 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1048.207 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1048.207 ; gain = 756.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1048.207 ; gain = 756.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk50mhz. (constraint file  f:/repos/a35/NUEVO/mpatrol/A35/A35.srcs/sources_1/ip/relojes/relojes/relojes_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk50mhz. (constraint file  f:/repos/a35/NUEVO/mpatrol/A35/A35.srcs/sources_1/ip/relojes/relojes/relojes_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for relojes. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1048.207 ; gain = 756.125
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/repos/a35/NUEVO/mpatrol/src/rtl/cpu68.vhd:368]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cpu68'
INFO: [Synth 8-5544] ROM "alu_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "left_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "left_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "left_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "left_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "right_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ea_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ea_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acca_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "accb_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "md_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "md_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "md_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "md_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cc_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "iv_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dout_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'cnt_div_t1_reg' and it is trimmed from '4' to '2' bits. [F:/repos/a35/NUEVO/mpatrol/src/rtl/YM2149_linmix_sep.vhd:540]
INFO: [Synth 8-5546] ROM "adpcm_vclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "adpcm_vclk" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "step" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adpcm_signal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adpcm_signal_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adpcm_vclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "adpcm_vclk" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "step" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adpcm_signal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adpcm_signal_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "delta_step[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'keybd_v_reg[1][d][7:0]' into 'keybd_v_reg[0][d][7:0]' [F:/repos/a35/NUEVO/mpatrol/src/rtl/input_mapper.vhd:47]
INFO: [Synth 8-4471] merging register 'keybd_v_reg[2][d][7:0]' into 'keybd_v_reg[0][d][7:0]' [F:/repos/a35/NUEVO/mpatrol/src/rtl/input_mapper.vhd:47]
INFO: [Synth 8-5544] ROM "clk_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MCycles" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MCycles" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "MCycles" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "TStates" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Prefix" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LDZ" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Inc_PC" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NoRead" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Inc_PC" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_To_Reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IncDec_16" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IncDec_16" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_To_Reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_To_Reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_To_Reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_To_Reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_To_Reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Read_To_Acc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "I_RLD" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Jump" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_BusA_To" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_BusA_To" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_BusA_To" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_BusA_To" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_BusB_To" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_BusB_To" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_BusB_To" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_BusB_To" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_BusB_To" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_BusB_To" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_BusB_To" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_Addr_To" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_Addr_To" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_Addr_To" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_Addr_To" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_Addr_To" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_Addr_To" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_Addr_To" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_Addr_To" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_Addr_To" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_Addr_To" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Set_Addr_To" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "JumpXY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NoRead" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "LDSPHL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Special_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ExchangeDH" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ExchangeRp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ExchangeAF" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ExchangeRS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "I_DJNZ" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "I_CPL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_CCF" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_SCF" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SetDI" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SetEI" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IMode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Halt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "XYbit_undoc" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "F_Out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_Out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_Out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/repos/a35/NUEVO/mpatrol/src/t80/T80.vhd:584]
INFO: [Synth 8-5544] ROM "ISet" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "XY_State" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "IncDecZ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IncDecZ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'bitmap_d_r_reg' and it is trimmed from '8' to '7' bits. [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap1_ctl.vhd:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'bitmap_d_r_reg' and it is trimmed from '8' to '7' bits. [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap2_ctl.vhd:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'bitmap_d_r_reg' and it is trimmed from '8' to '7' bits. [F:/repos/a35/NUEVO/mpatrol/src/rtl/bitmap3_ctl.vhd:84]
INFO: [Synth 8-5546] ROM "ps2_clk_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "release" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_11_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_7_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_6_in" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_state |                           000000 |                           000000
           vect_hi_state |                           000001 |                           111010
           vect_lo_state |                           000010 |                           111001
             fetch_state |                           000011 |                           000001
              halt_state |                           000100 |                           001011
            decode_state |                           000101 |                           000010
              pula_state |                           000110 |                           110001
              pulb_state |                           000111 |                           110011
              psha_state |                           001000 |                           110010
              pshb_state |                           001001 |                           110100
           pulx_hi_state |                           001010 |                           110110
           pulx_lo_state |                           001011 |                           110101
            rts_hi_state |                           001100 |                           011110
            rts_lo_state |                           001101 |                           011111
           pshx_lo_state |                           001110 |                           110111
           pshx_hi_state |                           001111 |                           111000
               mul_state |                           010000 |                           001101
             mulea_state |                           010001 |                           001110
              muld_state |                           010010 |                           001111
              mul0_state |                           010011 |                           010000
              mul1_state |                           010100 |                           010001
              mul2_state |                           010101 |                           010010
              mul3_state |                           010110 |                           010011
              mul4_state |                           010111 |                           010100
              mul5_state |                           011000 |                           010101
              mul6_state |                           011001 |                           010110
              mul7_state |                           011010 |                           010111
           int_pcl_state |                           011011 |                           100000
           int_pch_state |                           011100 |                           100001
           int_ixl_state |                           011101 |                           100010
           int_ixh_state |                           011110 |                           100011
          int_acca_state |                           011111 |                           100101
          int_accb_state |                           100000 |                           100110
            int_cc_state |                           100001 |                           100100
           int_wai_state |                           100010 |                           100111
          int_mask_state |                           100011 |                           101000
               rti_state |                           100100 |                           101001
            rti_cc_state |                           100101 |                           101010
          rti_accb_state |                           100110 |                           101100
          rti_acca_state |                           100111 |                           101011
           rti_ixh_state |                           101000 |                           101110
           rti_ixl_state |                           101001 |                           101101
           rti_pch_state |                           101010 |                           110000
           rti_pcl_state |                           101011 |                           101111
           indexed_state |                           101100 |                           000100
          extended_state |                           101101 |                           000011
       immediate16_state |                           101110 |                           000111
               bsr_state |                           101111 |                           011100
              bsr1_state |                           110000 |                           011101
            branch_state |                           110001 |                           011011
           write16_state |                           110010 |                           001001
               jsr_state |                           110011 |                           011001
              jsr1_state |                           110100 |                           011010
               jmp_state |                           110101 |                           011000
             read8_state |                           110110 |                           000101
           execute_state |                           110111 |                           001010
            write8_state |                           111000 |                           001000
            read16_state |                           111001 |                           000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cpu68'
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:38 ; elapsed = 00:02:46 . Memory (MB): peak = 1048.207 ; gain = 756.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |sprite_array__GB0 |           1|     40952|
|2     |sprite_array__GB1 |           1|     10535|
|3     |sprite_array__GB2 |           1|     13084|
|4     |Graphics__GC0     |           1|      3665|
|5     |PACE__GC0         |           1|      9680|
|6     |mpatrol__GC0      |           1|     10071|
|7     |mpatrol_top__GC0  |           1|      1220|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 12    
	   3 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 7     
	   2 Input     11 Bit       Adders := 206   
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 69    
	   2 Input      5 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 6     
	   5 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 11    
	   8 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 64    
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 19    
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 64    
	               11 Bit    Registers := 149   
	               10 Bit    Registers := 214   
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 178   
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 66    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 72    
	                1 Bit    Registers := 420   
+---RAMs : 
	              18K Bit         RAMs := 1     
	              16K Bit         RAMs := 1     
	               8K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 320   
	  29 Input     21 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 156   
	   6 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 382   
	   2 Input      9 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 194   
	   2 Input      8 Bit        Muxes := 385   
	   4 Input      8 Bit        Muxes := 135   
	  32 Input      8 Bit        Muxes := 3     
	 128 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 135   
	   4 Input      7 Bit        Muxes := 64    
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 301   
	   4 Input      6 Bit        Muxes := 78    
	  18 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 4     
	  58 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 4     
	  14 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 16    
	   4 Input      5 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 122   
	   4 Input      4 Bit        Muxes := 12    
	   6 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 9     
	  59 Input      4 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 5     
	  23 Input      4 Bit        Muxes := 3     
	  16 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	  58 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 97    
	   5 Input      3 Bit        Muxes := 20    
	  59 Input      3 Bit        Muxes := 3     
	  25 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 28    
	   6 Input      3 Bit        Muxes := 5     
	  23 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 4     
	  18 Input      3 Bit        Muxes := 3     
	  14 Input      3 Bit        Muxes := 4     
	  31 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 5     
	   7 Input      3 Bit        Muxes := 1     
	  58 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 413   
	   5 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 15    
	   8 Input      2 Bit        Muxes := 2     
	  61 Input      2 Bit        Muxes := 1     
	  25 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 3     
	  14 Input      2 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 5     
	  19 Input      2 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 1     
	  31 Input      2 Bit        Muxes := 1     
	  58 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1172  
	   4 Input      1 Bit        Muxes := 91    
	   5 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 10    
	  59 Input      1 Bit        Muxes := 17    
	  23 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 12    
	  25 Input      1 Bit        Muxes := 1     
	  61 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 32    
	  29 Input      1 Bit        Muxes := 9     
	  19 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mpatrol_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  16 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module spritectl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized60 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized61 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized62 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spritectl__parameterized62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module spritectl__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module sptReg__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized59 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized58 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized57 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized56 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized55 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized53 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized52 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized51 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized48 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized44 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized40 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized36 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sptReg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sprite_array 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 378   
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 313   
Module pace_video_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 14    
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 18    
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module BITMAP_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	  32 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BITMAP_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	  32 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BITMAP_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	  32 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TILEMAP_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	 128 Input      8 Bit        Muxes := 2     
Module inputmapper 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
Module dpram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module dpram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module spram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module T80_MCode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 48    
	   4 Input      4 Bit        Muxes := 12    
	   6 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 9     
	  59 Input      4 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 5     
	  23 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 59    
	   5 Input      3 Bit        Muxes := 19    
	  59 Input      3 Bit        Muxes := 3     
	  25 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 19    
	   6 Input      3 Bit        Muxes := 5     
	  23 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 2     
	  61 Input      2 Bit        Muxes := 1     
	  25 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 73    
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 7     
	  59 Input      1 Bit        Muxes := 17    
	  23 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
	  25 Input      1 Bit        Muxes := 1     
	  61 Input      1 Bit        Muxes := 12    
Module T80_ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
Module T80_Reg 
Detailed RTL Component Info : 
+---RAMs : 
	               64 Bit         RAMs := 2     
Module T80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 50    
	   6 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 111   
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module T80se 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module Z80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sprom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sprom__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sprom__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sprom__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sprom__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sprom__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module dprom_2r 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module dprom_2r__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module sprom__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sprom__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sprom__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module platform 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
Module cpu68 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	  18 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 14    
	   2 Input      6 Bit        Muxes := 27    
	  58 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 4     
	  14 Input      6 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	  58 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   3 Input      3 Bit        Muxes := 1     
	  18 Input      3 Bit        Muxes := 3     
	  14 Input      3 Bit        Muxes := 4     
	  31 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 5     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 6     
	  58 Input      3 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 18    
	   4 Input      2 Bit        Muxes := 9     
	  18 Input      2 Bit        Muxes := 3     
	  14 Input      2 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 5     
	  19 Input      2 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 1     
	  31 Input      2 Bit        Muxes := 1     
	  58 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module moon_patrol_sound_prog 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module gen_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module YM2149__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 21    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 3     
Module YM2149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 21    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 3     
Module moon_patrol_sound_board 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module dac 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mpatrol 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module scandoubler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module ps2_intf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module keyboard 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  29 Input     21 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	  29 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module multiboot_spartan6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 1     
Module multiboot 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM sd/sd_buffer_reg to conserve power
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[63].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[63].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[62].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[62].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[61].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[61].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[60].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[60].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[59].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[59].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[58].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[58].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[57].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[57].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[56].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[56].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[55].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[55].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[51].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[51].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[50].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[50].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[49].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[49].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[48].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[48].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[39].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[39].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[38].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[38].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[37].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[37].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[36].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[36].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[35].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[35].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[34].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[34].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[33].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[33].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[32].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[32].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[31].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[31].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[30].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[30].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[29].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[29].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[28].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[28].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[27].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[27].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[21].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[21].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[20].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[20].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[19].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[19].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[18].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[18].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[17].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[17].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[15].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[15].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[14].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[14].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[13].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[13].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[12].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[12].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[11].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[11].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[10].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[10].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[9].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[9].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[8].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[8].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[7].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[7].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[6].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[6].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[5].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[5].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[4].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[4].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[3].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[3].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[2].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[2].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[1].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[1].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[0].sptCtl_inst/ctl_o_reg[rgb][r][0]' (FDRE) to 'sprites_insti_1/GEN_REGS[0].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[63].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[63].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[62].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[62].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[61].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[61].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[60].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[60].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[59].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[59].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[58].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[58].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[57].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[57].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[56].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[56].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[55].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[55].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[51].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[51].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[50].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[50].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[49].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[49].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[48].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[48].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[39].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[39].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[38].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[38].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[37].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[37].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[36].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[36].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[35].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[35].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[34].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[34].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[33].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[33].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[32].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[32].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[31].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[31].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[30].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[30].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[29].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[29].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[28].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[28].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[27].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[27].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[21].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[21].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[20].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[20].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[19].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[19].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[18].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[18].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[17].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[17].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[15].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[15].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[14].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[14].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[13].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[13].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[12].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[12].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[11].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[11].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[10].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[10].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[9].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[9].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[8].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[8].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[7].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[7].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[6].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[6].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[5].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[5].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[4].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[4].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[3].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[3].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[2].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[2].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[1].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[1].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[0].sptCtl_inst/ctl_o_reg[rgb][r][1]' (FDRE) to 'sprites_insti_1/GEN_REGS[0].sptCtl_inst/ctl_o_reg[rgb][b][0]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[63].sptCtl_inst/ctl_o_reg[rgb][r][2]' (FDE) to 'sprites_insti_1/GEN_REGS[63].sptCtl_inst/ctl_o_reg[rgb][r][8]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[62].sptCtl_inst/ctl_o_reg[rgb][r][2]' (FDE) to 'sprites_insti_1/GEN_REGS[62].sptCtl_inst/ctl_o_reg[rgb][r][8]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[61].sptCtl_inst/ctl_o_reg[rgb][r][2]' (FDE) to 'sprites_insti_1/GEN_REGS[61].sptCtl_inst/ctl_o_reg[rgb][r][8]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[60].sptCtl_inst/ctl_o_reg[rgb][r][2]' (FDE) to 'sprites_insti_1/GEN_REGS[60].sptCtl_inst/ctl_o_reg[rgb][r][8]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[59].sptCtl_inst/ctl_o_reg[rgb][r][2]' (FDE) to 'sprites_insti_1/GEN_REGS[59].sptCtl_inst/ctl_o_reg[rgb][r][8]'
INFO: [Synth 8-3886] merging instance 'sprites_insti_1/GEN_REGS[58].sptCtl_inst/ctl_o_reg[rgb][r][2]' (FDE) to 'sprites_insti_1/GEN_REGS[58].sptCtl_inst/ctl_o_reg[rgb][r][8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[63].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[62].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[61].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[60].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[59].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[58].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[57].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[56].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[55].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[51].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[50].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[49].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[48].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[39].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[38].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[37].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[36].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[35].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[34].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[33].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[32].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[31].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[30].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[29].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[28].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[27].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[21].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[20].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[19].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[18].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[17].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[15].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[14].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[13].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[12].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[11].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[10].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[9].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[8].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[7].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[6].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[5].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[4].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[3].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[2].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[1].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[0].sptCtl_inst /\ctl_o_reg[rgb][b][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[63].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[62].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[61].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[60].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[59].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[58].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[57].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[56].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[55].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[51].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[50].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[49].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[48].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[39].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[38].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[37].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[36].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[35].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[34].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[33].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[32].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[31].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[30].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[29].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[28].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[27].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[21].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[20].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[19].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[18].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[17].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[15].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[14].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[13].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[12].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[11].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[10].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[9].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[8].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[7].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[6].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[5].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[4].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[3].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[2].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[1].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_1/\GEN_REGS[0].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_2/\GEN_REGS[16].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_2/\GEN_REGS[16].sptCtl_inst /\ctl_o_reg[rgb][r][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_2/\GEN_REGS[22].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_2/\GEN_REGS[22].sptCtl_inst /\ctl_o_reg[rgb][r][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_2/\GEN_REGS[23].sptCtl_inst /\ctl_o_reg[rgb][b][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sprites_insti_2/\GEN_REGS[23].sptCtl_inst /\ctl_o_reg[rgb][r][1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:45 ; elapsed = 00:05:57 . Memory (MB): peak = 1187.426 ; gain = 895.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------+-----------------+---------------+----------------+
|Module Name             | RTL Object      | Depth x Width | Implemented As | 
+------------------------+-----------------+---------------+----------------+
|YM2149                  | dac_amp         | 32x8          | LUT            | 
|moon_patrol_sound_board | step_size[0]    | 64x11         | LUT            | 
|BITMAP_1                | bg_pal[0][1]    | 32x8          | LUT            | 
|BITMAP_2                | bg_pal[0][1]    | 32x8          | LUT            | 
|BITMAP_3                | bg_pal[0][1]    | 32x8          | LUT            | 
|TILEMAP_1               | tile_pal[0][2]  | 128x8         | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
|spritectl               | sprite_table[0] | 64x4          | LUT            | 
+------------------------+-----------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dpram:       | mem_reg       | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dpram:       | mem_reg       | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|spram:       | mem_reg       | 2 K x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|gen_ram:     | ram_reg       | 128 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|scandoubler: | sd_buffer_reg | 2 K x 9(READ_FIRST)    | W |   | 2 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------------------+----------------+-----------+----------------------+--------------+
|Module Name                                             | RTL Object     | Inference | Size (Depth x Width) | Primitives   | 
+--------------------------------------------------------+----------------+-----------+----------------------+--------------+
|pace_insti_5/\platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0  | Regs/RegsH_reg | Implied   | 8 x 8                | RAM32M x 4   | 
|pace_insti_5/\platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0  | Regs/RegsL_reg | Implied   | 8 x 8                | RAM32M x 4   | 
+--------------------------------------------------------+----------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance pace_insti_5/i_5/platform_inst/vram_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pace_insti_5/i_5/platform_inst/vram_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pace_insti_5/i_6/platform_inst/cram_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pace_insti_5/i_6/platform_inst/cram_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pace_insti_5/i_7/platform_inst/wram_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pace_insti_5/i_15/platform_inst/BLK_CPU_ROMS.rom1_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pace_insti_5/i_16/platform_inst/BLK_CPU_ROMS.rom2_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pace_insti_5/i_17/platform_inst/BLK_CPU_ROMS.rom3_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pace_insti_5/i_18/platform_inst/BLK_CPU_ROMS.rom4_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pace_insti_5/i_19/platform_inst/BLK_GFX_ROMS.char1_rom_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pace_insti_5/i_20/platform_inst/BLK_GFX_ROMS.char2_rom_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pace_insti_5/BLK_GFX_ROMS.sprite1_rom_insti_21/platform_inst/BLK_GFX_ROMS.sprite1_rom_inst/q_a_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pace_insti_5/BLK_GFX_ROMS.sprite1_rom_insti_22/platform_inst/BLK_GFX_ROMS.sprite1_rom_inst/q_b_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pace_insti_5/BLK_GFX_ROMS.sprite2_rom_insti_23/platform_inst/BLK_GFX_ROMS.sprite2_rom_inst/q_a_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pace_insti_5/BLK_GFX_ROMS.sprite2_rom_insti_24/platform_inst/BLK_GFX_ROMS.sprite2_rom_inst/q_b_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pace_insti_5/i_25/platform_inst/BLK_GFX_ROMS.bg1_rom_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pace_insti_5/i_26/platform_inst/BLK_GFX_ROMS.bg2_rom_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pace_insti_5/i_27/platform_inst/BLK_GFX_ROMS.bg3_rom_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pmi_6/moon_patrol_sound_board/i_31/cpu_prog_rom/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pmi_6/moon_patrol_sound_board/i_32/cpu_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |sprite_array__GB0 |           1|     19829|
|2     |sprite_array__GB1 |           1|      5979|
|3     |sprite_array__GB2 |           1|      1747|
|4     |Graphics__GC0     |           1|      1660|
|5     |PACE__GC0         |           1|      5410|
|6     |mpatrol__GC0      |           1|      6510|
|7     |mpatrol_top__GC0  |           1|       846|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'relojes/clk12' to pin 'relojes/bbstub_clk12/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'relojes/clk30' to pin 'relojes/bbstub_clk30/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'relojes/clock_7164' to pin 'relojes/bbstub_clock_7164/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:10 ; elapsed = 00:06:22 . Memory (MB): peak = 1187.426 ; gain = 895.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dpram:       | mem_reg       | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dpram:       | mem_reg       | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|spram:       | mem_reg       | 2 K x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|gen_ram:     | ram_reg       | 128 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|scandoubler: | sd_buffer_reg | 2 K x 9(READ_FIRST)    | W |   | 2 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+--------------------------------------------------------+----------------+-----------+----------------------+--------------+
|Module Name                                             | RTL Object     | Inference | Size (Depth x Width) | Primitives   | 
+--------------------------------------------------------+----------------+-----------+----------------------+--------------+
|pace_insti_5/\platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0  | Regs/RegsH_reg | Implied   | 8 x 8                | RAM32M x 4   | 
|pace_insti_5/\platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0  | Regs/RegsL_reg | Implied   | 8 x 8                | RAM32M x 4   | 
+--------------------------------------------------------+----------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |sprite_array__GB0 |           1|     19829|
|2     |sprite_array__GB1 |           1|      5979|
|3     |sprite_array__GB2 |           1|      1747|
|4     |Graphics__GC0     |           1|      1660|
|5     |PACE__GC0         |           1|      5410|
|6     |mpatrol__GC0      |           1|      6510|
|7     |mpatrol_top__GC0  |           1|       846|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance pm/pace_inst/platform_inst/vram_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pm/pace_inst/platform_inst/cram_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pm/pace_inst/platform_inst/cram_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pm/pace_inst/platform_inst/wram_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pm/pace_inst/platform_inst/BLK_CPU_ROMS.rom1_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pm/pace_inst/platform_inst/BLK_CPU_ROMS.rom2_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pm/pace_inst/platform_inst/BLK_CPU_ROMS.rom3_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pm/pace_inst/platform_inst/BLK_CPU_ROMS.rom4_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pm/pace_inst/platform_inst/BLK_GFX_ROMS.char1_rom_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pm/pace_inst/platform_inst/BLK_GFX_ROMS.char2_rom_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pm/pace_inst/platform_inst/BLK_GFX_ROMS.sprite1_rom_inst/q_a_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pm/pace_inst/platform_inst/BLK_GFX_ROMS.sprite1_rom_inst/q_a_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pm/pace_inst/platform_inst/BLK_GFX_ROMS.sprite2_rom_inst/q_a_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pm/pace_inst/platform_inst/BLK_GFX_ROMS.sprite2_rom_inst/q_a_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pm/pace_inst/platform_inst/BLK_GFX_ROMS.bg1_rom_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pm/pace_inst/platform_inst/BLK_GFX_ROMS.bg2_rom_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pm/pace_inst/platform_inst/BLK_GFX_ROMS.bg3_rom_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pm/moon_patrol_sound_board/cpu_prog_rom/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pm/moon_patrol_sound_board/cpu_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:16 ; elapsed = 00:07:29 . Memory (MB): peak = 1187.426 ; gain = 895.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module relojes has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:22 ; elapsed = 00:07:35 . Memory (MB): peak = 1187.426 ; gain = 895.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:23 ; elapsed = 00:07:36 . Memory (MB): peak = 1187.426 ; gain = 895.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:27 ; elapsed = 00:07:40 . Memory (MB): peak = 1187.426 ; gain = 895.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:28 ; elapsed = 00:07:41 . Memory (MB): peak = 1187.426 ; gain = 895.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:29 ; elapsed = 00:07:42 . Memory (MB): peak = 1187.426 ; gain = 895.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:29 ; elapsed = 00:07:42 . Memory (MB): peak = 1187.426 ; gain = 895.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mpatrol_top | pm/pace_inst/graphics_inst/pace_video_controller_inst/BLK_VIDEO_O.vactive_v_r_reg[7] | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpatrol_top | pm/pace_inst/graphics_inst/pace_video_controller_inst/BLK_VIDEO_O.hactive_v_r_reg[7] | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpatrol_top | pm/pace_inst/graphics_inst/pace_video_controller_inst/BLK_VIDEO_O.hsync_v_r_reg[7]   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpatrol_top | pm/pace_inst/graphics_inst/pace_video_controller_inst/BLK_VIDEO_O.vsync_v_r_reg[7]   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpatrol_top | pm/pace_inst/graphics_inst/pace_video_controller_inst/BLK_VIDEO_O.vblank_v_r_reg[7]  | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |relojes       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |relojes_bbox_0 |     1|
|2     |BUFG           |     4|
|3     |CARRY4         |   304|
|4     |ICAP_SPARTAN6  |     1|
|5     |LUT1           |   227|
|6     |LUT2           |   746|
|7     |LUT3           |  1407|
|8     |LUT4           |  1433|
|9     |LUT5           |  1613|
|10    |LUT6           |  7178|
|11    |MUXF7          |   167|
|12    |MUXF8          |    48|
|13    |RAM32M         |     8|
|14    |RAMB18E1       |     1|
|15    |RAMB18E1_1     |     1|
|16    |RAMB18E1_2     |     1|
|17    |RAMB18E1_4     |     1|
|18    |RAMB18E1_5     |     1|
|19    |RAMB36E1       |     1|
|20    |RAMB36E1_1     |     1|
|21    |RAMB36E1_10    |     1|
|22    |RAMB36E1_11    |     1|
|23    |RAMB36E1_2     |     1|
|24    |RAMB36E1_3     |     1|
|25    |RAMB36E1_4     |     1|
|26    |RAMB36E1_5     |     1|
|27    |RAMB36E1_6     |     1|
|28    |RAMB36E1_7     |     1|
|29    |RAMB36E1_8     |     1|
|30    |RAMB36E1_9     |     1|
|31    |SRL16E         |     5|
|32    |FDCE           |   609|
|33    |FDPE           |    97|
|34    |FDRE           |  6085|
|35    |FDSE           |    24|
|36    |LDC            |     4|
|37    |IBUF           |     4|
|38    |OBUF           |    36|
+------+---------------+------+

Report Instance Areas: 
+------+----------------------------------------+---------------------------+------+
|      |Instance                                |Module                     |Cells |
+------+----------------------------------------+---------------------------+------+
|1     |top                                     |                           | 20021|
|2     |  el_multiboot                          |multiboot                  |    52|
|3     |    multiboot                           |multiboot_spartan6         |    45|
|4     |  keyb                                  |keyboard                   |   102|
|5     |    ps2                                 |ps2_intf                   |    78|
|6     |  pm                                    |mpatrol                    | 19646|
|7     |    dac                                 |dac                        |    30|
|8     |    moon_patrol_sound_board             |moon_patrol_sound_board    |  2357|
|9     |      ay_3_8910_1                       |YM2149                     |   586|
|10    |      ay_3_8910_2                       |YM2149_1                   |   494|
|11    |      cpu_prog_rom                      |moon_patrol_sound_prog     |     1|
|12    |      cpu_ram                           |gen_ram                    |     1|
|13    |      main_cpu                          |cpu68                      |  1009|
|14    |    pace_inst                           |PACE                       | 17203|
|15    |      graphics_inst                     |Graphics                   | 14374|
|16    |        foreground_mapctl_inst          |TILEMAP_1                  |    52|
|17    |        forground_bitmapctl_inst1       |BITMAP_1                   |    68|
|18    |        forground_bitmapctl_inst2       |BITMAP_2                   |    53|
|19    |        forground_bitmapctl_inst3       |BITMAP_3                   |    54|
|20    |        pace_video_controller_inst      |pace_video_controller      |  1377|
|21    |        sprites_inst                    |sprite_array               | 12764|
|22    |          \GEN_REGS[0].sptCtl_inst      |spritectl                  |    62|
|23    |          \GEN_REGS[0].sptReg_inst      |sptReg                     |   114|
|24    |          \GEN_REGS[10].sptCtl_inst     |spritectl__parameterized9  |    79|
|25    |          \GEN_REGS[10].sptReg_inst     |sptReg__parameterized9     |   114|
|26    |          \GEN_REGS[11].sptCtl_inst     |spritectl__parameterized10 |    72|
|27    |          \GEN_REGS[11].sptReg_inst     |sptReg__parameterized10    |   128|
|28    |          \GEN_REGS[12].sptCtl_inst     |spritectl__parameterized11 |    67|
|29    |          \GEN_REGS[12].sptReg_inst     |sptReg__parameterized11    |   114|
|30    |          \GEN_REGS[13].sptCtl_inst     |spritectl__parameterized12 |    86|
|31    |          \GEN_REGS[13].sptReg_inst     |sptReg__parameterized12    |   114|
|32    |          \GEN_REGS[14].sptCtl_inst     |spritectl__parameterized13 |    61|
|33    |          \GEN_REGS[14].sptReg_inst     |sptReg__parameterized13    |   114|
|34    |          \GEN_REGS[15].sptCtl_inst     |spritectl__parameterized14 |   195|
|35    |          \GEN_REGS[15].sptReg_inst     |sptReg__parameterized14    |   121|
|36    |          \GEN_REGS[16].sptCtl_inst     |spritectl__parameterized15 |   130|
|37    |          \GEN_REGS[16].sptReg_inst     |sptReg__parameterized15    |    61|
|38    |          \GEN_REGS[17].sptCtl_inst     |spritectl__parameterized16 |    61|
|39    |          \GEN_REGS[17].sptReg_inst     |sptReg__parameterized16    |   114|
|40    |          \GEN_REGS[18].sptCtl_inst     |spritectl__parameterized17 |    61|
|41    |          \GEN_REGS[18].sptReg_inst     |sptReg__parameterized17    |   114|
|42    |          \GEN_REGS[19].sptCtl_inst     |spritectl__parameterized18 |    74|
|43    |          \GEN_REGS[19].sptReg_inst     |sptReg__parameterized18    |   135|
|44    |          \GEN_REGS[1].sptCtl_inst      |spritectl__parameterized0  |    73|
|45    |          \GEN_REGS[1].sptReg_inst      |sptReg__parameterized0     |   114|
|46    |          \GEN_REGS[20].sptCtl_inst     |spritectl__parameterized19 |    61|
|47    |          \GEN_REGS[20].sptReg_inst     |sptReg__parameterized19    |   114|
|48    |          \GEN_REGS[21].sptCtl_inst     |spritectl__parameterized20 |    65|
|49    |          \GEN_REGS[21].sptReg_inst     |sptReg__parameterized20    |   114|
|50    |          \GEN_REGS[22].sptCtl_inst     |spritectl__parameterized21 |   118|
|51    |          \GEN_REGS[22].sptReg_inst     |sptReg__parameterized21    |    61|
|52    |          \GEN_REGS[23].sptCtl_inst     |spritectl__parameterized22 |   121|
|53    |          \GEN_REGS[23].sptReg_inst     |sptReg__parameterized22    |    70|
|54    |          \GEN_REGS[24].sptCtl_inst     |spritectl__parameterized23 |   118|
|55    |          \GEN_REGS[24].sptReg_inst     |sptReg__parameterized23    |    61|
|56    |          \GEN_REGS[25].sptCtl_inst     |spritectl__parameterized24 |   120|
|57    |          \GEN_REGS[25].sptReg_inst     |sptReg__parameterized24    |    63|
|58    |          \GEN_REGS[26].sptCtl_inst     |spritectl__parameterized25 |   141|
|59    |          \GEN_REGS[26].sptReg_inst     |sptReg__parameterized25    |    61|
|60    |          \GEN_REGS[27].sptCtl_inst     |spritectl__parameterized26 |    74|
|61    |          \GEN_REGS[27].sptReg_inst     |sptReg__parameterized26    |   128|
|62    |          \GEN_REGS[28].sptCtl_inst     |spritectl__parameterized27 |    75|
|63    |          \GEN_REGS[28].sptReg_inst     |sptReg__parameterized27    |   114|
|64    |          \GEN_REGS[29].sptCtl_inst     |spritectl__parameterized28 |    72|
|65    |          \GEN_REGS[29].sptReg_inst     |sptReg__parameterized28    |   114|
|66    |          \GEN_REGS[2].sptCtl_inst      |spritectl__parameterized1  |    71|
|67    |          \GEN_REGS[2].sptReg_inst      |sptReg__parameterized1     |   114|
|68    |          \GEN_REGS[30].sptCtl_inst     |spritectl__parameterized29 |    72|
|69    |          \GEN_REGS[30].sptReg_inst     |sptReg__parameterized29    |   114|
|70    |          \GEN_REGS[31].sptCtl_inst     |spritectl__parameterized30 |    89|
|71    |          \GEN_REGS[31].sptReg_inst     |sptReg__parameterized30    |   121|
|72    |          \GEN_REGS[32].sptCtl_inst     |spritectl__parameterized31 |    61|
|73    |          \GEN_REGS[32].sptReg_inst     |sptReg__parameterized31    |   114|
|74    |          \GEN_REGS[33].sptCtl_inst     |spritectl__parameterized32 |    99|
|75    |          \GEN_REGS[33].sptReg_inst     |sptReg__parameterized32    |   114|
|76    |          \GEN_REGS[34].sptCtl_inst     |spritectl__parameterized33 |    61|
|77    |          \GEN_REGS[34].sptReg_inst     |sptReg__parameterized33    |   114|
|78    |          \GEN_REGS[35].sptCtl_inst     |spritectl__parameterized34 |    89|
|79    |          \GEN_REGS[35].sptReg_inst     |sptReg__parameterized34    |   135|
|80    |          \GEN_REGS[36].sptCtl_inst     |spritectl__parameterized35 |    76|
|81    |          \GEN_REGS[36].sptReg_inst     |sptReg__parameterized35    |   114|
|82    |          \GEN_REGS[37].sptCtl_inst     |spritectl__parameterized36 |    69|
|83    |          \GEN_REGS[37].sptReg_inst     |sptReg__parameterized36    |   114|
|84    |          \GEN_REGS[38].sptCtl_inst     |spritectl__parameterized37 |    83|
|85    |          \GEN_REGS[38].sptReg_inst     |sptReg__parameterized37    |   114|
|86    |          \GEN_REGS[39].sptCtl_inst     |spritectl__parameterized38 |   151|
|87    |          \GEN_REGS[39].sptReg_inst     |sptReg__parameterized38    |   121|
|88    |          \GEN_REGS[3].sptCtl_inst      |spritectl__parameterized2  |    76|
|89    |          \GEN_REGS[3].sptReg_inst      |sptReg__parameterized2     |   135|
|90    |          \GEN_REGS[40].sptCtl_inst     |spritectl__parameterized39 |   118|
|91    |          \GEN_REGS[40].sptReg_inst     |sptReg__parameterized39    |    61|
|92    |          \GEN_REGS[41].sptCtl_inst     |spritectl__parameterized40 |   118|
|93    |          \GEN_REGS[41].sptReg_inst     |sptReg__parameterized40    |    61|
|94    |          \GEN_REGS[42].sptCtl_inst     |spritectl__parameterized41 |   118|
|95    |          \GEN_REGS[42].sptReg_inst     |sptReg__parameterized41    |    61|
|96    |          \GEN_REGS[43].sptCtl_inst     |spritectl__parameterized42 |   123|
|97    |          \GEN_REGS[43].sptReg_inst     |sptReg__parameterized42    |    79|
|98    |          \GEN_REGS[44].sptCtl_inst     |spritectl__parameterized43 |   136|
|99    |          \GEN_REGS[44].sptReg_inst     |sptReg__parameterized43    |    61|
|100   |          \GEN_REGS[45].sptCtl_inst     |spritectl__parameterized44 |   118|
|101   |          \GEN_REGS[45].sptReg_inst     |sptReg__parameterized44    |    61|
|102   |          \GEN_REGS[46].sptCtl_inst     |spritectl__parameterized45 |   118|
|103   |          \GEN_REGS[46].sptReg_inst     |sptReg__parameterized45    |    61|
|104   |          \GEN_REGS[47].sptCtl_inst     |spritectl__parameterized46 |   121|
|105   |          \GEN_REGS[47].sptReg_inst     |sptReg__parameterized46    |    70|
|106   |          \GEN_REGS[48].sptCtl_inst     |spritectl__parameterized47 |    83|
|107   |          \GEN_REGS[48].sptReg_inst     |sptReg__parameterized47    |   114|
|108   |          \GEN_REGS[49].sptCtl_inst     |spritectl__parameterized48 |    75|
|109   |          \GEN_REGS[49].sptReg_inst     |sptReg__parameterized48    |   114|
|110   |          \GEN_REGS[4].sptCtl_inst      |spritectl__parameterized3  |    68|
|111   |          \GEN_REGS[4].sptReg_inst      |sptReg__parameterized3     |   114|
|112   |          \GEN_REGS[50].sptCtl_inst     |spritectl__parameterized49 |    71|
|113   |          \GEN_REGS[50].sptReg_inst     |sptReg__parameterized49    |   114|
|114   |          \GEN_REGS[51].sptCtl_inst     |spritectl__parameterized50 |    78|
|115   |          \GEN_REGS[51].sptReg_inst     |sptReg__parameterized50    |   142|
|116   |          \GEN_REGS[52].sptCtl_inst     |spritectl__parameterized51 |   130|
|117   |          \GEN_REGS[52].sptReg_inst     |sptReg__parameterized51    |    61|
|118   |          \GEN_REGS[53].sptCtl_inst     |spritectl__parameterized52 |   132|
|119   |          \GEN_REGS[53].sptReg_inst     |sptReg__parameterized52    |    63|
|120   |          \GEN_REGS[54].sptCtl_inst     |spritectl__parameterized53 |   130|
|121   |          \GEN_REGS[54].sptReg_inst     |sptReg__parameterized53    |    61|
|122   |          \GEN_REGS[55].sptCtl_inst     |spritectl__parameterized54 |    79|
|123   |          \GEN_REGS[55].sptReg_inst     |sptReg__parameterized54    |   121|
|124   |          \GEN_REGS[56].sptCtl_inst     |spritectl__parameterized55 |    74|
|125   |          \GEN_REGS[56].sptReg_inst     |sptReg__parameterized55    |   114|
|126   |          \GEN_REGS[57].sptCtl_inst     |spritectl__parameterized56 |    77|
|127   |          \GEN_REGS[57].sptReg_inst     |sptReg__parameterized56    |   114|
|128   |          \GEN_REGS[58].sptCtl_inst     |spritectl__parameterized57 |    89|
|129   |          \GEN_REGS[58].sptReg_inst     |sptReg__parameterized57    |   114|
|130   |          \GEN_REGS[59].sptCtl_inst     |spritectl__parameterized58 |    65|
|131   |          \GEN_REGS[59].sptReg_inst     |sptReg__parameterized58    |   128|
|132   |          \GEN_REGS[5].sptCtl_inst      |spritectl__parameterized4  |    76|
|133   |          \GEN_REGS[5].sptReg_inst      |sptReg__parameterized4     |   114|
|134   |          \GEN_REGS[60].sptCtl_inst     |spritectl__parameterized59 |    86|
|135   |          \GEN_REGS[60].sptReg_inst     |sptReg__parameterized59    |   114|
|136   |          \GEN_REGS[61].sptCtl_inst     |spritectl__parameterized60 |    80|
|137   |          \GEN_REGS[61].sptReg_inst     |sptReg__parameterized60    |   114|
|138   |          \GEN_REGS[62].sptCtl_inst     |spritectl__parameterized61 |    70|
|139   |          \GEN_REGS[62].sptReg_inst     |sptReg__parameterized61    |   114|
|140   |          \GEN_REGS[63].sptCtl_inst     |spritectl__parameterized62 |    77|
|141   |          \GEN_REGS[63].sptReg_inst     |sptReg__parameterized62    |   121|
|142   |          \GEN_REGS[6].sptCtl_inst      |spritectl__parameterized5  |    62|
|143   |          \GEN_REGS[6].sptReg_inst      |sptReg__parameterized5     |   114|
|144   |          \GEN_REGS[7].sptCtl_inst      |spritectl__parameterized6  |    75|
|145   |          \GEN_REGS[7].sptReg_inst      |sptReg__parameterized6     |   121|
|146   |          \GEN_REGS[8].sptCtl_inst      |spritectl__parameterized7  |    70|
|147   |          \GEN_REGS[8].sptReg_inst      |sptReg__parameterized7     |   114|
|148   |          \GEN_REGS[9].sptCtl_inst      |spritectl__parameterized8  |    86|
|149   |          \GEN_REGS[9].sptReg_inst      |sptReg__parameterized8     |   114|
|150   |      inputs_inst                       |inputs                     |     9|
|151   |        inputmapper_inst                |inputmapper                |     9|
|152   |      platform_inst                     |platform                   |  2820|
|153   |        \BLK_CPU.clk_en_inst            |clk_div                    |    14|
|154   |        \BLK_CPU.cpu_inst               |Z80                        |  2159|
|155   |          Z80_uP                        |T80se                      |  2159|
|156   |            u0                          |T80                        |  2147|
|157   |              Regs                      |T80_Reg                    |   453|
|158   |        \BLK_CPU_ROMS.rom1_inst         |sprom                      |     1|
|159   |        \BLK_CPU_ROMS.rom2_inst         |sprom__parameterized0      |     1|
|160   |        \BLK_CPU_ROMS.rom3_inst         |sprom__parameterized1      |     1|
|161   |        \BLK_CPU_ROMS.rom4_inst         |sprom__parameterized2      |     1|
|162   |        \BLK_GFX_ROMS.bg1_rom_inst      |sprom__parameterized5      |     1|
|163   |        \BLK_GFX_ROMS.bg2_rom_inst      |sprom__parameterized6      |     1|
|164   |        \BLK_GFX_ROMS.bg3_rom_inst      |sprom__parameterized7      |     1|
|165   |        \BLK_GFX_ROMS.char1_rom_inst    |sprom__parameterized3      |     1|
|166   |        \BLK_GFX_ROMS.char2_rom_inst    |sprom__parameterized4      |     1|
|167   |        \BLK_GFX_ROMS.sprite1_rom_inst  |dprom_2r                   |   256|
|168   |        \BLK_GFX_ROMS.sprite2_rom_inst  |dprom_2r__parameterized0   |   256|
|169   |        cram_inst                       |dpram                      |     1|
|170   |        vram_inst                       |dpram_0                    |     1|
|171   |        wram_inst                       |spram                      |     1|
|172   |  sd                                    |scandoubler                |   123|
+------+----------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:29 ; elapsed = 00:07:42 . Memory (MB): peak = 1187.426 ; gain = 895.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:18 ; elapsed = 00:07:13 . Memory (MB): peak = 1187.426 ; gain = 568.746
Synthesis Optimization Complete : Time (s): cpu = 00:07:29 ; elapsed = 00:07:42 . Memory (MB): peak = 1187.426 ; gain = 895.344
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 549 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1187.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  ICAP_SPARTAN6 => ICAPE2: 1 instances
  LDC => LDCE: 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
794 Infos, 308 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:42 ; elapsed = 00:07:56 . Memory (MB): peak = 1187.426 ; gain = 907.195
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1187.426 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/repos/a35/NUEVO/mpatrol/A35/A35.runs/synth_1/mpatrol_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1187.426 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mpatrol_top_utilization_synth.rpt -pb mpatrol_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 29 14:46:14 2019...
