$date
	Tue May 20 22:33:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fifo $end
$var wire 1 ! clk $end
$var wire 32 " data_in [31:0] $end
$var wire 1 # rd_en $end
$var wire 1 $ rst $end
$var wire 1 % wr_en $end
$var wire 1 & full $end
$var wire 1 ' empty $end
$var parameter 32 ( DW $end
$var parameter 16 ) INIT_VALUE $end
$var parameter 32 * N $end
$var reg 6 + counter [5:0] $end
$var reg 32 , data_out [31:0] $end
$var reg 5 - read_ptr [4:0] $end
$var reg 5 . write_ptr [4:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 *
b101 )
b100000 (
$end
#0
$dumpvars
b0 .
b0 -
bx ,
b1 +
0'
0&
0%
1$
0#
b0 "
1!
$end
#5
0!
#10
1!
0$
#15
0!
#20
1'
b0 +
b1 -
b101 ,
1!
1#
#25
0!
#30
0'
b1 +
b1 .
1!
b1010 "
1%
0#
#35
0!
#40
b10 +
b10 .
1!
b10100 "
#45
0!
#50
b11 +
b11 .
1!
b11110 "
#55
0!
#60
b100 +
b100 .
1!
b101000 "
#65
0!
#70
1!
0%
#75
0!
#80
b11 +
b10 -
b10100 ,
1!
1#
#85
0!
#90
b10 +
b11 -
b11110 ,
1!
#95
0!
#100
b1 +
b100 -
b101000 ,
1!
#105
0!
#110
1'
b0 +
b101 -
bx ,
1!
#115
0!
#120
0'
b1 +
b101 .
1!
b110010 "
1%
#125
0!
#130
b110 -
b110 .
1!
b111100 "
#135
0!
#140
1!
0#
0%
#145
0!
#150
1!
#155
0!
#160
1!
#165
0!
#170
1!
#175
0!
#180
1!
#185
0!
#190
1!
#195
0!
#201
