--------------------------------------------------------------------------------
-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____ 
--  /   /\/   / 
-- /___/  \  /    Vendor: Xilinx 
-- \   \   \/     Version : 12.4
--  \   \         Application : sch2hdl
--  /   /         Filename : ppm.vhf
-- /___/   /\     Timestamp : 09/10/2013 07:26:45
-- \   \  /  \ 
--  \___\/\___\ 
--
--Command: sch2hdl -intstyle ise -family spartan3e -flat -suppress -vhdl D:/work/academic/cs2204v4/fall13/labs/termproject/ppm.vhf -w D:/work/academic/cs2204v4/fall13/labs/termproject/ppm.sch
--Design Name: ppm
--Device: spartan3e
--Purpose:
--    This vhdl netlist is translated from an ECS schematic. It can be 
--    synthesized and simulated, but it should not be modified. 
--

library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity ADD8_MXILINX_ppm is
   port ( A   : in    std_logic_vector (7 downto 0); 
          B   : in    std_logic_vector (7 downto 0); 
          CI  : in    std_logic; 
          CO  : out   std_logic; 
          OFL : out   std_logic; 
          S   : out   std_logic_vector (7 downto 0));
end ADD8_MXILINX_ppm;

architecture BEHAVIORAL of ADD8_MXILINX_ppm is
   attribute BOX_TYPE   : string ;
   attribute RLOC       : string ;
   signal C0       : std_logic;
   signal C1       : std_logic;
   signal C2       : std_logic;
   signal C3       : std_logic;
   signal C4       : std_logic;
   signal C5       : std_logic;
   signal C6       : std_logic;
   signal C6O      : std_logic;
   signal dummy    : std_logic;
   signal I0       : std_logic;
   signal I1       : std_logic;
   signal I2       : std_logic;
   signal I3       : std_logic;
   signal I4       : std_logic;
   signal I5       : std_logic;
   signal I6       : std_logic;
   signal I7       : std_logic;
   signal CO_DUMMY : std_logic;
   component FMAP
      port ( I1 : in    std_logic; 
             I2 : in    std_logic; 
             I3 : in    std_logic; 
             I4 : in    std_logic; 
             O  : in    std_logic);
   end component;
   attribute BOX_TYPE of FMAP : component is "BLACK_BOX";
   
   component MUXCY_L
      port ( CI : in    std_logic; 
             DI : in    std_logic; 
             S  : in    std_logic; 
             LO : out   std_logic);
   end component;
   attribute BOX_TYPE of MUXCY_L : component is "BLACK_BOX";
   
   component MUXCY
      port ( CI : in    std_logic; 
             DI : in    std_logic; 
             S  : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of MUXCY : component is "BLACK_BOX";
   
   component XORCY
      port ( CI : in    std_logic; 
             LI : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of XORCY : component is "BLACK_BOX";
   
   component MUXCY_D
      port ( CI : in    std_logic; 
             DI : in    std_logic; 
             S  : in    std_logic; 
             LO : out   std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of MUXCY_D : component is "BLACK_BOX";
   
   component XOR2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of XOR2 : component is "BLACK_BOX";
   
   attribute RLOC of I_36_16 : label is "X0Y0";
   attribute RLOC of I_36_17 : label is "X0Y0";
   attribute RLOC of I_36_18 : label is "X0Y1";
   attribute RLOC of I_36_19 : label is "X0Y1";
   attribute RLOC of I_36_20 : label is "X0Y2";
   attribute RLOC of I_36_21 : label is "X0Y2";
   attribute RLOC of I_36_22 : label is "X0Y3";
   attribute RLOC of I_36_23 : label is "X0Y3";
   attribute RLOC of I_36_55 : label is "X0Y0";
   attribute RLOC of I_36_58 : label is "X0Y1";
   attribute RLOC of I_36_62 : label is "X0Y1";
   attribute RLOC of I_36_63 : label is "X0Y2";
   attribute RLOC of I_36_64 : label is "X0Y3";
   attribute RLOC of I_36_107 : label is "X0Y3";
   attribute RLOC of I_36_110 : label is "X0Y2";
   attribute RLOC of I_36_111 : label is "X0Y0";
begin
   CO <= CO_DUMMY;
   I_36_16 : FMAP
      port map (I1=>A(0),
                I2=>B(0),
                I3=>dummy,
                I4=>dummy,
                O=>I0);
   
   I_36_17 : FMAP
      port map (I1=>A(1),
                I2=>B(1),
                I3=>dummy,
                I4=>dummy,
                O=>I1);
   
   I_36_18 : FMAP
      port map (I1=>A(2),
                I2=>B(2),
                I3=>dummy,
                I4=>dummy,
                O=>I2);
   
   I_36_19 : FMAP
      port map (I1=>A(3),
                I2=>B(3),
                I3=>dummy,
                I4=>dummy,
                O=>I3);
   
   I_36_20 : FMAP
      port map (I1=>A(4),
                I2=>B(4),
                I3=>dummy,
                I4=>dummy,
                O=>I4);
   
   I_36_21 : FMAP
      port map (I1=>A(5),
                I2=>B(5),
                I3=>dummy,
                I4=>dummy,
                O=>I5);
   
   I_36_22 : FMAP
      port map (I1=>A(6),
                I2=>B(6),
                I3=>dummy,
                I4=>dummy,
                O=>I6);
   
   I_36_23 : FMAP
      port map (I1=>A(7),
                I2=>B(7),
                I3=>dummy,
                I4=>dummy,
                O=>I7);
   
   I_36_55 : MUXCY_L
      port map (CI=>C0,
                DI=>A(1),
                S=>I1,
                LO=>C1);
   
   I_36_58 : MUXCY_L
      port map (CI=>C2,
                DI=>A(3),
                S=>I3,
                LO=>C3);
   
   I_36_62 : MUXCY_L
      port map (CI=>C1,
                DI=>A(2),
                S=>I2,
                LO=>C2);
   
   I_36_63 : MUXCY_L
      port map (CI=>C3,
                DI=>A(4),
                S=>I4,
                LO=>C4);
   
   I_36_64 : MUXCY
      port map (CI=>C6,
                DI=>A(7),
                S=>I7,
                O=>CO_DUMMY);
   
   I_36_73 : XORCY
      port map (CI=>CI,
                LI=>I0,
                O=>S(0));
   
   I_36_74 : XORCY
      port map (CI=>C0,
                LI=>I1,
                O=>S(1));
   
   I_36_75 : XORCY
      port map (CI=>C2,
                LI=>I3,
                O=>S(3));
   
   I_36_76 : XORCY
      port map (CI=>C1,
                LI=>I2,
                O=>S(2));
   
   I_36_77 : XORCY
      port map (CI=>C4,
                LI=>I5,
                O=>S(5));
   
   I_36_78 : XORCY
      port map (CI=>C3,
                LI=>I4,
                O=>S(4));
   
   I_36_80 : XORCY
      port map (CI=>C6,
                LI=>I7,
                O=>S(7));
   
   I_36_81 : XORCY
      port map (CI=>C5,
                LI=>I6,
                O=>S(6));
   
   I_36_107 : MUXCY_D
      port map (CI=>C5,
                DI=>A(6),
                S=>I6,
                LO=>C6,
                O=>C6O);
   
   I_36_110 : MUXCY_L
      port map (CI=>C4,
                DI=>A(5),
                S=>I5,
                LO=>C5);
   
   I_36_111 : MUXCY_L
      port map (CI=>CI,
                DI=>A(0),
                S=>I0,
                LO=>C0);
   
   I_36_221 : XOR2
      port map (I0=>A(7),
                I1=>B(7),
                O=>I7);
   
   I_36_222 : XOR2
      port map (I0=>A(6),
                I1=>B(6),
                O=>I6);
   
   I_36_223 : XOR2
      port map (I0=>A(5),
                I1=>B(5),
                O=>I5);
   
   I_36_224 : XOR2
      port map (I0=>A(4),
                I1=>B(4),
                O=>I4);
   
   I_36_225 : XOR2
      port map (I0=>A(3),
                I1=>B(3),
                O=>I3);
   
   I_36_228 : XOR2
      port map (I0=>A(0),
                I1=>B(0),
                O=>I0);
   
   I_36_229 : XOR2
      port map (I0=>A(1),
                I1=>B(1),
                O=>I1);
   
   I_36_230 : XOR2
      port map (I0=>A(2),
                I1=>B(2),
                O=>I2);
   
   I_36_239 : XOR2
      port map (I0=>C6O,
                I1=>CO_DUMMY,
                O=>OFL);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity ADD4_MXILINX_ppm is
   port ( A0  : in    std_logic; 
          A1  : in    std_logic; 
          A2  : in    std_logic; 
          A3  : in    std_logic; 
          B0  : in    std_logic; 
          B1  : in    std_logic; 
          B2  : in    std_logic; 
          B3  : in    std_logic; 
          CI  : in    std_logic; 
          CO  : out   std_logic; 
          OFL : out   std_logic; 
          S0  : out   std_logic; 
          S1  : out   std_logic; 
          S2  : out   std_logic; 
          S3  : out   std_logic);
end ADD4_MXILINX_ppm;

architecture BEHAVIORAL of ADD4_MXILINX_ppm is
   attribute BOX_TYPE   : string ;
   attribute RLOC       : string ;
   signal C0       : std_logic;
   signal C1       : std_logic;
   signal C2       : std_logic;
   signal C2O      : std_logic;
   signal dummy    : std_logic;
   signal I0       : std_logic;
   signal I1       : std_logic;
   signal I2       : std_logic;
   signal I3       : std_logic;
   signal CO_DUMMY : std_logic;
   component MUXCY_L
      port ( CI : in    std_logic; 
             DI : in    std_logic; 
             S  : in    std_logic; 
             LO : out   std_logic);
   end component;
   attribute BOX_TYPE of MUXCY_L : component is "BLACK_BOX";
   
   component MUXCY
      port ( CI : in    std_logic; 
             DI : in    std_logic; 
             S  : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of MUXCY : component is "BLACK_BOX";
   
   component MUXCY_D
      port ( CI : in    std_logic; 
             DI : in    std_logic; 
             S  : in    std_logic; 
             LO : out   std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of MUXCY_D : component is "BLACK_BOX";
   
   component XORCY
      port ( CI : in    std_logic; 
             LI : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of XORCY : component is "BLACK_BOX";
   
   component FMAP
      port ( I1 : in    std_logic; 
             I2 : in    std_logic; 
             I3 : in    std_logic; 
             I4 : in    std_logic; 
             O  : in    std_logic);
   end component;
   attribute BOX_TYPE of FMAP : component is "BLACK_BOX";
   
   component XOR2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of XOR2 : component is "BLACK_BOX";
   
   attribute RLOC of I_36_55 : label is "X0Y0";
   attribute RLOC of I_36_58 : label is "X0Y1";
   attribute RLOC of I_36_62 : label is "X0Y1";
   attribute RLOC of I_36_111 : label is "X0Y0";
   attribute RLOC of I_36_175 : label is "X0Y0";
   attribute RLOC of I_36_178 : label is "X0Y0";
   attribute RLOC of I_36_182 : label is "X0Y1";
   attribute RLOC of I_36_206 : label is "X0Y1";
begin
   CO <= CO_DUMMY;
   I_36_55 : MUXCY_L
      port map (CI=>C0,
                DI=>A1,
                S=>I1,
                LO=>C1);
   
   I_36_58 : MUXCY
      port map (CI=>C2,
                DI=>A3,
                S=>I3,
                O=>CO_DUMMY);
   
   I_36_62 : MUXCY_D
      port map (CI=>C1,
                DI=>A2,
                S=>I2,
                LO=>C2,
                O=>C2O);
   
   I_36_73 : XORCY
      port map (CI=>CI,
                LI=>I0,
                O=>S0);
   
   I_36_74 : XORCY
      port map (CI=>C0,
                LI=>I1,
                O=>S1);
   
   I_36_75 : XORCY
      port map (CI=>C2,
                LI=>I3,
                O=>S3);
   
   I_36_76 : XORCY
      port map (CI=>C1,
                LI=>I2,
                O=>S2);
   
   I_36_111 : MUXCY_L
      port map (CI=>CI,
                DI=>A0,
                S=>I0,
                LO=>C0);
   
   I_36_175 : FMAP
      port map (I1=>A1,
                I2=>B1,
                I3=>dummy,
                I4=>dummy,
                O=>I1);
   
   I_36_178 : FMAP
      port map (I1=>A0,
                I2=>B0,
                I3=>dummy,
                I4=>dummy,
                O=>I0);
   
   I_36_182 : FMAP
      port map (I1=>A2,
                I2=>B2,
                I3=>dummy,
                I4=>dummy,
                O=>I2);
   
   I_36_206 : FMAP
      port map (I1=>A3,
                I2=>B3,
                I3=>dummy,
                I4=>dummy,
                O=>I3);
   
   I_36_239 : XOR2
      port map (I0=>A0,
                I1=>B0,
                O=>I0);
   
   I_36_240 : XOR2
      port map (I0=>A1,
                I1=>B1,
                O=>I1);
   
   I_36_241 : XOR2
      port map (I0=>A2,
                I1=>B2,
                O=>I2);
   
   I_36_242 : XOR2
      port map (I0=>A3,
                I1=>B3,
                O=>I3);
   
   I_36_259 : XOR2
      port map (I0=>C2O,
                I1=>CO_DUMMY,
                O=>OFL);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity M2_1E_MXILINX_ppm is
   port ( D0 : in    std_logic; 
          D1 : in    std_logic; 
          E  : in    std_logic; 
          S0 : in    std_logic; 
          O  : out   std_logic);
end M2_1E_MXILINX_ppm;

architecture BEHAVIORAL of M2_1E_MXILINX_ppm is
   attribute BOX_TYPE   : string ;
   signal M0 : std_logic;
   signal M1 : std_logic;
   component AND3
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND3 : component is "BLACK_BOX";
   
   component AND3B1
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND3B1 : component is "BLACK_BOX";
   
   component OR2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of OR2 : component is "BLACK_BOX";
   
begin
   I_36_30 : AND3
      port map (I0=>D1,
                I1=>E,
                I2=>S0,
                O=>M1);
   
   I_36_31 : AND3B1
      port map (I0=>S0,
                I1=>E,
                I2=>D0,
                O=>M0);
   
   I_36_38 : OR2
      port map (I0=>M1,
                I1=>M0,
                O=>O);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity M4_1E_MXILINX_ppm is
   port ( D0 : in    std_logic; 
          D1 : in    std_logic; 
          D2 : in    std_logic; 
          D3 : in    std_logic; 
          E  : in    std_logic; 
          S0 : in    std_logic; 
          S1 : in    std_logic; 
          O  : out   std_logic);
end M4_1E_MXILINX_ppm;

architecture BEHAVIORAL of M4_1E_MXILINX_ppm is
   attribute HU_SET     : string ;
   attribute BOX_TYPE   : string ;
   signal M01 : std_logic;
   signal M23 : std_logic;
   component M2_1E_MXILINX_ppm
      port ( D0 : in    std_logic; 
             D1 : in    std_logic; 
             E  : in    std_logic; 
             S0 : in    std_logic; 
             O  : out   std_logic);
   end component;
   
   component MUXF5
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             S  : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of MUXF5 : component is "BLACK_BOX";
   
   attribute HU_SET of I_M01 : label is "I_M01_1";
   attribute HU_SET of I_M23 : label is "I_M23_0";
begin
   I_M01 : M2_1E_MXILINX_ppm
      port map (D0=>D0,
                D1=>D1,
                E=>E,
                S0=>S0,
                O=>M01);
   
   I_M23 : M2_1E_MXILINX_ppm
      port map (D0=>D2,
                D1=>D3,
                E=>E,
                S0=>S0,
                O=>M23);
   
   I_O : MUXF5
      port map (I0=>M01,
                I1=>M23,
                S=>S1,
                O=>O);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity M2_1_MXILINX_ppm is
   port ( D0 : in    std_logic; 
          D1 : in    std_logic; 
          S0 : in    std_logic; 
          O  : out   std_logic);
end M2_1_MXILINX_ppm;

architecture BEHAVIORAL of M2_1_MXILINX_ppm is
   attribute BOX_TYPE   : string ;
   signal M0 : std_logic;
   signal M1 : std_logic;
   component AND2B1
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND2B1 : component is "BLACK_BOX";
   
   component OR2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of OR2 : component is "BLACK_BOX";
   
   component AND2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND2 : component is "BLACK_BOX";
   
begin
   I_36_7 : AND2B1
      port map (I0=>S0,
                I1=>D0,
                O=>M0);
   
   I_36_8 : OR2
      port map (I0=>M1,
                I1=>M0,
                O=>O);
   
   I_36_9 : AND2
      port map (I0=>D1,
                I1=>S0,
                O=>M1);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity X74_153_MUSER_ppm is
   port ( A    : in    std_logic; 
          B    : in    std_logic; 
          G1   : in    std_logic; 
          G2   : in    std_logic; 
          I1C0 : in    std_logic; 
          I1C1 : in    std_logic; 
          I1C2 : in    std_logic; 
          I1C3 : in    std_logic; 
          I2C0 : in    std_logic; 
          I2C1 : in    std_logic; 
          I2C2 : in    std_logic; 
          I2C3 : in    std_logic; 
          Y1   : out   std_logic; 
          Y2   : out   std_logic);
end X74_153_MUSER_ppm;

architecture BEHAVIORAL of X74_153_MUSER_ppm is
   attribute HU_SET     : string ;
   attribute BOX_TYPE   : string ;
   signal XLXN_1  : std_logic;
   signal XLXN_2  : std_logic;
   signal XLXN_13 : std_logic;
   signal XLXN_14 : std_logic;
   signal XLXN_15 : std_logic;
   signal XLXN_22 : std_logic;
   component M2_1_MXILINX_ppm
      port ( D0 : in    std_logic; 
             D1 : in    std_logic; 
             S0 : in    std_logic; 
             O  : out   std_logic);
   end component;
   
   component M2_1E_MXILINX_ppm
      port ( D0 : in    std_logic; 
             D1 : in    std_logic; 
             E  : in    std_logic; 
             S0 : in    std_logic; 
             O  : out   std_logic);
   end component;
   
   component INV
      port ( I : in    std_logic; 
             O : out   std_logic);
   end component;
   attribute BOX_TYPE of INV : component is "BLACK_BOX";
   
   attribute HU_SET of XLXI_1 : label is "XLXI_1_2";
   attribute HU_SET of XLXI_2 : label is "XLXI_2_3";
   attribute HU_SET of XLXI_3 : label is "XLXI_3_4";
   attribute HU_SET of XLXI_4 : label is "XLXI_4_5";
   attribute HU_SET of XLXI_5 : label is "XLXI_5_6";
   attribute HU_SET of XLXI_6 : label is "XLXI_6_7";
begin
   XLXI_1 : M2_1_MXILINX_ppm
      port map (D0=>I1C0,
                D1=>I1C1,
                S0=>A,
                O=>XLXN_1);
   
   XLXI_2 : M2_1_MXILINX_ppm
      port map (D0=>I1C2,
                D1=>I1C3,
                S0=>A,
                O=>XLXN_2);
   
   XLXI_3 : M2_1_MXILINX_ppm
      port map (D0=>I2C0,
                D1=>I2C1,
                S0=>A,
                O=>XLXN_13);
   
   XLXI_4 : M2_1_MXILINX_ppm
      port map (D0=>I2C2,
                D1=>I2C3,
                S0=>A,
                O=>XLXN_14);
   
   XLXI_5 : M2_1E_MXILINX_ppm
      port map (D0=>XLXN_1,
                D1=>XLXN_2,
                E=>XLXN_22,
                S0=>B,
                O=>Y1);
   
   XLXI_6 : M2_1E_MXILINX_ppm
      port map (D0=>XLXN_13,
                D1=>XLXN_14,
                E=>XLXN_15,
                S0=>B,
                O=>Y2);
   
   XLXI_7 : INV
      port map (I=>G1,
                O=>XLXN_22);
   
   XLXI_8 : INV
      port map (I=>G2,
                O=>XLXN_15);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity u74_157_MUSER_ppm is
   port ( A1 : in    std_logic; 
          A2 : in    std_logic; 
          A3 : in    std_logic; 
          A4 : in    std_logic; 
          B1 : in    std_logic; 
          B2 : in    std_logic; 
          B3 : in    std_logic; 
          B4 : in    std_logic; 
          G  : in    std_logic; 
          S  : in    std_logic; 
          Y1 : out   std_logic; 
          Y2 : out   std_logic; 
          Y3 : out   std_logic; 
          Y4 : out   std_logic);
end u74_157_MUSER_ppm;

architecture BEHAVIORAL of u74_157_MUSER_ppm is
   attribute HU_SET     : string ;
   attribute BOX_TYPE   : string ;
   signal XLXN_196 : std_logic;
   component M2_1E_MXILINX_ppm
      port ( D0 : in    std_logic; 
             D1 : in    std_logic; 
             E  : in    std_logic; 
             S0 : in    std_logic; 
             O  : out   std_logic);
   end component;
   
   component INV
      port ( I : in    std_logic; 
             O : out   std_logic);
   end component;
   attribute BOX_TYPE of INV : component is "BLACK_BOX";
   
   attribute HU_SET of XLXI_114 : label is "XLXI_114_8";
   attribute HU_SET of XLXI_115 : label is "XLXI_115_9";
   attribute HU_SET of XLXI_116 : label is "XLXI_116_10";
   attribute HU_SET of XLXI_117 : label is "XLXI_117_11";
begin
   XLXI_114 : M2_1E_MXILINX_ppm
      port map (D0=>A1,
                D1=>B1,
                E=>XLXN_196,
                S0=>S,
                O=>Y1);
   
   XLXI_115 : M2_1E_MXILINX_ppm
      port map (D0=>A2,
                D1=>B2,
                E=>XLXN_196,
                S0=>S,
                O=>Y2);
   
   XLXI_116 : M2_1E_MXILINX_ppm
      port map (D0=>A3,
                D1=>B3,
                E=>XLXN_196,
                S0=>S,
                O=>Y3);
   
   XLXI_117 : M2_1E_MXILINX_ppm
      port map (D0=>A4,
                D1=>B4,
                E=>XLXN_196,
                S0=>S,
                O=>Y4);
   
   XLXI_118 : INV
      port map (I=>G,
                O=>XLXN_196);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity COMP4_MXILINX_ppm is
   port ( A0 : in    std_logic; 
          A1 : in    std_logic; 
          A2 : in    std_logic; 
          A3 : in    std_logic; 
          B0 : in    std_logic; 
          B1 : in    std_logic; 
          B2 : in    std_logic; 
          B3 : in    std_logic; 
          EQ : out   std_logic);
end COMP4_MXILINX_ppm;

architecture BEHAVIORAL of COMP4_MXILINX_ppm is
   attribute BOX_TYPE   : string ;
   signal AB0 : std_logic;
   signal AB1 : std_logic;
   signal AB2 : std_logic;
   signal AB3 : std_logic;
   component AND4
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             I3 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND4 : component is "BLACK_BOX";
   
   component XNOR2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of XNOR2 : component is "BLACK_BOX";
   
begin
   I_36_32 : AND4
      port map (I0=>AB3,
                I1=>AB2,
                I2=>AB1,
                I3=>AB0,
                O=>EQ);
   
   I_36_33 : XNOR2
      port map (I0=>B2,
                I1=>A2,
                O=>AB2);
   
   I_36_34 : XNOR2
      port map (I0=>B3,
                I1=>A3,
                O=>AB3);
   
   I_36_42 : XNOR2
      port map (I0=>B1,
                I1=>A1,
                O=>AB1);
   
   I_36_43 : XNOR2
      port map (I0=>B0,
                I1=>A0,
                O=>AB0);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity FD4CE_MXILINX_ppm is
   port ( C   : in    std_logic; 
          CE  : in    std_logic; 
          CLR : in    std_logic; 
          D0  : in    std_logic; 
          D1  : in    std_logic; 
          D2  : in    std_logic; 
          D3  : in    std_logic; 
          Q0  : out   std_logic; 
          Q1  : out   std_logic; 
          Q2  : out   std_logic; 
          Q3  : out   std_logic);
end FD4CE_MXILINX_ppm;

architecture BEHAVIORAL of FD4CE_MXILINX_ppm is
   attribute BOX_TYPE   : string ;
   component FDCE
      generic( INIT : bit :=  '0');
      port ( C   : in    std_logic; 
             CE  : in    std_logic; 
             CLR : in    std_logic; 
             D   : in    std_logic; 
             Q   : out   std_logic);
   end component;
   attribute BOX_TYPE of FDCE : component is "BLACK_BOX";
   
begin
   I_Q0 : FDCE
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                D=>D0,
                Q=>Q0);
   
   I_Q1 : FDCE
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                D=>D1,
                Q=>Q1);
   
   I_Q2 : FDCE
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                D=>D2,
                Q=>Q2);
   
   I_Q3 : FDCE
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                D=>D3,
                Q=>Q3);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity FTCE_MXILINX_ppm is
   generic( INIT : bit :=  '0');
   port ( C   : in    std_logic; 
          CE  : in    std_logic; 
          CLR : in    std_logic; 
          T   : in    std_logic; 
          Q   : out   std_logic);
end FTCE_MXILINX_ppm;

architecture BEHAVIORAL of FTCE_MXILINX_ppm is
   attribute BOX_TYPE   : string ;
   attribute RLOC       : string ;
   signal TQ      : std_logic;
   signal Q_DUMMY : std_logic;
   component XOR2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of XOR2 : component is "BLACK_BOX";
   
   component FDCE
      generic( INIT : bit :=  '0');
      port ( C   : in    std_logic; 
             CE  : in    std_logic; 
             CLR : in    std_logic; 
             D   : in    std_logic; 
             Q   : out   std_logic);
   end component;
   attribute BOX_TYPE of FDCE : component is "BLACK_BOX";
   
   attribute RLOC of I_36_35 : label is "X0Y0";
begin
   Q <= Q_DUMMY;
   I_36_32 : XOR2
      port map (I0=>T,
                I1=>Q_DUMMY,
                O=>TQ);
   
   I_36_35 : FDCE
   generic map( INIT => INIT)
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                D=>TQ,
                Q=>Q_DUMMY);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity CB16CE_MXILINX_ppm is
   port ( C   : in    std_logic; 
          CE  : in    std_logic; 
          CLR : in    std_logic; 
          CEO : out   std_logic; 
          Q   : out   std_logic_vector (15 downto 0); 
          TC  : out   std_logic);
end CB16CE_MXILINX_ppm;

architecture BEHAVIORAL of CB16CE_MXILINX_ppm is
   attribute HU_SET     : string ;
   attribute BOX_TYPE   : string ;
   signal T2       : std_logic;
   signal T3       : std_logic;
   signal T4       : std_logic;
   signal T5       : std_logic;
   signal T6       : std_logic;
   signal T7       : std_logic;
   signal T8       : std_logic;
   signal T9       : std_logic;
   signal T10      : std_logic;
   signal T11      : std_logic;
   signal T12      : std_logic;
   signal T13      : std_logic;
   signal T14      : std_logic;
   signal T15      : std_logic;
   signal XLXN_1   : std_logic;
   signal Q_DUMMY  : std_logic_vector (15 downto 0);
   signal TC_DUMMY : std_logic;
   component FTCE_MXILINX_ppm
      generic( INIT : bit :=  '0');
      port ( C   : in    std_logic; 
             CE  : in    std_logic; 
             CLR : in    std_logic; 
             T   : in    std_logic; 
             Q   : out   std_logic);
   end component;
   
   component AND3
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND3 : component is "BLACK_BOX";
   
   component AND2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND2 : component is "BLACK_BOX";
   
   component VCC
      port ( P : out   std_logic);
   end component;
   attribute BOX_TYPE of VCC : component is "BLACK_BOX";
   
   component AND4
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             I3 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND4 : component is "BLACK_BOX";
   
   component AND5
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             I3 : in    std_logic; 
             I4 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND5 : component is "BLACK_BOX";
   
   attribute HU_SET of I_Q0 : label is "I_Q0_13";
   attribute HU_SET of I_Q1 : label is "I_Q1_12";
   attribute HU_SET of I_Q2 : label is "I_Q2_15";
   attribute HU_SET of I_Q3 : label is "I_Q3_14";
   attribute HU_SET of I_Q4 : label is "I_Q4_19";
   attribute HU_SET of I_Q5 : label is "I_Q5_18";
   attribute HU_SET of I_Q6 : label is "I_Q6_17";
   attribute HU_SET of I_Q7 : label is "I_Q7_16";
   attribute HU_SET of I_Q8 : label is "I_Q8_20";
   attribute HU_SET of I_Q9 : label is "I_Q9_21";
   attribute HU_SET of I_Q10 : label is "I_Q10_22";
   attribute HU_SET of I_Q11 : label is "I_Q11_23";
   attribute HU_SET of I_Q12 : label is "I_Q12_24";
   attribute HU_SET of I_Q13 : label is "I_Q13_25";
   attribute HU_SET of I_Q14 : label is "I_Q14_26";
   attribute HU_SET of I_Q15 : label is "I_Q15_27";
begin
   Q(15 downto 0) <= Q_DUMMY(15 downto 0);
   TC <= TC_DUMMY;
   I_Q0 : FTCE_MXILINX_ppm
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                T=>XLXN_1,
                Q=>Q_DUMMY(0));
   
   I_Q1 : FTCE_MXILINX_ppm
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                T=>Q_DUMMY(0),
                Q=>Q_DUMMY(1));
   
   I_Q2 : FTCE_MXILINX_ppm
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                T=>T2,
                Q=>Q_DUMMY(2));
   
   I_Q3 : FTCE_MXILINX_ppm
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                T=>T3,
                Q=>Q_DUMMY(3));
   
   I_Q4 : FTCE_MXILINX_ppm
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                T=>T4,
                Q=>Q_DUMMY(4));
   
   I_Q5 : FTCE_MXILINX_ppm
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                T=>T5,
                Q=>Q_DUMMY(5));
   
   I_Q6 : FTCE_MXILINX_ppm
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                T=>T6,
                Q=>Q_DUMMY(6));
   
   I_Q7 : FTCE_MXILINX_ppm
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                T=>T7,
                Q=>Q_DUMMY(7));
   
   I_Q8 : FTCE_MXILINX_ppm
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                T=>T8,
                Q=>Q_DUMMY(8));
   
   I_Q9 : FTCE_MXILINX_ppm
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                T=>T9,
                Q=>Q_DUMMY(9));
   
   I_Q10 : FTCE_MXILINX_ppm
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                T=>T10,
                Q=>Q_DUMMY(10));
   
   I_Q11 : FTCE_MXILINX_ppm
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                T=>T11,
                Q=>Q_DUMMY(11));
   
   I_Q12 : FTCE_MXILINX_ppm
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                T=>T12,
                Q=>Q_DUMMY(12));
   
   I_Q13 : FTCE_MXILINX_ppm
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                T=>T13,
                Q=>Q_DUMMY(13));
   
   I_Q14 : FTCE_MXILINX_ppm
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                T=>T14,
                Q=>Q_DUMMY(14));
   
   I_Q15 : FTCE_MXILINX_ppm
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                T=>T15,
                Q=>Q_DUMMY(15));
   
   I_36_3 : AND3
      port map (I0=>Q_DUMMY(2),
                I1=>Q_DUMMY(1),
                I2=>Q_DUMMY(0),
                O=>T3);
   
   I_36_4 : AND2
      port map (I0=>Q_DUMMY(1),
                I1=>Q_DUMMY(0),
                O=>T2);
   
   I_36_9 : VCC
      port map (P=>XLXN_1);
   
   I_36_10 : AND4
      port map (I0=>Q_DUMMY(3),
                I1=>Q_DUMMY(2),
                I2=>Q_DUMMY(1),
                I3=>Q_DUMMY(0),
                O=>T4);
   
   I_36_14 : AND5
      port map (I0=>Q_DUMMY(7),
                I1=>Q_DUMMY(6),
                I2=>Q_DUMMY(5),
                I3=>Q_DUMMY(4),
                I4=>T4,
                O=>T8);
   
   I_36_15 : AND2
      port map (I0=>Q_DUMMY(4),
                I1=>T4,
                O=>T5);
   
   I_36_19 : AND3
      port map (I0=>Q_DUMMY(5),
                I1=>Q_DUMMY(4),
                I2=>T4,
                O=>T6);
   
   I_36_21 : AND4
      port map (I0=>Q_DUMMY(6),
                I1=>Q_DUMMY(5),
                I2=>Q_DUMMY(4),
                I3=>T4,
                O=>T7);
   
   I_36_22 : AND5
      port map (I0=>Q_DUMMY(15),
                I1=>Q_DUMMY(14),
                I2=>Q_DUMMY(13),
                I3=>Q_DUMMY(12),
                I4=>T12,
                O=>TC_DUMMY);
   
   I_36_23 : AND2
      port map (I0=>Q_DUMMY(12),
                I1=>T12,
                O=>T13);
   
   I_36_24 : AND3
      port map (I0=>Q_DUMMY(13),
                I1=>Q_DUMMY(12),
                I2=>T12,
                O=>T14);
   
   I_36_25 : AND4
      port map (I0=>Q_DUMMY(14),
                I1=>Q_DUMMY(13),
                I2=>Q_DUMMY(12),
                I3=>T12,
                O=>T15);
   
   I_36_26 : AND4
      port map (I0=>Q_DUMMY(10),
                I1=>Q_DUMMY(9),
                I2=>Q_DUMMY(8),
                I3=>T8,
                O=>T11);
   
   I_36_27 : AND3
      port map (I0=>Q_DUMMY(9),
                I1=>Q_DUMMY(8),
                I2=>T8,
                O=>T10);
   
   I_36_28 : AND2
      port map (I0=>Q_DUMMY(8),
                I1=>T8,
                O=>T9);
   
   I_36_29 : AND5
      port map (I0=>Q_DUMMY(11),
                I1=>Q_DUMMY(10),
                I2=>Q_DUMMY(9),
                I3=>Q_DUMMY(8),
                I4=>T8,
                O=>T12);
   
   I_36_54 : AND2
      port map (I0=>CE,
                I1=>TC_DUMMY,
                O=>CEO);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity CB2CE_MXILINX_ppm is
   port ( C   : in    std_logic; 
          CE  : in    std_logic; 
          CLR : in    std_logic; 
          CEO : out   std_logic; 
          Q0  : out   std_logic; 
          Q1  : out   std_logic; 
          TC  : out   std_logic);
end CB2CE_MXILINX_ppm;

architecture BEHAVIORAL of CB2CE_MXILINX_ppm is
   attribute HU_SET     : string ;
   attribute BOX_TYPE   : string ;
   signal XLXN_1   : std_logic;
   signal Q0_DUMMY : std_logic;
   signal Q1_DUMMY : std_logic;
   signal TC_DUMMY : std_logic;
   component FTCE_MXILINX_ppm
      generic( INIT : bit :=  '0');
      port ( C   : in    std_logic; 
             CE  : in    std_logic; 
             CLR : in    std_logic; 
             T   : in    std_logic; 
             Q   : out   std_logic);
   end component;
   
   component AND2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND2 : component is "BLACK_BOX";
   
   component VCC
      port ( P : out   std_logic);
   end component;
   attribute BOX_TYPE of VCC : component is "BLACK_BOX";
   
   attribute HU_SET of I_Q0 : label is "I_Q0_28";
   attribute HU_SET of I_Q1 : label is "I_Q1_29";
begin
   Q0 <= Q0_DUMMY;
   Q1 <= Q1_DUMMY;
   TC <= TC_DUMMY;
   I_Q0 : FTCE_MXILINX_ppm
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                T=>XLXN_1,
                Q=>Q0_DUMMY);
   
   I_Q1 : FTCE_MXILINX_ppm
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                T=>Q0_DUMMY,
                Q=>Q1_DUMMY);
   
   I_36_37 : AND2
      port map (I0=>Q1_DUMMY,
                I1=>Q0_DUMMY,
                O=>TC_DUMMY);
   
   I_36_47 : VCC
      port map (P=>XLXN_1);
   
   I_36_52 : AND2
      port map (I0=>CE,
                I1=>TC_DUMMY,
                O=>CEO);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity COMPM8_MXILINX_ppm is
   port ( A  : in    std_logic_vector (7 downto 0); 
          B  : in    std_logic_vector (7 downto 0); 
          GT : out   std_logic; 
          LT : out   std_logic);
end COMPM8_MXILINX_ppm;

architecture BEHAVIORAL of COMPM8_MXILINX_ppm is
   attribute BOX_TYPE   : string ;
   signal EQ_1  : std_logic;
   signal EQ_3  : std_logic;
   signal EQ_5  : std_logic;
   signal EQ_7  : std_logic;
   signal EQ2_3 : std_logic;
   signal EQ4_5 : std_logic;
   signal EQ6_7 : std_logic;
   signal GE0_1 : std_logic;
   signal GE2_3 : std_logic;
   signal GE4_5 : std_logic;
   signal GE6_7 : std_logic;
   signal GTA   : std_logic;
   signal GTB   : std_logic;
   signal GTC   : std_logic;
   signal GTD   : std_logic;
   signal GT_1  : std_logic;
   signal GT_3  : std_logic;
   signal GT_5  : std_logic;
   signal GT_7  : std_logic;
   signal GT0_1 : std_logic;
   signal GT2_3 : std_logic;
   signal GT4_5 : std_logic;
   signal LE0_1 : std_logic;
   signal LE2_3 : std_logic;
   signal LE4_5 : std_logic;
   signal LE6_7 : std_logic;
   signal LTA   : std_logic;
   signal LTB   : std_logic;
   signal LTC   : std_logic;
   signal LTD   : std_logic;
   signal LT_1  : std_logic;
   signal LT_3  : std_logic;
   signal LT_5  : std_logic;
   signal LT_7  : std_logic;
   signal LT0_1 : std_logic;
   signal LT2_3 : std_logic;
   signal LT4_5 : std_logic;
   component AND2B1
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND2B1 : component is "BLACK_BOX";
   
   component OR4
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             I3 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of OR4 : component is "BLACK_BOX";
   
   component NOR2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of NOR2 : component is "BLACK_BOX";
   
   component AND3
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND3 : component is "BLACK_BOX";
   
   component OR2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of OR2 : component is "BLACK_BOX";
   
   component AND3B1
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND3B1 : component is "BLACK_BOX";
   
   component XNOR2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of XNOR2 : component is "BLACK_BOX";
   
   component AND2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND2 : component is "BLACK_BOX";
   
   component AND4
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             I3 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND4 : component is "BLACK_BOX";
   
begin
   I_36_1 : AND2B1
      port map (I0=>A(7),
                I1=>B(7),
                O=>LT_7);
   
   I_36_3 : OR4
      port map (I0=>LTD,
                I1=>LTC,
                I2=>LTB,
                I3=>LTA,
                O=>LT);
   
   I_36_4 : NOR2
      port map (I0=>GT4_5,
                I1=>LT4_5,
                O=>EQ4_5);
   
   I_36_5 : AND3
      port map (I0=>EQ6_7,
                I1=>EQ4_5,
                I2=>LT2_3,
                O=>LTB);
   
   I_36_6 : OR2
      port map (I0=>LT_3,
                I1=>LE2_3,
                O=>LT2_3);
   
   I_36_7 : OR2
      port map (I0=>GT_3,
                I1=>GE2_3,
                O=>GT2_3);
   
   I_36_8 : OR2
      port map (I0=>GT_1,
                I1=>GE0_1,
                O=>GT0_1);
   
   I_36_9 : AND3B1
      port map (I0=>A(0),
                I1=>EQ_1,
                I2=>B(0),
                O=>LE0_1);
   
   I_36_10 : AND3B1
      port map (I0=>B(0),
                I1=>EQ_1,
                I2=>A(0),
                O=>GE0_1);
   
   I_36_11 : AND3B1
      port map (I0=>A(2),
                I1=>EQ_3,
                I2=>B(2),
                O=>LE2_3);
   
   I_36_12 : AND3B1
      port map (I0=>B(2),
                I1=>EQ_3,
                I2=>A(2),
                O=>GE2_3);
   
   I_36_13 : XNOR2
      port map (I0=>A(1),
                I1=>B(1),
                O=>EQ_1);
   
   I_36_14 : AND2B1
      port map (I0=>B(1),
                I1=>A(1),
                O=>GT_1);
   
   I_36_15 : XNOR2
      port map (I0=>A(3),
                I1=>B(3),
                O=>EQ_3);
   
   I_36_16 : AND2B1
      port map (I0=>A(1),
                I1=>B(1),
                O=>LT_1);
   
   I_36_17 : AND2B1
      port map (I0=>B(3),
                I1=>A(3),
                O=>GT_3);
   
   I_36_18 : OR2
      port map (I0=>LT_1,
                I1=>LE0_1,
                O=>LT0_1);
   
   I_36_19 : AND2B1
      port map (I0=>A(3),
                I1=>B(3),
                O=>LT_3);
   
   I_36_20 : AND2
      port map (I0=>GT4_5,
                I1=>EQ6_7,
                O=>GTC);
   
   I_36_21 : AND2
      port map (I0=>EQ6_7,
                I1=>LT4_5,
                O=>LTC);
   
   I_36_22 : NOR2
      port map (I0=>GTD,
                I1=>LTD,
                O=>EQ6_7);
   
   I_36_23 : OR2
      port map (I0=>LT_5,
                I1=>LE4_5,
                O=>LT4_5);
   
   I_36_24 : AND2B1
      port map (I0=>B(7),
                I1=>A(7),
                O=>GT_7);
   
   I_36_25 : AND2B1
      port map (I0=>A(5),
                I1=>B(5),
                O=>LT_5);
   
   I_36_26 : XNOR2
      port map (I0=>A(7),
                I1=>B(7),
                O=>EQ_7);
   
   I_36_27 : AND2B1
      port map (I0=>B(5),
                I1=>A(5),
                O=>GT_5);
   
   I_36_28 : XNOR2
      port map (I0=>A(5),
                I1=>B(5),
                O=>EQ_5);
   
   I_36_29 : AND3B1
      port map (I0=>B(6),
                I1=>EQ_7,
                I2=>A(6),
                O=>GE6_7);
   
   I_36_30 : AND3B1
      port map (I0=>A(6),
                I1=>EQ_7,
                I2=>B(6),
                O=>LE6_7);
   
   I_36_31 : AND3B1
      port map (I0=>B(4),
                I1=>EQ_5,
                I2=>A(4),
                O=>GE4_5);
   
   I_36_32 : AND3B1
      port map (I0=>A(4),
                I1=>EQ_5,
                I2=>B(4),
                O=>LE4_5);
   
   I_36_33 : OR2
      port map (I0=>GT_5,
                I1=>GE4_5,
                O=>GT4_5);
   
   I_36_34 : OR2
      port map (I0=>GT_7,
                I1=>GE6_7,
                O=>GTD);
   
   I_36_35 : OR2
      port map (I0=>LT_7,
                I1=>LE6_7,
                O=>LTD);
   
   I_36_36 : AND4
      port map (I0=>EQ6_7,
                I1=>EQ4_5,
                I2=>EQ2_3,
                I3=>LT0_1,
                O=>LTA);
   
   I_36_37 : AND4
      port map (I0=>GT0_1,
                I1=>EQ2_3,
                I2=>EQ4_5,
                I3=>EQ6_7,
                O=>GTA);
   
   I_36_38 : AND3
      port map (I0=>GT2_3,
                I1=>EQ4_5,
                I2=>EQ6_7,
                O=>GTB);
   
   I_36_39 : NOR2
      port map (I0=>GT2_3,
                I1=>LT2_3,
                O=>EQ2_3);
   
   I_36_40 : OR4
      port map (I0=>GTD,
                I1=>GTC,
                I2=>GTB,
                I3=>GTA,
                O=>GT);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity D3_8E_MXILINX_ppm is
   port ( A0 : in    std_logic; 
          A1 : in    std_logic; 
          A2 : in    std_logic; 
          E  : in    std_logic; 
          D0 : out   std_logic; 
          D1 : out   std_logic; 
          D2 : out   std_logic; 
          D3 : out   std_logic; 
          D4 : out   std_logic; 
          D5 : out   std_logic; 
          D6 : out   std_logic; 
          D7 : out   std_logic);
end D3_8E_MXILINX_ppm;

architecture BEHAVIORAL of D3_8E_MXILINX_ppm is
   attribute BOX_TYPE   : string ;
   component AND4
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             I3 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND4 : component is "BLACK_BOX";
   
   component AND4B1
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             I3 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND4B1 : component is "BLACK_BOX";
   
   component AND4B2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             I3 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND4B2 : component is "BLACK_BOX";
   
   component AND4B3
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             I3 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND4B3 : component is "BLACK_BOX";
   
begin
   I_36_30 : AND4
      port map (I0=>A2,
                I1=>A1,
                I2=>A0,
                I3=>E,
                O=>D7);
   
   I_36_31 : AND4B1
      port map (I0=>A0,
                I1=>A2,
                I2=>A1,
                I3=>E,
                O=>D6);
   
   I_36_32 : AND4B1
      port map (I0=>A1,
                I1=>A2,
                I2=>A0,
                I3=>E,
                O=>D5);
   
   I_36_33 : AND4B2
      port map (I0=>A1,
                I1=>A0,
                I2=>A2,
                I3=>E,
                O=>D4);
   
   I_36_34 : AND4B1
      port map (I0=>A2,
                I1=>A0,
                I2=>A1,
                I3=>E,
                O=>D3);
   
   I_36_35 : AND4B2
      port map (I0=>A2,
                I1=>A0,
                I2=>A1,
                I3=>E,
                O=>D2);
   
   I_36_36 : AND4B2
      port map (I0=>A2,
                I1=>A1,
                I2=>A0,
                I3=>E,
                O=>D1);
   
   I_36_37 : AND4B3
      port map (I0=>A2,
                I1=>A1,
                I2=>A0,
                I3=>E,
                O=>D0);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity CB4CE_MXILINX_ppm is
   port ( C   : in    std_logic; 
          CE  : in    std_logic; 
          CLR : in    std_logic; 
          CEO : out   std_logic; 
          Q0  : out   std_logic; 
          Q1  : out   std_logic; 
          Q2  : out   std_logic; 
          Q3  : out   std_logic; 
          TC  : out   std_logic);
end CB4CE_MXILINX_ppm;

architecture BEHAVIORAL of CB4CE_MXILINX_ppm is
   attribute HU_SET     : string ;
   attribute BOX_TYPE   : string ;
   signal T2       : std_logic;
   signal T3       : std_logic;
   signal XLXN_1   : std_logic;
   signal Q0_DUMMY : std_logic;
   signal Q1_DUMMY : std_logic;
   signal Q2_DUMMY : std_logic;
   signal Q3_DUMMY : std_logic;
   signal TC_DUMMY : std_logic;
   component FTCE_MXILINX_ppm
      generic( INIT : bit :=  '0');
      port ( C   : in    std_logic; 
             CE  : in    std_logic; 
             CLR : in    std_logic; 
             T   : in    std_logic; 
             Q   : out   std_logic);
   end component;
   
   component AND4
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             I3 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND4 : component is "BLACK_BOX";
   
   component AND3
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND3 : component is "BLACK_BOX";
   
   component AND2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND2 : component is "BLACK_BOX";
   
   component VCC
      port ( P : out   std_logic);
   end component;
   attribute BOX_TYPE of VCC : component is "BLACK_BOX";
   
   attribute HU_SET of I_Q0 : label is "I_Q0_30";
   attribute HU_SET of I_Q1 : label is "I_Q1_31";
   attribute HU_SET of I_Q2 : label is "I_Q2_32";
   attribute HU_SET of I_Q3 : label is "I_Q3_33";
begin
   Q0 <= Q0_DUMMY;
   Q1 <= Q1_DUMMY;
   Q2 <= Q2_DUMMY;
   Q3 <= Q3_DUMMY;
   TC <= TC_DUMMY;
   I_Q0 : FTCE_MXILINX_ppm
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                T=>XLXN_1,
                Q=>Q0_DUMMY);
   
   I_Q1 : FTCE_MXILINX_ppm
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                T=>Q0_DUMMY,
                Q=>Q1_DUMMY);
   
   I_Q2 : FTCE_MXILINX_ppm
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                T=>T2,
                Q=>Q2_DUMMY);
   
   I_Q3 : FTCE_MXILINX_ppm
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                T=>T3,
                Q=>Q3_DUMMY);
   
   I_36_31 : AND4
      port map (I0=>Q3_DUMMY,
                I1=>Q2_DUMMY,
                I2=>Q1_DUMMY,
                I3=>Q0_DUMMY,
                O=>TC_DUMMY);
   
   I_36_32 : AND3
      port map (I0=>Q2_DUMMY,
                I1=>Q1_DUMMY,
                I2=>Q0_DUMMY,
                O=>T3);
   
   I_36_33 : AND2
      port map (I0=>Q1_DUMMY,
                I1=>Q0_DUMMY,
                O=>T2);
   
   I_36_58 : VCC
      port map (P=>XLXN_1);
   
   I_36_67 : AND2
      port map (I0=>CE,
                I1=>TC_DUMMY,
                O=>CEO);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity COMPM2_MXILINX_ppm is
   port ( A0 : in    std_logic; 
          A1 : in    std_logic; 
          B0 : in    std_logic; 
          B1 : in    std_logic; 
          GT : out   std_logic; 
          LT : out   std_logic);
end COMPM2_MXILINX_ppm;

architecture BEHAVIORAL of COMPM2_MXILINX_ppm is
   attribute BOX_TYPE   : string ;
   signal EQ_1  : std_logic;
   signal GE0_1 : std_logic;
   signal GT_1  : std_logic;
   signal LE0_1 : std_logic;
   signal LT_1  : std_logic;
   component AND3B1
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND3B1 : component is "BLACK_BOX";
   
   component XNOR2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of XNOR2 : component is "BLACK_BOX";
   
   component AND2B1
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND2B1 : component is "BLACK_BOX";
   
   component OR2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of OR2 : component is "BLACK_BOX";
   
begin
   I_36_30 : AND3B1
      port map (I0=>A0,
                I1=>EQ_1,
                I2=>B0,
                O=>LE0_1);
   
   I_36_41 : XNOR2
      port map (I0=>A1,
                I1=>B1,
                O=>EQ_1);
   
   I_36_42 : AND3B1
      port map (I0=>B0,
                I1=>EQ_1,
                I2=>A0,
                O=>GE0_1);
   
   I_36_43 : AND2B1
      port map (I0=>B1,
                I1=>A1,
                O=>GT_1);
   
   I_36_44 : AND2B1
      port map (I0=>A1,
                I1=>B1,
                O=>LT_1);
   
   I_36_45 : OR2
      port map (I0=>GT_1,
                I1=>GE0_1,
                O=>GT);
   
   I_36_46 : OR2
      port map (I0=>LT_1,
                I1=>LE0_1,
                O=>LT);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity FD8CE_MXILINX_ppm is
   port ( C   : in    std_logic; 
          CE  : in    std_logic; 
          CLR : in    std_logic; 
          D   : in    std_logic_vector (7 downto 0); 
          Q   : out   std_logic_vector (7 downto 0));
end FD8CE_MXILINX_ppm;

architecture BEHAVIORAL of FD8CE_MXILINX_ppm is
   attribute BOX_TYPE   : string ;
   component FDCE
      generic( INIT : bit :=  '0');
      port ( C   : in    std_logic; 
             CE  : in    std_logic; 
             CLR : in    std_logic; 
             D   : in    std_logic; 
             Q   : out   std_logic);
   end component;
   attribute BOX_TYPE of FDCE : component is "BLACK_BOX";
   
begin
   I_Q0 : FDCE
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                D=>D(0),
                Q=>Q(0));
   
   I_Q1 : FDCE
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                D=>D(1),
                Q=>Q(1));
   
   I_Q2 : FDCE
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                D=>D(2),
                Q=>Q(2));
   
   I_Q3 : FDCE
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                D=>D(3),
                Q=>Q(3));
   
   I_Q4 : FDCE
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                D=>D(4),
                Q=>Q(4));
   
   I_Q5 : FDCE
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                D=>D(5),
                Q=>Q(5));
   
   I_Q6 : FDCE
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                D=>D(6),
                Q=>Q(6));
   
   I_Q7 : FDCE
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                D=>D(7),
                Q=>Q(7));
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity CD4CE_MXILINX_ppm is
   port ( C   : in    std_logic; 
          CE  : in    std_logic; 
          CLR : in    std_logic; 
          CEO : out   std_logic; 
          Q0  : out   std_logic; 
          Q1  : out   std_logic; 
          Q2  : out   std_logic; 
          Q3  : out   std_logic; 
          TC  : out   std_logic);
end CD4CE_MXILINX_ppm;

architecture BEHAVIORAL of CD4CE_MXILINX_ppm is
   attribute BOX_TYPE   : string ;
   signal AO3A     : std_logic;
   signal AX1      : std_logic;
   signal AX2      : std_logic;
   signal A03B     : std_logic;
   signal D0       : std_logic;
   signal D1       : std_logic;
   signal D2       : std_logic;
   signal D3       : std_logic;
   signal OX3      : std_logic;
   signal Q0_DUMMY : std_logic;
   signal Q1_DUMMY : std_logic;
   signal Q2_DUMMY : std_logic;
   signal Q3_DUMMY : std_logic;
   signal TC_DUMMY : std_logic;
   component FDCE
      generic( INIT : bit :=  '0');
      port ( C   : in    std_logic; 
             CE  : in    std_logic; 
             CLR : in    std_logic; 
             D   : in    std_logic; 
             Q   : out   std_logic);
   end component;
   attribute BOX_TYPE of FDCE : component is "BLACK_BOX";
   
   component AND3
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND3 : component is "BLACK_BOX";
   
   component XOR2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of XOR2 : component is "BLACK_BOX";
   
   component OR2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of OR2 : component is "BLACK_BOX";
   
   component AND2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND2 : component is "BLACK_BOX";
   
   component AND2B1
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND2B1 : component is "BLACK_BOX";
   
   component INV
      port ( I : in    std_logic; 
             O : out   std_logic);
   end component;
   attribute BOX_TYPE of INV : component is "BLACK_BOX";
   
   component AND4B2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             I3 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND4B2 : component is "BLACK_BOX";
   
begin
   Q0 <= Q0_DUMMY;
   Q1 <= Q1_DUMMY;
   Q2 <= Q2_DUMMY;
   Q3 <= Q3_DUMMY;
   TC <= TC_DUMMY;
   I_Q0 : FDCE
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                D=>D0,
                Q=>Q0_DUMMY);
   
   I_Q1 : FDCE
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                D=>D1,
                Q=>Q1_DUMMY);
   
   I_Q2 : FDCE
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                D=>D2,
                Q=>Q2_DUMMY);
   
   I_Q3 : FDCE
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                D=>D3,
                Q=>Q3_DUMMY);
   
   I_36_70 : AND3
      port map (I0=>Q2_DUMMY,
                I1=>Q0_DUMMY,
                I2=>Q1_DUMMY,
                O=>A03B);
   
   I_36_73 : XOR2
      port map (I0=>Q3_DUMMY,
                I1=>OX3,
                O=>D3);
   
   I_36_75 : OR2
      port map (I0=>AO3A,
                I1=>A03B,
                O=>OX3);
   
   I_36_77 : AND2
      port map (I0=>Q0_DUMMY,
                I1=>Q1_DUMMY,
                O=>AX2);
   
   I_36_78 : XOR2
      port map (I0=>Q2_DUMMY,
                I1=>AX2,
                O=>D2);
   
   I_36_81 : AND2B1
      port map (I0=>Q3_DUMMY,
                I1=>Q0_DUMMY,
                O=>AX1);
   
   I_36_83 : INV
      port map (I=>Q0_DUMMY,
                O=>D0);
   
   I_36_86 : XOR2
      port map (I0=>Q1_DUMMY,
                I1=>AX1,
                O=>D1);
   
   I_36_88 : AND2
      port map (I0=>Q3_DUMMY,
                I1=>Q0_DUMMY,
                O=>AO3A);
   
   I_36_99 : AND2
      port map (I0=>CE,
                I1=>TC_DUMMY,
                O=>CEO);
   
   I_36_105 : AND4B2
      port map (I0=>Q2_DUMMY,
                I1=>Q1_DUMMY,
                I2=>Q0_DUMMY,
                I3=>Q3_DUMMY,
                O=>TC_DUMMY);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity D2_4E_MXILINX_ppm is
   port ( A0 : in    std_logic; 
          A1 : in    std_logic; 
          E  : in    std_logic; 
          D0 : out   std_logic; 
          D1 : out   std_logic; 
          D2 : out   std_logic; 
          D3 : out   std_logic);
end D2_4E_MXILINX_ppm;

architecture BEHAVIORAL of D2_4E_MXILINX_ppm is
   attribute BOX_TYPE   : string ;
   component AND3
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND3 : component is "BLACK_BOX";
   
   component AND3B1
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND3B1 : component is "BLACK_BOX";
   
   component AND3B2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND3B2 : component is "BLACK_BOX";
   
begin
   I_36_30 : AND3
      port map (I0=>A1,
                I1=>A0,
                I2=>E,
                O=>D3);
   
   I_36_31 : AND3B1
      port map (I0=>A0,
                I1=>A1,
                I2=>E,
                O=>D2);
   
   I_36_32 : AND3B1
      port map (I0=>A1,
                I1=>A0,
                I2=>E,
                O=>D1);
   
   I_36_33 : AND3B2
      port map (I0=>A0,
                I1=>A1,
                I2=>E,
                O=>D0);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity FTCLEX_MXILINX_ppm is
   generic( INIT : bit :=  '0');
   port ( C   : in    std_logic; 
          CE  : in    std_logic; 
          CLR : in    std_logic; 
          D   : in    std_logic; 
          L   : in    std_logic; 
          T   : in    std_logic; 
          Q   : out   std_logic);
end FTCLEX_MXILINX_ppm;

architecture BEHAVIORAL of FTCLEX_MXILINX_ppm is
   attribute HU_SET     : string ;
   attribute BOX_TYPE   : string ;
   attribute RLOC       : string ;
   signal MD      : std_logic;
   signal TQ      : std_logic;
   signal Q_DUMMY : std_logic;
   component M2_1_MXILINX_ppm
      port ( D0 : in    std_logic; 
             D1 : in    std_logic; 
             S0 : in    std_logic; 
             O  : out   std_logic);
   end component;
   
   component XOR2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of XOR2 : component is "BLACK_BOX";
   
   component FDCE
      generic( INIT : bit :=  '0');
      port ( C   : in    std_logic; 
             CE  : in    std_logic; 
             CLR : in    std_logic; 
             D   : in    std_logic; 
             Q   : out   std_logic);
   end component;
   attribute BOX_TYPE of FDCE : component is "BLACK_BOX";
   
   attribute HU_SET of I_36_30 : label is "I_36_30_34";
   attribute RLOC of I_36_35 : label is "X0Y0";
begin
   Q <= Q_DUMMY;
   I_36_30 : M2_1_MXILINX_ppm
      port map (D0=>TQ,
                D1=>D,
                S0=>L,
                O=>MD);
   
   I_36_32 : XOR2
      port map (I0=>T,
                I1=>Q_DUMMY,
                O=>TQ);
   
   I_36_35 : FDCE
   generic map( INIT => INIT)
      port map (C=>C,
                CE=>CE,
                CLR=>CLR,
                D=>MD,
                Q=>Q_DUMMY);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity CB4CLE_MXILINX_ppm is
   port ( C   : in    std_logic; 
          CE  : in    std_logic; 
          CLR : in    std_logic; 
          D0  : in    std_logic; 
          D1  : in    std_logic; 
          D2  : in    std_logic; 
          D3  : in    std_logic; 
          L   : in    std_logic; 
          CEO : out   std_logic; 
          Q0  : out   std_logic; 
          Q1  : out   std_logic; 
          Q2  : out   std_logic; 
          Q3  : out   std_logic; 
          TC  : out   std_logic);
end CB4CLE_MXILINX_ppm;

architecture BEHAVIORAL of CB4CLE_MXILINX_ppm is
   attribute HU_SET     : string ;
   attribute BOX_TYPE   : string ;
   signal OR_CE_L  : std_logic;
   signal T2       : std_logic;
   signal T3       : std_logic;
   signal XLXN_1   : std_logic;
   signal Q0_DUMMY : std_logic;
   signal Q1_DUMMY : std_logic;
   signal Q2_DUMMY : std_logic;
   signal Q3_DUMMY : std_logic;
   signal TC_DUMMY : std_logic;
   component FTCLEX_MXILINX_ppm
      generic( INIT : bit :=  '0');
      port ( C   : in    std_logic; 
             CE  : in    std_logic; 
             CLR : in    std_logic; 
             D   : in    std_logic; 
             L   : in    std_logic; 
             T   : in    std_logic; 
             Q   : out   std_logic);
   end component;
   
   component VCC
      port ( P : out   std_logic);
   end component;
   attribute BOX_TYPE of VCC : component is "BLACK_BOX";
   
   component AND4
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             I3 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND4 : component is "BLACK_BOX";
   
   component AND2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND2 : component is "BLACK_BOX";
   
   component AND3
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND3 : component is "BLACK_BOX";
   
   component OR2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of OR2 : component is "BLACK_BOX";
   
   attribute HU_SET of I_Q0 : label is "I_Q0_35";
   attribute HU_SET of I_Q1 : label is "I_Q1_36";
   attribute HU_SET of I_Q2 : label is "I_Q2_37";
   attribute HU_SET of I_Q3 : label is "I_Q3_38";
begin
   Q0 <= Q0_DUMMY;
   Q1 <= Q1_DUMMY;
   Q2 <= Q2_DUMMY;
   Q3 <= Q3_DUMMY;
   TC <= TC_DUMMY;
   I_Q0 : FTCLEX_MXILINX_ppm
      port map (C=>C,
                CE=>OR_CE_L,
                CLR=>CLR,
                D=>D0,
                L=>L,
                T=>XLXN_1,
                Q=>Q0_DUMMY);
   
   I_Q1 : FTCLEX_MXILINX_ppm
      port map (C=>C,
                CE=>OR_CE_L,
                CLR=>CLR,
                D=>D1,
                L=>L,
                T=>Q0_DUMMY,
                Q=>Q1_DUMMY);
   
   I_Q2 : FTCLEX_MXILINX_ppm
      port map (C=>C,
                CE=>OR_CE_L,
                CLR=>CLR,
                D=>D2,
                L=>L,
                T=>T2,
                Q=>Q2_DUMMY);
   
   I_Q3 : FTCLEX_MXILINX_ppm
      port map (C=>C,
                CE=>OR_CE_L,
                CLR=>CLR,
                D=>D3,
                L=>L,
                T=>T3,
                Q=>Q3_DUMMY);
   
   I_36_59 : VCC
      port map (P=>XLXN_1);
   
   I_36_87 : AND4
      port map (I0=>Q0_DUMMY,
                I1=>Q1_DUMMY,
                I2=>Q2_DUMMY,
                I3=>Q3_DUMMY,
                O=>TC_DUMMY);
   
   I_36_98 : AND2
      port map (I0=>Q1_DUMMY,
                I1=>Q0_DUMMY,
                O=>T2);
   
   I_36_99 : AND3
      port map (I0=>Q2_DUMMY,
                I1=>Q1_DUMMY,
                I2=>Q0_DUMMY,
                O=>T3);
   
   I_36_107 : AND2
      port map (I0=>CE,
                I1=>TC_DUMMY,
                O=>CEO);
   
   I_36_120 : OR2
      port map (I0=>CE,
                I1=>L,
                O=>OR_CE_L);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity M8_1E_MXILINX_ppm is
   port ( D0 : in    std_logic; 
          D1 : in    std_logic; 
          D2 : in    std_logic; 
          D3 : in    std_logic; 
          D4 : in    std_logic; 
          D5 : in    std_logic; 
          D6 : in    std_logic; 
          D7 : in    std_logic; 
          E  : in    std_logic; 
          S0 : in    std_logic; 
          S1 : in    std_logic; 
          S2 : in    std_logic; 
          O  : out   std_logic);
end M8_1E_MXILINX_ppm;

architecture BEHAVIORAL of M8_1E_MXILINX_ppm is
   attribute HU_SET     : string ;
   attribute BOX_TYPE   : string ;
   signal M01 : std_logic;
   signal M03 : std_logic;
   signal M23 : std_logic;
   signal M45 : std_logic;
   signal M47 : std_logic;
   signal M67 : std_logic;
   component M2_1E_MXILINX_ppm
      port ( D0 : in    std_logic; 
             D1 : in    std_logic; 
             E  : in    std_logic; 
             S0 : in    std_logic; 
             O  : out   std_logic);
   end component;
   
   component MUXF5_L
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             S  : in    std_logic; 
             LO : out   std_logic);
   end component;
   attribute BOX_TYPE of MUXF5_L : component is "BLACK_BOX";
   
   component MUXF6
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             S  : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of MUXF6 : component is "BLACK_BOX";
   
   attribute HU_SET of I_M01 : label is "I_M01_42";
   attribute HU_SET of I_M23 : label is "I_M23_41";
   attribute HU_SET of I_M45 : label is "I_M45_40";
   attribute HU_SET of I_M67 : label is "I_M67_39";
begin
   I_M01 : M2_1E_MXILINX_ppm
      port map (D0=>D0,
                D1=>D1,
                E=>E,
                S0=>S0,
                O=>M01);
   
   I_M03 : MUXF5_L
      port map (I0=>M01,
                I1=>M23,
                S=>S1,
                LO=>M03);
   
   I_M23 : M2_1E_MXILINX_ppm
      port map (D0=>D2,
                D1=>D3,
                E=>E,
                S0=>S0,
                O=>M23);
   
   I_M45 : M2_1E_MXILINX_ppm
      port map (D0=>D4,
                D1=>D5,
                E=>E,
                S0=>S0,
                O=>M45);
   
   I_M47 : MUXF5_L
      port map (I0=>M45,
                I1=>M67,
                S=>S1,
                LO=>M47);
   
   I_M67 : M2_1E_MXILINX_ppm
      port map (D0=>D6,
                D1=>D7,
                E=>E,
                S0=>S0,
                O=>M67);
   
   I_O : MUXF6
      port map (I0=>M03,
                I1=>M47,
                S=>S2,
                O=>O);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity ppm is
   port ( CLOCK_NP2B  : in    std_logic; 
          P1ADD_NP2B  : in    std_logic; 
          P1PLAY_NP2B : in    std_logic; 
          P1SEL0_NP2B : in    std_logic; 
          P1SEL1_NP2B : in    std_logic; 
          P1SEL2_NP2B : in    std_logic; 
          P1SEL3_NP2B : in    std_logic; 
          P2PLAY_NP2B : in    std_logic; 
          RESET_NP2B  : in    std_logic; 
          SHPTS_NP2B  : in    std_logic; 
          TRD1_NP2B   : in    std_logic; 
          TRD2_NP2B   : in    std_logic; 
          TRD3_NP2B   : in    std_logic; 
          ADD_NB2P    : out   std_logic; 
          A1_NB2P     : out   std_logic; 
          A2_NB2P     : out   std_logic; 
          A3_NB2P     : out   std_logic; 
          A4_NB2P     : out   std_logic; 
          CA_NB2P     : out   std_logic; 
          CB_NB2P     : out   std_logic; 
          CC_NB2P     : out   std_logic; 
          CD_NB2P     : out   std_logic; 
          CE_NB2P     : out   std_logic; 
          CF_NB2P     : out   std_logic; 
          CG_NB2P     : out   std_logic; 
          RD0_NB2P    : out   std_logic; 
          RD1_NB2P    : out   std_logic; 
          RD2_NB2P    : out   std_logic; 
          RD3_NB2P    : out   std_logic; 
          STR0_NB2P   : out   std_logic; 
          STR1_NB2P   : out   std_logic; 
          STR2_NB2P   : out   std_logic);
end ppm;

architecture BEHAVIORAL of ppm is
   attribute IOSTANDARD       : string ;
   attribute SLEW             : string ;
   attribute DRIVE            : string ;
   attribute BOX_TYPE         : string ;
   attribute IBUF_DELAY_VALUE : string ;
   attribute IFD_DELAY_VALUE  : string ;
   attribute HU_SET           : string ;
   attribute INIT             : string ;
   signal ACTION0            : std_logic;
   signal ACTION1            : std_logic;
   signal ACTION2            : std_logic;
   signal ACTION3            : std_logic;
   signal ACTION4            : std_logic;
   signal ADD                : std_logic;
   signal ADJ                : std_logic;
   signal ADJCODE            : std_logic;
   signal APOSZERO           : std_logic;
   signal BPDF               : std_logic;
   signal BPDS               : std_logic;
   signal BRWDEQCD           : std_logic;
   signal BRWD0              : std_logic;
   signal BRWD1              : std_logic;
   signal BRWD2              : std_logic;
   signal BRWD3              : std_logic;
   signal CALCPTS            : std_logic;
   signal CENLD              : std_logic;
   signal CLEAR              : std_logic;
   signal CLEARP2FFS         : std_logic;
   signal CLFF               : std_logic;
   signal CLKEN              : std_logic;
   signal CLOCK              : std_logic;
   signal CLPXNSDFF          : std_logic;
   signal CLRRDREGS          : std_logic;
   signal CLRSHFTREG         : std_logic;
   signal CLRTOPLAY          : std_logic;
   signal CODEKNOWN          : std_logic;
   signal CODERWD            : std_logic_vector (0 to 7);
   signal CRNTADJ            : std_logic;
   signal DDISP0             : std_logic;
   signal DDISP1             : std_logic;
   signal DDISP2             : std_logic;
   signal DDISP3             : std_logic;
   signal DDISP4             : std_logic;
   signal DDISP5             : std_logic;
   signal DDISP6             : std_logic;
   signal DDISP7             : std_logic;
   signal DDISP8             : std_logic;
   signal DDISP9             : std_logic;
   signal DDISP10            : std_logic;
   signal DDISP11            : std_logic;
   signal DDISP12            : std_logic;
   signal DDISP13            : std_logic;
   signal DDISP14            : std_logic;
   signal DDISP15            : std_logic;
   signal DIGEQCD            : std_logic;
   signal DIGEQCDADD         : std_logic;
   signal DIGEQCDPOSSEL0     : std_logic;
   signal DISPEN             : std_logic_vector (3 downto 0);
   signal DISPSEL0           : std_logic;
   signal DISPSEL1           : std_logic;
   signal DISP0              : std_logic;
   signal DISP1              : std_logic;
   signal DISP2              : std_logic;
   signal DISP3              : std_logic;
   signal DISP4              : std_logic;
   signal DISP5              : std_logic;
   signal DISP6              : std_logic;
   signal DISP7              : std_logic;
   signal DISP8              : std_logic;
   signal DISP9              : std_logic;
   signal DISP10             : std_logic;
   signal DISP11             : std_logic;
   signal DISP12             : std_logic;
   signal DISP13             : std_logic;
   signal DISP14             : std_logic;
   signal DISP15             : std_logic;
   signal ENCPOSN0           : std_logic;
   signal ENCPOSN1           : std_logic;
   signal ENCPSEL0           : std_logic;
   signal ENCPSEL1           : std_logic;
   signal EQ0                : std_logic;
   signal EQ1                : std_logic;
   signal EQ2                : std_logic;
   signal EQ3                : std_logic;
   signal GETCODE            : std_logic;
   signal GRD                : std_logic;
   signal INITIALPLAYS       : std_logic;
   signal INITIALSHIFT       : std_logic;
   signal INITPLAYONZERODISP : std_logic;
   signal INT_NET0           : std_logic;
   signal INT_NET1           : std_logic;
   signal INT_NET2           : std_logic;
   signal INT_NET3           : std_logic;
   signal INT_NET6           : std_logic;
   signal INT_NET8           : std_logic;
   signal INT_NET10          : std_logic;
   signal INT_NET11          : std_logic;
   signal KSBUS              : std_logic_vector (3 downto 0);
   signal LADJCODE           : std_logic;
   signal LARGESTNSD0        : std_logic;
   signal LARGESTNSD1        : std_logic;
   signal LARGESTRWD         : std_logic_vector (7 downto 0);
   signal LNSDADD            : std_logic;
   signal LNSDPOSSEL0        : std_logic;
   signal LNSDPOSSEL1        : std_logic;
   signal LPDPRD             : std_logic;
   signal LPSEL0             : std_logic;
   signal LPSEL1             : std_logic;
   signal LPSEL2             : std_logic;
   signal LPSEL3             : std_logic;
   signal LPTOVF             : std_logic;
   signal LP1NSD             : std_logic;
   signal LP2NSD             : std_logic;
   signal LRGDISPPOS0        : std_logic;
   signal LRGDISPPOS1        : std_logic;
   signal LRGRWDLTEIGHT      : std_logic;
   signal LRGRWDWINSGAME     : std_logic;
   signal LRWDRDADD          : std_logic;
   signal LRWDRDPOSSEL0      : std_logic;
   signal LRWDRDPOSSEL1      : std_logic;
   signal MC0                : std_logic;
   signal MC1                : std_logic;
   signal NEXTPLAY           : std_logic;
   signal NOWCNRD            : std_logic;
   signal NPDISP0            : std_logic;
   signal NPDISP1            : std_logic;
   signal NPDISP2            : std_logic;
   signal NPDISP3            : std_logic;
   signal NPDISP4            : std_logic;
   signal NPDISP5            : std_logic;
   signal NPDISP6            : std_logic;
   signal NPDISP7            : std_logic;
   signal NPDISP8            : std_logic;
   signal NPDISP9            : std_logic;
   signal NPDISP10           : std_logic;
   signal NPDISP11           : std_logic;
   signal NPDISP12           : std_logic;
   signal NPDISP13           : std_logic;
   signal NPDISP14           : std_logic;
   signal NPDISP15           : std_logic;
   signal NPSELDISP0         : std_logic;
   signal NPSELDISP1         : std_logic;
   signal NPSELDISP2         : std_logic;
   signal NPSELDISP3         : std_logic;
   signal NPT                : std_logic_vector (7 downto 0);
   signal NSDGTLARGEST       : std_logic;
   signal NSD0               : std_logic;
   signal NSD1               : std_logic;
   signal PDPRD              : std_logic;
   signal PD0PRD             : std_logic;
   signal PD1PRD             : std_logic;
   signal PD2PRD             : std_logic;
   signal PD3PRD             : std_logic;
   signal PLAYONLRGSTDISP    : std_logic;
   signal PLAYPOS0           : std_logic;
   signal PLAYPOS1           : std_logic;
   signal PLAYPOS2           : std_logic;
   signal PSEL0              : std_logic;
   signal PSEL1              : std_logic;
   signal PSEL2              : std_logic;
   signal PSEL3              : std_logic;
   signal PT                 : std_logic_vector (7 downto 0);
   signal PTOVF              : std_logic;
   signal P1ADD              : std_logic;
   signal P1PLAY             : std_logic;
   signal P1PLAYED           : std_logic;
   signal P1PLAYSYNCH        : std_logic;
   signal P1PT               : std_logic_vector (7 downto 0);
   signal P1SEL              : std_logic_vector (3 downto 0);
   signal P1SKIP             : std_logic;
   signal P2ADD              : std_logic;
   signal P2CANPLAY          : std_logic;
   signal P2CANTEST          : std_logic;
   signal P2CLK              : std_logic;
   signal P2CODE0            : std_logic;
   signal P2CODE1            : std_logic;
   signal P2CODE2            : std_logic;
   signal P2CODE3            : std_logic;
   signal P2CODE4            : std_logic;
   signal P2CODE5            : std_logic;
   signal P2CODE6            : std_logic;
   signal P2CODE7            : std_logic;
   signal P2PLAY             : std_logic;
   signal P2PLAYED           : std_logic;
   signal P2PLAYSYNCH        : std_logic;
   signal P2PT               : std_logic_vector (7 downto 0);
   signal P2PTGTP1PT         : std_logic;
   signal P2SELCD0           : std_logic;
   signal P2SELCD1           : std_logic;
   signal P2SELCD2           : std_logic;
   signal P2SELCD3           : std_logic;
   signal P2SEL0             : std_logic;
   signal P2SEL1             : std_logic;
   signal P2SEL2             : std_logic;
   signal P2SEL3             : std_logic;
   signal P2SKIP             : std_logic;
   signal P2STR0             : std_logic;
   signal P2STR1             : std_logic;
   signal P2STR2             : std_logic;
   signal P2STR3             : std_logic;
   signal P2STURN            : std_logic;
   signal P2S0               : std_logic;
   signal P2S1               : std_logic;
   signal P2S2               : std_logic;
   signal P2S3               : std_logic;
   signal P2S4               : std_logic;
   signal P2S5               : std_logic;
   signal P2S6               : std_logic;
   signal P2S7               : std_logic;
   signal Q                  : std_logic_vector (15 downto 0);
   signal QA                 : std_logic_vector (15 downto 0);
   signal RDCLK              : std_logic;
   signal RDC0               : std_logic;
   signal RDC1               : std_logic;
   signal RDC2               : std_logic;
   signal RDC3               : std_logic;
   signal RDNOTZERO          : std_logic;
   signal RDPLAYABLE         : std_logic;
   signal RDP0EQ0            : std_logic;
   signal RDP0EQ1            : std_logic;
   signal RDP0EQ2            : std_logic;
   signal RDP1EQ0            : std_logic;
   signal RDP1EQ1            : std_logic;
   signal RDP1EQ2            : std_logic;
   signal RDP2EQ0            : std_logic;
   signal RDP2EQ1            : std_logic;
   signal RDP2EQ2            : std_logic;
   signal RDP3EQ0            : std_logic;
   signal RDP3EQ1            : std_logic;
   signal RDP3EQ2            : std_logic;
   signal RD0                : std_logic;
   signal RD1                : std_logic;
   signal RD2                : std_logic;
   signal RD3                : std_logic;
   signal RESET              : std_logic;
   signal RWD                : std_logic_vector (7 downto 0);
   signal RWDCOT             : std_logic;
   signal RWDGTRDLARGEST     : std_logic;
   signal R0D0               : std_logic;
   signal R0D1               : std_logic;
   signal R0D2               : std_logic;
   signal R0D3               : std_logic;
   signal R1D0               : std_logic;
   signal R1D1               : std_logic;
   signal R1D2               : std_logic;
   signal R1D3               : std_logic;
   signal R2D0               : std_logic;
   signal R2D1               : std_logic;
   signal R2D2               : std_logic;
   signal R2D3               : std_logic;
   signal SBUS               : std_logic_vector (6 downto 0);
   signal SELPLYR            : std_logic;
   signal SHNXRDS            : std_logic;
   signal SHPTS              : std_logic;
   signal STDIGEQCD          : std_logic;
   signal STDISP0            : std_logic;
   signal STDISP1            : std_logic;
   signal STDISP2            : std_logic;
   signal STDISP3            : std_logic;
   signal STNLNSD            : std_logic;
   signal STNLRWDRD          : std_logic;
   signal STP1PT             : std_logic;
   signal STP2PT             : std_logic;
   signal STR0               : std_logic;
   signal STR1               : std_logic;
   signal STR2               : std_logic;
   signal SYSCLK             : std_logic;
   signal S0                 : std_logic;
   signal S0P1PLAYSYNCH      : std_logic;
   signal S1                 : std_logic;
   signal S1P1PLAYED         : std_logic;
   signal S1P1SKIP           : std_logic;
   signal S1S4S6COND         : std_logic;
   signal S2                 : std_logic;
   signal S2ORS5             : std_logic;
   signal S3                 : std_logic;
   signal S3P1PLAYSYNCHADJ   : std_logic;
   signal S3P2PLAYSYNCH      : std_logic;
   signal S3S6COND           : std_logic;
   signal S4                 : std_logic;
   signal S4P2PLAYED         : std_logic;
   signal S4P2SKIP           : std_logic;
   signal S5                 : std_logic;
   signal S6                 : std_logic;
   signal S6P1PLAYSYNCH      : std_logic;
   signal S6P2PLAYSYNCHADJ   : std_logic;
   signal TESTADD            : std_logic;
   signal TESTP2SEL0         : std_logic;
   signal TESTP2SEL1         : std_logic;
   signal TESTP2SEL2         : std_logic;
   signal TESTP2SEL3         : std_logic;
   signal TOTRWD             : std_logic_vector (7 downto 0);
   signal TRD1               : std_logic;
   signal TRD2               : std_logic;
   signal TRD3               : std_logic;
   signal UNENCNSD0          : std_logic;
   signal UNENCNSD1          : std_logic;
   signal UNENCNSD2          : std_logic;
   signal XLXN_1             : std_logic;
   signal XLXN_4             : std_logic;
   signal XLXN_7             : std_logic;
   signal XLXN_8             : std_logic;
   signal XLXN_12            : std_logic;
   signal XLXN_19            : std_logic;
   signal XLXN_74            : std_logic;
   signal XLXN_88            : std_logic;
   signal XLXN_102           : std_logic;
   signal XLXN_140           : std_logic;
   signal XLXN_141           : std_logic;
   signal XLXN_149           : std_logic;
   signal XLXN_151           : std_logic;
   signal XLXN_156           : std_logic;
   signal XLXN_163           : std_logic;
   signal XLXN_164           : std_logic;
   signal XLXN_166           : std_logic;
   signal XLXN_181           : std_logic;
   signal XLXN_188           : std_logic;
   signal XLXN_193           : std_logic;
   signal XLXN_194           : std_logic;
   signal XLXN_195           : std_logic;
   signal XLXN_197           : std_logic;
   signal XLXN_199           : std_logic;
   signal XLXN_201           : std_logic;
   signal XLXN_202           : std_logic;
   signal XLXN_203           : std_logic;
   signal XLXN_210           : std_logic;
   signal XLXN_211           : std_logic;
   signal XLXN_213           : std_logic;
   signal XLXN_217           : std_logic;
   signal XLXN_224           : std_logic;
   signal XLXN_233           : std_logic;
   signal XLXN_240           : std_logic;
   signal XLXN_460           : std_logic;
   signal XLXN_462           : std_logic;
   signal XLXN_474           : std_logic;
   signal XLXN_478           : std_logic;
   signal XLXN_482           : std_logic;
   signal XLXN_1195          : std_logic;
   signal XLXN_1196          : std_logic;
   signal XLXN_1346          : std_logic;
   signal XLXN_1347          : std_logic;
   signal XLXN_1361          : std_logic;
   signal XLXN_1363          : std_logic;
   signal XLXN_1364          : std_logic;
   signal XLXN_1577          : std_logic;
   signal XLXN_1595          : std_logic;
   signal XLXN_1615          : std_logic;
   signal XLXN_1623          : std_logic;
   signal XLXN_1635          : std_logic;
   signal XLXN_1738          : std_logic;
   signal XLXN_1754          : std_logic;
   signal XLXN_1764          : std_logic;
   signal XLXN_1771          : std_logic;
   signal XLXN_1785          : std_logic;
   signal XLXN_1801          : std_logic;
   signal XLXN_1802          : std_logic;
   signal XLXN_1809          : std_logic;
   signal XLXN_1811          : std_logic;
   signal XLXN_1823          : std_logic;
   signal XLXN_1839          : std_logic;
   signal XLXN_1877          : std_logic;
   signal XLXN_1891          : std_logic;
   signal XLXN_1907          : std_logic;
   signal XLXN_2029          : std_logic;
   signal XLXN_2061          : std_logic;
   signal XLXN_2072          : std_logic;
   signal XLXN_2186          : std_logic;
   signal XLXN_2272          : std_logic;
   signal XLXN_2274          : std_logic;
   signal XLXN_2275          : std_logic;
   signal XLXN_2277          : std_logic;
   signal XLXN_2304          : std_logic;
   signal XLXN_2308          : std_logic;
   signal XLXN_2309          : std_logic;
   signal XLXN_2310          : std_logic;
   signal XLXN_2312          : std_logic;
   signal XLXN_2313          : std_logic;
   signal XLXN_2331          : std_logic;
   signal XLXN_2332          : std_logic;
   signal XLXN_2340          : std_logic;
   signal XLXN_2346          : std_logic;
   signal XLXN_2350          : std_logic;
   signal XLXN_2370          : std_logic;
   signal XLXN_2372          : std_logic;
   signal XLXN_9551          : std_logic;
   signal XLXN_9714          : std_logic;
   signal XLXN_10388         : std_logic;
   signal XLXN_10389         : std_logic;
   signal XLXN_10394         : std_logic;
   signal XLXN_10395         : std_logic;
   signal XLXN_10400         : std_logic;
   signal XLXN_10402         : std_logic;
   signal XLXN_10403         : std_logic;
   signal XLXN_10404         : std_logic;
   signal XLXN_10405         : std_logic;
   signal XLXN_10406         : std_logic;
   signal XLXN_10471         : std_logic;
   signal XLXN_10478         : std_logic;
   signal XLXN_10482         : std_logic;
   signal XLXN_10484         : std_logic;
   signal XLXN_10495         : std_logic;
   signal XLXN_10716         : std_logic;
   signal XLXN_10958         : std_logic;
   signal XLXN_10960         : std_logic;
   signal XLXN_10962         : std_logic;
   signal XLXN_10993         : std_logic;
   signal XLXN_11102         : std_logic;
   signal XLXN_11110         : std_logic;
   signal XLXN_11259         : std_logic;
   signal XLXN_11260         : std_logic;
   signal XLXN_11261         : std_logic;
   signal XLXN_11263         : std_logic;
   signal ZERODISP0          : std_logic;
   signal ZERODISP1          : std_logic;
   component OBUF
      port ( I : in    std_logic; 
             O : out   std_logic);
   end component;
   attribute IOSTANDARD of OBUF : component is "DEFAULT";
   attribute SLEW of OBUF : component is "SLOW";
   attribute DRIVE of OBUF : component is "12";
   attribute BOX_TYPE of OBUF : component is "BLACK_BOX";
   
   component BUF
      port ( I : in    std_logic; 
             O : out   std_logic);
   end component;
   attribute BOX_TYPE of BUF : component is "BLACK_BOX";
   
   component IBUF
      port ( I : in    std_logic; 
             O : out   std_logic);
   end component;
   attribute IOSTANDARD of IBUF : component is "DEFAULT";
   attribute IBUF_DELAY_VALUE of IBUF : component is "0";
   attribute IFD_DELAY_VALUE of IBUF : component is "AUTO";
   attribute BOX_TYPE of IBUF : component is "BLACK_BOX";
   
   component BUFG
      port ( I : in    std_logic; 
             O : out   std_logic);
   end component;
   attribute BOX_TYPE of BUFG : component is "BLACK_BOX";
   
   component CODEGEN
      port ( PSEL0     : in    std_logic; 
             PSEL1     : in    std_logic; 
             CALCPTS   : in    std_logic; 
             CLRRDREGS : in    std_logic; 
             GETCODE   : in    std_logic; 
             SYSCLK    : in    std_logic; 
             CODERWD   : out   std_logic_vector (0 to 7); 
             R2D1      : in    std_logic; 
             R2D2      : in    std_logic; 
             R1D1      : in    std_logic; 
             R1D0      : in    std_logic; 
             RDC1      : in    std_logic; 
             R1D3      : in    std_logic; 
             R2D0      : in    std_logic; 
             RDC3      : in    std_logic; 
             DISP0     : in    std_logic; 
             DISP1     : in    std_logic; 
             DISP2     : in    std_logic; 
             DISP3     : in    std_logic; 
             DISP4     : in    std_logic; 
             DISP5     : in    std_logic; 
             DISP6     : in    std_logic; 
             DISP7     : in    std_logic; 
             BRWD0     : in    std_logic; 
             BRWD1     : in    std_logic; 
             BRWD2     : in    std_logic; 
             BRWD3     : in    std_logic);
   end component;
   
   component LARGESTDISP
      port ( DISP0       : in    std_logic; 
             DISP1       : in    std_logic; 
             DISP2       : in    std_logic; 
             DISP3       : in    std_logic; 
             DISP4       : in    std_logic; 
             DISP5       : in    std_logic; 
             DISP6       : in    std_logic; 
             DISP7       : in    std_logic; 
             DISP8       : in    std_logic; 
             DISP9       : in    std_logic; 
             DISP10      : in    std_logic; 
             DISP11      : in    std_logic; 
             DISP12      : in    std_logic; 
             DISP13      : in    std_logic; 
             DISP14      : in    std_logic; 
             DISP15      : in    std_logic; 
             LRGDISPPOS0 : out   std_logic; 
             LRGDISPPOS1 : out   std_logic);
   end component;
   
   component ZERODISPLAY
      port ( APOSZERO  : out   std_logic; 
             ZERODISP0 : out   std_logic; 
             ZERODISP1 : out   std_logic; 
             DISP1     : in    std_logic; 
             DISP2     : in    std_logic; 
             DISP3     : in    std_logic; 
             DISP4     : in    std_logic; 
             DISP5     : in    std_logic; 
             DISP6     : in    std_logic; 
             DISP7     : in    std_logic; 
             DISP8     : in    std_logic; 
             DISP9     : in    std_logic; 
             DISP10    : in    std_logic; 
             DISP11    : in    std_logic; 
             DISP12    : in    std_logic; 
             DISP13    : in    std_logic; 
             DISP14    : in    std_logic; 
             DISP15    : in    std_logic; 
             DISP0     : in    std_logic);
   end component;
   
   component CODEDISC
      port ( P2SELCD1       : out   std_logic; 
             P2SELCD2       : out   std_logic; 
             P2SELCD3       : out   std_logic; 
             P2SELCD0       : out   std_logic; 
             CODEKNOWN      : out   std_logic; 
             DIGEQCD        : out   std_logic; 
             DIGEQCDPOSSEL0 : out   std_logic; 
             P2CODE0        : out   std_logic; 
             P2CODE1        : out   std_logic; 
             P2CODE2        : out   std_logic; 
             P2CODE3        : out   std_logic; 
             P2CODE4        : out   std_logic; 
             P2CODE5        : out   std_logic; 
             P2CODE6        : out   std_logic; 
             P2CODE7        : out   std_logic; 
             CODERWD        : in    std_logic_vector (3 to 7); 
             ENCPOSN0       : in    std_logic; 
             ENCPOSN1       : in    std_logic; 
             PSEL1          : in    std_logic; 
             PSEL0          : in    std_logic; 
             BRWD2          : in    std_logic; 
             BRWD3          : in    std_logic; 
             BRWD0          : in    std_logic; 
             BRWD1          : in    std_logic; 
             TESTP2SEL0     : in    std_logic; 
             TESTP2SEL1     : in    std_logic; 
             TESTADD        : in    std_logic; 
             STDIGEQCD      : in    std_logic; 
             CLEARP2FFS     : in    std_logic; 
             CLEAR          : in    std_logic; 
             SYSCLK         : in    std_logic; 
             P2CLK          : in    std_logic; 
             BRWDEQCD       : out   std_logic; 
             DIGEQCDADD     : out   std_logic);
   end component;
   
   component OR2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of OR2 : component is "BLACK_BOX";
   
   component AND2B1
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND2B1 : component is "BLACK_BOX";
   
   component AND2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND2 : component is "BLACK_BOX";
   
   component AND3B1
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND3B1 : component is "BLACK_BOX";
   
   component CB2CE_MXILINX_ppm
      port ( C   : in    std_logic; 
             CE  : in    std_logic; 
             CLR : in    std_logic; 
             CEO : out   std_logic; 
             Q0  : out   std_logic; 
             Q1  : out   std_logic; 
             TC  : out   std_logic);
   end component;
   
   component FDC
      generic( INIT : bit :=  '0');
      port ( C   : in    std_logic; 
             CLR : in    std_logic; 
             D   : in    std_logic; 
             Q   : out   std_logic);
   end component;
   attribute BOX_TYPE of FDC : component is "BLACK_BOX";
   
   component OR3
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of OR3 : component is "BLACK_BOX";
   
   component AND3B2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND3B2 : component is "BLACK_BOX";
   
   component FDCE
      generic( INIT : bit :=  '0');
      port ( C   : in    std_logic; 
             CE  : in    std_logic; 
             CLR : in    std_logic; 
             D   : in    std_logic; 
             Q   : out   std_logic);
   end component;
   attribute BOX_TYPE of FDCE : component is "BLACK_BOX";
   
   component OR4
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             I3 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of OR4 : component is "BLACK_BOX";
   
   component NOR2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of NOR2 : component is "BLACK_BOX";
   
   component AND3
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND3 : component is "BLACK_BOX";
   
   component CB4CLE_MXILINX_ppm
      port ( C   : in    std_logic; 
             CE  : in    std_logic; 
             CLR : in    std_logic; 
             D0  : in    std_logic; 
             D1  : in    std_logic; 
             D2  : in    std_logic; 
             D3  : in    std_logic; 
             L   : in    std_logic; 
             CEO : out   std_logic; 
             Q0  : out   std_logic; 
             Q1  : out   std_logic; 
             Q2  : out   std_logic; 
             Q3  : out   std_logic; 
             TC  : out   std_logic);
   end component;
   
   component D3_8E_MXILINX_ppm
      port ( A0 : in    std_logic; 
             A1 : in    std_logic; 
             A2 : in    std_logic; 
             E  : in    std_logic; 
             D0 : out   std_logic; 
             D1 : out   std_logic; 
             D2 : out   std_logic; 
             D3 : out   std_logic; 
             D4 : out   std_logic; 
             D5 : out   std_logic; 
             D6 : out   std_logic; 
             D7 : out   std_logic);
   end component;
   
   component CB16CE_MXILINX_ppm
      port ( C   : in    std_logic; 
             CE  : in    std_logic; 
             CLR : in    std_logic; 
             CEO : out   std_logic; 
             Q   : out   std_logic_vector (15 downto 0); 
             TC  : out   std_logic);
   end component;
   
   component FD4CE_MXILINX_ppm
      port ( C   : in    std_logic; 
             CE  : in    std_logic; 
             CLR : in    std_logic; 
             D0  : in    std_logic; 
             D1  : in    std_logic; 
             D2  : in    std_logic; 
             D3  : in    std_logic; 
             Q0  : out   std_logic; 
             Q1  : out   std_logic; 
             Q2  : out   std_logic; 
             Q3  : out   std_logic);
   end component;
   
   component u74_157_MUSER_ppm
      port ( S  : in    std_logic; 
             G  : in    std_logic; 
             Y1 : out   std_logic; 
             Y2 : out   std_logic; 
             Y3 : out   std_logic; 
             Y4 : out   std_logic; 
             A1 : in    std_logic; 
             B4 : in    std_logic; 
             B1 : in    std_logic; 
             A4 : in    std_logic; 
             A2 : in    std_logic; 
             B3 : in    std_logic; 
             B2 : in    std_logic; 
             A3 : in    std_logic);
   end component;
   
   component X74_153_MUSER_ppm
      port ( I1C0 : in    std_logic; 
             I1C1 : in    std_logic; 
             I1C2 : in    std_logic; 
             I1C3 : in    std_logic; 
             G1   : in    std_logic; 
             I2C0 : in    std_logic; 
             I2C1 : in    std_logic; 
             I2C2 : in    std_logic; 
             I2C3 : in    std_logic; 
             G2   : in    std_logic; 
             A    : in    std_logic; 
             B    : in    std_logic; 
             Y1   : out   std_logic; 
             Y2   : out   std_logic);
   end component;
   
   component OR2B1
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of OR2B1 : component is "BLACK_BOX";
   
   component D2_4E_MXILINX_ppm
      port ( A0 : in    std_logic; 
             A1 : in    std_logic; 
             E  : in    std_logic; 
             D0 : out   std_logic; 
             D1 : out   std_logic; 
             D2 : out   std_logic; 
             D3 : out   std_logic);
   end component;
   
   component NAND2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of NAND2 : component is "BLACK_BOX";
   
   component M4_1E_MXILINX_ppm
      port ( D0 : in    std_logic; 
             D1 : in    std_logic; 
             D2 : in    std_logic; 
             D3 : in    std_logic; 
             E  : in    std_logic; 
             S0 : in    std_logic; 
             S1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   
   component ROM16X1
      -- synopsys translate_off
      generic( INIT : bit_vector :=  x"0000");
      -- synopsys translate_on
      port ( A0 : in    std_logic; 
             A1 : in    std_logic; 
             A2 : in    std_logic; 
             A3 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute INIT of ROM16X1 : component is "0000";
   attribute BOX_TYPE of ROM16X1 : component is "BLACK_BOX";
   
   component INV
      port ( I : in    std_logic; 
             O : out   std_logic);
   end component;
   attribute BOX_TYPE of INV : component is "BLACK_BOX";
   
   component M8_1E_MXILINX_ppm
      port ( D0 : in    std_logic; 
             D1 : in    std_logic; 
             D2 : in    std_logic; 
             D3 : in    std_logic; 
             D4 : in    std_logic; 
             D5 : in    std_logic; 
             D6 : in    std_logic; 
             D7 : in    std_logic; 
             E  : in    std_logic; 
             S0 : in    std_logic; 
             S1 : in    std_logic; 
             S2 : in    std_logic; 
             O  : out   std_logic);
   end component;
   
   component FD8CE_MXILINX_ppm
      port ( C   : in    std_logic; 
             CE  : in    std_logic; 
             CLR : in    std_logic; 
             D   : in    std_logic_vector (7 downto 0); 
             Q   : out   std_logic_vector (7 downto 0));
   end component;
   
   component CD4CE_MXILINX_ppm
      port ( C   : in    std_logic; 
             CE  : in    std_logic; 
             CLR : in    std_logic; 
             CEO : out   std_logic; 
             Q0  : out   std_logic; 
             Q1  : out   std_logic; 
             Q2  : out   std_logic; 
             Q3  : out   std_logic; 
             TC  : out   std_logic);
   end component;
   
   component ADD4_MXILINX_ppm
      port ( A0  : in    std_logic; 
             A1  : in    std_logic; 
             A2  : in    std_logic; 
             A3  : in    std_logic; 
             B0  : in    std_logic; 
             B1  : in    std_logic; 
             B2  : in    std_logic; 
             B3  : in    std_logic; 
             CI  : in    std_logic; 
             CO  : out   std_logic; 
             OFL : out   std_logic; 
             S0  : out   std_logic; 
             S1  : out   std_logic; 
             S2  : out   std_logic; 
             S3  : out   std_logic);
   end component;
   
   component COMP4_MXILINX_ppm
      port ( A0 : in    std_logic; 
             A1 : in    std_logic; 
             A2 : in    std_logic; 
             A3 : in    std_logic; 
             B0 : in    std_logic; 
             B1 : in    std_logic; 
             B2 : in    std_logic; 
             B3 : in    std_logic; 
             EQ : out   std_logic);
   end component;
   
   component M2_1E_MXILINX_ppm
      port ( D0 : in    std_logic; 
             D1 : in    std_logic; 
             E  : in    std_logic; 
             S0 : in    std_logic; 
             O  : out   std_logic);
   end component;
   
   component ADD8_MXILINX_ppm
      port ( A   : in    std_logic_vector (7 downto 0); 
             B   : in    std_logic_vector (7 downto 0); 
             CI  : in    std_logic; 
             CO  : out   std_logic; 
             OFL : out   std_logic; 
             S   : out   std_logic_vector (7 downto 0));
   end component;
   
   component COMPM8_MXILINX_ppm
      port ( A  : in    std_logic_vector (7 downto 0); 
             B  : in    std_logic_vector (7 downto 0); 
             GT : out   std_logic; 
             LT : out   std_logic);
   end component;
   
   component COMPM2_MXILINX_ppm
      port ( A0 : in    std_logic; 
             A1 : in    std_logic; 
             B0 : in    std_logic; 
             B1 : in    std_logic; 
             GT : out   std_logic; 
             LT : out   std_logic);
   end component;
   
   component NOR5
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             I3 : in    std_logic; 
             I4 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of NOR5 : component is "BLACK_BOX";
   
   component AND4B2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             I3 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND4B2 : component is "BLACK_BOX";
   
   component AND4B1
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             I3 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND4B1 : component is "BLACK_BOX";
   
   component AND3B3
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND3B3 : component is "BLACK_BOX";
   
   component M2_1_MXILINX_ppm
      port ( D0 : in    std_logic; 
             D1 : in    std_logic; 
             S0 : in    std_logic; 
             O  : out   std_logic);
   end component;
   
   component CB4CE_MXILINX_ppm
      port ( C   : in    std_logic; 
             CE  : in    std_logic; 
             CLR : in    std_logic; 
             CEO : out   std_logic; 
             Q0  : out   std_logic; 
             Q1  : out   std_logic; 
             Q2  : out   std_logic; 
             Q3  : out   std_logic; 
             TC  : out   std_logic);
   end component;
   
   component VCC
      port ( P : out   std_logic);
   end component;
   attribute BOX_TYPE of VCC : component is "BLACK_BOX";
   
   component GND
      port ( G : out   std_logic);
   end component;
   attribute BOX_TYPE of GND : component is "BLACK_BOX";
   
   attribute HU_SET of U6 : label is "U6_78";
   attribute HU_SET of U64 : label is "U64_47";
   attribute HU_SET of U65 : label is "U65_48";
   attribute HU_SET of U66 : label is "U66_79";
   attribute HU_SET of U67 : label is "U67_80";
   attribute HU_SET of U69 : label is "U69_81";
   attribute HU_SET of U86 : label is "U86_49";
   attribute HU_SET of U91 : label is "U91_50";
   attribute HU_SET of U100 : label is "U100_55";
   attribute HU_SET of U101 : label is "U101_54";
   attribute HU_SET of U102 : label is "U102_53";
   attribute HU_SET of U103 : label is "U103_52";
   attribute INIT of U104 : label is "2812";
   attribute INIT of U105 : label is "D860";
   attribute INIT of U106 : label is "D004";
   attribute INIT of U107 : label is "8692";
   attribute INIT of U108 : label is "02BA";
   attribute INIT of U109 : label is "208E";
   attribute INIT of U110 : label is "1083";
   attribute HU_SET of U112 : label is "U112_43";
   attribute HU_SET of U113 : label is "U113_63";
   attribute HU_SET of U114 : label is "U114_64";
   attribute HU_SET of U115 : label is "U115_65";
   attribute HU_SET of U116 : label is "U116_66";
   attribute HU_SET of U117 : label is "U117_60";
   attribute HU_SET of U118 : label is "U118_61";
   attribute HU_SET of U119 : label is "U119_59";
   attribute HU_SET of U120 : label is "U120_58";
   attribute HU_SET of U121 : label is "U121_57";
   attribute HU_SET of U122 : label is "U122_56";
   attribute HU_SET of U148 : label is "U148_85";
   attribute HU_SET of U149 : label is "U149_84";
   attribute HU_SET of U150 : label is "U150_82";
   attribute HU_SET of U151 : label is "U151_83";
   attribute HU_SET of U155 : label is "U155_62";
   attribute HU_SET of U159 : label is "U159_88";
   attribute HU_SET of U160 : label is "U160_89";
   attribute HU_SET of U161 : label is "U161_87";
   attribute HU_SET of U162 : label is "U162_86";
   attribute HU_SET of U169 : label is "U169_91";
   attribute HU_SET of U171 : label is "U171_92";
   attribute HU_SET of U176 : label is "U176_90";
   attribute HU_SET of U181 : label is "U181_94";
   attribute HU_SET of U182 : label is "U182_93";
   attribute HU_SET of U183 : label is "U183_44";
   attribute HU_SET of U184 : label is "U184_45";
   attribute HU_SET of U185 : label is "U185_46";
   attribute HU_SET of U186 : label is "U186_67";
   attribute HU_SET of U188 : label is "U188_68";
   attribute HU_SET of U190 : label is "U190_75";
   attribute HU_SET of U191 : label is "U191_76";
   attribute HU_SET of U195 : label is "U195_71";
   attribute HU_SET of U228 : label is "U228_77";
   attribute HU_SET of U245 : label is "U245_74";
   attribute HU_SET of U247 : label is "U247_51";
   attribute HU_SET of U253 : label is "U253_73";
   attribute HU_SET of U254 : label is "U254_72";
   attribute HU_SET of U269 : label is "U269_69";
   attribute HU_SET of U271 : label is "U271_70";
begin
   ADD_BUF : OBUF
      port map (I=>ADD,
                O=>ADD_NB2P);
   
   CALCPTS_BUF : BUF
      port map (I=>S2ORS5,
                O=>CALCPTS);
   
   CA_BUF : OBUF
      port map (I=>SBUS(6),
                O=>CA_NB2P);
   
   CB_BUF : OBUF
      port map (I=>SBUS(5),
                O=>CB_NB2P);
   
   CC_BUF : OBUF
      port map (I=>SBUS(4),
                O=>CC_NB2P);
   
   CD_BUF : OBUF
      port map (I=>SBUS(3),
                O=>CD_NB2P);
   
   CE_BUF : OBUF
      port map (I=>SBUS(2),
                O=>CE_NB2P);
   
   CF_BUF : OBUF
      port map (I=>SBUS(1),
                O=>CF_NB2P);
   
   CG_BUF : OBUF
      port map (I=>SBUS(0),
                O=>CG_NB2P);
   
   CLEAR_BUF : BUF
      port map (I=>RESET,
                O=>CLEAR);
   
   CLOCK_BUF : IBUF
      port map (I=>CLOCK_NP2B,
                O=>XLXN_2370);
   
   CLOCK_BUFG : BUFG
      port map (I=>XLXN_2370,
                O=>CLOCK);
   
   DISPEN0_BUF : OBUF
      port map (I=>DISPEN(0),
                O=>A4_NB2P);
   
   DISPEN1_BUF : OBUF
      port map (I=>DISPEN(1),
                O=>A3_NB2P);
   
   DISPEN2_BUF : OBUF
      port map (I=>DISPEN(2),
                O=>A2_NB2P);
   
   DISPEN3_BUF : OBUF
      port map (I=>DISPEN(3),
                O=>A1_NB2P);
   
   ENCPOSN0_BUF : BUF
      port map (I=>P2STR0,
                O=>ENCPOSN0);
   
   ENCPOSN1_BUF : BUF
      port map (I=>P2STR1,
                O=>ENCPOSN1);
   
   M1 : CODEGEN
      port map (BRWD0=>BRWD0,
                BRWD1=>BRWD1,
                BRWD2=>BRWD2,
                BRWD3=>BRWD3,
                CALCPTS=>CALCPTS,
                CLRRDREGS=>CLRRDREGS,
                DISP0=>DISP0,
                DISP1=>DISP1,
                DISP2=>DISP2,
                DISP3=>DISP3,
                DISP4=>DISP4,
                DISP5=>DISP5,
                DISP6=>DISP6,
                DISP7=>DISP7,
                GETCODE=>GETCODE,
                PSEL0=>PSEL0,
                PSEL1=>PSEL1,
                RDC1=>RDC1,
                RDC3=>RDC3,
                R1D0=>R1D0,
                R1D1=>R1D1,
                R1D3=>R1D3,
                R2D0=>R2D0,
                R2D1=>R2D1,
                R2D2=>R2D2,
                SYSCLK=>SYSCLK,
                CODERWD(0 to 7)=>CODERWD(0 to 7));
   
   M2 : LARGESTDISP
      port map (DISP0=>DISP0,
                DISP1=>DISP1,
                DISP2=>DISP2,
                DISP3=>DISP3,
                DISP4=>DISP4,
                DISP5=>DISP5,
                DISP6=>DISP6,
                DISP7=>DISP7,
                DISP8=>DISP8,
                DISP9=>DISP9,
                DISP10=>DISP10,
                DISP11=>DISP11,
                DISP12=>DISP12,
                DISP13=>DISP13,
                DISP14=>DISP14,
                DISP15=>DISP15,
                LRGDISPPOS0=>LRGDISPPOS0,
                LRGDISPPOS1=>LRGDISPPOS1);
   
   M3 : ZERODISPLAY
      port map (DISP0=>DISP0,
                DISP1=>DISP1,
                DISP2=>DISP2,
                DISP3=>DISP3,
                DISP4=>DISP4,
                DISP5=>DISP5,
                DISP6=>DISP6,
                DISP7=>DISP7,
                DISP8=>DISP8,
                DISP9=>DISP9,
                DISP10=>DISP10,
                DISP11=>DISP11,
                DISP12=>DISP12,
                DISP13=>DISP13,
                DISP14=>DISP14,
                DISP15=>DISP15,
                APOSZERO=>APOSZERO,
                ZERODISP0=>ZERODISP0,
                ZERODISP1=>ZERODISP1);
   
   M4 : CODEDISC
      port map (BRWD0=>BRWD0,
                BRWD1=>BRWD1,
                BRWD2=>BRWD2,
                BRWD3=>BRWD3,
                CLEAR=>CLEAR,
                CLEARP2FFS=>CLEARP2FFS,
                CODERWD(3 to 7)=>CODERWD(3 to 7),
                ENCPOSN0=>ENCPOSN0,
                ENCPOSN1=>ENCPOSN1,
                PSEL0=>PSEL0,
                PSEL1=>PSEL1,
                P2CLK=>P2CLK,
                STDIGEQCD=>STDIGEQCD,
                SYSCLK=>SYSCLK,
                TESTADD=>TESTADD,
                TESTP2SEL0=>TESTP2SEL0,
                TESTP2SEL1=>TESTP2SEL1,
                BRWDEQCD=>BRWDEQCD,
                CODEKNOWN=>CODEKNOWN,
                DIGEQCD=>DIGEQCD,
                DIGEQCDADD=>DIGEQCDADD,
                DIGEQCDPOSSEL0=>DIGEQCDPOSSEL0,
                P2CODE0=>P2CODE0,
                P2CODE1=>P2CODE1,
                P2CODE2=>P2CODE2,
                P2CODE3=>P2CODE3,
                P2CODE4=>P2CODE4,
                P2CODE5=>P2CODE5,
                P2CODE6=>P2CODE6,
                P2CODE7=>P2CODE7,
                P2SELCD0=>P2SELCD0,
                P2SELCD1=>P2SELCD1,
                P2SELCD2=>P2SELCD2,
                P2SELCD3=>P2SELCD3);
   
   PLAYPOS2_BUF : BUF
      port map (I=>ACTION4,
                O=>PLAYPOS2);
   
   P1ADD_BUF : IBUF
      port map (I=>P1ADD_NP2B,
                O=>P1ADD);
   
   P1PLAY_BUF : IBUF
      port map (I=>P1PLAY_NP2B,
                O=>P1PLAY);
   
   P1SEL0_BUF : IBUF
      port map (I=>P1SEL0_NP2B,
                O=>P1SEL(0));
   
   P1SEL1_BUF : IBUF
      port map (I=>P1SEL1_NP2B,
                O=>P1SEL(1));
   
   P1SEL2_BUF : IBUF
      port map (I=>P1SEL2_NP2B,
                O=>P1SEL(2));
   
   P1SEL3_BUF : IBUF
      port map (I=>P1SEL3_NP2B,
                O=>P1SEL(3));
   
   P1SKIP_BUF : BUF
      port map (I=>P2PLAYSYNCH,
                O=>P1SKIP);
   
   P2CANPLAY_BUF : BUF
      port map (I=>P2STR3,
                O=>P2CANPLAY);
   
   P2CLK_BUFG : BUFG
      port map (I=>Q(3),
                O=>P2CLK);
   
   P2PLAY_BUF : IBUF
      port map (I=>P2PLAY_NP2B,
                O=>P2PLAY);
   
   P2STURN_BUF : BUF
      port map (I=>S4,
                O=>P2STURN);
   
   RDCLK_BUFG : BUFG
      port map (I=>Q(1),
                O=>RDCLK);
   
   RDP0EQ2_BUF : BUF
      port map (I=>EQ1,
                O=>RDP0EQ2);
   
   RDP1EQ1_BUF : BUF
      port map (I=>EQ2,
                O=>RDP1EQ1);
   
   RDP1EQ2_B : BUF
      port map (I=>EQ0,
                O=>RDP1EQ2);
   
   RDP2EQ1_B : BUF
      port map (I=>EQ1,
                O=>RDP2EQ1);
   
   RDP2EQ2_BUF : BUF
      port map (I=>EQ3,
                O=>RDP2EQ2);
   
   RDP3EQ2_BUF : BUF
      port map (I=>EQ2,
                O=>RDP3EQ2);
   
   RD0_BUF : OBUF
      port map (I=>RD0,
                O=>RD0_NB2P);
   
   RD1_BUF : OBUF
      port map (I=>RD1,
                O=>RD1_NB2P);
   
   RD2_BUF : OBUF
      port map (I=>RD2,
                O=>RD2_NB2P);
   
   RD3_BUF : OBUF
      port map (I=>RD3,
                O=>RD3_NB2P);
   
   RESET_BUF : IBUF
      port map (I=>RESET_NP2B,
                O=>RESET);
   
   SELPLYR_BUF : BUF
      port map (I=>STR2,
                O=>SELPLYR);
   
   SHPTS_BUF : IBUF
      port map (I=>SHPTS_NP2B,
                O=>SHPTS);
   
   STR0_BUF : OBUF
      port map (I=>STR0,
                O=>STR0_NB2P);
   
   STR1_BUF : OBUF
      port map (I=>STR1,
                O=>STR1_NB2P);
   
   STR2_BUF : OBUF
      port map (I=>STR2,
                O=>STR2_NB2P);
   
   SYSCLK_BUFG : BUFG
      port map (I=>Q(6),
                O=>SYSCLK);
   
   TESTADD_BUF : BUF
      port map (I=>P2STR2,
                O=>TESTADD);
   
   TRD1_BUF : IBUF
      port map (I=>TRD1_NP2B,
                O=>TRD1);
   
   TRD2_BUF : IBUF
      port map (I=>TRD2_NP2B,
                O=>TRD2);
   
   TRD3_BUF : IBUF
      port map (I=>TRD3_NP2B,
                O=>TRD3);
   
   U1 : OR2
      port map (I0=>S1,
                I1=>S6P2PLAYSYNCHADJ,
                O=>CLEARP2FFS);
   
   U2 : AND2B1
      port map (I0=>LPTOVF,
                I1=>XLXN_12,
                O=>CLFF);
   
   U3 : OR2
      port map (I0=>S0,
                I1=>NEXTPLAY,
                O=>XLXN_12);
   
   U4 : AND2
      port map (I0=>INITIALSHIFT,
                I1=>S0,
                O=>GETCODE);
   
   U5 : AND3B1
      port map (I0=>INITIALSHIFT,
                I1=>P1PLAYSYNCH,
                I2=>S0,
                O=>CLRSHFTREG);
   
   U6 : CB2CE_MXILINX_ppm
      port map (C=>SYSCLK,
                CE=>CLRSHFTREG,
                CLR=>CLRRDREGS,
                CEO=>open,
                Q0=>open,
                Q1=>open,
                TC=>INITIALSHIFT);
   
   U7 : OR2
      port map (I0=>XLXN_19,
                I1=>SHNXRDS,
                O=>DISPSEL1);
   
   U8 : OR2
      port map (I0=>SHPTS,
                I1=>XLXN_19,
                O=>DISPSEL0);
   
   U9 : AND2
      port map (I0=>SHPTS,
                I1=>P1PLAY,
                O=>XLXN_19);
   
   U10 : OR2
      port map (I0=>XLXN_141,
                I1=>XLXN_140,
                O=>SHNXRDS);
   
   U11 : AND2
      port map (I0=>S1,
                I1=>P1PLAY,
                O=>XLXN_140);
   
   U12 : AND3B1
      port map (I0=>LP1NSD,
                I1=>P1PLAY,
                I2=>S3,
                O=>XLXN_141);
   
   U13 : AND2
      port map (I0=>PSEL3,
                I1=>CALCPTS,
                O=>STDISP3);
   
   U14 : AND2
      port map (I0=>PSEL2,
                I1=>CALCPTS,
                O=>STDISP2);
   
   U15 : AND2
      port map (I0=>PSEL1,
                I1=>CALCPTS,
                O=>STDISP1);
   
   U16 : AND2
      port map (I0=>PSEL0,
                I1=>CALCPTS,
                O=>STDISP0);
   
   U17 : AND2B1
      port map (I0=>LPTOVF,
                I1=>S2,
                O=>STP1PT);
   
   U18 : AND2B1
      port map (I0=>LPTOVF,
                I1=>S5,
                O=>STP2PT);
   
   U19 : FDC
      port map (C=>P2CLK,
                CLR=>S1,
                D=>CLEAR,
                Q=>XLXN_10471);
   
   U20 : FDC
      port map (C=>P2CLK,
                CLR=>S1,
                D=>XLXN_10471,
                Q=>XLXN_10478);
   
   U21 : FDC
      port map (C=>P2CLK,
                CLR=>S1,
                D=>XLXN_10478,
                Q=>XLXN_11102);
   
   U22 : AND3B1
      port map (I0=>XLXN_11102,
                I1=>XLXN_10478,
                I2=>XLXN_10471,
                O=>CLRRDREGS);
   
   U23 : AND2B1
      port map (I0=>LPTOVF,
                I1=>XLXN_9551,
                O=>ADD);
   
   U24 : OR3
      port map (I0=>XLXN_151,
                I1=>XLXN_149,
                I2=>XLXN_9714,
                O=>XLXN_9551);
   
   U25 : AND2
      port map (I0=>P1ADD,
                I1=>S1,
                O=>XLXN_9714);
   
   U26 : AND2
      port map (I0=>P2ADD,
                I1=>S4,
                O=>XLXN_149);
   
   U27 : AND3B2
      port map (I0=>S4,
                I1=>S1,
                I2=>XLXN_156,
                O=>XLXN_151);
   
   U28 : FDCE
      port map (C=>SYSCLK,
                CE=>INT_NET10,
                CLR=>CLRTOPLAY,
                D=>XLXN_166,
                Q=>XLXN_156);
   
   U29 : AND2
      port map (I0=>S1P1PLAYED,
                I1=>P1ADD,
                O=>XLXN_164);
   
   U30 : AND2
      port map (I0=>S4P2PLAYED,
                I1=>P2ADD,
                O=>XLXN_163);
   
   U31 : OR2
      port map (I0=>XLXN_163,
                I1=>XLXN_164,
                O=>INT_NET10);
   
   U32 : AND2B1
      port map (I0=>LPTOVF,
                I1=>INT_NET6,
                O=>GRD);
   
   U33 : OR2
      port map (I0=>CLRSHFTREG,
                I1=>INT_NET8,
                O=>INT_NET6);
   
   U34 : AND2B1
      port map (I0=>S0,
                I1=>NEXTPLAY,
                O=>INT_NET8);
   
   U35 : AND2B1
      port map (I0=>INT_NET2,
                I1=>INT_NET1,
                O=>BPDS);
   
   U36 : AND2
      port map (I0=>INT_NET1,
                I1=>INT_NET2,
                O=>BPDF);
   
   U37 : AND2
      port map (I0=>ADD,
                I1=>LPDPRD,
                O=>INT_NET2);
   
   U38 : AND3B2
      port map (I0=>LPTOVF,
                I1=>SHPTS,
                I2=>XLXN_188,
                O=>INT_NET1);
   
   U39 : OR2
      port map (I0=>S3,
                I1=>S6,
                O=>XLXN_188);
   
   U40 : OR4
      port map (I0=>S3S6COND,
                I1=>S1P1SKIP,
                I2=>S6P2PLAYSYNCHADJ,
                I3=>S3P2PLAYSYNCH,
                O=>NEXTPLAY);
   
   U41 : OR3
      port map (I0=>NEXTPLAY,
                I1=>S0,
                I2=>S4P2SKIP,
                O=>CLRTOPLAY);
   
   U42 : NOR2
      port map (I0=>LP2NSD,
                I1=>LP1NSD,
                O=>INT_NET11);
   
   U43 : FDC
      port map (C=>SYSCLK,
                CLR=>INT_NET11,
                D=>CLRTOPLAY,
                Q=>CLPXNSDFF);
   
   U44 : AND3
      port map (I0=>INITIALSHIFT,
                I1=>P1PLAYSYNCH,
                I2=>S0,
                O=>S0P1PLAYSYNCH);
   
   U45 : AND2
      port map (I0=>P1PLAYED,
                I1=>S1,
                O=>S1P1PLAYED);
   
   U46 : AND2
      port map (I0=>P1SKIP,
                I1=>S1,
                O=>S1P1SKIP);
   
   U47 : AND3B1
      port map (I0=>LP1NSD,
                I1=>P2PLAYSYNCH,
                I2=>S3,
                O=>S3P2PLAYSYNCH);
   
   U48 : AND3
      port map (I0=>LP1NSD,
                I1=>P1PLAYSYNCH,
                I2=>S3,
                O=>S3P1PLAYSYNCHADJ);
   
   U49 : OR2
      port map (I0=>NSD1,
                I1=>NSD0,
                O=>CRNTADJ);
   
   U50 : FDCE
      port map (C=>SYSCLK,
                CE=>S2,
                CLR=>CLPXNSDFF,
                D=>CRNTADJ,
                Q=>LP1NSD);
   
   U51 : AND2
      port map (I0=>P2PLAYED,
                I1=>S4,
                O=>S4P2PLAYED);
   
   U52 : AND2
      port map (I0=>P2SKIP,
                I1=>S4,
                O=>S4P2SKIP);
   
   U53 : AND3B1
      port map (I0=>LP2NSD,
                I1=>P1PLAYSYNCH,
                I2=>S6,
                O=>S6P1PLAYSYNCH);
   
   U54 : AND3
      port map (I0=>LP2NSD,
                I1=>P2PLAYSYNCH,
                I2=>S6,
                O=>S6P2PLAYSYNCHADJ);
   
   U55 : FDCE
      port map (C=>SYSCLK,
                CE=>S5,
                CLR=>CLPXNSDFF,
                D=>CRNTADJ,
                Q=>LP2NSD);
   
   U56 : OR4
      port map (I0=>S4P2PLAYED,
                I1=>S3P2PLAYSYNCH,
                I2=>S1P1PLAYED,
                I3=>S0P1PLAYSYNCH,
                O=>XLXN_460);
   
   U57 : OR2
      port map (I0=>S5,
                I1=>S2,
                O=>S2ORS5);
   
   U58 : OR3
      port map (I0=>CENLD,
                I1=>S2ORS5,
                I2=>XLXN_460,
                O=>XLXN_462);
   
   U59 : AND2B1
      port map (I0=>LPTOVF,
                I1=>XLXN_462,
                O=>CLKEN);
   
   U60 : OR2
      port map (I0=>S3P1PLAYSYNCHADJ,
                I1=>S6P1PLAYSYNCH,
                O=>S3S6COND);
   
   U61 : OR3
      port map (I0=>S6P2PLAYSYNCHADJ,
                I1=>S4P2SKIP,
                I2=>S1P1SKIP,
                O=>S1S4S6COND);
   
   U62 : OR2
      port map (I0=>S1S4S6COND,
                I1=>S3S6COND,
                O=>CENLD);
   
   U63 : AND2B1
      port map (I0=>LPTOVF,
                I1=>CENLD,
                O=>XLXN_474);
   
   U64 : CB4CLE_MXILINX_ppm
      port map (C=>SYSCLK,
                CE=>CLKEN,
                CLR=>RESET,
                D0=>S3S6COND,
                D1=>S4P2SKIP,
                D2=>S1S4S6COND,
                D3=>XLXN_478,
                L=>XLXN_474,
                CEO=>open,
                Q0=>STR0,
                Q1=>STR1,
                Q2=>STR2,
                Q3=>open,
                TC=>open);
   
   U65 : D3_8E_MXILINX_ppm
      port map (A0=>STR0,
                A1=>STR1,
                A2=>STR2,
                E=>XLXN_482,
                D0=>S0,
                D1=>S1,
                D2=>S2,
                D3=>S3,
                D4=>S4,
                D5=>S5,
                D6=>S6,
                D7=>open);
   
   U66 : CB16CE_MXILINX_ppm
      port map (C=>CLOCK,
                CE=>XLXN_1,
                CLR=>XLXN_4,
                CEO=>open,
                Q(15 downto 0)=>QA(15 downto 0),
                TC=>open);
   
   U67 : CB16CE_MXILINX_ppm
      port map (C=>QA(15),
                CE=>XLXN_8,
                CLR=>XLXN_7,
                CEO=>open,
                Q(15 downto 0)=>Q(15 downto 0),
                TC=>open);
   
   U68 : FDCE
      port map (C=>SYSCLK,
                CE=>CALCPTS,
                CLR=>CLFF,
                D=>PDPRD,
                Q=>LPDPRD);
   
   U69 : FD4CE_MXILINX_ppm
      port map (C=>SYSCLK,
                CE=>CALCPTS,
                CLR=>CLFF,
                D0=>PSEL0,
                D1=>PSEL1,
                D2=>PSEL2,
                D3=>PSEL3,
                Q0=>LPSEL0,
                Q1=>LPSEL1,
                Q2=>LPSEL2,
                Q3=>LPSEL3);
   
   U70 : OR2
      port map (I0=>STP2PT,
                I1=>STP1PT,
                O=>XLXN_74);
   
   U71 : FDCE
      port map (C=>SYSCLK,
                CE=>XLXN_74,
                CLR=>CLEAR,
                D=>PTOVF,
                Q=>LPTOVF);
   
   U72 : FDC
      port map (C=>RDCLK,
                CLR=>XLXN_10716,
                D=>P2PLAY,
                Q=>XLXN_10484);
   
   U73 : FDC
      port map (C=>P2CLK,
                CLR=>XLXN_10716,
                D=>XLXN_10484,
                Q=>XLXN_10482);
   
   U74 : FDC
      port map (C=>SYSCLK,
                CLR=>XLXN_10716,
                D=>XLXN_10482,
                Q=>XLXN_10495);
   
   U75 : AND3B1
      port map (I0=>XLXN_10495,
                I1=>XLXN_10482,
                I2=>XLXN_10484,
                O=>P2PLAYSYNCH);
   
   U76 : FDC
      port map (C=>RDCLK,
                CLR=>XLXN_10993,
                D=>P1PLAY,
                Q=>XLXN_10962);
   
   U77 : FDC
      port map (C=>P2CLK,
                CLR=>XLXN_10993,
                D=>XLXN_10962,
                Q=>XLXN_10958);
   
   U78 : FDC
      port map (C=>SYSCLK,
                CLR=>XLXN_10993,
                D=>XLXN_10958,
                Q=>XLXN_10960);
   
   U79 : AND3B1
      port map (I0=>XLXN_10960,
                I1=>XLXN_10958,
                I2=>XLXN_10962,
                O=>P1PLAYSYNCH);
   
   U80 : u74_157_MUSER_ppm
      port map (A1=>DISP12,
                A2=>DISP13,
                A3=>DISP14,
                A4=>DISP15,
                B1=>P2PT(4),
                B2=>P2PT(5),
                B3=>P2PT(6),
                B4=>P2PT(7),
                G=>XLXN_88,
                S=>DISPSEL0,
                Y1=>DDISP12,
                Y2=>DDISP13,
                Y3=>DDISP14,
                Y4=>DDISP15);
   
   U81 : u74_157_MUSER_ppm
      port map (A1=>DISP8,
                A2=>DISP9,
                A3=>DISP10,
                A4=>DISP11,
                B1=>P2PT(0),
                B2=>P2PT(1),
                B3=>P2PT(2),
                B4=>P2PT(3),
                G=>XLXN_102,
                S=>DISPSEL0,
                Y1=>DDISP8,
                Y2=>DDISP9,
                Y3=>DDISP10,
                Y4=>DDISP11);
   
   U82 : X74_153_MUSER_ppm
      port map (A=>DISPSEL0,
                B=>DISPSEL1,
                G1=>XLXN_10402,
                G2=>XLXN_10400,
                I1C0=>DISP6,
                I1C1=>P1PT(6),
                I1C2=>R2D2,
                I1C3=>P2CODE6,
                I2C0=>DISP7,
                I2C1=>P1PT(7),
                I2C2=>R2D3,
                I2C3=>P2CODE7,
                Y1=>DDISP6,
                Y2=>DDISP7);
   
   U83 : X74_153_MUSER_ppm
      port map (A=>DISPSEL0,
                B=>DISPSEL1,
                G1=>XLXN_10404,
                G2=>XLXN_10403,
                I1C0=>DISP4,
                I1C1=>P1PT(4),
                I1C2=>R2D0,
                I1C3=>P2CODE4,
                I2C0=>DISP5,
                I2C1=>P1PT(5),
                I2C2=>R2D1,
                I2C3=>P2CODE5,
                Y1=>DDISP4,
                Y2=>DDISP5);
   
   U84 : X74_153_MUSER_ppm
      port map (A=>DISPSEL0,
                B=>DISPSEL1,
                G1=>XLXN_10395,
                G2=>XLXN_10394,
                I1C0=>DISP2,
                I1C1=>P1PT(2),
                I1C2=>R1D2,
                I1C3=>P2CODE2,
                I2C0=>DISP3,
                I2C1=>P1PT(3),
                I2C2=>R1D3,
                I2C3=>P2CODE3,
                Y1=>DDISP2,
                Y2=>DDISP3);
   
   U85 : X74_153_MUSER_ppm
      port map (A=>DISPSEL0,
                B=>DISPSEL1,
                G1=>XLXN_10406,
                G2=>XLXN_10405,
                I1C0=>DISP0,
                I1C1=>P1PT(0),
                I1C2=>R1D0,
                I1C3=>P2CODE0,
                I2C0=>DISP1,
                I2C1=>P1PT(1),
                I2C2=>R1D1,
                I2C3=>P2CODE1,
                Y1=>DDISP0,
                Y2=>DDISP1);
   
   U86 : CB2CE_MXILINX_ppm
      port map (C=>Q(0),
                CE=>XLXN_211,
                CLR=>XLXN_213,
                CEO=>open,
                Q0=>MC0,
                Q1=>MC1,
                TC=>open);
   
   U87 : OR2B1
      port map (I0=>BPDF,
                I1=>Q(5),
                O=>XLXN_202);
   
   U88 : OR2B1
      port map (I0=>BPDS,
                I1=>Q(7),
                O=>XLXN_203);
   
   U89 : AND2
      port map (I0=>XLXN_203,
                I1=>XLXN_202,
                O=>INT_NET0);
   
   U90 : OR2B1
      port map (I0=>LPTOVF,
                I1=>Q(7),
                O=>XLXN_210);
   
   U91 : D2_4E_MXILINX_ppm
      port map (A0=>MC0,
                A1=>MC1,
                E=>XLXN_210,
                D0=>INT_NET3,
                D1=>XLXN_197,
                D2=>XLXN_199,
                D3=>XLXN_201);
   
   U92 : OR2B1
      port map (I0=>LPSEL0,
                I1=>INT_NET0,
                O=>XLXN_181);
   
   U93 : NAND2
      port map (I0=>INT_NET3,
                I1=>XLXN_181,
                O=>DISPEN(0));
   
   U94 : OR2B1
      port map (I0=>LPSEL1,
                I1=>INT_NET0,
                O=>XLXN_195);
   
   U95 : NAND2
      port map (I0=>XLXN_197,
                I1=>XLXN_195,
                O=>DISPEN(1));
   
   U96 : OR2B1
      port map (I0=>LPSEL2,
                I1=>INT_NET0,
                O=>XLXN_194);
   
   U97 : NAND2
      port map (I0=>XLXN_199,
                I1=>XLXN_194,
                O=>DISPEN(2));
   
   U98 : OR2B1
      port map (I0=>LPSEL3,
                I1=>INT_NET0,
                O=>XLXN_193);
   
   U99 : NAND2
      port map (I0=>XLXN_201,
                I1=>XLXN_193,
                O=>DISPEN(3));
   
   U100 : M4_1E_MXILINX_ppm
      port map (D0=>DDISP1,
                D1=>DDISP5,
                D2=>DDISP9,
                D3=>DDISP13,
                E=>XLXN_233,
                S0=>MC0,
                S1=>MC1,
                O=>KSBUS(1));
   
   U101 : M4_1E_MXILINX_ppm
      port map (D0=>DDISP0,
                D1=>DDISP4,
                D2=>DDISP8,
                D3=>DDISP12,
                E=>XLXN_240,
                S0=>MC0,
                S1=>MC1,
                O=>KSBUS(0));
   
   U102 : M4_1E_MXILINX_ppm
      port map (D0=>DDISP3,
                D1=>DDISP7,
                D2=>DDISP11,
                D3=>DDISP15,
                E=>XLXN_217,
                S0=>MC0,
                S1=>MC1,
                O=>KSBUS(3));
   
   U103 : M4_1E_MXILINX_ppm
      port map (D0=>DDISP2,
                D1=>DDISP6,
                D2=>DDISP10,
                D3=>DDISP14,
                E=>XLXN_224,
                S0=>MC0,
                S1=>MC1,
                O=>KSBUS(2));
   
   U104 : ROM16X1
   -- synopsys translate_off
   generic map( INIT => x"2812")
   -- synopsys translate_on
      port map (A0=>KSBUS(0),
                A1=>KSBUS(1),
                A2=>KSBUS(2),
                A3=>KSBUS(3),
                O=>SBUS(6));
   
   U105 : ROM16X1
   -- synopsys translate_off
   generic map( INIT => x"D860")
   -- synopsys translate_on
      port map (A0=>KSBUS(0),
                A1=>KSBUS(1),
                A2=>KSBUS(2),
                A3=>KSBUS(3),
                O=>SBUS(5));
   
   U106 : ROM16X1
   -- synopsys translate_off
   generic map( INIT => x"D004")
   -- synopsys translate_on
      port map (A0=>KSBUS(0),
                A1=>KSBUS(1),
                A2=>KSBUS(2),
                A3=>KSBUS(3),
                O=>SBUS(4));
   
   U107 : ROM16X1
   -- synopsys translate_off
   generic map( INIT => x"8692")
   -- synopsys translate_on
      port map (A0=>KSBUS(0),
                A1=>KSBUS(1),
                A2=>KSBUS(2),
                A3=>KSBUS(3),
                O=>SBUS(3));
   
   U108 : ROM16X1
   -- synopsys translate_off
   generic map( INIT => x"02BA")
   -- synopsys translate_on
      port map (A0=>KSBUS(0),
                A1=>KSBUS(1),
                A2=>KSBUS(2),
                A3=>KSBUS(3),
                O=>SBUS(2));
   
   U109 : ROM16X1
   -- synopsys translate_off
   generic map( INIT => x"208E")
   -- synopsys translate_on
      port map (A0=>KSBUS(0),
                A1=>KSBUS(1),
                A2=>KSBUS(2),
                A3=>KSBUS(3),
                O=>SBUS(1));
   
   U110 : ROM16X1
   -- synopsys translate_off
   generic map( INIT => x"1083")
   -- synopsys translate_on
      port map (A0=>KSBUS(0),
                A1=>KSBUS(1),
                A2=>KSBUS(2),
                A3=>KSBUS(3),
                O=>SBUS(0));
   
   U111 : INV
      port map (I=>P1SEL(0),
                O=>XLXN_1195);
   
   U112 : M8_1E_MXILINX_ppm
      port map (D0=>P1SEL(0),
                D1=>XLXN_1195,
                D2=>XLXN_1195,
                D3=>XLXN_1196,
                D4=>XLXN_1195,
                D5=>XLXN_1196,
                D6=>XLXN_1196,
                D7=>XLXN_1196,
                E=>XLXN_11110,
                S0=>P1SEL(1),
                S1=>P1SEL(2),
                S2=>P1SEL(3),
                O=>P1PLAYED);
   
   U113 : FD4CE_MXILINX_ppm
      port map (C=>SYSCLK,
                CE=>STDISP3,
                CLR=>CLEAR,
                D0=>BRWD0,
                D1=>BRWD1,
                D2=>BRWD2,
                D3=>BRWD3,
                Q0=>DISP12,
                Q1=>DISP13,
                Q2=>DISP14,
                Q3=>DISP15);
   
   U114 : FD4CE_MXILINX_ppm
      port map (C=>SYSCLK,
                CE=>STDISP2,
                CLR=>CLEAR,
                D0=>BRWD0,
                D1=>BRWD1,
                D2=>BRWD2,
                D3=>BRWD3,
                Q0=>DISP8,
                Q1=>DISP9,
                Q2=>DISP10,
                Q3=>DISP11);
   
   U115 : FD4CE_MXILINX_ppm
      port map (C=>SYSCLK,
                CE=>STDISP1,
                CLR=>CLEAR,
                D0=>BRWD0,
                D1=>BRWD1,
                D2=>BRWD2,
                D3=>BRWD3,
                Q0=>DISP4,
                Q1=>DISP5,
                Q2=>DISP6,
                Q3=>DISP7);
   
   U116 : FD4CE_MXILINX_ppm
      port map (C=>SYSCLK,
                CE=>STDISP0,
                CLR=>CLEAR,
                D0=>BRWD0,
                D1=>BRWD1,
                D2=>BRWD2,
                D3=>BRWD3,
                Q0=>DISP0,
                Q1=>DISP1,
                Q2=>DISP2,
                Q3=>DISP3);
   
   U117 : FD8CE_MXILINX_ppm
      port map (C=>SYSCLK,
                CE=>STP1PT,
                CLR=>CLEAR,
                D(7 downto 0)=>NPT(7 downto 0),
                Q(7 downto 0)=>P1PT(7 downto 0));
   
   U118 : FD8CE_MXILINX_ppm
      port map (C=>SYSCLK,
                CE=>STP2PT,
                CLR=>CLEAR,
                D(7 downto 0)=>NPT(7 downto 0),
                Q(7 downto 0)=>P2PT(7 downto 0));
   
   U119 : CD4CE_MXILINX_ppm
      port map (C=>RDCLK,
                CE=>XLXN_1361,
                CLR=>XLXN_1363,
                CEO=>open,
                Q0=>RDC0,
                Q1=>RDC1,
                Q2=>RDC2,
                Q3=>RDC3,
                TC=>open);
   
   U120 : FD4CE_MXILINX_ppm
      port map (C=>SYSCLK,
                CE=>GRD,
                CLR=>CLRRDREGS,
                D0=>Q(7),
                D1=>RDC1,
                D2=>RDC2,
                D3=>RDC3,
                Q0=>R2D0,
                Q1=>R2D1,
                Q2=>R2D2,
                Q3=>R2D3);
   
   U121 : FD4CE_MXILINX_ppm
      port map (C=>SYSCLK,
                CE=>GRD,
                CLR=>CLRRDREGS,
                D0=>R2D0,
                D1=>R2D1,
                D2=>R2D2,
                D3=>R2D3,
                Q0=>R1D0,
                Q1=>R1D1,
                Q2=>R1D2,
                Q3=>R1D3);
   
   U122 : FD4CE_MXILINX_ppm
      port map (C=>SYSCLK,
                CE=>GRD,
                CLR=>CLRRDREGS,
                D0=>R1D0,
                D1=>R1D1,
                D2=>R1D2,
                D3=>R1D3,
                Q0=>R0D0,
                Q1=>R0D1,
                Q2=>R0D2,
                Q3=>R0D3);
   
   U123 : OR4
      port map (I0=>P1SEL(0),
                I1=>P1SEL(1),
                I2=>P1SEL(2),
                I3=>P1SEL(3),
                O=>XLXN_1347);
   
   U124 : AND2
      port map (I0=>XLXN_1347,
                I1=>SELPLYR,
                O=>XLXN_1346);
   
   U125 : u74_157_MUSER_ppm
      port map (A1=>R0D0,
                A2=>R0D1,
                A3=>R0D2,
                A4=>R0D3,
                B1=>P1ADD,
                B2=>TRD1,
                B3=>TRD2,
                B4=>TRD3,
                G=>XLXN_1364,
                S=>XLXN_1346,
                Y1=>RD0,
                Y2=>RD1,
                Y3=>RD2,
                Y4=>RD3);
   
   U148 : ADD4_MXILINX_ppm
      port map (A0=>RD0,
                A1=>RD1,
                A2=>RD2,
                A3=>RD3,
                B0=>DISP4,
                B1=>DISP5,
                B2=>DISP6,
                B3=>DISP7,
                CI=>XLXN_11259,
                CO=>PD1PRD,
                OFL=>open,
                S0=>NPDISP4,
                S1=>NPDISP5,
                S2=>NPDISP6,
                S3=>NPDISP7);
   
   U149 : ADD4_MXILINX_ppm
      port map (A0=>RD0,
                A1=>RD1,
                A2=>RD2,
                A3=>RD3,
                B0=>DISP0,
                B1=>DISP1,
                B2=>DISP2,
                B3=>DISP3,
                CI=>XLXN_11260,
                CO=>PD0PRD,
                OFL=>open,
                S0=>NPDISP0,
                S1=>NPDISP1,
                S2=>NPDISP2,
                S3=>NPDISP3);
   
   U150 : ADD4_MXILINX_ppm
      port map (A0=>RD0,
                A1=>RD1,
                A2=>RD2,
                A3=>RD3,
                B0=>DISP12,
                B1=>DISP13,
                B2=>DISP14,
                B3=>DISP15,
                CI=>XLXN_11261,
                CO=>PD3PRD,
                OFL=>open,
                S0=>NPDISP12,
                S1=>NPDISP13,
                S2=>NPDISP14,
                S3=>NPDISP15);
   
   U151 : ADD4_MXILINX_ppm
      port map (A0=>RD0,
                A1=>RD1,
                A2=>RD2,
                A3=>RD3,
                B0=>DISP8,
                B1=>DISP9,
                B2=>DISP10,
                B3=>DISP11,
                CI=>XLXN_11263,
                CO=>PD2PRD,
                OFL=>open,
                S0=>NPDISP8,
                S1=>NPDISP9,
                S2=>NPDISP10,
                S3=>NPDISP11);
   
   U152 : u74_157_MUSER_ppm
      port map (A1=>P1SEL(0),
                A2=>P1SEL(1),
                A3=>P1SEL(2),
                A4=>P1SEL(3),
                B1=>P2SEL0,
                B2=>P2SEL1,
                B3=>P2SEL2,
                B4=>P2SEL3,
                G=>XLXN_1595,
                S=>SELPLYR,
                Y1=>PSEL0,
                Y2=>PSEL1,
                Y3=>PSEL2,
                Y4=>PSEL3);
   
   U153 : OR2
      port map (I0=>PSEL3,
                I1=>PSEL1,
                O=>ENCPSEL0);
   
   U154 : OR2
      port map (I0=>PSEL2,
                I1=>PSEL3,
                O=>ENCPSEL1);
   
   U155 : M4_1E_MXILINX_ppm
      port map (D0=>PD0PRD,
                D1=>PD1PRD,
                D2=>PD2PRD,
                D3=>PD3PRD,
                E=>XLXN_1577,
                S0=>ENCPSEL0,
                S1=>ENCPSEL1,
                O=>PDPRD);
   
   U156 : X74_153_MUSER_ppm
      port map (A=>ENCPSEL0,
                B=>ENCPSEL1,
                G1=>XLXN_1615,
                G2=>XLXN_1615,
                I1C0=>NPDISP2,
                I1C1=>NPDISP6,
                I1C2=>NPDISP10,
                I1C3=>NPDISP14,
                I2C0=>NPDISP3,
                I2C1=>NPDISP7,
                I2C2=>NPDISP11,
                I2C3=>NPDISP15,
                Y1=>NPSELDISP2,
                Y2=>NPSELDISP3);
   
   U157 : X74_153_MUSER_ppm
      port map (A=>ENCPSEL0,
                B=>ENCPSEL1,
                G1=>XLXN_1623,
                G2=>XLXN_1623,
                I1C0=>NPDISP0,
                I1C1=>NPDISP4,
                I1C2=>NPDISP8,
                I1C3=>NPDISP12,
                I2C0=>NPDISP1,
                I2C1=>NPDISP5,
                I2C2=>NPDISP9,
                I2C3=>NPDISP13,
                Y1=>NPSELDISP0,
                Y2=>NPSELDISP1);
   
   U158 : u74_157_MUSER_ppm
      port map (A1=>RD0,
                A2=>RD1,
                A3=>RD2,
                A4=>RD3,
                B1=>NPSELDISP0,
                B2=>NPSELDISP1,
                B3=>NPSELDISP2,
                B4=>NPSELDISP3,
                G=>XLXN_1635,
                S=>ADD,
                Y1=>BRWD0,
                Y2=>BRWD1,
                Y3=>BRWD2,
                Y4=>BRWD3);
   
   U159 : COMP4_MXILINX_ppm
      port map (A0=>BRWD0,
                A1=>BRWD1,
                A2=>BRWD2,
                A3=>BRWD3,
                B0=>DISP4,
                B1=>DISP5,
                B2=>DISP6,
                B3=>DISP7,
                EQ=>EQ1);
   
   U160 : COMP4_MXILINX_ppm
      port map (A0=>BRWD0,
                A1=>BRWD1,
                A2=>BRWD2,
                A3=>BRWD3,
                B0=>DISP0,
                B1=>DISP1,
                B2=>DISP2,
                B3=>DISP3,
                EQ=>EQ0);
   
   U161 : COMP4_MXILINX_ppm
      port map (A0=>BRWD0,
                A1=>BRWD1,
                A2=>BRWD2,
                A3=>BRWD3,
                B0=>DISP12,
                B1=>DISP13,
                B2=>DISP14,
                B3=>DISP15,
                EQ=>EQ3);
   
   U162 : COMP4_MXILINX_ppm
      port map (A0=>BRWD0,
                A1=>BRWD1,
                A2=>BRWD2,
                A3=>BRWD3,
                B0=>DISP8,
                B1=>DISP9,
                B2=>DISP10,
                B3=>DISP11,
                EQ=>EQ2);
   
   U163 : AND2
      port map (I0=>RDP3EQ2,
                I1=>EQ1,
                O=>RDP3EQ1);
   
   U164 : AND2
      port map (I0=>RDP3EQ1,
                I1=>EQ0,
                O=>RDP3EQ0);
   
   U165 : AND2
      port map (I0=>RDP2EQ1,
                I1=>EQ0,
                O=>RDP2EQ0);
   
   U166 : AND2
      port map (I0=>RDP1EQ1,
                I1=>EQ3,
                O=>RDP1EQ0);
   
   U167 : AND2
      port map (I0=>RDP0EQ2,
                I1=>EQ2,
                O=>RDP0EQ1);
   
   U168 : AND2
      port map (I0=>RDP0EQ1,
                I1=>EQ3,
                O=>RDP0EQ0);
   
   U169 : M4_1E_MXILINX_ppm
      port map (D0=>RDP0EQ2,
                D1=>RDP1EQ2,
                D2=>RDP2EQ2,
                D3=>RDP3EQ2,
                E=>XLXN_2372,
                S0=>ENCPSEL0,
                S1=>ENCPSEL1,
                O=>UNENCNSD2);
   
   U170 : X74_153_MUSER_ppm
      port map (A=>ENCPSEL0,
                B=>ENCPSEL1,
                G1=>XLXN_1738,
                G2=>XLXN_1738,
                I1C0=>RDP0EQ0,
                I1C1=>RDP1EQ0,
                I1C2=>RDP2EQ0,
                I1C3=>RDP3EQ0,
                I2C0=>RDP0EQ1,
                I2C1=>RDP1EQ1,
                I2C2=>RDP2EQ1,
                I2C3=>RDP3EQ1,
                Y1=>UNENCNSD0,
                Y2=>UNENCNSD1);
   
   U171 : ADD4_MXILINX_ppm
      port map (A0=>UNENCNSD1,
                A1=>XLXN_1754,
                A2=>XLXN_1754,
                A3=>XLXN_1754,
                B0=>UNENCNSD2,
                B1=>XLXN_1754,
                B2=>XLXN_1754,
                B3=>XLXN_1754,
                CI=>UNENCNSD0,
                CO=>open,
                OFL=>open,
                S0=>NSD0,
                S1=>NSD1,
                S2=>open,
                S3=>open);
   
   U172 : AND3
      port map (I0=>NSD1,
                I1=>NSD0,
                I2=>BRWD3,
                O=>RWD(6));
   
   U173 : X74_153_MUSER_ppm
      port map (A=>NSD0,
                B=>NSD1,
                G1=>XLXN_1811,
                G2=>XLXN_1811,
                I1C0=>XLXN_1811,
                I1C1=>BRWD3,
                I1C2=>BRWD2,
                I1C3=>BRWD1,
                I2C0=>XLXN_1811,
                I2C1=>XLXN_1811,
                I2C2=>BRWD3,
                I2C3=>BRWD2,
                Y1=>RWD(4),
                Y2=>RWD(5));
   
   U174 : X74_153_MUSER_ppm
      port map (A=>NSD0,
                B=>NSD1,
                G1=>XLXN_1823,
                G2=>XLXN_1823,
                I1C0=>BRWD2,
                I1C1=>BRWD1,
                I1C2=>BRWD0,
                I1C3=>XLXN_1823,
                I2C0=>BRWD3,
                I2C1=>BRWD2,
                I2C2=>BRWD1,
                I2C3=>BRWD0,
                Y1=>RWD(2),
                Y2=>RWD(3));
   
   U175 : INV
      port map (I=>NSD1,
                O=>XLXN_1764);
   
   U176 : M2_1E_MXILINX_ppm
      port map (D0=>BRWD1,
                D1=>BRWD0,
                E=>XLXN_1764,
                S0=>NSD0,
                O=>RWD(1));
   
   U177 : AND3B2
      port map (I0=>NSD1,
                I1=>NSD0,
                I2=>BRWD0,
                O=>RWD(0));
   
   U178 : u74_157_MUSER_ppm
      port map (A1=>P1PT(4),
                A2=>P1PT(5),
                A3=>P1PT(6),
                A4=>P1PT(7),
                B1=>P2PT(4),
                B2=>P2PT(5),
                B3=>P2PT(6),
                B4=>P2PT(7),
                G=>XLXN_1785,
                S=>SELPLYR,
                Y1=>PT(4),
                Y2=>PT(5),
                Y3=>PT(6),
                Y4=>PT(7));
   
   U179 : u74_157_MUSER_ppm
      port map (A1=>P1PT(0),
                A2=>P1PT(1),
                A3=>P1PT(2),
                A4=>P1PT(3),
                B1=>P2PT(0),
                B2=>P2PT(1),
                B3=>P2PT(2),
                B4=>P2PT(3),
                G=>XLXN_1771,
                S=>SELPLYR,
                Y1=>PT(0),
                Y2=>PT(1),
                Y3=>PT(2),
                Y4=>PT(3));
   
   U180 : OR2
      port map (I0=>RWDCOT,
                I1=>XLXN_1802,
                O=>PTOVF);
   
   U181 : ADD8_MXILINX_ppm
      port map (A(7 downto 0)=>PT(7 downto 0),
                B(7 downto 0)=>TOTRWD(7 downto 0),
                CI=>XLXN_1801,
                CO=>XLXN_1802,
                OFL=>open,
                S(7 downto 0)=>NPT(7 downto 0));
   
   U182 : ADD8_MXILINX_ppm
      port map (A(7 downto 0)=>RWD(7 downto 0),
                B(7)=>CODERWD(7),
                B(6)=>CODERWD(6),
                B(5)=>CODERWD(5),
                B(4)=>CODERWD(4),
                B(3)=>CODERWD(3),
                B(2)=>CODERWD(2),
                B(1)=>CODERWD(1),
                B(0)=>CODERWD(0),
                CI=>XLXN_1809,
                CO=>RWDCOT,
                OFL=>open,
                S(7 downto 0)=>TOTRWD(7 downto 0));
   
   U183 : COMPM8_MXILINX_ppm
      port map (A(7 downto 0)=>RWD(7 downto 0),
                B(7 downto 0)=>LARGESTRWD(7 downto 0),
                GT=>RWDGTRDLARGEST,
                LT=>open);
   
   U184 : FD4CE_MXILINX_ppm
      port map (C=>P2CLK,
                CE=>STNLRWDRD,
                CLR=>CLEARP2FFS,
                D0=>ENCPOSN0,
                D1=>ENCPOSN1,
                D2=>TESTADD,
                D3=>XLXN_1839,
                Q0=>LRWDRDPOSSEL0,
                Q1=>LRWDRDPOSSEL1,
                Q2=>LRWDRDADD,
                Q3=>open);
   
   U185 : FD8CE_MXILINX_ppm
      port map (C=>P2CLK,
                CE=>STNLRWDRD,
                CLR=>CLEARP2FFS,
                D(7 downto 0)=>RWD(7 downto 0),
                Q(7 downto 0)=>LARGESTRWD(7 downto 0));
   
   U186 : COMPM2_MXILINX_ppm
      port map (A0=>NSD0,
                A1=>NSD1,
                B0=>LARGESTNSD0,
                B1=>LARGESTNSD1,
                GT=>NSDGTLARGEST,
                LT=>open);
   
   U187 : FDCE
      port map (C=>P2CLK,
                CE=>STNLNSD,
                CLR=>CLEARP2FFS,
                D=>NSD0,
                Q=>LARGESTNSD0);
   
   U188 : FD4CE_MXILINX_ppm
      port map (C=>P2CLK,
                CE=>STNLNSD,
                CLR=>CLEARP2FFS,
                D0=>NSD1,
                D1=>ENCPOSN0,
                D2=>ENCPOSN1,
                D3=>TESTADD,
                Q0=>LARGESTNSD1,
                Q1=>LNSDPOSSEL0,
                Q2=>LNSDPOSSEL1,
                Q3=>LNSDADD);
   
   U189 : OR2
      port map (I0=>LARGESTNSD1,
                I1=>LARGESTNSD0,
                O=>ADJ);
   
   U190 : ADD8_MXILINX_ppm
      port map (A(7 downto 0)=>LARGESTRWD(7 downto 0),
                B(7 downto 0)=>P2PT(7 downto 0),
                CI=>XLXN_1877,
                CO=>LRGRWDWINSGAME,
                OFL=>open,
                S=>open);
   
   U191 : COMPM8_MXILINX_ppm
      port map (A(7 downto 0)=>P2PT(7 downto 0),
                B(7 downto 0)=>P1PT(7 downto 0),
                GT=>P2PTGTP1PT,
                LT=>open);
   
   U192 : NOR5
      port map (I0=>LARGESTRWD(7),
                I1=>LARGESTRWD(6),
                I2=>LARGESTRWD(5),
                I3=>LARGESTRWD(4),
                I4=>LARGESTRWD(3),
                O=>LRGRWDLTEIGHT);
   
   U193 : AND2
      port map (I0=>LRGRWDLTEIGHT,
                I1=>RDNOTZERO,
                O=>PLAYONLRGSTDISP);
   
   U194 : AND2B1
      port map (I0=>INITIALPLAYS,
                I1=>STP2PT,
                O=>XLXN_2029);
   
   U195 : CB2CE_MXILINX_ppm
      port map (C=>SYSCLK,
                CE=>XLXN_2029,
                CLR=>CLEAR,
                CEO=>open,
                Q0=>open,
                Q1=>open,
                TC=>INITIALPLAYS);
   
   U196 : OR4
      port map (I0=>RD3,
                I1=>RD2,
                I2=>RD1,
                I3=>RD0,
                O=>RDNOTZERO);
   
   U197 : AND4B2
      port map (I0=>INITIALPLAYS,
                I1=>ADJ,
                I2=>RDNOTZERO,
                I3=>APOSZERO,
                O=>INITPLAYONZERODISP);
   
   U228 : COMP4_MXILINX_ppm
      port map (A0=>R1D0,
                A1=>R1D1,
                A2=>R1D2,
                A3=>R1D3,
                B0=>P2SELCD0,
                B1=>P2SELCD1,
                B2=>P2SELCD2,
                B3=>P2SELCD3,
                EQ=>ADJCODE);
   
   U229 : FDCE
      port map (C=>P2CLK,
                CE=>CODEKNOWN,
                CLR=>CLEARP2FFS,
                D=>ADJCODE,
                Q=>XLXN_2186);
   
   U230 : AND2
      port map (I0=>ADJ,
                I1=>XLXN_2186,
                O=>LADJCODE);
   
   U231 : OR4
      port map (I0=>ACTION4,
                I1=>PLAYPOS0,
                I2=>PLAYPOS1,
                I3=>ACTION0,
                O=>RDPLAYABLE);
   
   U232 : OR2
      port map (I0=>ACTION3,
                I1=>ACTION2,
                O=>PLAYPOS1);
   
   U233 : OR2
      port map (I0=>ACTION3,
                I1=>ACTION1,
                O=>PLAYPOS0);
   
   U234 : OR2
      port map (I0=>LRGRWDWINSGAME,
                I1=>XLXN_2272,
                O=>ACTION0);
   
   U235 : AND3B2
      port map (I0=>INITPLAYONZERODISP,
                I1=>P2PTGTP1PT,
                I2=>NOWCNRD,
                O=>XLXN_2272);
   
   U236 : OR2
      port map (I0=>XLXN_2275,
                I1=>XLXN_2274,
                O=>ACTION1);
   
   U237 : AND4B1
      port map (I0=>INITPLAYONZERODISP,
                I1=>NOWCNRD,
                I2=>P2PTGTP1PT,
                I3=>ADJ,
                O=>XLXN_2274);
   
   U238 : AND3B2
      port map (I0=>LRGRWDWINSGAME,
                I1=>BRWDEQCD,
                I2=>LADJCODE,
                O=>XLXN_2275);
   
   U239 : AND2
      port map (I0=>XLXN_2277,
                I1=>NOWCNRD,
                O=>ACTION3);
   
   U240 : AND3B3
      port map (I0=>LRGRWDWINSGAME,
                I1=>BRWDEQCD,
                I2=>LADJCODE,
                O=>NOWCNRD);
   
   U241 : AND4B2
      port map (I0=>INITPLAYONZERODISP,
                I1=>ADJ,
                I2=>PLAYONLRGSTDISP,
                I3=>P2PTGTP1PT,
                O=>XLXN_2277);
   
   U242 : AND2B1
      port map (I0=>LRGRWDWINSGAME,
                I1=>BRWDEQCD,
                O=>ACTION4);
   
   U243 : AND2
      port map (I0=>NOWCNRD,
                I1=>INITPLAYONZERODISP,
                O=>ACTION2);
   
   U244 : X74_153_MUSER_ppm
      port map (A=>PLAYPOS0,
                B=>PLAYPOS1,
                G1=>XLXN_10389,
                G2=>XLXN_10388,
                I1C0=>LRWDRDPOSSEL0,
                I1C1=>LNSDPOSSEL0,
                I1C2=>ZERODISP0,
                I1C3=>LRGDISPPOS0,
                I2C0=>LRWDRDPOSSEL1,
                I2C1=>LNSDPOSSEL1,
                I2C2=>ZERODISP1,
                I2C3=>LRGDISPPOS1,
                Y1=>XLXN_2304,
                Y2=>XLXN_2308);
   
   U245 : M2_1_MXILINX_ppm
      port map (D0=>XLXN_2304,
                D1=>DIGEQCDPOSSEL0,
                S0=>PLAYPOS2,
                O=>XLXN_2309);
   
   U246 : AND2B1
      port map (I0=>PLAYPOS2,
                I1=>XLXN_2308,
                O=>XLXN_2310);
   
   U247 : D2_4E_MXILINX_ppm
      port map (A0=>XLXN_2309,
                A1=>XLXN_2310,
                E=>P2CANPLAY,
                D0=>XLXN_2331,
                D1=>XLXN_2312,
                D2=>XLXN_2313,
                D3=>XLXN_2332);
   
   U248 : OR2
      port map (I0=>TESTP2SEL0,
                I1=>XLXN_2331,
                O=>P2SEL0);
   
   U249 : OR2
      port map (I0=>TESTP2SEL1,
                I1=>XLXN_2312,
                O=>P2SEL1);
   
   U250 : OR2
      port map (I0=>TESTP2SEL2,
                I1=>XLXN_2313,
                O=>P2SEL2);
   
   U251 : OR2
      port map (I0=>TESTP2SEL3,
                I1=>XLXN_2332,
                O=>P2SEL3);
   
   U252 : INV
      port map (I=>PLAYPOS1,
                O=>XLXN_2350);
   
   U253 : M2_1E_MXILINX_ppm
      port map (D0=>LRWDRDADD,
                D1=>LNSDADD,
                E=>XLXN_2350,
                S0=>PLAYPOS0,
                O=>XLXN_2346);
   
   U254 : M2_1E_MXILINX_ppm
      port map (D0=>XLXN_2346,
                D1=>DIGEQCDADD,
                E=>P2CANPLAY,
                S0=>PLAYPOS2,
                O=>XLXN_2340);
   
   U255 : OR2
      port map (I0=>XLXN_2340,
                I1=>TESTADD,
                O=>P2ADD);
   
   U256 : AND2
      port map (I0=>RDPLAYABLE,
                I1=>P2CANPLAY,
                O=>P2PLAYED);
   
   U257 : AND2B1
      port map (I0=>RDPLAYABLE,
                I1=>P2CANPLAY,
                O=>P2SKIP);
   
   U258 : AND3
      port map (I0=>P2CANTEST,
                I1=>DIGEQCD,
                I2=>CODEKNOWN,
                O=>STDIGEQCD);
   
   U259 : AND2
      port map (I0=>P2CANTEST,
                I1=>XLXN_1891,
                O=>STNLNSD);
   
   U260 : OR2
      port map (I0=>P2S0,
                I1=>NSDGTLARGEST,
                O=>XLXN_1891);
   
   U261 : AND2
      port map (I0=>P2CANTEST,
                I1=>XLXN_1907,
                O=>STNLRWDRD);
   
   U262 : OR2
      port map (I0=>P2S0,
                I1=>RWDGTRDLARGEST,
                O=>XLXN_1907);
   
   U263 : OR2
      port map (I0=>P2S1,
                I1=>P2S5,
                O=>TESTP2SEL1);
   
   U264 : OR2
      port map (I0=>P2S0,
                I1=>P2S4,
                O=>TESTP2SEL0);
   
   U265 : OR2
      port map (I0=>P2S3,
                I1=>P2S7,
                O=>TESTP2SEL3);
   
   U266 : OR2
      port map (I0=>P2S2,
                I1=>P2S6,
                O=>TESTP2SEL2);
   
   U267 : AND2B1
      port map (I0=>P2CANPLAY,
                I1=>P2STURN,
                O=>P2CANTEST);
   
   U268 : AND3B2
      port map (I0=>P2SKIP,
                I1=>P2PLAYED,
                I2=>P2STURN,
                O=>XLXN_2072);
   
   U269 : CB4CE_MXILINX_ppm
      port map (C=>P2CLK,
                CE=>XLXN_2072,
                CLR=>CLEARP2FFS,
                CEO=>open,
                Q0=>P2STR0,
                Q1=>P2STR1,
                Q2=>P2STR2,
                Q3=>P2STR3,
                TC=>open);
   
   U270 : INV
      port map (I=>P2STR3,
                O=>XLXN_2061);
   
   U271 : D3_8E_MXILINX_ppm
      port map (A0=>P2STR0,
                A1=>P2STR1,
                A2=>P2STR2,
                E=>XLXN_2061,
                D0=>P2S0,
                D1=>P2S1,
                D2=>P2S2,
                D3=>P2S3,
                D4=>P2S4,
                D5=>P2S5,
                D6=>P2S6,
                D7=>P2S7);
   
   XLXI_24 : VCC
      port map (P=>XLXN_1361);
   
   XLXI_25 : GND
      port map (G=>XLXN_1363);
   
   XLXI_27 : GND
      port map (G=>XLXN_88);
   
   XLXI_28 : GND
      port map (G=>XLXN_102);
   
   XLXI_31 : GND
      port map (G=>XLXN_10400);
   
   XLXI_33 : GND
      port map (G=>XLXN_10403);
   
   XLXI_34 : GND
      port map (G=>XLXN_11263);
   
   XLXI_35 : GND
      port map (G=>XLXN_11259);
   
   XLXI_37 : GND
      port map (G=>XLXN_10405);
   
   XLXI_39 : GND
      port map (G=>XLXN_1635);
   
   XLXI_42 : GND
      port map (G=>XLXN_1623);
   
   XLXI_43 : GND
      port map (G=>XLXN_1615);
   
   XLXI_45 : GND
      port map (G=>XLXN_10388);
   
   XLXI_47 : VCC
      port map (P=>XLXN_1577);
   
   XLXI_49 : GND
      port map (G=>XLXN_1595);
   
   XLXI_54 : VCC
      port map (P=>XLXN_2372);
   
   XLXI_55 : VCC
      port map (P=>XLXN_211);
   
   XLXI_56 : GND
      port map (G=>XLXN_213);
   
   XLXI_63 : VCC
      port map (P=>XLXN_217);
   
   XLXI_64 : VCC
      port map (P=>XLXN_224);
   
   XLXI_65 : VCC
      port map (P=>XLXN_233);
   
   XLXI_66 : VCC
      port map (P=>XLXN_166);
   
   XLXI_69 : GND
      port map (G=>RWD(7));
   
   XLXI_120 : GND
      port map (G=>XLXN_1771);
   
   XLXI_122 : GND
      port map (G=>XLXN_1785);
   
   XLXI_127 : GND
      port map (G=>XLXN_1801);
   
   XLXI_128 : GND
      port map (G=>XLXN_1809);
   
   XLXI_139 : GND
      port map (G=>XLXN_1738);
   
   XLXI_140 : GND
      port map (G=>XLXN_1811);
   
   XLXI_141 : GND
      port map (G=>XLXN_1823);
   
   XLXI_191 : VCC
      port map (P=>XLXN_482);
   
   XLXI_193 : GND
      port map (G=>XLXN_478);
   
   XLXI_245 : GND
      port map (G=>XLXN_10394);
   
   XLXI_272 : VCC
      port map (P=>XLXN_240);
   
   XLXI_424 : VCC
      port map (P=>XLXN_11110);
   
   XLXI_425 : GND
      port map (G=>XLXN_1196);
   
   XLXI_454 : GND
      port map (G=>XLXN_1364);
   
   XLXI_459 : GND
      port map (G=>XLXN_11261);
   
   XLXI_462 : GND
      port map (G=>XLXN_11260);
   
   XLXI_541 : GND
      port map (G=>XLXN_1754);
   
   XLXI_563 : GND
      port map (G=>XLXN_1839);
   
   XLXI_571 : GND
      port map (G=>XLXN_1877);
   
   XLXI_687 : GND
      port map (G=>XLXN_4);
   
   XLXI_1049 : GND
      port map (G=>XLXN_10389);
   
   XLXI_1050 : GND
      port map (G=>XLXN_10395);
   
   XLXI_1051 : GND
      port map (G=>XLXN_10402);
   
   XLXI_1052 : GND
      port map (G=>XLXN_10404);
   
   XLXI_1053 : GND
      port map (G=>XLXN_10406);
   
   XLXI_1217 : GND
      port map (G=>XLXN_10993);
   
   XLXI_1231 : GND
      port map (G=>XLXN_10716);
   
   XLXI_1233 : VCC
      port map (P=>XLXN_1);
   
   XLXI_1240 : VCC
      port map (P=>XLXN_8);
   
   XLXI_1241 : GND
      port map (G=>XLXN_7);
   
end BEHAVIORAL;


