
*** Running vivado
    with args -log microzed_axi_dma_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source microzed_axi_dma_wrapper.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source microzed_axi_dma_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1240.184 ; gain = 75.695 ; free physical = 767 ; free virtual = 6555
Command: link_design -top microzed_axi_dma_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_axi_dma_0_0/microzed_axi_dma_axi_dma_0_0.dcp' for cell 'microzed_axi_dma_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_proc_sys_reset_0_1/microzed_axi_dma_proc_sys_reset_0_1.dcp' for cell 'microzed_axi_dma_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_processing_system7_0_1/microzed_axi_dma_processing_system7_0_1.dcp' for cell 'microzed_axi_dma_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_system_ila_0_0/microzed_axi_dma_system_ila_0_0.dcp' for cell 'microzed_axi_dma_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_xlconcat_0_0/microzed_axi_dma_xlconcat_0_0.dcp' for cell 'microzed_axi_dma_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_xbar_0/microzed_axi_dma_xbar_0.dcp' for cell 'microzed_axi_dma_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_pc_1/microzed_axi_dma_auto_pc_1.dcp' for cell 'microzed_axi_dma_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_us_0/microzed_axi_dma_auto_us_0.dcp' for cell 'microzed_axi_dma_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_us_1/microzed_axi_dma_auto_us_1.dcp' for cell 'microzed_axi_dma_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_pc_0/microzed_axi_dma_auto_pc_0.dcp' for cell 'microzed_axi_dma_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: microzed_axi_dma_i/system_ila_0/U0/ila_lib UUID: 73b6b9f5-48f8-5054-b264-afa53a6ec78c 
INFO: [Timing 38-35] Done setting XDC timing constraints.
Parsing XDC File [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_axi_dma_0_0/microzed_axi_dma_axi_dma_0_0.xdc] for cell 'microzed_axi_dma_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_axi_dma_0_0/microzed_axi_dma_axi_dma_0_0.xdc] for cell 'microzed_axi_dma_i/axi_dma_0/U0'
Parsing XDC File [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'microzed_axi_dma_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'microzed_axi_dma_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'microzed_axi_dma_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'microzed_axi_dma_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_processing_system7_0_1/microzed_axi_dma_processing_system7_0_1.xdc] for cell 'microzed_axi_dma_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_processing_system7_0_1/microzed_axi_dma_processing_system7_0_1.xdc] for cell 'microzed_axi_dma_i/processing_system7_0/inst'
Parsing XDC File [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_proc_sys_reset_0_1/microzed_axi_dma_proc_sys_reset_0_1_board.xdc] for cell 'microzed_axi_dma_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_proc_sys_reset_0_1/microzed_axi_dma_proc_sys_reset_0_1_board.xdc] for cell 'microzed_axi_dma_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_proc_sys_reset_0_1/microzed_axi_dma_proc_sys_reset_0_1.xdc] for cell 'microzed_axi_dma_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_proc_sys_reset_0_1/microzed_axi_dma_proc_sys_reset_0_1.xdc] for cell 'microzed_axi_dma_i/proc_sys_reset_0/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_axi_dma_0_0/microzed_axi_dma_axi_dma_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_pc_1/microzed_axi_dma_auto_pc_1.dcp'
Parsing XDC File [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_axi_dma_0_0/microzed_axi_dma_axi_dma_0_0_clocks.xdc] for cell 'microzed_axi_dma_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_axi_dma_0_0/microzed_axi_dma_axi_dma_0_0_clocks.xdc] for cell 'microzed_axi_dma_i/axi_dma_0/U0'
Parsing XDC File [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_us_1/microzed_axi_dma_auto_us_1_clocks.xdc] for cell 'microzed_axi_dma_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_us_1/microzed_axi_dma_auto_us_1_clocks.xdc] for cell 'microzed_axi_dma_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_us_0/microzed_axi_dma_auto_us_0_clocks.xdc] for cell 'microzed_axi_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/ip/microzed_axi_dma_auto_us_0/microzed_axi_dma_auto_us_0_clocks.xdc] for cell 'microzed_axi_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'microzed_axi_dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'microzed_axi_dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'microzed_axi_dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'microzed_axi_dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'microzed_axi_dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'microzed_axi_dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 593 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 588 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

24 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:34 . Memory (MB): peak = 2171.711 ; gain = 931.527 ; free physical = 730 ; free virtual = 6307
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2203.715 ; gain = 32.004 ; free physical = 549 ; free virtual = 6193
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "44b2b7ac30b5aabf".
INFO: [Netlist 29-17] Analyzing 619 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2217.785 ; gain = 0.000 ; free physical = 951 ; free virtual = 6177
Phase 1 Generate And Synthesize Debug Cores | Checksum: 18ef04c54

Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 2218.785 ; gain = 15.070 ; free physical = 951 ; free virtual = 6177

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 17785fc10

Time (s): cpu = 00:00:55 ; elapsed = 00:01:26 . Memory (MB): peak = 2218.785 ; gain = 15.070 ; free physical = 968 ; free virtual = 6196
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 90 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 20 load pin(s).
Phase 3 Constant propagation | Checksum: 1730a40cb

Time (s): cpu = 00:00:56 ; elapsed = 00:01:27 . Memory (MB): peak = 2218.785 ; gain = 15.070 ; free physical = 968 ; free virtual = 6196
INFO: [Opt 31-389] Phase Constant propagation created 246 cells and removed 692 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1ee17455e

Time (s): cpu = 00:00:58 ; elapsed = 00:01:29 . Memory (MB): peak = 2218.785 ; gain = 15.070 ; free physical = 967 ; free virtual = 6195
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 620 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1ee17455e

Time (s): cpu = 00:00:59 ; elapsed = 00:01:30 . Memory (MB): peak = 2218.785 ; gain = 15.070 ; free physical = 966 ; free virtual = 6194
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1ee17455e

Time (s): cpu = 00:01:00 ; elapsed = 00:01:30 . Memory (MB): peak = 2218.785 ; gain = 15.070 ; free physical = 966 ; free virtual = 6194
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2218.785 ; gain = 0.000 ; free physical = 966 ; free virtual = 6194
Ending Logic Optimization Task | Checksum: 176ea5cec

Time (s): cpu = 00:01:00 ; elapsed = 00:01:31 . Memory (MB): peak = 2218.785 ; gain = 15.070 ; free physical = 966 ; free virtual = 6194

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.122 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 42 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 44 newly gated: 0 Total Ports: 84
Ending PowerOpt Patch Enables Task | Checksum: 21c0a1eee

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 901 ; free virtual = 6142
Ending Power Optimization Task | Checksum: 21c0a1eee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2542.875 ; gain = 324.090 ; free physical = 922 ; free virtual = 6163
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:47 . Memory (MB): peak = 2542.875 ; gain = 371.164 ; free physical = 922 ; free virtual = 6163
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 920 ; free virtual = 6164
INFO: [Common 17-1381] The checkpoint '/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.runs/impl_1/microzed_axi_dma_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 913 ; free virtual = 6161
INFO: [runtcl-4] Executing : report_drc -file microzed_axi_dma_wrapper_drc_opted.rpt -pb microzed_axi_dma_wrapper_drc_opted.pb -rpx microzed_axi_dma_wrapper_drc_opted.rpx
Command: report_drc -file microzed_axi_dma_wrapper_drc_opted.rpt -pb microzed_axi_dma_wrapper_drc_opted.pb -rpx microzed_axi_dma_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.runs/impl_1/microzed_axi_dma_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 905 ; free virtual = 6165
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 147f33bba

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 905 ; free virtual = 6165
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 909 ; free virtual = 6170

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f2d003ed

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 886 ; free virtual = 6148

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 144039d36

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 880 ; free virtual = 6147

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 144039d36

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 880 ; free virtual = 6147
Phase 1 Placer Initialization | Checksum: 144039d36

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 880 ; free virtual = 6147

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 10dc95c29

Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 923 ; free virtual = 6193

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10dc95c29

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 923 ; free virtual = 6193

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12e176d93

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 917 ; free virtual = 6189

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 111fd0231

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 918 ; free virtual = 6189

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b3ed461b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 918 ; free virtual = 6189

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 20d742869

Time (s): cpu = 00:00:59 ; elapsed = 00:00:37 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 1024 ; free virtual = 6288

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2320683c9

Time (s): cpu = 00:00:59 ; elapsed = 00:00:37 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 1024 ; free virtual = 6288

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12b2ab245

Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 1024 ; free virtual = 6288
Phase 3 Detail Placement | Checksum: 12b2ab245

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 1024 ; free virtual = 6288

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b97b7c14

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b97b7c14

Time (s): cpu = 00:01:09 ; elapsed = 00:00:42 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 1033 ; free virtual = 6294
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.820. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e884f655

Time (s): cpu = 00:01:09 ; elapsed = 00:00:42 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 1033 ; free virtual = 6294
Phase 4.1 Post Commit Optimization | Checksum: 1e884f655

Time (s): cpu = 00:01:09 ; elapsed = 00:00:42 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 1033 ; free virtual = 6294

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e884f655

Time (s): cpu = 00:01:10 ; elapsed = 00:00:43 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 1033 ; free virtual = 6295

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e884f655

Time (s): cpu = 00:01:10 ; elapsed = 00:00:43 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 1034 ; free virtual = 6295

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1fe705876

Time (s): cpu = 00:01:10 ; elapsed = 00:00:43 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 1033 ; free virtual = 6295
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fe705876

Time (s): cpu = 00:01:10 ; elapsed = 00:00:43 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 1033 ; free virtual = 6295
Ending Placer Task | Checksum: 13ca2f804

Time (s): cpu = 00:01:10 ; elapsed = 00:00:43 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 1055 ; free virtual = 6316
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:47 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 1055 ; free virtual = 6316
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 1023 ; free virtual = 6312
INFO: [Common 17-1381] The checkpoint '/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.runs/impl_1/microzed_axi_dma_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 1048 ; free virtual = 6317
INFO: [runtcl-4] Executing : report_io -file microzed_axi_dma_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 1037 ; free virtual = 6306
INFO: [runtcl-4] Executing : report_utilization -file microzed_axi_dma_wrapper_utilization_placed.rpt -pb microzed_axi_dma_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 1046 ; free virtual = 6315
INFO: [runtcl-4] Executing : report_control_sets -verbose -file microzed_axi_dma_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 1045 ; free virtual = 6315
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 5556a13e ConstDB: 0 ShapeSum: e74c56c6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14842584f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 904 ; free virtual = 6181
Post Restoration Checksum: NetGraph: 9b9f0dfa NumContArr: aca34a55 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14842584f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 901 ; free virtual = 6179

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14842584f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 885 ; free virtual = 6163

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14842584f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 885 ; free virtual = 6163
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: eeed3642

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 865 ; free virtual = 6142
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.127  | TNS=0.000  | WHS=-0.302 | THS=-383.314|

Phase 2 Router Initialization | Checksum: 13501d119

Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 857 ; free virtual = 6135

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1789eff28

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 860 ; free virtual = 6137

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1505
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.070  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 508035ee

Time (s): cpu = 00:01:26 ; elapsed = 00:00:47 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 857 ; free virtual = 6135

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.159  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e52affd2

Time (s): cpu = 00:01:27 ; elapsed = 00:00:49 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 856 ; free virtual = 6134
Phase 4 Rip-up And Reroute | Checksum: 1e52affd2

Time (s): cpu = 00:01:27 ; elapsed = 00:00:49 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 856 ; free virtual = 6134

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1badba540

Time (s): cpu = 00:01:29 ; elapsed = 00:00:49 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 853 ; free virtual = 6134
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.241  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1badba540

Time (s): cpu = 00:01:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 853 ; free virtual = 6134

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1badba540

Time (s): cpu = 00:01:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 853 ; free virtual = 6134
Phase 5 Delay and Skew Optimization | Checksum: 1badba540

Time (s): cpu = 00:01:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 853 ; free virtual = 6134

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f02818ed

Time (s): cpu = 00:01:31 ; elapsed = 00:00:51 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 853 ; free virtual = 6134
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.241  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1618eab77

Time (s): cpu = 00:01:31 ; elapsed = 00:00:51 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 853 ; free virtual = 6134
Phase 6 Post Hold Fix | Checksum: 1618eab77

Time (s): cpu = 00:01:31 ; elapsed = 00:00:51 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 853 ; free virtual = 6134

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.41431 %
  Global Horizontal Routing Utilization  = 4.3537 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c6917e4b

Time (s): cpu = 00:01:32 ; elapsed = 00:00:51 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 853 ; free virtual = 6133

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c6917e4b

Time (s): cpu = 00:01:32 ; elapsed = 00:00:51 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 853 ; free virtual = 6133

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1db264ca1

Time (s): cpu = 00:01:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 853 ; free virtual = 6133

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.241  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1db264ca1

Time (s): cpu = 00:01:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 853 ; free virtual = 6133
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 878 ; free virtual = 6158

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:42 ; elapsed = 00:00:57 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 878 ; free virtual = 6158
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 844 ; free virtual = 6155
INFO: [Common 17-1381] The checkpoint '/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.runs/impl_1/microzed_axi_dma_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2542.875 ; gain = 0.000 ; free physical = 861 ; free virtual = 6156
INFO: [runtcl-4] Executing : report_drc -file microzed_axi_dma_wrapper_drc_routed.rpt -pb microzed_axi_dma_wrapper_drc_routed.pb -rpx microzed_axi_dma_wrapper_drc_routed.rpx
Command: report_drc -file microzed_axi_dma_wrapper_drc_routed.rpt -pb microzed_axi_dma_wrapper_drc_routed.pb -rpx microzed_axi_dma_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.runs/impl_1/microzed_axi_dma_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2551.883 ; gain = 9.008 ; free physical = 844 ; free virtual = 6135
INFO: [runtcl-4] Executing : report_methodology -file microzed_axi_dma_wrapper_methodology_drc_routed.rpt -pb microzed_axi_dma_wrapper_methodology_drc_routed.pb -rpx microzed_axi_dma_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file microzed_axi_dma_wrapper_methodology_drc_routed.rpt -pb microzed_axi_dma_wrapper_methodology_drc_routed.pb -rpx microzed_axi_dma_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.runs/impl_1/microzed_axi_dma_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2551.883 ; gain = 0.000 ; free physical = 777 ; free virtual = 6066
INFO: [runtcl-4] Executing : report_power -file microzed_axi_dma_wrapper_power_routed.rpt -pb microzed_axi_dma_wrapper_power_summary_routed.pb -rpx microzed_axi_dma_wrapper_power_routed.rpx
Command: report_power -file microzed_axi_dma_wrapper_power_routed.rpt -pb microzed_axi_dma_wrapper_power_summary_routed.pb -rpx microzed_axi_dma_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
105 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2563.914 ; gain = 12.031 ; free physical = 738 ; free virtual = 6042
INFO: [runtcl-4] Executing : report_route_status -file microzed_axi_dma_wrapper_route_status.rpt -pb microzed_axi_dma_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file microzed_axi_dma_wrapper_timing_summary_routed.rpt -rpx microzed_axi_dma_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file microzed_axi_dma_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file microzed_axi_dma_wrapper_clock_utilization_routed.rpt
WARNING: [Memdata 28-167] Found XPM memory block microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <microzed_axi_dma_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <microzed_axi_dma_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force microzed_axi_dma_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RTSTAT-10] No routable loads: 46 net(s) have no routable loads. The problem bus(es) and/or net(s) are microzed_axi_dma_i/processing_system7_0/inst/S_AXI_HP0_BID[1], microzed_axi_dma_i/processing_system7_0/inst/S_AXI_HP0_BID[2], microzed_axi_dma_i/processing_system7_0/inst/S_AXI_HP0_BID[3], microzed_axi_dma_i/processing_system7_0/inst/S_AXI_HP0_BID[4], microzed_axi_dma_i/processing_system7_0/inst/S_AXI_HP0_BID[5], microzed_axi_dma_i/processing_system7_0/inst/S_AXI_HP0_RID[1], microzed_axi_dma_i/processing_system7_0/inst/S_AXI_HP0_RID[2], microzed_axi_dma_i/processing_system7_0/inst/S_AXI_HP0_RID[3], microzed_axi_dma_i/processing_system7_0/inst/S_AXI_HP0_RID[4], microzed_axi_dma_i/processing_system7_0/inst/S_AXI_HP0_RID[5], microzed_axi_dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, microzed_axi_dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, microzed_axi_dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0]... and (the first 15 of 44 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (microzed_axi_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./microzed_axi_dma_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/simon/FPGADEVELOPER/ALT/AXI-DMA-Lauri-Design/microzed_axi_dma/microzed_axi_dma.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Feb 11 12:35:52 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2914.145 ; gain = 350.230 ; free physical = 919 ; free virtual = 6224
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 12:35:52 2020...
