
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.622686                       # Number of seconds simulated
sim_ticks                                1622685742500                       # Number of ticks simulated
final_tick                               1622685742500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 835199                       # Simulator instruction rate (inst/s)
host_op_rate                                  1375308                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2710530945                       # Simulator tick rate (ticks/s)
host_mem_usage                                 837592                       # Number of bytes of host memory used
host_seconds                                   598.66                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     823341761                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          106944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       536278336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          536385280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       106944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        106944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534625088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534625088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8379349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8381020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8353517                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8353517                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              65906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          330488105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             330554011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         65906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            65906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       329469271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            329469271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       329469271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             65906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         330488105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            660023281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8381020                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8353517                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8381020                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8353517                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              536382848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534624000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               536385280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534625088                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     38                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        17561                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            524116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            524119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            523910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            523713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            523894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           523846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           524043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           524090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           524029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           523894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           523806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            522057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            522045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            522213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            522069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           522062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           522228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           522317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           522346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           522206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           522112                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1622636702500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8381020                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8353517                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8380981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 518776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 524567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1413941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    757.462191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   560.691776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   374.307138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       195759     13.84%     13.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        55643      3.94%     17.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        62046      4.39%     22.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        56144      3.97%     26.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        46022      3.25%     29.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        68596      4.85%     34.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        43777      3.10%     37.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        55145      3.90%     41.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       830809     58.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1413941                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.081366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.037909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.174155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        521148    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-7935            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521161                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.028636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.026787                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.254828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           514423     98.71%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      0.01%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5243      1.01%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1460      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521161                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  88402451500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            245545864000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                41904910000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10547.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29297.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       330.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       329.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    330.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    329.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7616384                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7704157                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.23                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      96963.35                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5348004480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2918058000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             32683926600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27063525600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         105985938240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         395746414920                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         626465556750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1196211424590                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            737.179901                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1035355955000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   54184780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  533144910000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               5341389480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2914448625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             32687733000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27067154400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         105985938240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         395260724475                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         626891601000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1196148989220                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            737.141424                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1036045730000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   54184780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  532455135000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                69678043                       # Number of BP lookups
system.cpu.branchPred.condPredicted          69678043                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           9756179                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             55616409                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                52788738                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.915761                       # BTB Hit Percentage
system.cpu.branchPred.BTBMissPct             5.084239                       # BTB Miss Percentage
system.cpu.branchPred.usedRAS                 2802697                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             282013                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.numCycles                       3245371485                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     823341761                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821399370                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66548652                       # Number of float alu accesses
system.cpu.num_func_calls                     5653579                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57206859                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821399370                       # number of integer instructions
system.cpu.num_fp_insts                      66548652                       # number of float instructions
system.cpu.num_int_register_reads          1637142709                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639918461                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66696332                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208124                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319708946                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287988879                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271635814                       # number of memory refs
system.cpu.num_load_insts                   157239040                       # Number of load instructions
system.cpu.num_store_insts                  114396774                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.BranchMispredPercent             14.001798                       # Number of branch mispredictions percentage
system.cpu.num_busy_cycles                 3245371485                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678043                       # Number of branches fetched
system.cpu.predictedBranches                 55591435                       # Number of branches predicted as taken
system.cpu.BranchMispred                      9756179                       # Number of branch mispredictions
system.cpu.op_class::No_OpClass                193399      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550050724     66.81%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125115      0.02%     66.85% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153504      0.14%     66.99% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183205      0.02%     67.01% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.01% # Class of executed instruction
system.cpu.op_class::MemRead                157239040     19.10%     86.11% # Class of executed instruction
system.cpu.op_class::MemWrite               114396774     13.89%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823341761                       # Class of executed instruction
system.cpu.dcache.tags.replacements           8420423                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2045.527140                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           263213946                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8422471                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.251392                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        7641311500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2045.527140                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          786                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1144                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         551695305                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        551695305                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    157127248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157127248                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    106086698                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106086698                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     263213946                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        263213946                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    263213946                       # number of overall hits
system.cpu.dcache.overall_hits::total       263213946                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       112384                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        112384                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8310087                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8310087                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8422471                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8422471                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8422471                       # number of overall misses
system.cpu.dcache.overall_misses::total       8422471                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7935206500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7935206500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 676044550000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 676044550000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 683979756500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 683979756500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 683979756500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 683979756500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157239632                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157239632                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114396785                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114396785                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271636417                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271636417                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271636417                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271636417                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000715                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000715                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.072643                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.072643                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031006                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031006                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031006                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031006                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70607.973555                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70607.973555                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81352.283075                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81352.283075                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 81208.917965                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81208.917965                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 81208.917965                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81208.917965                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      8386418                       # number of writebacks
system.cpu.dcache.writebacks::total           8386418                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       112384                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       112384                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8310087                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8310087                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8422471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8422471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8422471                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8422471                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   7822822500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7822822500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 667734463000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 667734463000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 675557285500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 675557285500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 675557285500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 675557285500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000715                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000715                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.072643                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072643                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031006                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031006                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031006                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031006                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 69607.973555                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69607.973555                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80352.283075                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80352.283075                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 80208.917965                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80208.917965                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 80208.917965                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80208.917965                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              1349                       # number of replacements
system.cpu.icache.tags.tagsinuse           981.987552                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           675338396                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2777                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          243189.915736                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   981.987552                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.479486                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.479486                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1428                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1428                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1350685123                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1350685123                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    675338396                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       675338396                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     675338396                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        675338396                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    675338396                       # number of overall hits
system.cpu.icache.overall_hits::total       675338396                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2777                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2777                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2777                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2777                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2777                       # number of overall misses
system.cpu.icache.overall_misses::total          2777                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    154054500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    154054500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    154054500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    154054500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    154054500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    154054500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675341173                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675341173                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675341173                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675341173                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675341173                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675341173                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55475.153043                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55475.153043                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55475.153043                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55475.153043                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55475.153043                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55475.153043                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks         1349                       # number of writebacks
system.cpu.icache.writebacks::total              1349                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2777                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2777                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2777                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2777                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2777                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2777                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    151277500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    151277500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    151277500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    151277500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    151277500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    151277500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54475.153043                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54475.153043                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54475.153043                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54475.153043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54475.153043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54475.153043                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   8375203                       # number of replacements
system.l2.tags.tagsinuse                  8057.533724                       # Cycle average of tags in use
system.l2.tags.total_refs                      151950                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8383249                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.018125                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                8398201000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4741.381554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         39.494912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3276.657258                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.578782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.004821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.399983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983586                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8046                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          969                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6974                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.982178                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  84081412                       # Number of tag accesses
system.l2.tags.data_accesses                 84081412                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      8386418                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8386418                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         1349                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1349                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              14536                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14536                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1106                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1106                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          28586                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28586                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1106                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 43122                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44228                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1106                       # number of overall hits
system.l2.overall_hits::cpu.data                43122                       # number of overall hits
system.l2.overall_hits::total                   44228                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8295551                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8295551                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1671                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        83798                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           83798                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1671                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8379349                       # number of demand (read+write) misses
system.l2.demand_misses::total                8381020                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1671                       # number of overall misses
system.l2.overall_misses::cpu.data            8379349                       # number of overall misses
system.l2.overall_misses::total               8381020                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 655116702000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  655116702000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    135479000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    135479000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   7354090000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7354090000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     135479000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  662470792000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     662606271000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    135479000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 662470792000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    662606271000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8386418                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8386418                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         1349                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1349                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8310087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8310087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         2777                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2777                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       112384                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        112384                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2777                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8422471                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8425248                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2777                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8422471                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8425248                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.998251                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998251                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.601728                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.601728                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.745640                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.745640                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.601728                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.994880                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994751                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.601728                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.994880                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994751                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78972.054056                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78972.054056                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 81076.600838                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81076.600838                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 87759.731736                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87759.731736                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 81076.600838                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 79059.935563                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79060.337644                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 81076.600838                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 79059.935563                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79060.337644                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              8353517                       # number of writebacks
system.l2.writebacks::total                   8353517                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         1505                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1505                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8295551                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8295551                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1671                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        83798                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        83798                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8379349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8381020                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8379349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8381020                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 572161192000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 572161192000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    118769000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    118769000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   6516110000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6516110000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    118769000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 578677302000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 578796071000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    118769000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 578677302000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 578796071000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.998251                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998251                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.601728                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.601728                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.745640                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.745640                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.601728                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.994880                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994751                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.601728                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.994880                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994751                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68972.054056                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68972.054056                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 71076.600838                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71076.600838                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77759.731736                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77759.731736                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 71076.600838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 69059.935563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69060.337644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 71076.600838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 69059.935563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69060.337644                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              85469                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8353517                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17561                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8295551                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8295551                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         85469                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25133118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25133118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25133118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1071010368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1071010368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1071010368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          16752098                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16752098    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16752098                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50166197500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44105085250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     16847020                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      8421772                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5630                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5630                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            115161                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16739935                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1349                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           55690                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8310087                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8310087                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2777                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       112384                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6903                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25265364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              25272267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       264064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1075768896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1076032960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8375203                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         16800451                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000335                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018305                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16794820     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5631      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16800451                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16811277000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4165500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12633706500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
