module i_host_interface(
	input [31:0] col_bus,
input cnt_en,
input wr_err,
input first_block_set,
	input int_ccf,
	input col_rd_en,
	input [1:0] key_sel,
	input col_wr_en,
input [31:0] bus_out_mux,
	input [1:0] data_type,
input dma_in_en,
input enable,
	input [3:0] key_en,
input errc,
	input PWRITE,
	input [31:0] key_bus,
	input [31:0] PRDATA,
input [2:0] state, next_state,
	input [31:0] iv_bus,
	input [12:0] PWDATA,
input wr_err_en,
input ccf_ie,
	input [1:0] mode,
	input PCLK,
input enable_clear,
input aes_cr_wr_en,
input write_completed,
input [10:0] aes_cr,
input key_deriv,
	input start_core,
input [1:0] chmod_in,
	input dma_req_rd,
	input ccf_set,
input [1:0] mode_in,
input rd_err,
input ccf,
input dma_req,
	input PSEL,
	input [3:0] PADDR,
input read_en,
	input disable_core,
	input [3:0] iv_en,
input [31:0] bus_out,
input err_ie,
input access_permission,
	input [1:0] col_addr,
	input [3:0] iv_sel,
	input PENABLE,
input ccfc,
input read_completed,
	input dma_req_wr,
	input int_err,
	input [1:0] chmod,
input first_block_clear,
input dma_out_en,
input rd_err_en,
input [1:0] cnt,
	input PRESETn,
	input DEFAULT_CLOCK,
	input DEFAULT_RESET,
input write_en,
	input first_block
);

assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 3) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 4294487295) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (access_permission) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 3) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (first_block) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!int_err ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!col_wr_en ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 4293288191) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 3) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_CLOCK ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 4293288191) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 4294938879) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 8191) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 4294938879) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 4294698239) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_rd ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 3) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr >= 0) && (col_addr <= 3) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 0) && (next_state <= 2) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!wr_err ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 8) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 4294487295) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 8) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!col_rd_en ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 4294487295) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4293288191) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4293288191) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 3) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 3) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_wr ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 297216) && (key_bus <= 4294938879) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 4294487295) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_clear ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err_en ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 3) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 15) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!wr_err_en ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!rd_err_en ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 8191) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_rd ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr >= 0) && (col_addr <= 3) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 3) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 2007) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 8) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 4293288191) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 2007) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!start_core ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 4293288191) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (read_completed) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 4294938879) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 8191) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 15) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_wr ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!enable_clear ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_completed) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 4294698239) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (first_block) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (read_completed) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr >= 0) && (col_addr <= 3) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_CLOCK ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (read_completed) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (access_permission) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA >= 0) && (PRDATA <= 4294487295) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_rd ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA >= 0) && (PRDATA <= 4294487295) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 8) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 3) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!col_rd_en ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 8) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!col_rd_en ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_rd ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 4293288191) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (first_block_set) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((state == 0) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!start_core ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (read_completed) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 3) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_clear ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 8191) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 4294698239) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out >= 0) && (bus_out <= 4294487295) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out >= 0) && (bus_out <= 4294487295) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 3) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 297216) && (key_bus <= 4294938879) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 4294698239) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!col_wr_en ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 3) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 8) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 3) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_wr ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 3) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 4294698239) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!rd_err_en ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!start_core ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err_en ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!col_wr_en ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err_en ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (access_permission) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (access_permission) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!start_core ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 8) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 8) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA >= 0) && (PRDATA <= 4294487295) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_wr ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 8) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4293288191) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!enable_clear ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 3) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 3) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_CLOCK ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 4294698239) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 3) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr >= 0) && (col_addr <= 3) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 4294698239) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 15) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err_en ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_rd ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 8191) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err_en ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 3) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA >= 0) && (PRDATA <= 4294487295) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (first_block) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!col_wr_en ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr >= 0) && (col_addr <= 3) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 4294698239) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 3) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_rd ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 297216) && (key_bus <= 4294938879) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 8191) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 3) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 3) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 3) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 297216) && (key_bus <= 4294938879) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 4294698239) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err_en ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 15) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 8) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 15) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (access_permission) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 8) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt >= 0) && (cnt <= 3) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 15) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (read_completed) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!enable_clear ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((cnt >= 0) && (cnt <= 3) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 4294938879) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_rd ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 297216) && (key_bus <= 4294938879) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!col_rd_en ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 8) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 0) && (next_state <= 2) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 8) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 3) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!int_err ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 8) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 3) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 3) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 0) && (next_state <= 2) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 8) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out >= 0) && (bus_out <= 4294487295) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 8) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 3) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!wr_err ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 4294487295) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((state == 0) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!col_wr_en ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 2007) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 3) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (write_completed) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((state == 0) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 8) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 4294938879) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 297216) && (key_bus <= 4294938879) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 2007) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((cnt >= 0) && (cnt <= 3) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!int_err ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 4293288191) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_clear ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!col_rd_en ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 4294698239) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 3) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err_en ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (first_block_set) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA >= 0) && (PRDATA <= 4294487295) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4293288191) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!start_core ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 2007) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (access_permission) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 4294698239) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 8) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_clear ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!col_wr_en ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((cnt >= 0) && (cnt <= 3) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 4294698239) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 0) && (next_state <= 2) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out >= 0) && (bus_out <= 4294487295) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 3) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!col_wr_en ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr >= 0) && (col_addr <= 3) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((cnt >= 0) && (cnt <= 3) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 4294698239) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 2007) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out >= 0) && (bus_out <= 4294487295) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 3) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4293288191) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_wr ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_wr ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 297216) && (key_bus <= 4294938879) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!int_err ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((state == 0) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA >= 0) && (PRDATA <= 4294487295) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!col_rd_en ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 3) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (first_block_set) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 8) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 0) && (next_state <= 2) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4293288191) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!int_err ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 15) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (write_completed) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!start_core ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_clear ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (first_block_set) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 4294938879) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr >= 0) && (col_addr <= 3) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 3) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 3) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err_en ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (first_block) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_wr ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4293288191) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 2007) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!enable_clear ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!enable_clear ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 4294698239) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((cnt >= 0) && (cnt <= 3) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_completed) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (read_completed) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 4294487295) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 3) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 4294938879) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (access_permission) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 3) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!col_rd_en ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (first_block) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((cnt >= 0) && (cnt <= 3) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((state == 0) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((state == 0) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out >= 0) && (bus_out <= 4294487295) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!start_core ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 4294487295) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 3) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 0) && (next_state <= 2) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!int_err ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!enable_clear ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_clear ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 8) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (first_block) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA >= 0) && (PRDATA <= 4294487295) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_CLOCK ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 3) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!int_err ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 8191) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!rd_err ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((state == 0) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!enable_clear ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (write_completed) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_CLOCK ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 4293288191) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (write_completed) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 0) && (next_state <= 2) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_CLOCK ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 3) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (write_completed) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_clear ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 3) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 3) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 8) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (read_completed) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err_en ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 3) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 3) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out >= 0) && (bus_out <= 4294487295) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_CLOCK ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err_en ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err_en ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 15) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 4294698239) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!start_core ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 0) && (next_state <= 2) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 3) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 3) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 3) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 8) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 8) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_clear ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_rd ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 3) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!col_wr_en ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 4294938879) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 8) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 3) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!wr_err_en ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!col_wr_en ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 4294938879) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 3) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4293288191) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA >= 0) && (PRDATA <= 4294487295) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 3) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 3) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 8191) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 3) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_wr ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out >= 0) && (bus_out <= 4294487295) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_wr ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 8) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!col_wr_en ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 3) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 15) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 3) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err_en ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr >= 0) && (col_addr <= 3) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 4294487295) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!col_rd_en ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_rd ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA >= 0) && (PRDATA <= 4294487295) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!col_rd_en ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 4294938879) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!int_err ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 3) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA >= 0) && (PRDATA <= 4294487295) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 3) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt >= 0) && (cnt <= 3) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 8) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!rd_err ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_wr ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err_en ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 2007) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 8) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!int_err ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 3) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 15) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_wr ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 8191) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 4294938879) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 3) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 15) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err_en ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 3) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_clear ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!int_err ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 4294487295) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out >= 0) && (bus_out <= 4294487295) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 4294698239) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 4294698239) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!enable_clear ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_clear ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 8191) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 3) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 8191) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!start_core ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 0) && (next_state <= 2) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_CLOCK ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 3) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 3) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_clear ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!enable_clear ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 8) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((state == 0) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4293288191) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_clear ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err_en ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((state == 0) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr >= 0) && (col_addr <= 3) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr >= 0) && (col_addr <= 3) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 3) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 4294938879) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 8) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((state == 0) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!start_core ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!rd_err_en ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 3) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!col_rd_en ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!int_err ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 0) && (next_state <= 2) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!rd_err_en ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!start_core ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((state == 0) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!col_rd_en ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 3) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 8191) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_CLOCK ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 3) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 2007) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 8) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4293288191) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (first_block ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!col_wr_en ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!int_err ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 4294698239) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 3) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 3) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 4294487295) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 2007) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!enable_clear ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr >= 0) && (col_addr <= 3) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!rd_err ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4293288191) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 8) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!col_wr_en ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out >= 0) && (bus_out <= 4294487295) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 0) && (next_state <= 2) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 3) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 0) && (next_state <= 2) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (first_block ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 4294938879) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!col_wr_en ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!start_core ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!wr_err_en ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4293288191) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_wr ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_CLOCK ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 8) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 3) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt >= 0) && (cnt <= 3) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 4294487295) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_rd ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 15) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 8) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!start_core ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_wr ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_CLOCK ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!col_wr_en ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 8) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out >= 0) && (bus_out <= 4294487295) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 3) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 8) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_CLOCK ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 4294938879) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((cnt >= 0) && (cnt <= 3) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 3) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr >= 0) && (col_addr <= 3) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt >= 0) && (cnt <= 3) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 4294698239) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 4294698239) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA >= 0) && (PRDATA <= 4294487295) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out >= 0) && (bus_out <= 4294487295) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!enable_clear ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!int_err ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!wr_err ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!col_rd_en ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 3) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!int_err ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 8) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 3) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!col_rd_en ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!wr_err ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_rd ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!col_rd_en ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_rd ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!rd_err ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 8) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 3) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err_en ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((cnt >= 0) && (cnt <= 3) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 3) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 8191) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 8) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 3) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!enable_clear ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA >= 0) && (PRDATA <= 4294487295) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 8) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (first_block ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 3) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 3) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!rd_err ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 3) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 3) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 8) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 0) && (next_state <= 2) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 4294487295) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA >= 0) && (PRDATA <= 4294487295) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 15) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!start_core ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 8) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((cnt >= 0) && (cnt <= 3) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 4294487295) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 8191) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 8) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 3) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((state == 0) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 0) && (next_state <= 2) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 2007) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4293288191) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!rd_err_en ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 4294698239) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!rd_err_en ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr >= 0) && (col_addr <= 3) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_rd ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_clear ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 15) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_wr ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out >= 0) && (bus_out <= 4294487295) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((state == 0) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err_en ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4293288191) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA >= 0) && (PRDATA <= 4294487295) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 3) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_rd ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr >= 0) && (col_addr <= 3) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 2007) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out >= 0) && (bus_out <= 4294487295) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 3) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err_en ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_clear ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 2007) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 4294487295) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!enable_clear ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((state == 0) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 3) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!enable_clear ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((cnt >= 0) && (cnt <= 3) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_CLOCK ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err_en ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_CLOCK ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 2007) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_wr ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 0) && (next_state <= 2) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_CLOCK ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 0) && (next_state <= 2) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!enable_clear ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 0) && (next_state <= 2) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 8191) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!col_rd_en ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 8) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 3) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!int_err ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 8191) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err_en ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr >= 0) && (col_addr <= 3) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((state == 0) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 4294938879) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_rd ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 3) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 3) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA >= 0) && (PRDATA <= 4294487295) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 4294938879) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4293288191) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_CLOCK ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_clear ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr >= 0) && (col_addr <= 3) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!start_core ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!rd_err ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 15) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((cnt >= 0) && (cnt <= 3) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 3) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!col_wr_en ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr >= 0) && (col_addr <= 3) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 2007) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 8191) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!start_core ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 8191) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!col_rd_en ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt >= 0) && (cnt <= 3) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (first_block ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 15) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 3) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (first_block ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!col_wr_en ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out >= 0) && (bus_out <= 4294487295) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 2007) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 3) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_rd ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr >= 0) && (col_addr <= 3) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!col_wr_en ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 3) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((state == 0) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!int_err ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 8) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_CLOCK ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_wr ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!enable_clear ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 15) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!col_wr_en ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (first_block ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_rd ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 2007) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 4294698239) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 8) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 3) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 8) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 3) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 4294487295) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!start_core ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 8) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 8) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 8191) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 0) && (next_state <= 2) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 4294698239) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 15) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!col_rd_en ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!int_err ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 8) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 3) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 0) && (next_state <= 2) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!int_err ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA >= 0) && (PRDATA <= 4294487295) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 4294698239) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 8) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 3) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 3) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 3) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 8191) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA >= 0) && (PRDATA <= 4294487295) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!col_rd_en ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!col_rd_en ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!enable_clear ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 3) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_clear ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 3) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!start_core ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4293288191) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!int_err ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 4294938879) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 3) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 2007) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err_en ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr >= 0) && (col_addr <= 3) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 4294938879) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_CLOCK ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!col_wr_en ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!col_wr_en ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err_en ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 8) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_wr ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 4294698239) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 3) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4293288191) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_clear ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out >= 0) && (bus_out <= 4294487295) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 3) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!enable_clear ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 4294487295) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 15) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr >= 0) && (col_addr <= 3) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out >= 0) && (bus_out <= 4294487295) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 8) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_wr ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_rd ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4293288191) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out >= 0) && (bus_out <= 4294487295) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!int_err ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 3) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_rd ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 4294698239) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 8) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 3) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!start_core ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 3) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 8) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 8) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 3) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4293288191) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 2007) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 8) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_clear ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 8191) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 3) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (first_block ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 15) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 4294487295) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 8) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!col_rd_en ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr >= 0) && (col_addr <= 3) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 3) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_rd ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 3) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 2007) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err_en ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!col_wr_en ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA >= 0) && (PRDATA <= 4294487295) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!rd_err_en ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!enable_clear ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!enable_clear ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 8) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!rd_err_en ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 3) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4293288191) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 3) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err_en ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 3) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 3) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 4294698239) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 15) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((cnt >= 0) && (cnt <= 3) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt >= 0) && (cnt <= 3) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err_en ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA >= 0) && (PRDATA <= 4294487295) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 3) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 3) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((state == 0) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 4294487295) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_wr ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((state == 0) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 3) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_clear ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 8) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 4294938879) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_wr ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 8) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((state == 0) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err_en ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 4294938879) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 3) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 3) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!start_core ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err_en ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!int_err ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err_en ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((state == 0) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 4294698239) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 8) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 3) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 3) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_CLOCK ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 3) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 3) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err_en ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 4294938879) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((cnt >= 0) && (cnt <= 3) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 0) && (next_state <= 2) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out >= 0) && (bus_out <= 4294487295) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 4294487295) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 3) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 4294487295) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_rd ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!wr_err_en ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 8) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!wr_err ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_CLOCK ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 3) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA >= 0) && (PRDATA <= 4294487295) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 3) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_clear ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4293288191) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out >= 0) && (bus_out <= 4294487295) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!col_rd_en ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req_wr ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 2007) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA >= 0) && (PRDATA <= 4294487295) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out >= 0) && (bus_out <= 4294487295) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err_en ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 3) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!rd_err ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_clear ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((cnt >= 0) && (cnt <= 3) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_CLOCK ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 4294487295) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 8) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!start_core ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((state == 0) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!wr_err ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 0) && (next_state <= 2) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!enable_clear ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt >= 0) && (cnt <= 3) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (first_block ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (first_block ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (first_block ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (first_block ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (first_block ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (first_block ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (first_block ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (first_block ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (first_block ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (first_block ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (read_completed ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (first_block_set ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (first_block ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 3) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 3) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_completed ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (access_permission ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!enable) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (disable_core) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (disable_core) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0)) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!enable ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!enable ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (disable_core) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!enable ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (disable_core) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!enable ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (disable_core) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!enable ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (disable_core) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (disable_core) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!enable ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (disable_core) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (disable_core) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!enable ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!enable ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!enable ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!enable ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!enable ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!enable ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!enable ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!enable ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!enable ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!enable ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!enable ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!enable ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!enable ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!enable ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!enable ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 4)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 4)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 4) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 4) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 4) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 4) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 4) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 4) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 4) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 4) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 4) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 4) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 4) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 4) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 4) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 4) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 4) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 4) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 4) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 4) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 4) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 4) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 4) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 2)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 4) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 4) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 4) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 4) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 4) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 4) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 4) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 4) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 4) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 4) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 4) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 4) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 4) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 4) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 4) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 4) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 4) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 4) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 4) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 4) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 4) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 2)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 2) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 2) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 2) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 2) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 2) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 2) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 2) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 2) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 2) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 2) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 2) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 2) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 2) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 2) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 2) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 2) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 2) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 2) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 2) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 2) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 2) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 4293288191)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4091736295)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 4)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 4293288191) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 4293288191) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 4293288191) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 4293288191) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 4293288191) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 4293288191) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 4293288191) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 4293288191) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 4293288191) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 4293288191) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 4293288191) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 4293288191) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 4293288191) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 4293288191) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 4293288191) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 4293288191) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 4293288191) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 4293288191) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 4293288191) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 4293288191) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 4293288191) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4091736295) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4091736295) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4091736295) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4091736295) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4091736295) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4091736295) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4091736295) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4091736295) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4091736295) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4091736295) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4091736295) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4091736295) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4091736295) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4091736295) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4091736295) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4091736295) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4091736295) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4091736295) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4091736295) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4091736295) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4091736295) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4294938879)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986504411)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191)) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 4) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 4) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 4) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 4) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 4) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 4) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 4) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 4) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 4) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 4) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 4) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 4) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 4) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 4) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 4) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 4) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 4) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 4) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 4) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 4) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 4) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4294938879) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4294938879) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4294938879) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4294938879) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4294938879) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4294938879) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4294938879) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4294938879) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4294938879) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4294938879) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4294938879) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4294938879) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4294938879) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4294938879) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4294938879) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4294938879) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4294938879) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4294938879) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4294938879) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4294938879) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4294938879) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986504411) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986504411) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986504411) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986504411) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986504411) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986504411) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986504411) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986504411) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986504411) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986504411) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986504411) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986504411) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986504411) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986504411) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986504411) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986504411) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986504411) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986504411) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986504411) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986504411) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986504411) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3802955973)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 499931451) && (col_bus <= 4294698239)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 217286425) && (iv_bus <= 4091736295)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 4064345316)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3863874764)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 3918227667) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 3918227667) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 3918227667) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 3918227667) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 3918227667) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 3918227667) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 3918227667) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 416583985) && (iv_bus <= 4293288191)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 149005073) && (col_bus <= 3917852371)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4153638127)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4154325231)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 498667835) && (key_bus <= 4294938879)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 163317011) && (key_bus <= 3986504411)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3825784008)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 508921660) && (iv_bus <= 4293288191)) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4160909040)) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 3907379409) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 3907379409) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 3907379409) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 3907379409) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 3907379409) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 3907379409) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 3907379409) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 558024002) && (col_bus <= 4294698239)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3735061181)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4096593640)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 208104216) && (col_bus <= 3917852371)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3720067771)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 184952086) && (iv_bus <= 3907379409)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4102072041)) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 571018052) && (iv_bus <= 4293288191)) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!write_en) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_en) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_en) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_en) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!write_en) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!write_en) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!write_en) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 15)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 15)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1)) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PCLK) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191)) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879)) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3)) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (ccfc) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1)) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PSEL) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (errc) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497)) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3)) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2147078655) && (iv_bus <= 4293288191)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2147078655) && (iv_bus <= 4293288191)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2147078655) && (iv_bus <= 4293288191)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2147078655) && (iv_bus <= 4293288191)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2147078655) && (iv_bus <= 4293288191)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2147078655) && (iv_bus <= 4293288191)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2147078655) && (iv_bus <= 4293288191)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2147078655) && (iv_bus <= 4293288191) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2147078655) && (iv_bus <= 4293288191) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2147078655) && (iv_bus <= 4293288191) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2147078655) && (iv_bus <= 4293288191) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2147078655) && (iv_bus <= 4293288191) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2147078655) && (iv_bus <= 4293288191) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2147078655) && (iv_bus <= 4293288191) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2241704971) && (iv_bus <= 4293288191)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!errc ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!errc ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!errc ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!errc ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!errc ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!errc ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!errc ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!errc ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!errc ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!errc ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2151653888)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2151653888)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2151653888) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2151653888)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2151653888) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2151653888) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2151653888) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2151653888) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2151653888)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2151653888)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2151653888) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2151653888)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2151653888) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2151653888)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191)) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (ccfc) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccfc) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (ccfc) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (ccfc) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccfc) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccfc) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccfc) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2047170036) && (iv_bus <= 4091736295)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2318117396) && (key_bus <= 4294938879)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2329269781) && (iv_bus <= 4293288191)) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (errc ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (errc ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (errc ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (errc ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (errc ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (errc ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (errc ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (errc ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (errc ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (errc ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (errc ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (errc ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (errc ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (errc ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 297216) && (key_bus <= 2159681025) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 297216) && (key_bus <= 2159681025) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 297216) && (key_bus <= 2159681025) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 297216) && (key_bus <= 2159681025) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 297216) && (key_bus <= 2159681025) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 297216) && (key_bus <= 2159681025) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 297216) && (key_bus <= 2159681025) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1938487783) && (iv_bus <= 3907379409)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1988632045) && (key_bus <= 3986504411)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2146174463) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2146174463) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2146174463) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2146174463) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2146174463) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2146174463) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2146174463) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 2331749909)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1975087595)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2045795827)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 187910934) && (iv_bus <= 2241281035)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1975848427) && (col_bus <= 3917852371)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1987355628)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2333020182) && (col_bus <= 4294698239)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 2315982356)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1937585126)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 6)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 2328697365)) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 6)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 6)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2409081375) && (iv_bus <= 4293288191) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2409081375) && (iv_bus <= 4293288191) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2409081375) && (iv_bus <= 4293288191) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2409081375) && (iv_bus <= 4293288191) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2409081375) && (iv_bus <= 4293288191) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2409081375) && (iv_bus <= 4293288191) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2409081375) && (iv_bus <= 4293288191) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2424084512) && (key_bus <= 4294938879) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2424084512) && (key_bus <= 4294938879) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2424084512) && (key_bus <= 4294938879) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2424084512) && (key_bus <= 4294938879) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2424084512) && (key_bus <= 4294938879) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2424084512) && (key_bus <= 4294938879) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2424084512) && (key_bus <= 4294938879) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2425647649) && (key_bus <= 4294938879)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2425647649) && (key_bus <= 4294938879)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2425647649) && (key_bus <= 4294938879)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2425647649) && (key_bus <= 4294938879)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2425647649) && (key_bus <= 4294938879)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2425647649) && (key_bus <= 4294938879)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2425647649) && (key_bus <= 4294938879)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 297216) && (key_bus <= 1903627234) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 297216) && (key_bus <= 1903627234) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 297216) && (key_bus <= 1903627234) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 297216) && (key_bus <= 1903627234) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 297216) && (key_bus <= 1903627234) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 297216) && (key_bus <= 1903627234) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 297216) && (key_bus <= 1903627234) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1892060129) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1892060129) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1892060129) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1892060129) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1892060129) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1892060129) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1892060129) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15)) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1857862621) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1857862621)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1857862621)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1857862621)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1857862621)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1857862621) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1857862621) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1857862621) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1857862621)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1857862621) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1857862621) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1857862621)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1857862621) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1857862621)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3)) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 7)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2443080227) && (col_bus <= 4294698239) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2443408931) && (col_bus <= 4294698239) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2442562083) && (col_bus <= 4294698239) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2442562083) && (col_bus <= 4294698239) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2442562083) && (col_bus <= 4294698239) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2442562083) && (col_bus <= 4294698239) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2442562083) && (col_bus <= 4294698239) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2442562083) && (col_bus <= 4294698239) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2442562083) && (col_bus <= 4294698239) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473)) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191)) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2419384352) && (iv_bus <= 3907379409)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1512305076)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4)) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 11)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15)) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 9)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 9)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 9)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 9)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 9)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 9)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 9)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 9) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 9) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 9) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 9) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 9) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 9) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 9) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 3) && (PADDR <= 7)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321)) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191)) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 3253574275)) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3)) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1)) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090)) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10)) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1)) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 3207581822) && (col_bus <= 4294698239)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6130) && (PWDATA <= 8191)) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1080296832) && (col_bus <= 2151653888)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2)) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1085625729)) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2)) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3)) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 3) && (PADDR <= 7)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3)) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1)) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0)) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1)) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0)) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2053)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3)) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 6128)) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 1) && (PADDR <= 4)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3)) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0)) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0)) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1079249792)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15)) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15)) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5)) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2057) && (PWDATA <= 4094)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (read_en) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2)) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (read_en) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2740)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033)) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3255057540) && (key_bus <= 4294938879)) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2)) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2)) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1087098753) && (key_bus <= 2158954497)) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 3206675070)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 7)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004)) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 1) && (PADDR <= 4)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1369206691) && (col_bus <= 2577839155)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1734344142) && (iv_bus <= 2944859231)) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (dma_req) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (dma_req) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 3350993551) && (iv_bus <= 4293288191)) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1718681036) && (col_bus <= 2927704669)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 3350569615)) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 930563950)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1726029773) && (key_bus <= 2934093917)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1394492838) && (key_bus <= 2599557173)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 935499631) && (col_bus <= 1857862621)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 934472559)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 3369680529)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 931823983) && (iv_bus <= 1892060129)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 3371405457) && (col_bus <= 4294698239)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 3) && (PADDR <= 7) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355)) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1640975811) && (iv_bus <= 2852580948)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600)) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 7)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1443664300) && (iv_bus <= 2655709756)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8)) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 4)) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 14)) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 13)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 13) && (PADDR <= 15)) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11)) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 1) && (iv_sel <= 4)) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 7)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 7)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6)) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6)) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 761227610)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3574029482) && (key_bus <= 4294938879)) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359)) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2860088916) && (col_bus <= 3575332522)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990)) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567)) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6822) && (PWDATA <= 8191)) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 705711956) && (key_bus <= 1428946346)) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2855830612) && (key_bus <= 3573117097)) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6816) && (PWDATA <= 8191)) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4118) && (PWDATA <= 5473)) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1373)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 5455)) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1373)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 4114)) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1430036906) && (key_bus <= 2158954497)) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538816951) && (iv_bus <= 2751253063) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538816951) && (iv_bus <= 2750657607) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538816951) && (iv_bus <= 2751253063)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538816951) && (iv_bus <= 2751253063)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538816951) && (iv_bus <= 2751253063)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538816951) && (iv_bus <= 2751253063)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538816951) && (iv_bus <= 2751253063)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538816951) && (iv_bus <= 2751253063)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538816951) && (iv_bus <= 2751253063)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5456) && (PWDATA <= 6815)) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1377) && (PWDATA <= 2743)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 762107226) && (col_bus <= 1467880878)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1377) && (PWDATA <= 2748)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 6817)) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 7)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2750) && (PWDATA <= 4094)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 3576203434) && (col_bus <= 4294698239)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 2859419220)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 705344340)) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1469713839) && (col_bus <= 2151653888)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 2854665300)) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 2)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 631382859)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 3058822764) && (col_bus <= 3673093813)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 3664075956) && (iv_bus <= 4293288191)) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 3031028841) && (iv_bus <= 3662445236)) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1227931538) && (col_bus <= 1857862621)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 3030516329)) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 4)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 13)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 632173387) && (iv_bus <= 1266749335)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 1) && (PADDR <= 4)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 616708937) && (col_bus <= 1225131922)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 7)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859)) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (read_en) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 614745929)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 3673665717) && (col_bus <= 4294698239)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2163354625)) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2164674562) && (key_bus <= 2765941321)) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 3058271340)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (read_en) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1267107735) && (iv_bus <= 1892060129)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (read_en) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (read_en) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 7135)) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2707776578) && (key_bus <= 3244510850)) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 561161538)) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 5057)) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 7137) && (PWDATA <= 8191)) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1)) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1)) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 9)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 9)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 1) && (PADDR <= 2)) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3775483586) && (key_bus <= 4294938879)) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1065188734) && (col_bus <= 1607870399)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 1) && (PADDR <= 2)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 9)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (read_en) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 563228995) && (key_bus <= 1109135236)) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1608294847) && (col_bus <= 2151653888)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5058) && (PWDATA <= 6090)) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 8) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 8) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 3234044033) && (col_bus <= 3758473408)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 5114)) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 7150) && (PWDATA <= 8191)) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 11)) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 1) && (iv_sel <= 2)) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) (write_en) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1019) && (PWDATA <= 2057)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 11)) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 534678847) && (col_bus <= 1064158590)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6130) && (PWDATA <= 7147)) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 2695171649)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 7)) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 13) && (PADDR <= 14)) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 2) && (iv_sel <= 4)) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 7)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 985) && (PWDATA <= 2004)) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 13) && (PADDR <= 14)) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2)) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 11)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3015) && (PWDATA <= 4033)) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (write_en) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) (write_en) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2)) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (write_en) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 13)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 12)) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2695997505) && (col_bus <= 3232873089)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 2706569282)) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1)) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1)) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 6)) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 6)) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 10)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 3013)) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 3087)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3089) && (PWDATA <= 4094)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1016)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 3) && (PADDR <= 4)) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) (read_en) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3)) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 14) && (PADDR <= 15)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3)) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2057)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5117) && (PWDATA <= 6128)) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 3) && (PADDR <= 4)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (read_en) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1109895044) && (key_bus <= 1636626883)) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 980)) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1512816052) && (iv_bus <= 2418118688)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 4) && (iv_sel <= 8)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 3760232128) && (col_bus <= 4294698239)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 5)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 533579583)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1637356995) && (key_bus <= 2158954497)) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4104) && (PWDATA <= 6132) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4104) && (PWDATA <= 6132) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4104) && (PWDATA <= 6132) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4104) && (PWDATA <= 6132) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4104) && (PWDATA <= 6132) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4104) && (PWDATA <= 6132) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4104) && (PWDATA <= 6132) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (ccf) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3245346946) && (key_bus <= 3774423233)) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 468691255)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3668) && (PWDATA <= 4578)) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (ccf) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (read_en) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (read_en) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (read_en) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (read_en) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (read_en) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (read_en) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (read_en) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1820) && (PWDATA <= 2743)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 7271) && (PWDATA <= 8191)) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 3355477648) && (iv_bus <= 3830193352)) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2918078555) && (col_bus <= 3382947475)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1381038500) && (col_bus <= 1857862621)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 942993264) && (iv_bus <= 1421781929)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6370) && (PWDATA <= 7269)) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2877914711) && (iv_bus <= 3353984143)) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 2876603990)) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 3666)) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 897) && (PWDATA <= 1819)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 3383436435) && (col_bus <= 3839346889)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 460935990) && (col_bus <= 917320557)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 896)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 6368)) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 3830773960) && (iv_bus <= 4293288191)) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4581) && (PWDATA <= 5473)) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 918353773) && (col_bus <= 1380777380)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 2917311067)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 471993656) && (iv_bus <= 941882736)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4171) && (PWDATA <= 4994)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 842)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1271920535) && (col_bus <= 1707647435)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 3002739813) && (col_bus <= 3426792600)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 4935)) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 841)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1708886987) && (col_bus <= 2151653888)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2529) && (PWDATA <= 3355)) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 2526)) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 1892060129)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 459965750)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 844) && (PWDATA <= 1679)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 426221874) && (col_bus <= 846661476)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 3429036184) && (col_bus <= 3858627275)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1718946252) && (key_bus <= 2158954497)) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5806) && (PWDATA <= 6600)) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 3840477897) && (col_bus <= 4294698239)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5766) && (PWDATA <= 6583)) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 842) && (PWDATA <= 1679)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 5804)) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4169)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 853261157) && (key_bus <= 1281015192)) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4939) && (PWDATA <= 5764)) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 7395)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 2574195762)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6586) && (PWDATA <= 7391)) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2350846488) && (key_bus <= 2765941321)) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1282003352) && (key_bus <= 1717948876)) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 425367346)) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 7400) && (PWDATA <= 8191)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3298) && (PWDATA <= 4094)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2497) && (PWDATA <= 3297)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 426592562) && (key_bus <= 852381029)) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 2495)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 847555941) && (col_bus <= 1270603159)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 7392) && (PWDATA <= 8191)) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 3509883042) && (iv_bus <= 3900737745)) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 3861351628) && (col_bus <= 4294698239)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 405686576) && (col_bus <= 790142814)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 3901485265) && (iv_bus <= 4293288191)) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2575425075) && (col_bus <= 3001439845)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 425479986)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1951358952) && (key_bus <= 2349905432)) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 372290860)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 3197373565) && (col_bus <= 3563179176)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 372584236) && (iv_bus <= 755815770)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 404940592)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6784) && (PWDATA <= 7484)) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 1948187112)) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2526538285)) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2759700552) && (iv_bus <= 3128369268)) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2822115920) && (col_bus <= 3195517564)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 757106010) && (iv_bus <= 1135008647)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6810) && (PWDATA <= 7500)) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1162911626) && (col_bus <= 1517020596)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1774126035) && (col_bus <= 2141711359)) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 1773728211)) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2506231338)) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 4708)) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 3564919464) && (col_bus <= 3932194516)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5395) && (PWDATA <= 6090)) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 3130633333) && (iv_bus <= 3508396706)) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 6783)) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 7488) && (PWDATA <= 8191)) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 672) && (PWDATA <= 1368)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1510942644) && (iv_bus <= 1892060129)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 3440)) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1794394069) && (iv_bus <= 2156654081)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4790) && (PWDATA <= 5473)) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1369) && (PWDATA <= 2066)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 791923550) && (col_bus <= 1161933706)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 2692)) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4710) && (PWDATA <= 5393)) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 6808)) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4118) && (PWDATA <= 4789)) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2506793002) && (col_bus <= 2879892567)) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1316) && (PWDATA <= 2004)) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 2821331536)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 7502) && (PWDATA <= 8191)) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2345114647) && (iv_bus <= 3117361779)) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3441) && (PWDATA <= 4114)) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2695) && (PWDATA <= 3364)) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2068) && (PWDATA <= 2743)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 670)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2528080941) && (iv_bus <= 2876603990)) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 2759274056)) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (dma_req) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_req) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (dma_req) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_req) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_req) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (dma_req) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_req) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 647) && (PWDATA <= 1314)) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3365) && (PWDATA <= 4033)) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 2)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 6132)) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1136395143) && (iv_bus <= 1509367731)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 644)) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 1792657877)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 3934236884) && (col_bus <= 4294698239)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1181671820) && (col_bus <= 1959667689)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1960199145) && (col_bus <= 2749475911)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1518617525) && (col_bus <= 1857862621)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1966330346) && (iv_bus <= 2735437894)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 1868753374)) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1549483448) && (col_bus <= 2329743893)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1563575226) && (iv_bus <= 2343804439)) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2148236800) && (col_bus <= 2441741859)) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1108) && (PWDATA <= 1679)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1082) && (PWDATA <= 1643)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2147560448)) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2232) && (PWDATA <= 2791)) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3915) && (PWDATA <= 4461)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 7063) && (PWDATA <= 7615)) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2793) && (PWDATA <= 3355)) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 7622) && (PWDATA <= 8191)) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2470403110) && (key_bus <= 2765941321)) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 542) && (PWDATA <= 1104)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 8)) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 8)) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 8)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1870211550) && (key_bus <= 2174724099)) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2200) && (PWDATA <= 2743)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 3912)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2175716867) && (key_bus <= 2469883942)) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6070) && (PWDATA <= 6600)) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 526) && (PWDATA <= 1081)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 540)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 7646) && (PWDATA <= 8191)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4463) && (PWDATA <= 4994)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 7646) && (PWDATA <= 8191)) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6521) && (PWDATA <= 7059)) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 7118) && (PWDATA <= 7645)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5992) && (PWDATA <= 6518)) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0)) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 4543)) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 7118) && (PWDATA <= 7645)) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0)) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 5531)) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5534) && (PWDATA <= 6068)) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 2)) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 8)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 6605)) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 10)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2999) && (PWDATA <= 3512)) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2)) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 10)) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 524)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2)) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2)) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 2230)) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5573) && (PWDATA <= 6090)) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1645) && (PWDATA <= 2197)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 13)) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1)) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 13)) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4547) && (PWDATA <= 5056)) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 978) && (PWDATA <= 1484)) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1)) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5057) && (PWDATA <= 5571)) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 13)) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2330482197) && (col_bus <= 3108015730)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 7)) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 3)) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 7116)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1183142285) && (iv_bus <= 1965520874)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 12)) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 7)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 6)) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 6)) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 6)) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 12)) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1485) && (PWDATA <= 2004)) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3513) && (PWDATA <= 4033)) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 5990)) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 6)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6607) && (PWDATA <= 7116)) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 2)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 11)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 11)) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 12)) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 6)) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 11)) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 15)) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 14)) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 14)) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 5)) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 5)) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 5)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 14)) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 10)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 5)) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4)) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 9)) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2499) && (PWDATA <= 2997)) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 9)) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4)) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4)) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 476)) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 2498)) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 9)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2150788096) && (iv_bus <= 2406947358)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2149652480)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 13)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 4)) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 4)) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1894215649) && (col_bus <= 2141711359)) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 4)) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 3)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2397186077) && (iv_bus <= 2638506042)) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 7)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 4)) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 480) && (PWDATA <= 972)) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2380217371) && (col_bus <= 2626820153)) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 12)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1647061444) && (col_bus <= 1893531105)) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 6)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 15)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 11)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 14)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 5)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 441)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2379594779)) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 1646064068)) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 9)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2639354426) && (iv_bus <= 2876603990)) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2396206109)) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2627409977) && (col_bus <= 2879892567)) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1682833864) && (iv_bus <= 1924545509)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 1682176968)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 4)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 427)) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4184) && (PWDATA <= 4595)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6521) && (PWDATA <= 6951)) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6954) && (PWDATA <= 7378)) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 2124)) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 6518)) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1925424101) && (iv_bus <= 2156654081)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6191) && (PWDATA <= 6600)) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2941) && (PWDATA <= 3355)) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3607) && (PWDATA <= 4033)) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 442) && (PWDATA <= 873)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3770) && (PWDATA <= 4183)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 7000) && (PWDATA <= 7395)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 7380) && (PWDATA <= 7789)) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 3767)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3197) && (PWDATA <= 3605)) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 14) && (PADDR <= 15)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 428) && (PWDATA <= 841)) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5785) && (PWDATA <= 6188)) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 7400) && (PWDATA <= 7796)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4600) && (PWDATA <= 4994)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2794) && (PWDATA <= 3194)) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2537) && (PWDATA <= 2939)) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1282) && (PWDATA <= 1679)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2397) && (PWDATA <= 2793)) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5388) && (PWDATA <= 5783)) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 874) && (PWDATA <= 1280)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1235) && (PWDATA <= 1620)) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2127) && (PWDATA <= 2535)) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2054419444)) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 7790) && (PWDATA <= 8191)) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 6998)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2055593973) && (col_bus <= 2252302348)) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 7799) && (PWDATA <= 8191)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 5386)) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 2394)) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 842) && (PWDATA <= 1234)) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2341110295) && (iv_bus <= 2518903852)) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2253724684) && (col_bus <= 2441741859)) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 1592093117)) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1622) && (PWDATA <= 2004)) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1593062845) && (col_bus <= 1782261204)) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1970609642) && (iv_bus <= 2156654081)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6263) && (PWDATA <= 6600)) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2499342377) && (col_bus <= 2686302784)) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1783522772) && (col_bus <= 1965204970)) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 10)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1787501525) && (iv_bus <= 1969986026)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2687295552) && (col_bus <= 2879892567)) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6523) && (PWDATA <= 8191) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4349) && (PWDATA <= 4671)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2318200852) && (col_bus <= 2498631209)) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2317201428)) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2701722690) && (iv_bus <= 2876603990)) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2340165142)) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1966902762) && (col_bus <= 2141711359)) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5922) && (PWDATA <= 6261)) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 7858) && (PWDATA <= 8191)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5593) && (PWDATA <= 5921)) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3688) && (PWDATA <= 4018)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2520440876) && (iv_bus <= 2699230273)) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2067771894)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4023) && (PWDATA <= 4347)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2069090294) && (iv_bus <= 2242106379)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4673) && (PWDATA <= 4994)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 3687)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 15)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 6920)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6924) && (PWDATA <= 7233)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6536) && (PWDATA <= 8190) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 1608075199)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3357) && (PWDATA <= 4997)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3357) && (PWDATA <= 4997)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3357) && (PWDATA <= 4997)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3357) && (PWDATA <= 4997)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3357) && (PWDATA <= 4997)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3357) && (PWDATA <= 4997)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3357) && (PWDATA <= 4997)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1609217471) && (iv_bus <= 1785517012)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 7237) && (PWDATA <= 7541)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2243981323) && (iv_bus <= 2406947358)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1685) && (PWDATA <= 3356)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 7543) && (PWDATA <= 7856)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1685) && (PWDATA <= 3356) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2150378496) && (col_bus <= 2300515346)) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3356)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3356)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3356)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3356)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3356)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3356)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3356)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3352) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5289) && (PWDATA <= 5592)) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2001132526) && (col_bus <= 2149730816)) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1679) && (PWDATA <= 3346)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 5288)) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 1999785454)) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2445629475) && (iv_bus <= 2586298420)) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2735437894) && (iv_bus <= 2876603990)) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2304936466) && (iv_bus <= 2444911651)) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 7)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2304260626)) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2301695506) && (col_bus <= 2441741859)) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2587237428) && (iv_bus <= 2734135365)) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 2) && (iv_sel <= 8)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2274124815) && (iv_bus <= 2406947358)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 1986770924)) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4959) && (PWDATA <= 6576)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3322) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3320) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3320) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3320)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1987354604) && (col_bus <= 2115216892)) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2016252400) && (iv_bus <= 2141160959)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6573) && (PWDATA <= 8191) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6573) && (PWDATA <= 8191) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6577) && (PWDATA <= 8191) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2142419455) && (iv_bus <= 2271882254)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6577) && (PWDATA <= 8191) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2116976636) && (col_bus <= 2231045641)) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6577) && (PWDATA <= 8191) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2014628848)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 2)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6589) && (PWDATA <= 8191) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6592) && (PWDATA <= 8191) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6592) && (PWDATA <= 8191) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2340390934) && (col_bus <= 2441741859)) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6595) && (PWDATA <= 8191) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6592) && (PWDATA <= 8191) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6595) && (PWDATA <= 8191) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1994088941) && (iv_bus <= 2097430010)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2204862470) && (iv_bus <= 2308610067)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2099436026) && (iv_bus <= 2202725894)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2232151562) && (col_bus <= 2339461654)) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 1993102317)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2310431251) && (iv_bus <= 2406947358)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1980602860) && (iv_bus <= 2069090294)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2070543862) && (iv_bus <= 2158557697)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1)) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 1) && (iv_sel <= 4)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 1979472875)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2159459329) && (iv_bus <= 2245220363)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2328545813) && (iv_bus <= 2406947358)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2245859851) && (iv_bus <= 2327773205)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 1) && (key_en <= 4)) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 2) && (key_en <= 4)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 4) && (key_en <= 8)) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 1) && (bus_out_mux <= 1393149350) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 1) && (key_en <= 2)) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1)) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1)) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 2007)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) (enable) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) (enable) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (enable) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (err_ie) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (err_ie) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (err_ie) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1715) && (aes_cr <= 2007)) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1715) && (aes_cr <= 2007)) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1715) && (aes_cr <= 2007)) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1715) && (aes_cr <= 2007)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1715) && (aes_cr <= 2007)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1715) && (aes_cr <= 2007)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (enable) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1279)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1279)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (err_ie) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1779)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1715) && (aes_cr <= 1847)) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1715) && (aes_cr <= 1847)) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1715) && (aes_cr <= 1847)) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1779)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1779)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1715) && (aes_cr <= 1779)) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1715) && (aes_cr <= 1779)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1715) && (aes_cr <= 1779)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1715) && (aes_cr <= 1779)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1847) && (aes_cr <= 2007)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1847) && (aes_cr <= 2007)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1847) && (aes_cr <= 2007)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1847) && (aes_cr <= 2007)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1847) && (aes_cr <= 2007)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1847) && (aes_cr <= 2007)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1847) && (aes_cr <= 2007)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 58) && (aes_cr <= 124)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1005) && (aes_cr <= 1279)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 58) && (aes_cr <= 124)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 1) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2040733683) && (iv_bus <= 2040792563) ##3 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 (iv_sel == 2)) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 (key_bus >= 1604429759) && (key_bus <= 1978579435)) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2128889853) && (col_bus <= 2130889214) && (iv_bus >= 375666988) && (iv_bus <= 1004827511) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 (PADDR == 10)) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 (PWDATA >= 1545) && (PWDATA <= 1752)) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 PSEL) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 write_en) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 1938462183) && (bus_out_mux <= 1938487783) ##1 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1005) && (aes_cr <= 1218) ##2 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (PADDR == 1)) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 305695524)) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2730173509)) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3807947973)) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3049035371)) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PRESETn) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 204856088) && (key_bus <= 2247899147) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && !ccf_set) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6052) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (bus_out_mux == 1)) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1393149350)) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3807947973)) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PRESETn) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (mode_in == 0)) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (chmod_in == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##4 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1903545826) ##3 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 305695524)) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1704919499) && (key_bus <= 2815215695) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4093518055) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !PENABLE) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PWRITE) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (mode_in == 0)) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (bus_out_mux == 1)) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##4 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !disable_core) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2517297708)) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PSEL) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1085170561)) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PWRITE) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PSEL) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3349) && (PWDATA <= 4985) ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3349) && (PWDATA <= 4985) ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PCLK) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !PENABLE) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !disable_core) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && !access_permission) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3503193761)) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 136963856)) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PCLK) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && !ccf) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_en == 0)) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1393149350)) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 877545832) && (key_bus <= 1764717010) ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 118063374)) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##3 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (PADDR == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2839) && (PWDATA <= 5514) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1995401197)) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3231894657)) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (PWDATA == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && !access_permission) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 3) && (PADDR <= 8) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1214134672)) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (PADDR == 1)) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##1 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##1 (PWDATA == 4101) ##1 !PSEL ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4141) && (PWDATA <= 8177) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 3) && (PADDR <= 7) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4139) && (PWDATA <= 8182) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2718) && (PWDATA <= 5434) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4039) && (PWDATA <= 6098) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4139) && (PWDATA <= 8182) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && !access_permission) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15) ##4 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6052) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && !access_permission) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##4 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (PWDATA == 4101) ##1 !PSEL ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2839) && (PWDATA <= 5514) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && !access_permission) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 ccf) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2880883799)) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 ccf) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2718) && (PWDATA <= 5434) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (PWDATA == 4101) ##1 !PSEL ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4039) && (PWDATA <= 6098) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1887796193)) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4141) && (PWDATA <= 8177) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (PWDATA == 4101) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 3) && (PADDR <= 8) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 (PWDATA == 4101) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3503193761)) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 3) && (PADDR <= 7) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (bus_out_mux == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##1 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##1 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && !errc) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4114433258) ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) && PCLK ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (iv_sel == 1) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1791265237) ##4 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2212630023) ##3 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 (data_type == 2)) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3547982502) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (chmod == 1) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && ccf_set ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 11) && (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req && (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 (mode == 1)) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 240157468) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##1 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (mode == 1) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##4 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 (chmod_in == 0)) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (data_type == 1) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && !access_permission ##1 1) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097)) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858253277) ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 ccf) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && !ccf_set ##1 1) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 985787765) ##1 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2201553414) ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && !ccf ##1 1) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1669) && (PWDATA <= 3324) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##1 !PSEL ##2 ccf_set) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318)) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 4093518055) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && PRESETn ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##2 (mode_in == 1) ##2 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) && (bus_out >= 0) && (bus_out <= 2390436892) ##1 !PSEL ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 231824667) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) && (key_bus >= 1588579261) && (key_bus <= 2390436892) ##1 !PSEL ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2147193855) && (col_bus <= 4293044479) ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 877545832) && (key_bus <= 1764717010) ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4682) ##4 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (aes_cr == 1706) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && dma_out_en ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && !access_permission ##1 1) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (bus_out == 0) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && PCLK ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##4 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && int_ccf ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 (key_sel == 0) ##1 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 (iv_sel == 4)) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2741) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2598678069) && (col_bus <= 4294698239) ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 (mode_in == 0)) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##1 !PSEL ##3 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 ccfc) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4092) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2874607702)) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##3 ccf) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 2137526782) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 ccf_ie) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 !PCLK ##1 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##3 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) && (key_sel == 0) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 4) ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && PSEL) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 722705750) ##1 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (PWDATA == 0) ##1 1) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && dma_req ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##2 PWRITE ##2 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3547982502)) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##1 !PSEL ##2 (iv_sel == 0)) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2613597751)) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 107803404)) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1441808811) && (key_bus <= 2170136578) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1764717010)) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4092) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 399188783)) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && ccf ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 (key_sel == 0) ##1 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 231824667)) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412)) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2598678069) && (col_bus <= 4294698239) ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1820)) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && !ccf_set ##1 1) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1363240354)) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2579713587) && (col_bus <= 4294698239) ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2352) ##1 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4104) && (PWDATA <= 8191) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3256960644) ##3 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1663506374) ##1 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (bus_out_mux == 0) ##1 1) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 (mode == 1)) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2545288751)) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && (mode == 2)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##1 (PADDR == 3) ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15) ##4 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2563817009)) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6102)) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1100556163)) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 PENABLE ##1 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986049755) ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) && PENABLE ##4 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##1 !PRESETn ##3 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && !access_permission ##1 1) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1214134672)) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 240157468)) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0) ##1 1) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1903545826) ##3 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4141781741) ##4 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 (PADDR == 9)) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1478365104) ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1863948766) && (col_bus <= 2453032484) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 9) && (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 354369322) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2452355108) && (col_bus <= 4293044479) ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##1 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##1 !PSEL ##1 (key_sel == 0) ##1 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1421046697) && (iv_bus <= 2140150271) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 (data_type == 2)) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && (chmod == 2)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1753755601) ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 9) && (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##1 (PWDATA == 6164) ##2 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (bus_out_mux == 0) ##1 1) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##4 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 (PWDATA == 5634) ##1 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 PENABLE ##1 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1835069914) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 (PADDR == 9)) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3042186346) ##1 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (PWDATA == 0) ##1 1) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##1 (bus_out_mux == 0) ##2 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 2) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0)) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441542179) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0) ##1 1) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##1 (PADDR == 13) ##2 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 (PADDR == 0) ##1 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##1 (PADDR == 13) ##2 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) && (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 enable) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986049755) ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (PADDR == 0) ##1 1) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) && (key_sel == 0) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411300776) && (col_bus <= 2140539903) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2154365952) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2521684524) ##3 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && !access_permission ##1 1) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 PWRITE ##1 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) && (col_bus >= 217483545) && (col_bus <= 3770447041) ##1 !PSEL ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 (PADDR == 0) ##1 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1091724162)) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && !access_permission ##1 1) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3828108488)) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) && dma_req ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1393149350)) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##1 (key_sel == 2) ##2 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1887796193)) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (chmod_in == 0) ##1 1) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 key_deriv) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 15) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 593252166) ##3 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 722705750) ##1 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && !access_permission ##1 1) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 (PADDR == 7)) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4101) && (PWDATA <= 8191) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 (chmod_in == 3)) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##2 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1959101929) ##1 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && !access_permission ##1 1) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3390071444) ##4 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2021080048) ##2 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 (mode == 1)) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1835069914) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) && (key_sel >= 1) && (key_sel <= 2) ##1 !PSEL ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 818123105) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##2 PENABLE ##1 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##2 !PENABLE ##2 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3850694347) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986049755) ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 !PCLK ##1 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 (data_type == 1)) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (key_sel == 0) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 (chmod == 1)) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 (bus_out_mux == 0) ##1 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 dma_out_en) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3087010416) ##2 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) && (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) (!read_en && (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 read_en) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 int_ccf) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && key_deriv ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##1 ccf_set ##3 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##1 PRESETn ##2 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && dma_in_en ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && (data_type == 2)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 dma_in_en) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 212189977)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && ccf_ie ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) && aes_cr_wr_en ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 ccf_ie) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0)) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 (PADDR == 9)) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) && (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 dma_req) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 (PWDATA == 4077)) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (chmod_in == 0) ##1 1) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && !ccf ##1 1) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) && (iv_sel == 4) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##4 !errc) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1439709099) ##1 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 818123105) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 aes_cr_wr_en ##1 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538816951) && (iv_bus <= 2751253063) ##1 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 !disable_core) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2458362405) ##1 1) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 ccf_ie) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 136963856)) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 err_ie) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 (chmod == 3)) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) && PSEL ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 (iv_sel == 4)) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 enable) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) && PCLK ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (PWDATA == 4101) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 118063374)) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2367671834) && (key_bus <= 2953993312) ##1 (PWDATA == 4101) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 818123105) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) && PRESETn ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) && (key_sel == 0) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1137382791)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 386700590) && (key_bus <= 4294938879) ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 404210992) && (col_bus <= 4294698239) ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 (chmod == 3)) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4090) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 (mode_in == 0) ##1 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) && PCLK ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 2) ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 934472559) && (col_bus <= 1394226086) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##3 int_ccf) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 395997487) && (key_bus <= 4294938879) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2386194972) ##3 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) && (iv_sel == 0) ##1 !PSEL ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2164712450) ##1 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 !PSEL) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3176233082) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3893557456) ##1 (PWDATA == 4101) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##1 (chmod_in == 0) ##2 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318)) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 4258759931)) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) && PRESETn ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0)) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2517297708)) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 PWRITE ##1 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097)) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 204957976) ##1 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 (PWDATA == 5634) ##1 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##1 !PSEL ##1 PWRITE ##1 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 !errc) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 148593937) ##2 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1964888554) && (key_bus <= 2549782063) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 (PWDATA == 4863)) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2026) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3323) ##1 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 !read_en) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 (data_type == 3)) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957)) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 (PADDR == 4)) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 1900306402) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 (PADDR == 0) ##1 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##1 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 (chmod == 3)) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0) ##1 1) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2117635580) ##3 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##4 !PSEL) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) && (PADDR == 9) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1675) && (PWDATA <= 3327) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 (mode_in == 3)) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1533563830) && (iv_bus <= 2750592583) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 (mode_in == 1) ##1 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1395263398) ##4 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4095) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 PCLK) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0)) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1663506374) ##1 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 (PRDATA == 0) ##1 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0)) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1960487913) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 934472559) && (col_bus <= 1862389726) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##3 (chmod_in == 0)) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (PWDATA == 3668) ##4 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 PSEL ##1 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA >= 0) && (PRDATA <= 2390436892) && (PWDATA == 4101) ##1 !PSEL ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7596) ##1 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && !errc ##1 1) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3262128772) && (key_bus <= 3622786223) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3087010416) ##2 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 ccf ##1 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##2 !PCLK ##2 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 !PWRITE) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2874607702) ##1 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3014347879) && (key_bus <= 3452342427) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2377) ##3 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0) ##1 1) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##1 !PSEL ##2 PWRITE) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##1 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##3 (PADDR == 14)) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6130) && (PWDATA <= 8191) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 4166917360) ##3 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##2 write_en ##1 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1393149350)) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 71339272) ##1 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (!read_en && (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957)) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##1 !PSEL && !dma_req ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 153728274)) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 PWRITE ##1 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && !access_permission ##1 1) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 PSEL) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2393857565) && (key_bus <= 2998753381) ##1 (PWDATA == 4101) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && !access_permission ##1 1) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##1 (key_sel == 0) ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1117693317) ##3 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1363240354) ##1 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2745) ##1 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 !ccf_set ##1 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 !PRESETn ##1 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 int_ccf) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6571) && (PWDATA <= 8191) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3894966992) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1456051117) && (key_bus <= 2262810637) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (PWDATA == 4101) ##1 !PSEL ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5505) && (PWDATA <= 8191) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1764717010) ##1 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 !disable_core) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3360758416) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3322) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##1 (chmod_in == 0) ##2 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) && (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1860958685) && (col_bus <= 2446446627) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1576149947) && (key_bus <= 2353119256) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 ccfc) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3770447041) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2144166399) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##3 write_en ##1 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889524824) ##1 (PWDATA == 4101) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 ccfc ##1 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6573) && (PWDATA <= 8191) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 !read_en ##1 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 enable) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) && ccf_set ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##1 (PWDATA == 4101) ##1 !PSEL ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 read_en) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 616708937) && (col_bus <= 1224980370) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858592221) && (col_bus <= 2441154595) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 399188783)) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 399188783)) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468)) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) && (PADDR == 5) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 (PWDATA == 4101) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1752956368) && (key_bus <= 2962159713) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##3 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1661120454) ##1 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4114433258)) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##1 !PSEL ##1 PSEL ##1 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1679489992) ##2 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 (iv_sel == 0) ##1 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1156275081) && (col_bus <= 1516087732) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 (chmod_in == 3)) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1740541903) && (key_bus <= 2105163770) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3515641507)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1674609095) ##2 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 (bus_out == 0) ##1 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 (chmod_in == 1) ##1 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 372584236) && (iv_bus <= 4293288191) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 ccf_ie) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##1 (PWDATA == 4101) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##1 (key_sel == 2) ##2 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 (mode == 3)) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 (chmod_in == 3)) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##1 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 193564439) ##1 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##1 (PWDATA == 4101) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 PENABLE ##1 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 (next_state == 1)) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2422709280) && (key_bus <= 2969885282) ##1 (PWDATA == 4101) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) && (PADDR == 1) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2747) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 (bus_out_mux == 0) ##1 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && PWRITE) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1661120454) ##1 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2737) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 !ccfc) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0) ##1 1) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 391744302) && (iv_bus <= 4293288191) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 aes_cr_wr_en ##1 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 cnt_en) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 (chmod_in == 0) ##1 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 355448106) && (iv_bus <= 1432692650) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && (bus_out == 0)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && (mode == 3)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 write_en ##1 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##1 PWRITE ##3 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##1 (bus_out_mux == 0) ##2 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (PWDATA == 4101) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1100556163) ##1 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && PCLK) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 write_en ##1 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1269139863) ##4 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) && (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##3 !errc) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 !ccf_set ##1 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 909781868)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1679489992) ##2 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2390436892) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 !PENABLE) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1674609095) ##2 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 14) && (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3910921938) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3850694347) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && dma_req) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 803413855) ##4 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##1 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) && ccf_set ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2573758002) && (key_bus <= 3452342427) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1902069730) ##1 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1661120454) ##1 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && (data_type == 3)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 2140150271) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 252)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 252) ##1 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1661120454)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0)) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2299) ##3 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2458362405)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) && (iv_sel == 4) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && (next_state == 1)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 (chmod_in == 2)) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && err_ie) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3962134744) ##1 (PWDATA == 4101) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) && PENABLE ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) && (key_sel == 0) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 key_deriv) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 (chmod == 2)) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1558703545) ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 write_en ##1 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 !ccf_set ##1 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2623) ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2390436892) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 !PENABLE) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && ccf) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##3 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2595830837) ##2 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1317724573) && (key_bus <= 1764717010) ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1740977103)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412)) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 !PRESETn ##1 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##3 (data_type == 3)) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 !disable_core) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 aes_cr_wr_en ##1 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1897836002) ##2 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##4 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##4 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && read_en) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 (PWDATA == 4077)) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2390436892) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441542179) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##1 !PSEL ##1 (PADDR == 0) ##1 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && (PADDR == 14)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1188897165) && (key_bus <= 1764717010) ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2147193855) && (col_bus <= 4293044479) ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 409571632) && (key_bus <= 4294938879) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 dma_in_en) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##4 (data_type == 1)) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0) ##1 1) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core && (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 dma_req ##1 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##1 (mode_in == 1) ##3 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##1 (PRDATA == 0) ##3 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##1 (PADDR == 7) ##3 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##4 (chmod == 1)) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##3 (PWDATA == 2566)) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (PWDATA == 4101) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##4 (chmod_in == 1)) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) && (bus_out_mux == 0) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##3 dma_in_en) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2219594760) ##4 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2609973303) ##4 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && !access_permission ##1 1) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##1 PRESETn ##2 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2219594760) ##4 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##4 (key_sel == 2)) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##1 (key_sel == 0) ##3 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##3 !ccfc) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 255387422)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##2 (PWDATA == 3887) ##1 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##4 (PWDATA == 186)) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##1 (bus_out == 0) ##3 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && (key_sel == 1)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1050812797) ##1 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##4 (PADDR == 13)) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##1 !ccfc ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##4 (mode == 3)) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) && (PADDR == 11) ##4 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 (chmod_in == 0) ##1 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) && (key_sel == 0) ##4 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (PADDR == 0) ##1 1) |-> (col_addr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##3 (key_sel == 1)) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3914595538) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1905091043) && (key_bus <= 2422709280) ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && !errc ##1 1) |-> (cnt == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) && (PADDR == 9) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1902069730) ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3250770563) && (key_bus <= 3602021037) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3016469607) && (key_bus <= 3454515867) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3154887288) && (key_bus <= 3726208188) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##1 (PWDATA == 6164) ##2 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3042186346)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##2 aes_cr_wr_en ##1 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1661120454)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1661120454)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2390436892) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1661120454)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3064734317)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1091724162) ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 5) && (PWDATA == 4101) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##2 errc ##1 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) && (key_sel == 2) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3717735611) ##4 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) && (iv_sel == 1) ##4 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1533563830) && (iv_bus <= 2750592583) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) && (PRDATA >= 0) && (PRDATA <= 2390436892) ##1 !PSEL ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##1 !PSEL ##2 (bus_out_mux == 0)) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1439709099)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1661120454) ##1 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1117693317) ##3 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 15) && (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3460654748) ##2 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 int_ccf) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 44121349) ##1 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2002864622)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2632425529) ##4 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 (iv_sel == 4)) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1024418682) ##2 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2579713587) && (col_bus <= 4294698239) ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7818) ##2 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3195749500) ##3 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 3195749500) ##3 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 PSEL ##1 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && (iv_sel == 0)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2498595881) ##1 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 ccf_set) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3881722574) ##1 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##4 !PWRITE) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 ccf_ie) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 PCLK) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && (chmod == 3)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 (PWDATA == 4930)) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2086148088) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3935106773) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2573758002) && (key_bus <= 3444752538) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##1 (bus_out_mux == 0) ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3179689083) && (key_bus <= 3753921215) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3515641507) ##1 1) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 !PENABLE) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 dma_out_en) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 !errc ##1 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 err_ie) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 193564439) ##1 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && dma_in_en) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) && write_en ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##4 !write_en) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) && (bus_out_mux == 1) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) (!ccf && (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 ccfc) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 dma_in_en) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req && (PWDATA == 4101) ##1 !PSEL ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 148593937) ##2 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 3989248) && (iv_bus <= 1899712482) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 399188783)) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2144166399) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 (mode_in == 0) ##1 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 2) ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 818123105) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 (bus_out_mux == 0) ##1 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 dma_req) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req && (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 !errc ##1 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 PCLK) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2991466596)) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 key_deriv) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1433818026) && (key_bus <= 1764717010) ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1395263398) ##4 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 148593937) ##2 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##3 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) && ccf ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 918020461) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 dma_req) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 dma_out_en) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 (data_type == 1)) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && enable) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##4 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2452355108) && (col_bus <= 4293044479) ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && (bus_out_mux == 0)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 148593937) ##2 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) && (bus_out_mux >= 0) && (bus_out_mux <= 2390436892) ##1 !PSEL ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##3 errc ##1 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##3 aes_cr_wr_en ##1 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && cnt_en) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 11) && (PWDATA == 3668) ##4 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##4 (mode_in == 3)) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##3 (iv_sel == 0) ##1 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##3 (bus_out_mux == 0) ##1 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##3 ccf_ie) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##3 (PADDR == 0) ##1 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##2 (PADDR == 0) ##2 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) && PWRITE ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##2 (chmod_in == 0) ##2 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##1 !read_en ##3 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) && ccf_set ##4 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && dma_out_en) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##3 PSEL ##1 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##2 PRESETn ##2 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##3 !ccfc ##1 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) && dma_req ##4 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##1 !PCLK ##3 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4101) ##2 (mode_in == 1) ##1 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3668) ##1 errc ##3 1) |-> (aes_cr == 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && ccf_ie) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 !disable_core ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 (next_state == 1) ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 (mode == 2) ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && ccf_ie ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1861869021) && (col_bus <= 2443408931) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 346936105) && (key_bus <= 1509617587) ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 (PADDR == 0) ##2 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) && ccf_set ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 4237703417) ##2 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 5) && (PWDATA == 6410) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 ccf_ie ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 (PRDATA == 0) ##2 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 (iv_sel == 2) ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 (data_type == 1)) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1661120454) ##1 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 (iv_sel == 0) ##2 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 409571632) && (key_bus <= 4294938879) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 PWRITE) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 ccfc) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1065475455) ##4 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892624865) && (iv_bus <= 2406000670) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1753755601) ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2898882137) ##4 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2081116664) ##2 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4237703417) ##2 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 52312326) ##4 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 (next_state == 1)) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 (PWDATA == 1170) ##2 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 !PENABLE ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##4 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) && PENABLE ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##4 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 write_en ##2 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1263532950) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1132336518) ##2 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2387060764)) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2387060764) ##1 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2387060764) ##2 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1854232541)) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 258224926)) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1117693317) ##3 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1132336518)) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2232805386)) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 258224926) ##1 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1132336518) ##1 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1496925618)) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 204957976) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) ##1 (PADDR == 1)) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) ##1 dma_in_en) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##3 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##3 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) ##1 (data_type == 3)) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##3 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 4237703417) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1496925618) ##1 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1860398045) && (col_bus <= 2445174307) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538033079) && (iv_bus <= 2752881736) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2566848561) && (key_bus <= 4294938879) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538033079) && (iv_bus <= 2751253063) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1901153250) && (key_bus <= 2629722681) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2091326457) ##2 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) && PRESETn ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 613944137)) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 613944137) ##1 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3807947973)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 495164731)) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && ccf) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && (key_sel == 1)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) && (PADDR == 5) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 15) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 405686576) ##4 1) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3935106773) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && dma_req) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2097978874) ##3 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 252) ##1 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) ##1 (mode_in == 2)) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1393149350)) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) (errc ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) ##1 (mode == 2)) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1091) ##4 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 4237703417) ##2 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && (mode == 3)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && PCLK) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 386700590) && (key_bus <= 4294938879) ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) ##1 (next_state == 1)) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##3 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 14) && (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 (mode == 2)) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2032436722) ##3 1) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1447170476) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1661120454)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1137382791)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3042186346)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3503193761)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1661120454) ##1 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && (chmod == 3)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 (mode_in == 2) ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4237703417) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 4237703417) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3406055574) ##3 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 dma_req) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 dma_req ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 4237703417) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 386700590) && (key_bus <= 2343222295) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 (key_sel == 2)) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 52312326) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && read_en) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 444822325) ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 910592364) ##4 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 4237703417) ##2 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1940085223) && (key_bus <= 2091843065) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2597) ##4 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2288392720) ##4 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##4 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 (PWDATA == 7091) ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1015574393) ##4 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2537297454) && (key_bus <= 4294938879) ##4 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3064734317)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1410164136) && (col_bus <= 2140539903) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1903545826) && (key_bus <= 2422709280) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 (bus_out_mux == 0) ##2 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 (PWDATA == 4930)) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##3 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1188897165) && (key_bus <= 1764717010) ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 985787765) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858592221) ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2002864622)) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) && (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 146981649) ##2 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2791931468) && (iv_bus <= 3941883605) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1685) && (PWDATA <= 3356) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2021) && (PWDATA <= 4043) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2036) && (PWDATA <= 4067) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 (chmod == 1)) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 (chmod == 1) ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 449016117) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 PRESETn) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145630207) && (iv_bus <= 4293288191) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 dma_out_en) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 dma_out_en ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 (PADDR == 5)) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3516889763) && (key_bus <= 3910921938) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 (PADDR == 10) ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 (aes_cr == 1715) ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 ccf_set ##1 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5459) && (PWDATA <= 8191) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) ##1 (bus_out_mux == 1)) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 cnt_en ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 !ccf_set ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 !PWRITE ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 !read_en ##2 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 enable ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3346) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406947358) && (iv_bus <= 4293288191) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1015574393) ##3 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3179689083) && (key_bus <= 3753921215) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5582) ##2 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3535777957) ##2 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 514526013) ##3 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 514526013) ##3 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 !PSEL) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 (bus_out == 0) ##2 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 (chmod == 2)) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##2 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3515641507) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) ##1 err_ie) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 68544264) ##2 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 68544264) ##3 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1313045916) ##2 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1955513321) && (key_bus <= 2161881089) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1393149350)) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##3 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) && PENABLE ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 !PCLK ##2 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 !disable_core) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 dma_in_en) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538816951) && (iv_bus <= 2751253063) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 PRESETn) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2065) && (PWDATA <= 4102) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 410593072) ##2 1) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1420250025) && (iv_bus <= 2155567104) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4959) && (PWDATA <= 6576) ##3 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1336521119) && (col_bus <= 1915481060) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858962397) && (col_bus <= 2441154595) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538816951) && (iv_bus <= 2751253063) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5582) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && (iv_sel == 0) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2597) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##4 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) ##1 enable) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 3) && (PADDR <= 4) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2604919350) ##3 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 404210992) && (col_bus <= 4294698239) ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1894467553) && (key_bus <= 2393253917) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 (data_type == 1) ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2386194972) ##3 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (!ccf && (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1902069730) ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##1 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) ##1 ccf_ie) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##1 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) ##1 !read_en) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && PWRITE ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (PWDATA == 802) ##1 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) && PWRITE ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) ##1 cnt_en) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2458362405) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 errc ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3515641507)) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2763941961) && (key_bus <= 4294938879) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 !PENABLE) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##4 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2318117396) && (key_bus <= 4294938879) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6130) && (PWDATA <= 8191) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2445722147) && (col_bus <= 4294698239) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3390071444) ##4 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2212630023) ##3 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3992718555) ##3 1) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2299) ##3 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && PSEL) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1439709099) ##1 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2638970426) ##2 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && (next_state == 1) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1317724573) && (key_bus <= 1764717010) ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3014347879) && (key_bus <= 3452342427) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) && (bus_out_mux == 0) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) ##1 dma_out_en) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 118063374)) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##2 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 305695524)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 4109419241) ##3 1) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 255387422)) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 6) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 677888848) ##3 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2117635580) ##3 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2040948723) ##4 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1837122523) ##2 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3176233082) ##2 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2604919350) ##4 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2595830837) ##2 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2638970426) ##1 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 958729586) ##1 1) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 803413855) ##4 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1791265237) ##4 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4141781741) ##4 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4682) ##4 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 918020461) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 148593937) ##2 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3984935131) ##3 1) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 148593937) ##2 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 148593937) ##2 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2021080048) ##2 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1740977103)) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2147078655) && (iv_bus <= 4293288191) ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3894966992) ##2 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 934472559) && (col_bus <= 1394226086) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 PENABLE ##2 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2583299123) && (col_bus <= 4294698239) ##2 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 dma_in_en ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##2 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) ##1 !disable_core) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7596) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 4009038045) ##2 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1661120454)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 3905253585) ##4 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 252)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 !read_en) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (PWDATA == 6420) ##2 1) |-> (aes_cr == 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1433818026) && (key_bus <= 1764717010) ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 15) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1569217979) ##2 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3438084249) ##4 1) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2091326457) ##3 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2097978874) ##2 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3767404225) ##3 1) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 (chmod_in == 0) ##2 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3992718555) ##4 1) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2073371639) ##2 1) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) ##1 int_ccf) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) && PRESETn ##4 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023)) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##3 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 395997487) && (key_bus <= 4294938879) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) ##1 PRESETn) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3905253585) ##4 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2081116664) ##1 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 !PRESETn ##2 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2295465489) && (key_bus <= 2935639645) ##4 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1661120454) ##1 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 PENABLE) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##2 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 405686576) ##4 1) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 74247432) ##1 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 3767404225) ##3 1) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 !PRESETn ##1 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 410593072) ##1 1) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2521684524) ##3 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2580978739) && (key_bus <= 3910921938) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##3 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858592221) && (col_bus <= 2441154595) ##2 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 195226903) ##4 1) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 4116094698) ##3 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1439709099)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 900894059) ##1 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 dma_in_en) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 read_en ##3 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) && (key_sel == 2) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) ##1 dma_req) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 cnt_en) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 PSEL ##3 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1661120454)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1661120454) ##1 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 2) ##1 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core && (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5242) ##1 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) ##1 PWRITE) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3262128772) && (key_bus <= 3622786223) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1661120454)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2458362405)) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 !read_en) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && (bus_out_mux == 0) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1569217979) ##1 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3309400714) ##2 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1730291150) ##2 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && (PADDR == 14)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && (bus_out == 0) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##4 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2147193855) && (col_bus <= 2886915160) ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##3 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2154011136) ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170721282) && (key_bus <= 2889524824) ##4 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 PWRITE ##2 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##4 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2537297454) && (key_bus <= 4294938879) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 ccf_ie) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##4 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 386700590) && (key_bus <= 2255003660) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##1 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##3 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##4 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 8) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 15) && (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2755) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (!read_en && (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858592221) ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && err_ie ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1951358952) && (key_bus <= 3910921938) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && (data_type == 3) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1730291150) ##3 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1894303201) ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##1 (PWDATA == 6271) ##3 1) |-> (aes_cr == 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##3 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1665648582)) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##1 (PWDATA == 4101) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 (mode_in == 2) ##2 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && (mode == 2) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2144166399) ##1 (PWDATA == 4101) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2156009985) && (col_bus <= 4294698239) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1218) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1741833167) ##1 (PWDATA == 4101) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && dma_out_en ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2033) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 255387422) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 PSEL ##1 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3309400714) ##3 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##1 (PWDATA == 4101) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1660) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2537297454) && (key_bus <= 4294938879) ##4 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2609515575) && (key_bus <= 3910921938) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) && write_en ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && (aes_cr == 2007) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##3 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1313045916) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) && ccf_set ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 909781868)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1065475455) ##4 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) ##1 !PENABLE) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2647650875) ##4 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 PCLK) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2073371639) ##2 1) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1789312469) ##1 (PWDATA == 4101) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##3 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3437) ##4 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 899) ##4 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5242) ##2 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 899) ##3 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1905091043) && (key_bus <= 2422709280) ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##1 (PWDATA == 6271) ##3 1) |-> (next_state == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1421046697) && (iv_bus <= 2140150271) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1442044843) && (key_bus <= 2170136578) ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && (chmod == 2) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1065475455) ##4 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2073371639) ##3 1) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && enable ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2377132059) && (col_bus <= 2963672161) ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##4 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 616708937) && (col_bus <= 1224980370) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##1 (PWDATA == 4101) ##1 !PSEL ##2 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && dma_in_en ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##1 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) ##1 (key_sel == 0)) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858253277) ##1 (PWDATA == 4101) ##3 1) |-> (aes_cr == 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 int_ccf) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) && (key_sel == 0) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3914595538) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2086148088) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3910921938) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 PCLK) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 3767404225) ##4 1) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 dma_out_en) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 ccf_set) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 ccf) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2395544605) ##3 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 (PADDR == 7)) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) && aes_cr_wr_en ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 354369322) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3358861456) ##3 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (bus_out_mux == 0) ##1 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 ccf) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 PWRITE) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 PWRITE ##1 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 ccfc ##2 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 aes_cr_wr_en ##1 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) && PENABLE ##4 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 write_en ##1 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 !disable_core) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 948959601) ##1 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 !errc) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 dma_out_en) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 !ccfc ##3 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (chmod == 1)) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (PADDR == 2)) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (data_type == 3)) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (next_state == 1)) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) && PSEL ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 enable) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 (PWDATA == 8142) ##2 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (PADDR == 0) ##1 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (mode_in == 0) ##1 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 (PWDATA == 4364) ##3 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (iv_sel == 0) ##1 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (chmod_in == 1) ##1 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 (bus_out_mux == 0) ##2 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 (mode_in == 1) ##3 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 (PADDR == 2) ##2 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1156275081) && (col_bus <= 1516087732) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) && (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 934472559) && (col_bus <= 1862389726) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2573758002) && (key_bus <= 3444752538) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 495164731) ##1 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 aes_cr_wr_en ##2 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 (mode_in == 0)) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3154887288) && (key_bus <= 3726208188) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2573758002) && (key_bus <= 3452342427) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3250770563) && (key_bus <= 3602021037) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 (chmod_in == 2)) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 (data_type == 1)) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 677888848) ##4 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2097978874) ##3 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 ccf_ie) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5163) ##1 dma_req) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3016469607) && (key_bus <= 3454515867) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 (chmod_in == 2)) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 enable) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 err_ie) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 errc ##2 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 900894059) ##2 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1967668714) && (key_bus <= 2325305877) ##2 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 514526013) ##4 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 dma_req) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2097978874) ##2 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr == 1218));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (bus_out_mux == 0)) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && cnt_en ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (key_sel == 0)) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) (errc ##4 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1330358686) ##4 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2089727481) ##4 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2089727481) ##4 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2135888382) ##4 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 4) && (PWDATA == 1928) ##4 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (PWDATA == 7351)) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 cnt_en) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) && (key_sel == 3) ##4 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1065475455) ##4 1) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1020398457) ##3 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1837122523) ##3 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (mode_in == 2)) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 (chmod_in == 2) ##2 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (chmod_in == 1)) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (mode == 2)) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 (chmod_in == 0) ##3 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 4009038045) ##1 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3406055574) ##2 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1020398457) ##4 1) |-> (aes_cr == 1847));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 (chmod == 3)) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##2 (PADDR == 2) ##2 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##2 write_en ##2 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2021080048) ##2 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) && (iv_sel == 0) ##4 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 dma_out_en) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 3989248) && (iv_bus <= 1899712482) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1674609095) ##2 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 405686576) ##4 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 2140150271) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 4116094698) ##3 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1791265237) ##4 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2073371639) ##3 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 148593937) ##2 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 148593937) ##2 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2073371639) ##2 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 346936105) && (key_bus <= 1509617587) ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 410593072) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 405686576) ##4 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2554645040) && (iv_bus <= 4293288191) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 3390071444) ##4 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 (mode == 2)) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##3 (mode_in == 3) ##1 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3438084249) ##4 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1887796193)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2154969088) && (col_bus <= 4294698239) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##1 !ccf_set ##3 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (PWDATA == 3815) ##4 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4095) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##4 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##3 aes_cr_wr_en ##1 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 cnt_en) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1730291150) ##3 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (errc ##4 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 231824667)) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 !disable_core) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3042186346) ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 136963856)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2212630023) ##3 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##3 (PWDATA == 6846) ##1 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##2 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##2 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 (mode_in == 2)) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 (PWDATA == 7027)) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 4102) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 240157468) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 (PADDR == 12)) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 107803404)) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 (PRDATA == 0)) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1820)) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 399188783)) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) && (key_sel == 2) ##4 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1660) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4114433258)) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 !ccfc) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##2 PENABLE ##2 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 899) ##4 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2537297454) && (key_bus <= 4294938879) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6583) && (PWDATA <= 8191) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1661120454)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1441808811) && (key_bus <= 2170136578) ##2 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##2 PRESETn ##2 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1439709099)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 (chmod_in == 3)) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 3390071444) ##4 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 399188783)) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468)) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2609515575) && (key_bus <= 3910921938) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2604919350) ##3 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 399188783)) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 240157468)) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 (next_state == 1)) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2521684524) ##3 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1065475455) ##4 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 399188783)) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 int_ccf) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##1 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1902069730) ##1 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2638970426) ##2 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##4 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3850694347) ##3 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3309400714) ##2 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1569217979) ##2 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1569217979) ##1 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 722705750) ##1 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2032436722) ##3 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3905253585) ##4 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3087010416) ##2 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2154365952) && (col_bus <= 4294698239) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##2 (PWDATA == 5969) ##2 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2295465489) && (key_bus <= 2935639645) ##4 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1218) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##4 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2377132059) && (col_bus <= 2963672161) ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##2 PWRITE ##2 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1395263398) ##4 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2073371639) ##2 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 405686576) ##4 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4682) ##4 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1995401197)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1442044843) && (key_bus <= 2170136578) ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3049035371)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 909781868)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4995) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 3905253585) ##3 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1764717010) ##1 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1661120454)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1677) ##1 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1730291150) ##2 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4092) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2604919350) ##4 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858592221) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3437) ##4 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 899) ##3 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5242) ##1 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 148593937) ##2 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##1 (PADDR == 5) ##3 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 74247432) ##1 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 410593072) ##2 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4084) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##3 PWRITE ##1 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145630207) && (iv_bus <= 4293288191) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##1 PWRITE ##3 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##3 !read_en ##1 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 enable) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2410053663) && (iv_bus <= 4293288191) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 (bus_out_mux == 0)) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3767404225) ##3 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2730173509)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2517297708)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2566848561) && (key_bus <= 4294938879) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3064734317)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 252) ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##1 (key_sel == 2) ##3 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 958729586) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1661120454) ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1661120454) ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1663506374) ##1 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170721282) && (key_bus <= 2889524824) ##4 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3824184519) ##3 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 PRESETn) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2147193855) && (col_bus <= 2886915160) ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3435602585) ##3 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##3 PRESETn ##1 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538816951) && (iv_bus <= 2751253063) ##1 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 dma_in_en) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 PCLK) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##4 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##4 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##4 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (PWDATA == 3815) ##4 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 !PENABLE) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##1 !read_en ##3 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##3 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 ccf) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1894303201) ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##3 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2154011136) ##2 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1527172022) ##4 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##1 !PSEL ##3 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##3 (PWDATA == 7775)) |-> (aes_cr == 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 872106855) ##3 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##3 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2075144695) ##3 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##1 (PWDATA == 6375) ##3 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##3 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2454608420) ##2 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##3 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 918020461) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3877216974) ##2 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##3 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3042186346)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1661120454)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 PWRITE) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2393333789) ##3 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2454608420) ##3 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 872106855) ##3 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15) ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5242) ##2 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 252)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2150378496) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1091724162) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##1 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2075144695) ##2 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 274322208) ##2 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 ccf_ie) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2540576302) && (iv_bus <= 4293288191) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##2 PSEL ##2 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3824184519) ##4 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1065475455) ##4 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1738012623) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3992718555) ##4 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##3 ccfc ##1 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1700061130) ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3975397593) ##4 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##3 !errc ##1 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##3 !PCLK ##1 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##1 (chmod_in == 3) ##3 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3975397593) ##3 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##1 ccfc ##3 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 498667835) && (key_bus <= 1888007137) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 (data_type == 1)) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1835069914) ##3 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3317) && (PWDATA <= 4947) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1685) && (PWDATA <= 3356) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2580978739) && (key_bus <= 3910921938) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1137382791)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##3 (PWDATA == 6698) ##1 1) |-> (aes_cr == 1706));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##2 (chmod_in == 2) ##2 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1839827419) ##4 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) (errc ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr == 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) && (PADDR == 5) ##4 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 (bus_out == 0)) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1091724162)) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 4257870075) ##4 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4095) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##3 write_en ##1 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req && (PWDATA == 3815) ##4 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2075144695) ##1 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3984935131) ##3 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1661120454) ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4257870075) ##4 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2040948723) ##4 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 5) && (PWDATA == 3815) ##4 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 195226903) ##4 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3346) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2146077183) && (iv_bus <= 4293288191) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1218) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##3 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2086148088) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3877216974) ##3 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) (enable ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1661120454)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6102)) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##3 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2424084512) && (key_bus <= 4294938879) ##3 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##3 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3309400714) ##3 1) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##3 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2147078655) && (iv_bus <= 4293288191) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4092) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2155774464) && (col_bus <= 4294698239) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) && PWRITE ##4 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) (!ccf && (PWDATA == 3815) ##4 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##1 !errc ##3 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2057) ##1 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2033) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##4 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##3 (PWDATA == 7987)) |-> (aes_cr == 124));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3367) && (PWDATA <= 5002) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 1777146835) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 498667835) && (key_bus <= 1726558157) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3435602585) ##1 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2147193855) && (col_bus <= 4293044479) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1661120454) ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 dma_req) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1218) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1959341033) && (col_bus <= 2345408023) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##3 (chmod_in == 1) ##1 1) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3815) ##4 !read_en) |-> (aes_cr == 1779));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1854232541)) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986049755) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1702380490) ##3 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 (chmod == 1) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1363240354)) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1397446054)) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 (PADDR == 11)) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2755) && (PWDATA <= 5481) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2181006339)) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2352) ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7596) ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2387060764)) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1671) && (PWDATA <= 3323) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1132336518) ##2 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3309400714) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1496925618) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##3 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##3 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 (chmod == 1)) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##1 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2604919350) ##3 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) ##1 (chmod_in == 3) ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 2) && (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 899) ##4 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 (bus_out_mux == 0)) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) ##2 (chmod_in == 3)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##3 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) && (key_sel == 2) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 71339272) ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1065475455) ##4 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2387060764) ##2 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) ##1 PRESETn ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) ##1 ccf_set ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1496925618)) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) ##2 read_en) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 enable) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1024418682) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3437) ##4 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2039) && (PWDATA <= 4068) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1132336518)) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2893447256) ##1 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && (aes_cr == 1847) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) ##2 (PADDR == 9)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3309400714) ##3 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2604919350) ##4 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 4237703417) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##3 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2081116664) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2638970426) ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##3 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 (mode == 2)) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1948187112) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 4237703417) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1730291150) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2232805386)) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2874607702)) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2991466596)) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) && (iv_sel == 0) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 cnt_en) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3894966992) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2156009985) && (col_bus <= 4294698239) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2164712450) ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1940085223) && (key_bus <= 2091843065) ##2 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && (mode == 2) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && dma_req ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2299) ##3 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5242) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2068) && (PWDATA <= 4102) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2062) && (PWDATA <= 4102) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7818) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 235660572) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) ##2 (chmod == 3)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4141781741) ##4 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2407091230) && (iv_bus <= 4293288191) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 (PADDR == 0) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##3 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 899) ##3 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1091) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3195749500) ##3 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2219594760) ##4 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5242) ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2386194972) ##3 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##4 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2117635580) ##3 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 4258759931)) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1569217979) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) ##1 PSEL ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2597) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 !ccf_set) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 2140779007) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && ccf_set ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 2) && (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 PWRITE) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 204856088) && (key_bus <= 2247899147) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 15) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 !PCLK ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 258224926)) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1322087325) ##2 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1955513321) && (key_bus <= 2161881089) ##2 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2874607702) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) ##2 dma_req) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 !disable_core) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 15) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 2315982356) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1894467553) && (key_bus <= 2393253917) ##2 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && (bus_out_mux == 0) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1951358952) && (key_bus <= 3910921938) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 204957976) ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 1898053602) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1079157632) && (key_bus <= 1560977850) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2021) && (PWDATA <= 4043) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2097978874) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5582) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) && (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2419384352) && (iv_bus <= 4291442943) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 386700590) && (key_bus <= 4294938879) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 344572713) && (key_bus <= 3935839445) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) ##1 write_en ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1322087325)) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) ##1 (mode_in == 3) ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2387060764) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1397446054) ##2 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1903545826) && (key_bus <= 2422709280) ##2 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 1) && (mode <= 2) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && PWRITE ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) ##2 (iv_sel == 4)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 !PCLK) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core && (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##1 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 (iv_sel == 1)) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) ##1 !PCLK ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 (PWDATA == 6629)) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1117693317) ##3 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2626517561)) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) ##1 PWRITE ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) && (bus_out_mux == 0) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1903627234) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 122991886) && (key_bus <= 2006531567) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3881722574) ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && (iv_sel == 0) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##3 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 enable ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3176233082) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 (mode == 2)) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && (next_state == 1) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2609973303) ##4 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1619) && (PWDATA <= 3177) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2893447256)) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##3 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2638970426) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##2 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4092) ##2 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 ccfc) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2791931468) && (iv_bus <= 3941883605) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2424084512) && (key_bus <= 4294938879) ##3 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2091326457) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && PRESETn ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1065475455) ##4 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1897836002) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 (mode_in == 0)) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 74247432) ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 (data_type == 3)) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) ##1 (PADDR == 0) ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 (mode == 2) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##3 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2626517561) ##3 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) && (bus_out == 0) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2152976384) && (iv_bus <= 4291442943) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 !disable_core ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && (data_type == 3) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2036) && (PWDATA <= 4072) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1397446054) ##1 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 (chmod_in == 3)) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 4196227316)) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2154808832) && (iv_bus <= 4293115647) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 write_en ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2498595881) ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4061) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 2315982356) ##1 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) ##2 (mode_in == 3)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2377) ##3 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) (!read_en && (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) ##2 (data_type == 2)) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6583) && (PWDATA <= 8191) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256)) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 4116094698) ##3 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) ##2 ccfc) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) ##1 !ccfc ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4237703417) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1764717010) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1753755601) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 (PADDR == 10) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2146077183) && (iv_bus <= 4293288191) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 dma_out_en) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) ##2 ccf) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2755) ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1447170476) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && ccf ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1263532950) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2759) && (PWDATA <= 5481) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1363240354) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 444822325) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) && PENABLE ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 (chmod_in == 0) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 (chmod_in == 2)) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 (PWDATA == 1170) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 (PWDATA == 7091) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 dma_in_en) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145630207) && (iv_bus <= 4293288191) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 (key_sel == 2)) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406947358) && (iv_bus <= 4293288191) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 (iv_sel == 0) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 ccf_ie ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 4237703417) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4092) ##2 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 5) && (PWDATA == 6410) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 390530862) && (iv_bus <= 4293288191) ##1 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1741833167) ##3 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 PWRITE) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 !disable_core) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 dma_in_en) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 ccfc) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 !ccf_set ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2036) && (PWDATA <= 4067) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 195570455) ##1 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##3 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && dma_in_en ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && (chmod == 1) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 449016117) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 dma_in_en ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 (chmod == 1)) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1730291150) ##3 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 (aes_cr == 1715) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256)) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) (errc ##3 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 (next_state == 1) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 498667835) && (key_bus <= 2394635293) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 122991886) && (key_bus <= 1373288355) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##1 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) ##2 PSEL) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 PENABLE ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##3 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 errc ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 (next_state == 1)) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 (PADDR == 5)) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 910592364) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 dma_out_en) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 4237703417) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 PRESETn) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1188)) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 (mode_in == 2) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) ##1 !errc ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 (mode_in == 2) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1717) ##1 aes_cr_wr_en ##1 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 (data_type == 1)) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 (PRDATA == 0) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) && ccf_set ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 !PWRITE ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858253277) ##1 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 (data_type == 1) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1313045916) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 PWRITE ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && PCLK ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && dma_out_en ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 !read_en ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 3905253585) ##3 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 cnt_en ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 enable) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 aes_cr_wr_en ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2597) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 ccf_ie) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 cnt_en) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 195570455) ##3 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 (iv_sel == 2) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1860958685) ##1 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2248106507) ##1 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 (bus_out == 0) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 4237703417) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2898882137) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##2 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2647650875) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1015574393) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##3 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4237703417) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && enable ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1065475455) ##4 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3535777957) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 147967249)) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 dma_req) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##1 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##1 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 !PENABLE ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##1 (PWDATA == 5163) ##1 1) |-> (aes_cr >= 1218) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1100556163) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && err_ie ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2288392720) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 (next_state == 1)) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3256960644) ##3 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5582) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 496339771) ##1 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256)) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) && (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && cnt_en ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##1 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##3 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 dma_req ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 195570455) ##2 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##1 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##2 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2181006339) ##1 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##3 !read_en) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##2 dma_out_en ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1373606819) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 506341692)) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 423522098) ##1 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1322087325) ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 err_ie) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6410) ##1 (bus_out_mux == 0) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##3 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) && (iv_sel == 1) ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) && (chmod == 3)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2105926651) ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1096898946) && (key_bus <= 1634212290) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2436935202) ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##4 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 147967249)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 386700590) && (key_bus <= 4294938879) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2597679157) && (key_bus <= 2856203860) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2181006339) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##2 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##3 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 (PWDATA == 3560)) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2741) && (PWDATA <= 5469) ##3 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 2) && (iv_sel <= 4) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (!read_en && (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1258654614) && (key_bus <= 2067817462) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##1 (mode_in == 1) ##3 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2436935202) ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2132724734) && (iv_bus <= 2905456730) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 PSEL) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 293888803) ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 1) && (PADDR <= 2) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) && dma_in_en) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2015699952)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##1 (PWDATA == 1420) ##3 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3877216974) ##2 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 !ccf_set) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2626517561) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##3 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 (mode == 1)) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2893447256) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##2 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 (chmod == 3)) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 188308758) && (iv_bus <= 4293288191) ##3 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2759) && (PWDATA <= 5482) ##3 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 423522098) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1545722296) && (col_bus <= 2758833224) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1322087325) ##2 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441154595) && (col_bus <= 4294698239) ##3 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##2 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 (PRDATA == 0) ##2 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2880883799)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 11) && (PWDATA == 1633) ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4153443567) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##3 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 (iv_sel == 8) ##2 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2991466596)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2156994049) && (col_bus <= 4293855487) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 (PADDR == 10)) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1085170561)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 (chmod_in == 3)) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 (key_sel == 0)) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) && (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 943272816) && (key_bus <= 1903627234) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##3 !PRESETn ##1 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##1 (iv_sel == 1) ##3 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) && (bus_out_mux == 0)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) && dma_req) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 871142247) ##3 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) && PENABLE) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 871142247) ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 219908890) ##3 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 2) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1322087325) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) && PSEL ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 (key_sel == 0) ##2 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##1 PSEL ##3 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 !PSEL ##2 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 15) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1397446054)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2422023712) && (key_bus <= 2969515617) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##3 (PADDR == 0) ##1 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 (bus_out == 0) ##2 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2400659486) && (iv_bus <= 2949092447) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##3 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (PWDATA == 1633) ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2391900701) && (col_bus <= 2976833634) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 871142247) ##3 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2099599866) ##1 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 (PADDR == 8) ##2 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 !ccfc ##2 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##2 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1999) && (PWDATA <= 4017) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1527172022) ##4 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1188)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) && (mode == 1)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2436935202) ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 PWRITE ##2 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1020398457) ##4 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1854054365) && (col_bus <= 2454608420) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4081409766) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##3 ccfc ##1 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2154969088) && (col_bus <= 4294698239) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 PCLK ##2 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 dma_in_en) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##1 ccfc ##3 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2442562083) && (col_bus <= 4294698239) ##3 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 938998127) && (key_bus <= 1418064809) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 195570455) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) && key_deriv) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 ccfc) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (PWDATA == 1633) ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##1 !PWRITE ##3 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 (PWDATA == 5967) ##2 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (PWDATA == 1633) ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2874607702)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2584784436) && (key_bus <= 2699374145) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441154595) && (col_bus <= 4294698239) ##3 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##3 PSEL ##1 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##2 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) && PENABLE ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2140539903) && (col_bus <= 2877165142) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##4 (PWDATA == 7987)) |-> (data_type == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1740977103)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 219908890) ##2 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1837122523) ##2 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 4258759931)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2026) && (PWDATA <= 4067) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1891124705) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2454608420) ##2 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2499186217) && (key_bus <= 2646045755) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 136963856)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 255387422)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2065) && (PWDATA <= 4101) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##1 (chmod_in == 0) ##3 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##1 (PADDR == 11) ##3 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892271073) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2141045247) && (col_bus <= 2879755351) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##3 (PWDATA == 7775) ##1 1) |-> (chmod == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2458362405)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 498667835) && (key_bus <= 4167842544) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 key_deriv) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) && err_ie) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 900894059) ##2 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1839827419) ##4 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##3 aes_cr_wr_en ##1 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1322087325)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 496339771) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##1 !ccf_set ##3 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##3 ccf_set ##1 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##2 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 (mode_in == 1) ##2 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2181006339)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1085170561)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 4) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 506341692)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6130) && (PWDATA <= 8191) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 195570455) ##2 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 !PWRITE) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1397446054) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##1 read_en ##3 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1191465358) && (key_bus <= 1964888554) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 4249210618)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 871142247) ##3 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3962134744) ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2458362405) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2626517561)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1546945464) && (col_bus <= 2760972361) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2075144695) ##3 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2410053663) && (iv_bus <= 4293288191) ##1 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 (chmod_in == 2) ##2 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 1) && (chmod_in <= 2) ##3 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) && (PADDR == 11) ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2436935202) ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##3 (chmod_in == 2) ##1 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 (iv_sel == 2)) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##3 (mode_in == 3) ##1 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2075144695) ##2 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 err_ie) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2446996003) && (col_bus <= 4294698239) ##3 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) && read_en ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2140539903) && (col_bus <= 2879844439) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3975397593) ##3 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1766513618) && (key_bus <= 1992530925) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1020398457) ##3 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2146174463) && (iv_bus <= 4293288191) ##1 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858962397) && (col_bus <= 2441010210) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1903545826) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##1 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3067237485) ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 948959601) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##3 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2395544605) ##2 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3358861456) ##3 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1789312469) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2541637678) && (key_bus <= 2736334918) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2110743547) ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 871142247) ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 1) && (data_type <= 3) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##1 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 219908890) ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2395544605) ##3 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2454608420) ##3 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 948959601) ##2 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##3 write_en ##1 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1903545826) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3975397593) ##4 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2517297708)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 386700590) && (key_bus <= 2342721047) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 3905253585) ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##3 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2358229529) && (iv_bus <= 2939542110) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##3 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 !read_en ##2 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2409081375) && (iv_bus <= 4293288191) ##1 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2099599866) ##2 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2393333789) ##3 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##2 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3824184519) ##4 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2874607702) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2075144695) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3365) && (PWDATA <= 5002) ##3 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 871142247) ##4 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 872106855) ##3 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3435602585) ##3 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1669) && (PWDATA <= 3324) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3824184519) ##3 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1903627234) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3322) && (PWDATA <= 4956) ##3 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##3 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##3 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) && (bus_out == 0)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 !ccf) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 PENABLE ##2 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1837122523) ##3 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2153251840) ##1 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1441808811) && (key_bus <= 2170136578) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1365901218) && (key_bus <= 1954853865) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 read_en) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3406055574) ##3 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2135888382) ##4 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2442562083) && (col_bus <= 4294698239) ##3 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3357) && (PWDATA <= 4997) ##3 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2446996003) && (col_bus <= 4294698239) ##3 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 errc ##2 1) |-> (aes_cr == 872));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145630207) && (iv_bus <= 4293288191) ##1 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2390436892) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) ##1 dma_in_en) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1959101929) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4104) && (PWDATA <= 6132) ##3 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 677888848) ##3 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2089727481) ##4 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2110743547) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2032436722) ##3 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 405686576) ##4 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2632425529) ##4 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2352624152) && (col_bus <= 2593061941) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) ##1 (chmod == 1)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) ##1 dma_req) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 153728274)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 !ccf_set) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 231824667)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 900894059) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##3 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2015699952) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && PCLK ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6592) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3767404225) ##3 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2117635580) ##3 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2390436892) ##3 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1336521119) && (col_bus <= 1915481060) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 129204495) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1959101929) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) ##1 !PSEL) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 405686576) ##4 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2135888382) ##4 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) && (key_sel == 0) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) && (PADDR == 0) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) && PENABLE ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1050812797) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) && (bus_out_mux == 0) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557304761) && (key_bus <= 2765941321) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && PRESETn ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) && (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 871142247) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) ##1 (bus_out_mux == 0)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) ##1 (mode_in == 2)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 (chmod_in == 3)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 948959601) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && PWRITE ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2409081375) && (iv_bus <= 4293288191) ##1 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 204856088) && (key_bus <= 2247899147) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3984935131) ##3 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2299) ##3 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && ccf_set ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858962397) && (col_bus <= 2441010210) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 (iv_sel == 1)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2153116672) && (col_bus <= 4294698239) ##3 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##3 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2110743547) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1410164136) && (col_bus <= 2140539903) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 1900306402) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##2 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##2 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3828108488)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2597679157) && (key_bus <= 2856203860) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4101) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3358861456) ##3 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1322087325) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) && (mode == 1) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2181006339) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##1 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##3 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4102) && (PWDATA <= 6128) ##3 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4114433258)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##3 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##3 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 195570455)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 399188783)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1100556163) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_en == 0)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6130) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##3 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3770447041) ##3 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2146174463) && (iv_bus <= 4293288191) ##1 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 219908890) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2390436892) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 871142247) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 dma_in_en) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 421632) && (key_bus <= 4111332074) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6102)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 (PADDR == 11)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 219908890) ##2 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) && err_ie ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 421632) && (key_bus <= 3984256218) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 985787765) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && (chmod == 1) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 !PCLK) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && (aes_cr == 1847) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1363240354) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##2 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2390436892) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) && (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && (mode == 2) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1860958685) && (col_bus <= 2446996003) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) ##1 (iv_en == 0)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) && (PRDATA == 0) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) ##1 (PADDR == 2)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 4249210618)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && (iv_sel == 0) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) ##1 (PWDATA == 7351)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2410053663) && (iv_bus <= 4293288191) ##1 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) ##1 (mode_in == 2)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 11) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 219908890) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 (next_state == 1)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 !disable_core) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2144166399) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) ##1 ccfc) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) && PSEL ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) ##1 (mode == 2)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441542179) && (col_bus <= 4294698239) ##1 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 2) && (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) ##1 enable) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) ##1 err_ie) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) ##1 cnt_en) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2073371639) ##2 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986049755) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2436935202) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 871142247) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2623) ##2 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) ##1 (iv_sel == 0)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) ##1 dma_in_en) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1892271073) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && dma_in_en ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1322087325) ##2 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) ##1 (next_state == 1)) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2395544605) ##3 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) ##1 PRESETn) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) ##1 !disable_core) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2556232240) && (key_bus <= 4294938879) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7596) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 enable) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2153116672) && (col_bus <= 4294698239) ##3 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2893447256) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) && PWRITE ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && err_ie ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && enable ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145630207) && (iv_bus <= 4293288191) ##1 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4127) && (PWDATA <= 8182) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 (mode == 2)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2248106507)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 871142247) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##2 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 dma_out_en) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2880883799)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892624865) && (iv_bus <= 2406947358) ##3 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && dma_req ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858962397) && (col_bus <= 2441010210) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1738012623) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2573758002) && (key_bus <= 4294938879) ##3 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core && (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4104) && (PWDATA <= 6132) ##3 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##3 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2015699952)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3503193761)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1397446054)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4095) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) ##1 !errc) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && cnt_en ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 423522098) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) ##1 !ccf_set) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 410593072) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 4009038045) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 871142247) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1860958685) && (col_bus <= 2446996003) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2573758002) && (key_bus <= 4294938879) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 10) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##3 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2556232240) && (key_bus <= 4294938879) ##3 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 496339771) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 195570455) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##3 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 cnt_en) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (PWDATA == 6410) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1715));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##3 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 err_ie) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1892271073) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##2 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && (data_type == 3) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 399188783)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) ##1 !write_en) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6595) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2727) && (PWDATA <= 5448) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2144166399) ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 (bus_out_mux == 0)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2154365952) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##3 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 386700590) && (key_bus <= 1896439266) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1733731790) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 PWRITE) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 (PWDATA == 6629)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2164516354) && (col_bus <= 2898153049) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1820)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) ##1 !PWRITE) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2874607702) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 699501395)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1702019018) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##3 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) && (chmod == 3) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) ##1 ccf) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2730173509)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##2 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##1 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) && (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && (bus_out_mux == 0) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2140539903) && (col_bus <= 2879844439) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156992513) ##3 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##2 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2407091230) ##3 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) ##1 !PCLK) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 147967249) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 (mode_in == 0)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1741833167) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1154969993) && (key_bus <= 1528828854) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2024) && (PWDATA <= 4047) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 1) && (PADDR <= 2) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) ##1 err_ie) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##2 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1849440220) && (col_bus <= 2450142244) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) ##1 key_deriv) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) && write_en ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2422023712) && (key_bus <= 2969515617) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 (data_type == 3)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) && dma_in_en ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##2 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1270512535) && (key_bus <= 1903627234) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) && (aes_cr == 872) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1556845497) && (key_bus <= 2762296393) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4102) && (PWDATA <= 6128) ##3 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && ccf ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##2 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1188)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1397446054) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2556232240) && (key_bus <= 4294938879) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2573758002) && (key_bus <= 4294938879) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) ##1 !PSEL) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) ##1 (PWDATA == 2737)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 11) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) && PENABLE ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 204856088) && (key_bus <= 2247899147) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) ##1 (PADDR == 3)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 1) && (chmod_in <= 2) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 188308758) && (iv_bus <= 4293288191) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) ##1 (chmod == 3)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2390436892) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) ##1 (chmod_in == 1)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) ##1 ccfc) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) ##1 dma_out_en) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) && (bus_out_mux == 0) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (errc ##3 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && (next_state == 1) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2099599866) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##2 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) && dma_req ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) ##1 PENABLE) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 802) && aes_cr_wr_en ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2436935202) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2099599866) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 ccfc) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && dma_out_en ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2390436892) ##3 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 399188783)) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) ##1 !errc) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) ##1 dma_req) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) && key_deriv ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) ##1 (mode == 1)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2436935202) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256)) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (!read_en && (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 871142247) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2857392212) && (key_bus <= 3961372888) ##3 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 1) && (iv_sel <= 2) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7327) && (bus_out == 0) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 1) && (chmod_in <= 2) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2436935202) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2745) ##3 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2414199839) && (iv_bus <= 4293288191) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 219908890) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && PCLK) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 495164731)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##2 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2436935202) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 219908890) ##2 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 147967249) ##2 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2181006339) ##1 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 219908890) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2099599866) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2390436892) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1313045916) ##2 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 2) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2144166399) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1663506374) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 ccf_ie) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##1 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1050812797) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2105926651) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 871142247) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 136963856)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2390436892) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (key_sel == 0)) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && ccf_set ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2135888382) ##4 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2893447256)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1887796193)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2626517561) ##2 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 399188783)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##1 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !PCLK) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3547982502)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##4 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##3 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2647650875) ##4 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_en && (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##2 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1496925618)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 910592364) ##4 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 399188783)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 147967249) ##2 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2623) ##2 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##2 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2409081375) && (iv_bus <= 4293288191) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6912) && (PWDATA <= 8191) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 dma_req) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2436935202) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 423522098) ##1 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 496339771) ##1 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 871142247) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 399188783)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2898882137) ##4 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 871142247) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 11) && (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##3 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 6) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && int_ccf) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1959101929) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2154365952) && (col_bus <= 4294698239) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2110743547) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 4237703417) ##2 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##3 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4107) && (PWDATA <= 6132) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2893447256)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3322) && (PWDATA <= 4956) ##3 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 1) && (chmod_in <= 2) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 (data_type == 1)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 699501395)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2613597751)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2893447256) ##1 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2741) && (PWDATA <= 5469) ##3 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 2137526782) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1397446054) ##1 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1397446054) ##2 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 240157468)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && PRESETn) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##1 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##3 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2632425529) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2110743547) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 231824667)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2390436892) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3807947973)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1764717010)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2099599866) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##1 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##1 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3231894657)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##3 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 871142247) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2436935202) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2517297708)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##2 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (data_type == 1) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (iv_sel == 1) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1397446054) ##1 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2002864622)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2626517561) ##2 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##2 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2741) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##1 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 871142247) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##1 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##3 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##1 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##3 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !disable_core) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && ccf_set) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 231824667)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 240157468)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##4 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && key_deriv ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##3 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 613944137)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1365901218) && (key_bus <= 1954853865) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##2 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 err_ie) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && dma_req) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (chmod == 1)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2387060764)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (PRDATA == 0)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (key_sel == 0)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && PCLK) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##1 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1820)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2759) && (PWDATA <= 5482) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6649) && (PWDATA <= 8191) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1393149350)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468) ##1 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (iv_sel == 1)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && dma_out_en ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 240157468) ##1 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && ccf ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2146077183) && (iv_bus <= 4293288191) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 cnt_en) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (iv_sel == 1)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (bus_out == 0) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##3 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (key_sel == 0)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 (mode == 1)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (data_type == 1)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2377) ##3 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2436935202) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 enable) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2181006339) ##1 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 399188783)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1322087325) ##1 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 423522098) ##1 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && ccf_ie) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (PADDR == 11)) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 240157468)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 (iv_sel == 4)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && ccf_ie ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2352) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##1 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 PSEL) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##1 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 399188783)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2743) && (PWDATA <= 5466) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (PADDR == 11) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 0) && (iv_en <= 1) ##1 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2857392212) && (key_bus <= 3961372888) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##4 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && dma_in_en) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 399188783)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1322087325) ##1 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (next_state == 1)) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && int_ccf ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892060129) && (iv_bus <= 2406000670) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 258224926)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && ccf) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && dma_in_en) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##1 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (chmod == 1)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1015574393) ##4 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (aes_cr == 1706) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1820)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2573758002) && (key_bus <= 4294938879) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7818) ##2 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1820)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156992513) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 dma_out_en) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3547982502)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2759) && (PWDATA <= 5482) ##3 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 118063374)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2893447256) ##1 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5582) ##2 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2146077183) && (iv_bus <= 4293288191) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6106) && (PWDATA <= 8191) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5582) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3365) && (PWDATA <= 5002) ##3 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1132336518)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1085170561)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2091326457) ##2 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1188)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441542179) && (col_bus <= 4294698239) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##3 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2409081375) && (iv_bus <= 4293288191) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4061) ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 240157468) ##1 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2609973303) ##4 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3547982502) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2445722147) && (col_bus <= 4294698239) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##1 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 231824667) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1020398457) ##4 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4959) && (PWDATA <= 6577) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##1 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2747) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2626517561) ##3 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145630207) && (iv_bus <= 4293288191) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 240157468) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 (chmod == 1)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2414199839) && (iv_bus <= 4293288191) ##2 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##1 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145630207) && (iv_bus <= 4293288191) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (chmod == 1) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 dma_in_en) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (data_type == 3)) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (chmod == 1)) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 4237703417) ##2 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1903627234) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2583299123) && (col_bus <= 4294698239) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2219594760) ##4 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2626517561) ##3 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##3 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2556232240) && (key_bus <= 4294938879) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 2315982356) ##1 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6106) && (PWDATA <= 8191) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1188)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && PCLK ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (PADDR == 11)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 PRESETn) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3359) && (PWDATA <= 4997) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 212189977)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (data_type == 1)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 496339771) ##1 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2424478241) && (key_bus <= 4294938879) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##3 (PWDATA == 7351) ##1 1) |-> (aes_cr >= 1779) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 (chmod_in == 0)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160515073) && (key_bus <= 4294938879) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1740977103)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && dma_in_en ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2407091230) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2081116664) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (!read_en && (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && int_ccf) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 15) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (key_sel == 0) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2395544605) ##3 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && dma_req ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##4 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1393149350)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && PRESETn ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 dma_in_en) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && dma_out_en) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (iv_sel == 1)) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##3 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##3 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 399188783)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##2 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1758068689) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (PRDATA == 0)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 715008) && (col_bus <= 2154969088) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##2 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (PWDATA == 6629)) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (mode == 1) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1423199657) && (iv_bus <= 2156992513) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2750) && (PWDATA <= 5479) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441542179) && (col_bus <= 4294698239) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && ccf_set) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2613597751)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !ccf_set) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##3 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 11) && (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##3 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (chmod_in == 3)) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3357) && (PWDATA <= 4997) ##3 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (bus_out == 0)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##1 (PWDATA == 1717) ##2 1) |-> (mode == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4999) && (PWDATA <= 6601) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2752) && (PWDATA <= 5426) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##1 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##2 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4102) && (PWDATA <= 6126) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2144166399) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2445722147) && (col_bus <= 4294698239) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2597) ##3 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##3 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468) ##1 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 231824667)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 11) && (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##1 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 399188783)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 (PADDR == 9)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##3 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && ccf) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2445722147) && (col_bus <= 4294698239) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##4 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (!read_en && (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 699501395)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 390530862) && (iv_bus <= 4293288191) ##1 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##3 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 386700590) && (key_bus <= 1896439266) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 2) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 key_deriv) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && dma_req) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##3 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 6) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1214134672)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##1 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 399188783)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 read_en) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 871142247) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (PRDATA == 0) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##4 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 0) ##1 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3807947973)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && PRESETn) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 219908890) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 399188783)) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2154365952) && (col_bus <= 4294698239) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##2 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 ccf) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1397446054) ##2 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (bus_out == 0)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3547982502)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 dma_out_en) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 818123105) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##2 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##1 !ccfc) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && ccf_ie) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && dma_out_en) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4061) ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (PADDR == 11)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##4 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##2 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1313045916) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 107803404)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 3390071444) ##4 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7596) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4930) && dma_req) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468) ##1 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##2 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2390436892) ##3 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5582) ##2 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##3 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##3 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1661120454)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && PCLK ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##3 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##3 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3322) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##1 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2097978874) ##3 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4930) && int_ccf) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 399188783)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 2) && (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1447170476) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2154969088) && (col_bus <= 4294698239) ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 219908890) ##4 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2741) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##1 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3322) && (PWDATA <= 4956) ##3 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 514526013) ##3 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1989) ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2458362405) ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 219908890) ##2 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 68544264) ##3 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2150378496) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##3 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 3) && (PADDR <= 4) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1393149350)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4110) && (PWDATA <= 6144) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 148593937) ##2 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2144166399) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1214134672)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2705) ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 495164731)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1663506374) ##1 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##3 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 871142247) ##3 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1393149350)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1091) ##4 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4930) && (chmod == 2)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4930) && ccf) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3547982502)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2057) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 7) && (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 514526013) ##3 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 118063374)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2386194972) ##3 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2730173509)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 613944137)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1989) ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 399188783)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2097978874) ##3 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 240157468)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3515641507)) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 871142247) ##3 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1439709099) ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 943272816) && (key_bus <= 1903627234) ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##1 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1393149350)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1820)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 399188783)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2026) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1091724162) ##1 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5582) ##1 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2874607702) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4930) && ccf_set) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 148593937) ##2 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2874607702) ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1764717010)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4930) && dma_out_en) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1679489992) ##2 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && ccf_set ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5582) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 399188783)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4930) && (PADDR == 7)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1663506374) ##1 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6102)) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4930) && PCLK) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2097978874) ##2 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4930) && ccf_ie) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1665648582)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2517297708)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15) ##4 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2153251840) ##1 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1766513618) && (key_bus <= 1992530925) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 252) ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1661120454) ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1661120454)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4104) && (PWDATA <= 8191) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3323) ##1 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 2) && (key_en <= 4) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2141045247) && (col_bus <= 2879991895) ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 871142247) ##3 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2318117396) && (key_bus <= 4294938879) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2110743547) ##4 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1661120454) ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2299) ##3 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 148593937) ##2 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2086148088) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2521684524) ##3 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2390436892) ##3 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4682) ##4 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2073371639) ##3 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4092) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##3 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##2 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 943272816) && (key_bus <= 1903627234) ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1835069914) ##3 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2458362405) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##1 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1091724162)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2057) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 514526013) ##3 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 871142247) ##3 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 872106855) ##3 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##3 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##3 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1820)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1661120454)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5582) ##2 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (iv_sel == 0) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2387060764) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 871142247) ##4 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2057) ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##1 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##3 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1835069914) ##3 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 2) && (key_en <= 4) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5468) && (PWDATA <= 8191) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 871142247) ##4 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2647650875) ##4 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2097978874) ##2 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1313045916) ##1 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1091) ##4 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5468) && (PWDATA <= 8191) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2097978874) ##2 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5582) ##1 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##1 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && PENABLE ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4114433258)) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 496339771) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##3 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1336521119) && (col_bus <= 1915481060) ##1 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 871142247) ##4 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##2 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6577) && (PWDATA <= 8191) ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2436935202) ##4 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1764717010) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 252)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2073371639) ##3 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2144166399) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##1 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2985154147) && (key_bus <= 3424384152) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 871142247) ##4 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##1 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1336521119) && (col_bus <= 1915481060) ##1 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4090) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1669) && (PWDATA <= 3324) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 219908890) ##4 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 818123105) ##3 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2099599866) ##1 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##4 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2110743547) ##4 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1665648582)) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 4258759931)) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2097978874) ##2 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2436935202) ##4 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##3 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1091) ##4 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 871142247) ##4 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1679489992) ##2 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 118063374)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2893447256) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##2 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2705) ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2141045247) && (col_bus <= 2879991895) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4930) && ccf) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1100556163) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 871142247) ##4 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 219908890) ##4 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2632425529) ##4 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2097978874) ##2 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##2 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2099599866) ##1 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 818123105) ##3 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 399188783)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1393149350)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2436935202) ##4 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1188)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 195570455) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 219908890) ##4 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 219908890) ##2 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4930) && (chmod == 2)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 871142247) ##3 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2097978874) ##3 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1661120454)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2065) && (PWDATA <= 4102) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 514526013) ##4 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2626517561)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 7) && (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3807947973)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4930) && ccf_set) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (chmod_in == 1) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2756) ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 871142247) ##3 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1676) && (PWDATA <= 3327) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1322087325) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2154365952) && (col_bus <= 4294698239) ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2026) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4930) && PCLK) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1214134672)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4930) && dma_req) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##1 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2436935202) ##4 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##2 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1363240354) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4930) && (PADDR == 7)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 258224926)) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1860398045) && (col_bus <= 2445174307) ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4930) && int_ccf) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##2 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4114433258)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 514526013) ##3 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2181006339)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4930) && dma_out_en) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1661120454) ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 423522098) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2390436892) ##3 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2390436892) ##3 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858962397) && (col_bus <= 2441154595) ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 1) && (data_type <= 2) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##1 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4930) && ccf_ie) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2745) ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (mode_in == 2) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 219908890) ##3 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4930) && (data_type == 1)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023)) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2436935202) ##4 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##3 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 872106855) ##3 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1397446054) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1313045916) ##1 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2436935202) ##4 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6607) && (PWDATA <= 8191) ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##4 1) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2097978874) ##3 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##3 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 514526013) ##4 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2057) ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 219908890) ##3 1) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1117693317) ##3 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6102)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4114433258) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2874607702) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1132336518) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1764717010)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 3390071444) ##4 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 399188783)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 399188783)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2763941961) && (key_bus <= 4294938879) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2597) ##3 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 (PWDATA == 4364) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 (PWDATA == 4863)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 (chmod == 3)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 3) && (PADDR <= 8) ##3 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 (PWDATA == 8142) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2390436892) ##3 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##2 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2086148088) ##1 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4682) ##4 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 !errc) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1091) ##4 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2597) ##3 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2091326457) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##1 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 3390071444) ##4 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4084) && (PWDATA <= 8191) ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 405686576) ##4 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 204957976) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892624865) && (iv_bus <= 2406000670) ##1 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 (mode_in == 1) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2099599866) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 !PRESETn ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##3 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2288392720) ##4 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2097978874) ##3 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2647650875) ##4 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2498595881) ##1 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 4237703417) ##2 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3176233082) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 (mode == 3)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 write_en ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441154595) && (col_bus <= 4294698239) ##3 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 PWRITE ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2741) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 !PWRITE) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5242) ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##2 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##3 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##4 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 (PADDR == 0) ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) && (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 int_ccf) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 !disable_core) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 PENABLE ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 PCLK) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 !errc) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 !PRESETn ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1188)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858592221) ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) && (key_sel == 0) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 read_en ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 (chmod_in == 1) ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5242) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 (iv_sel == 0) ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 !disable_core) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1846304732) ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2638970426) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (bus_out_mux == 0) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1891124705) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##1 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2747) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4096) && (PWDATA <= 6126) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1569217979) ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (mode_in == 0) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 (PADDR == 4)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 PSEL ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2377) ##3 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3358861456) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 dma_out_en) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (PADDR == 0) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4095) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3322) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 372584236) && (iv_bus <= 4293288191) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7596) ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 355448106) && (iv_bus <= 1432692650) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 4237703417) ##2 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2219594760) ##4 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2073371639) ##3 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) && PENABLE ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 ccf) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##1 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##1 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 aes_cr_wr_en ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 ccfc ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##2 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (PWDATA == 802) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2395544605) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 PSEL ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 !ccf_set ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 ccf_set ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3135656565) && (key_bus <= 3715955386) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1741833167) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5582) ##1 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2352) ##1 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3516889763) && (key_bus <= 3910921938) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 ccfc) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1738012623) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 (chmod_in == 2) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2140539903) && (col_bus <= 2878952023) ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 (PRDATA == 0) ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 4237703417) ##2 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2745) ##1 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1730291150) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2390436892) ##3 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 (mode_in == 3)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 (mode_in == 1) ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1125873542) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1478365104) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1837122523) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1899773922) && (key_bus <= 2763703881) ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) && PCLK ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 938998127) && (key_bus <= 1418064809) ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##1 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1527172022) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 enable) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 985787765) ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1860398045) && (col_bus <= 2445174307) ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 (PADDR == 2) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 cnt_en) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##3 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2099599866) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 768338267) && (key_bus <= 1143134600) ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 52312326) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) && ccf ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1050812797) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2086148088) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 PENABLE) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1700061130) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1117693317) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2436935202) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892624865) && (iv_bus <= 2406000670) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 148593937) ##2 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1674609095) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 PWRITE) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2073371639) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7596) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 err_ie) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 aes_cr_wr_en ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##4 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1569217979) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##1 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 410593072) ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1960487913) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##1 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 900894059) ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 cnt_en) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 (chmod_in == 3)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1322087325) ##1 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 (bus_out_mux == 0) ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892271073) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##3 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 read_en) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1860958685) ##1 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1065475455) ##4 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4114433258)) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023)) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 391744302) && (iv_bus <= 4293288191) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 ccfc ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 899) ##3 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (iv_sel == 0) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2597) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 899) ##4 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 948959601) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2154365952) && (col_bus <= 4294698239) ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (next_state == 1)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2288392720) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##3 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##3 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 715008) && (col_bus <= 2154969088) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##2 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1397446054)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 dma_req ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) && dma_req ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (chmod_in == 1)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (data_type == 3)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6591) && (PWDATA <= 8191) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15) ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 write_en ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 871142247) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2091326457) ##2 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (mode_in == 2)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (bus_out_mux == 0)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2091326457) ##3 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (key_sel == 0)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858962397) && (col_bus <= 2441154595) ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1959101929) ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5582) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (chmod == 1)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2081116664) ##1 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3135656565) && (key_bus <= 3715955386) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 900894059) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3248200835) && (key_bus <= 3602021037) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1313045916) ##1 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (PADDR == 2)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2141045247) && (col_bus <= 2879991895) ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1677) ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1899773922) && (key_bus <= 2763703881) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2141045247) && (col_bus <= 2879991895) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 PRESETn) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2089727481) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 722705750) ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2898882137) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##2 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2135888382) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2081116664) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) && (key_sel == 3) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 dma_in_en) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 4) && (PWDATA == 1928) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##1 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3437) ##4 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1676) && (PWDATA <= 3327) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1330358686) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##4 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 3390071444) ##4 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2626517561) ##2 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2089727481) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1642) ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 715008) && (col_bus <= 1752584144) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2081116664) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2893447256)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (mode == 2)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2597) ##4 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (PWDATA == 7351)) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##1 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1322087325) ##2 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 1898053602) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) && (bus_out_mux == 1) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4090) && (PWDATA <= 8191) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2387060764) ##1 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (chmod_in == 1) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023)) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) && PRESETn ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2248106507)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3894966992) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4110) && (PWDATA <= 6144) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##3 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858592221) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 PWRITE ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2091326457) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##4 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 8) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 405686576) ##4 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 4237703417) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 195570455) ##3 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4127) && (PWDATA <= 8182) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2097978874) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6102)) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1441808811) && (key_bus <= 2170136578) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##4 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858592221) ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4095) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2299) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4959) && (PWDATA <= 6576) ##3 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2623) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 8) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 enable) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6102)) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 405686576) ##4 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 633168203) && (key_bus <= 1269783447) ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1091) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 633168203) && (key_bus <= 1269783447) ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 405686576) ##4 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1642) ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 938998127) && (key_bus <= 1418064809) ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 3) && (PADDR <= 7) ##3 (PWDATA == 802) ##1 1) |-> (data_type == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 148593937) ##2 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##1 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 2) ##1 (PWDATA == 7327) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1005));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##1 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1846304732) ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 ccf_ie) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) && PRESETn ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2075144695) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3248200835) && (key_bus <= 3602021037) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 52312326) ##3 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##2 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##1 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2597) ##4 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4090) && (PWDATA <= 8191) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##2 (next_state == 1)) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1065475455) ##4 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2626517561) ##3 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538816951) && (iv_bus <= 2751253063) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4114433258)) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 4237703417) ##2 1) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 errc ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2390436892) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2390436892) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##3 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 (bus_out == 0) ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1363240354)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2299) ##3 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2387060764) ##1 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2032436722) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 !read_en ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858253277) ##1 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1903627234) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##1 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1677) ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 871142247) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##2 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 dma_out_en) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 dma_req) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##1 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 4237703417) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4682) ##4 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 871142247) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 (chmod_in == 0) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6420) ##1 ccf ##1 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 (bus_out_mux == 0) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##1 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1663506374) ##1 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 148593937) ##2 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 768338267) && (key_bus <= 1143134600) ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 219908890) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 818123105) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1117693317) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2390436892) ##3 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 !ccfc ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 1847));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 219908890) ##2 1) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 enable) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 4237703417) ##2 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 (data_type == 3)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##4 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##3 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 PCLK ##3 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1741833167) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 (iv_sel == 0)) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2089727481) ##4 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 PWRITE ##1 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2598678069) && (col_bus <= 4294698239) ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 dma_req) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5478) && (PWDATA <= 8191) ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2436935202) ##4 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892624865) && (iv_bus <= 2406000670) ##1 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 (PADDR == 4) ##2 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2756) ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1882733024) && (col_bus <= 2057768437) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 (key_en == 1) ##3 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 PRESETn) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1741833167) ##1 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 err_ie) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 dma_out_en) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1899773922) && (key_bus <= 2763703881) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##3 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6576) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 (key_en == 1) ##3 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 !PRESETn ##1 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##1 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 PSEL ##3 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3438084249) ##4 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 !errc) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 (PWDATA == 7775)) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6095) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2747) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##1 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2141711359) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 4237703417) ##2 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 (PWDATA == 7125) ##2 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2579713587) && (col_bus <= 4294698239) ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##3 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 399188783)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##4 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2386194972) ##3 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 9) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##2 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 ccf_set ##3 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 (mode == 2)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 (key_sel == 3) ##2 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 PWRITE ##1 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) && (iv_sel == 0) ##4 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 !dma_req ##1 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 (PADDR == 0) ##1 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 871142247) ##4 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 (chmod_in == 2)) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2288392720) ##4 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 (key_sel == 3) ##2 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 enable) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 (PADDR == 15)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538816951) && (iv_bus <= 2751253063) ##4 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2089727481) ##4 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 405686576) ##4 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2318117396) && (key_bus <= 4294938879) ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 3) && (PWDATA == 2532) ##4 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 948959601) ##1 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 !disable_core) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (PWDATA == 2532) ##4 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1960487913) ##2 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 !PRESETn ##1 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 871142247) ##3 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 (PADDR == 4) ##2 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (PWDATA == 2532) ##4 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 2140779007) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 dma_req) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) && PSEL ##4 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7596) ##1 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 405686576) ##4 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 !ccfc ##3 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1860958685) && (col_bus <= 2446996003) ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 (iv_sel == 0) ##2 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 ccf_ie) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 52312326) ##3 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3438084249) ##4 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2150378496) ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1894303201) ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 PENABLE ##3 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 !PENABLE) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##2 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 (mode_in == 2) ##2 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) && PENABLE ##4 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 (key_sel == 0) ##3 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 (mode_in == 0) ##3 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 715008) && (col_bus <= 1752584144) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3067237485) ##3 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 PCLK ##2 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (PWDATA == 2532) ##4 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2985154147) && (key_bus <= 3424384152) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 write_en ##1 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 errc ##1 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##3 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 405686576) ##4 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2597) ##4 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 405686576) ##4 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 !PCLK ##1 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) && (iv_sel == 0) ##4 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 (chmod == 2)) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 PCLK ##3 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 errc ##3 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 (PWDATA == 3903) ##1 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 (PWDATA == 1347) ##3 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 877545832) && (key_bus <= 1764717010) ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 errc ##2 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 errc ##3 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 write_en ##1 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 !PENABLE) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1441808811) && (key_bus <= 2170136578) ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##4 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1741833167) ##1 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2745) ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 ccf_set ##1 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6128) && (PWDATA <= 8191) ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) && PSEL ##4 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 dma_out_en) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 !disable_core) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 PSEL ##3 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2026) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 (PADDR == 7) ##3 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 386700590) && (key_bus <= 2342721047) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 dma_in_en) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2737) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 (PADDR == 7) ##3 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 871142247) ##3 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 4237703417) ##2 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 (PADDR == 7) ##3 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##3 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 (key_sel == 0) ##3 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2232805386)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4959) && (PWDATA <= 6571) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 948959601) ##1 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 52312326) ##3 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 errc ##2 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 195226903) ##4 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538816951) && (iv_bus <= 2751253063) ##2 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 (chmod_in == 1) ##1 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 (key_en == 1) ##3 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 ccf_set ##3 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 write_en ##3 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170721282) && (key_bus <= 2889524824) ##4 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) && read_en ##4 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 PSEL) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2597) ##4 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1702019018) ##1 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 errc ##1 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 PSEL) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 PWRITE ##2 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3438084249) ##4 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6102)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 ccf_set ##3 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 195226903) ##4 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 (PWDATA == 7125) ##2 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858962397) && (col_bus <= 2441010210) ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3322) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 (mode_in == 2) ##2 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 !read_en ##1 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 (PADDR == 0) ##1 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 (mode_in == 3) ##1 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 (key_sel == 3) ##2 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 err_ie) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1410164136) && (col_bus <= 2140539903) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##4 (PWDATA == 7327)) |-> (aes_cr >= 646) && (aes_cr <= 872));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6102)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 (iv_sel == 0)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 ccf_set ##1 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2296152593) && (key_bus <= 2934093917) ##4 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7596) ##1 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 !ccfc ##3 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2099599866) ##1 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) && read_en ##4 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 (PWDATA == 7125) ##2 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2073371639) ##3 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 (PADDR == 0) ##1 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 219908890) ##2 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 (iv_sel == 0) ##2 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1702019018) ##1 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 PRESETn) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4959) && (PWDATA <= 6571) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 !ccfc ##3 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req && (PWDATA == 2532) ##4 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2073371639) ##2 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##3 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 (PWDATA == 3903) ##1 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 (chmod == 2)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) && PSEL ##4 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 !PRESETn ##1 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2073371639) ##2 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5459) && (PWDATA <= 8191) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 !PCLK ##1 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2386194972) ##3 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538816951) && (iv_bus <= 2751253063) ##2 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 405686576) ##4 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 405686576) ##4 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5481) && (PWDATA <= 8191) ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 405686576) ##4 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1675) && (PWDATA <= 3327) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 PSEL) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1663506374) ##1 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 (PWDATA == 1347) ##3 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 (chmod_in == 2) ##2 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 !PENABLE) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 (chmod == 2)) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##1 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 !errc) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 write_en ##3 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 4237703417) ##2 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 (PADDR == 4) ##2 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 !ccfc ##1 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 (data_type == 3)) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 (bus_out_mux == 0)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1837122523) ##2 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 errc ##3 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 (PWDATA == 7775)) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 PCLK ##2 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6102)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 405686576) ##4 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##4 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 (mode_in == 0) ##3 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 PCLK ##3 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 (PWDATA == 1347) ##3 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2232805386)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 ccf_set ##1 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 405686576) ##4 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1420250025) && (iv_bus <= 2155567104) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 405686576) ##4 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538816951) && (iv_bus <= 2751253063) ##4 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 !ccfc) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 dma_req) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 aes_cr_wr_en ##1 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 (next_state == 1)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3515641507)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 (iv_sel == 0) ##2 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2073371639) ##3 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 (bus_out_mux == 0)) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2727) && (PWDATA <= 5448) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 PWRITE ##2 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 cnt_en) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 (chmod_in == 2)) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 (chmod_in == 2) ##3 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 errc ##1 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 (key_sel == 0) ##3 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) && (iv_sel == 0) ##4 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req && (PWDATA == 2532) ##4 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 (PWDATA == 3903) ##1 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 !errc) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##3 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 !ccfc) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 3) && (PWDATA == 2532) ##4 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1960487913) ##2 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2436935202) ##4 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 (chmod_in == 2) ##2 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##2 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 enable) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 !read_en ##1 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4959) && (PWDATA <= 6576) ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 405686576) ##4 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 (iv_sel == 0)) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 (data_type == 3)) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 PWRITE ##1 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 195226903) ##4 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 errc ##2 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 dma_in_en) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 PCLK ##2 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1665648582)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 (chmod_in == 2) ##3 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 !ccfc ##1 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 PENABLE ##3 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 ccf_ie) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 (mode_in == 0) ##3 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 dma_out_en) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 3) && (PWDATA == 2532) ##4 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 (bus_out_mux == 0)) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##4 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 write_en ##3 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 (PADDR == 15)) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 (chmod_in == 1) ##1 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4114433258)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 aes_cr_wr_en ##1 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 ccf_ie) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) && (PADDR == 3) ##4 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 write_en ##1 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3828108488)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 399188783)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 (chmod_in == 2) ##2 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) && read_en ##4 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) && PENABLE ##4 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 dma_in_en) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 PSEL ##3 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##3 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1820)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##3 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) && PENABLE ##4 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4959) && (PWDATA <= 6576) ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 PRESETn) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 (PADDR == 15)) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 399188783)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 !ccfc) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 PWRITE ##2 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 !PCLK ##1 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##2 (mode_in == 2) ##2 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req && (PWDATA == 2532) ##4 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2288392720) ##4 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 !disable_core) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 !read_en ##1 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 !dma_req ##1 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 (mode_in == 3) ##1 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 (chmod_in == 1) ##1 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 (chmod_in == 2)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 405686576) ##4 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##4 (PWDATA == 7775)) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 (mode_in == 3) ##1 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 PENABLE ##3 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 871142247) ##4 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 aes_cr_wr_en ##1 1) |-> cnt_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 !ccfc ##1 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##1 (chmod_in == 2) ##3 1) |-> (next_state == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2532) ##3 !dma_req ##1 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2436935202) ##4 1) |-> err_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 (mode_in == 1) ##3 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 2) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3087010416) ##2 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && (key_sel == 1)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 ccf_ie) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##3 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2147193855) && (col_bus <= 4293044479) ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1902069730) ##1 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) && (key_sel == 3) ##4 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1317724573) && (key_bus <= 1764717010) ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2015699952)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3349) && (PWDATA <= 4985) ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3087010416) ##2 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (chmod == 2)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3176233082) ##2 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2387060764)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 4) && (PWDATA == 1928) ##4 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##4 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) && PENABLE ##4 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##3 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##1 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 (PADDR == 2) ##2 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (iv_sel == 0) ##1 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##3 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (chmod == 1)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##3 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 52312326) ##4 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PCLK) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858592221) ##2 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (data_type == 3)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2452355108) && (col_bus <= 4293044479) ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1263532950) ##2 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 PRESETn) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1854232541)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2898882137) ##3 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 404210992) && (col_bus <= 4294698239) ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 dma_out_en) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1188897165) && (key_bus <= 1764717010) ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##4 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3973355225) ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 4237703417) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 dma_in_en) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2135888382) ##4 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 4) && (PWDATA == 1928) ##4 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 ccfc ##2 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (data_type == 3)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2597) ##4 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 aes_cr_wr_en ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 !PRESETn ##1 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##3 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 PSEL) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538816951) && (iv_bus <= 2751253063) ##1 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 252)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2597) ##4 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (chmod_in == 1)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && PCLK) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2073371639) ##3 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1661120454) ##1 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##2 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 4237703417) ##2 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 (PWDATA == 8142) ##2 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1661120454)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 4237703417) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) && PENABLE ##4 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 err_ie) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 (chmod_in == 2) ##2 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 PWRITE) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##4 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##3 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (key_sel == 0)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (PADDR == 0) ##1 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (mode_in == 2)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4098) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && PSEL) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 PWRITE) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 (PWDATA == 4364) ##3 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1433818026) && (key_bus <= 1764717010) ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2248106507)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5478) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (bus_out_mux == 0) ##1 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##3 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##4 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1663506374) ##1 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) && PRESETn ##4 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1188)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7596) ##1 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 52312326) ##3 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (PWDATA == 802) ##1 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 !PRESETn ##1 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 (PWDATA == 8142) ##2 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 PCLK) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858592221) ##2 (PWDATA == 6698)) |-> (mode == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 (PADDR == 2) ##2 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 !ccfc ##3 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 int_ccf) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2597) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 PSEL ##3 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1355802529) && (col_bus <= 1993357805) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 dma_in_en) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 dma_req) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3176233082) ##2 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##2 (PWDATA == 7351) ##1 1) |-> (chmod == 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##1 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 252) ##1 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##2 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (iv_sel == 0) ##1 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 52312326) ##3 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##2 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (PADDR == 1)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 dma_req) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 (bus_out_mux == 0) ##2 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4995) ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 !PRESETn ##2 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (PADDR == 0) ##1 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) && (key_sel == 3) ##4 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##1 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 PSEL ##3 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (PWDATA == 802) ##1 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1661120454) ##1 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 4237703417) ##2 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3064734317)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (key_sel == 0)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 PWRITE) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (data_type == 3)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1901153250) && (key_bus <= 2629722681) ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 PWRITE ##1 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1527172022) ##4 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 405686576) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && ccf) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2089727481) ##4 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (mode_in == 2)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 PENABLE) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 9) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##1 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2089727481) ##4 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##3 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879991895) ##4 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 PCLK) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 (mode_in == 1) ##3 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 14) && (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1674609095) ##2 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && (PADDR == 14)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1661120454) ##1 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1764717010) ##1 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 909781868)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 PENABLE) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (mode_in == 0) ##1 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1330358686) ##4 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2880355927) ##4 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1330358686) ##4 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) (errc ##4 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2073371639) ##3 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2089727481) ##4 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##2 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (PWDATA == 7351)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 dma_out_en) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && (mode == 3)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1661120454)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1313045916) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !disable_core) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) && PRESETn ##4 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1674609095) ##2 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) && (PADDR == 4) ##4 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 enable) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 ccfc ##2 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 err_ie) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && read_en) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (chmod_in == 1)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##1 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 dma_req) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##2 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1663506374) ##1 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2898882137) ##3 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 ccf_set ##1 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 (chmod_in == 0) ##3 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2032436722) ##2 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 (chmod_in == 0) ##3 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 52312326) ##4 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2144166399) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2089727481) ##4 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 PSEL ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (PWDATA == 7351)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##2 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2032436722) ##2 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 cnt_en) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) && PENABLE ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##3 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 405686576) ##4 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 PRESETn) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 (PADDR == 2) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 4237703417) ##2 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##2 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && dma_req) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 write_en ##1 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (bus_out_mux == 0)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##3 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 405686576) ##4 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1330358686) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (PWDATA == 7351)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (chmod == 1)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) && (key_sel == 3) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##3 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2135888382) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1527172022) ##4 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 (chmod_in == 2) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 (PWDATA == 8142) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 ccf_set ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1661120454)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 ccf) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 PRESETn) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1263532950) ##2 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 ccf_set ##1 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 (PWDATA == 4364) ##3 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (bus_out_mux == 1)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 dma_out_en) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (chmod_in == 1)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 enable) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (bus_out_mux == 0) ##1 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 PSEL ##1 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 aes_cr_wr_en ##1 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (mode_in == 2)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (chmod == 1)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 dma_in_en) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 4237703417) ##2 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (next_state == 1)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 (PWDATA == 4364) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (bus_out_mux == 0)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (mode_in == 0) ##1 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 (chmod_in == 0) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 aes_cr_wr_en ##1 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1899773922) && (key_bus <= 2763703881) ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 ccf) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (chmod_in == 1)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 (mode_in == 1) ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 (bus_out_mux == 0) ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (PADDR == 0) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (PADDR == 2)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (key_sel == 0)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7596) ##1 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 !PRESETn ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2089727481) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 PWRITE ##1 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##2 (PWDATA == 6698)) |-> key_deriv);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 4) && (PWDATA == 1928) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (data_type == 3)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2089727481) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 PWRITE ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 (chmod_in == 2) ##2 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 !ccfc ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (PADDR == 2)) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 ccfc ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (bus_out_mux == 0)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 PWRITE) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (chmod_in == 1) ##1 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 err_ie) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 PCLK) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 !PRESETn ##2 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 PSEL ##1 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1091) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5582) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 PENABLE) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 !errc) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 (bus_out_mux == 0) ##2 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 405686576) ##4 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 err_ie) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) && PRESETn ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 !PRESETn ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 ccf) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 405686576) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 read_en ##3 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (PADDR == 2)) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1137382791)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 405686576) ##4 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2647650875) ##4 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 PSEL ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 errc ##2 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 dma_req) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 !errc) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (chmod_in == 1) ##1 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 dma_out_en) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2135888382) ##4 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 (mode_in == 2)) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 write_en ##1 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 !errc) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 !ccfc ##3 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 read_en ##3 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 PRESETn) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (chmod_in == 1) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (iv_sel == 0) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (PWDATA == 802) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (mode_in == 0) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 errc ##2 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 (bus_out_mux == 0) ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##1 read_en ##3 1) |-> enable);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 !disable_core) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) && (PADDR == 4) ##4 1) |-> (next_state >= 1) && (next_state <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##2 errc ##2 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##4 dma_in_en) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1928) ##3 write_en ##1 1) |-> (aes_cr >= 1706) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7894) && PSEL) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1854232541)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2436935202) ##4 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 380668717) && (col_bus <= 4294698239) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) (!errc ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1960487913) ##2 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) (!enable ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##1 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 255387422) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##4 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1661120454)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6114) && (PWDATA <= 8191) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 399188783)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1065475455) ##4 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2436935202) ##4 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1661120454) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1661120454) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2436935202) ##4 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7596) ##1 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1917429732) && (col_bus <= 2144602111) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3437) ##4 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##4 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3515641507)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3828108488)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1903545826) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1820)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (bus_out_mux == 0) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1899773922) && (key_bus <= 2815215695) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##3 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5242) ##1 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 871142247) ##3 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1860958685) && (col_bus <= 2447670307) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##3 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##3 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (chmod_in == 2) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1955246569) && (col_bus <= 2342521367) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7894) && (iv_sel == 4)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2099599866) ##3 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2295465489) && (key_bus <= 2935639645) ##4 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf && (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 399188783)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2458362405) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4092) ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1065475455) ##4 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5242) ##2 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##4 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2232805386)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 399188783)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 399188783)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 219908890) ##2 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1661120454)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1442044843) && (key_bus <= 2170136578) ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4104) && (PWDATA <= 6132) ##4 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 871142247) ##4 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3515641507) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4102) && (PWDATA <= 6132) ##4 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1961075177) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 404210992) && (col_bus <= 4294698239) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2458362405) ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 871142247) ##4 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1661120454) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 386700590) && (key_bus <= 4294938879) ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4995) ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 15) && (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2428116513) && (key_bus <= 4294938879) ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468) ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && PCLK ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7894) && (bus_out_mux == 0)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##4 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1661120454)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1872461279) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441910819) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2168985602) && (key_bus <= 2534804014) ##4 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7894) && (key_sel == 0)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6102)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7894) && (data_type == 1)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2426057249) && (key_bus <= 4294938879) ##4 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7894) && ccf) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##4 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##3 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (mode_in == 3) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4067) && (PWDATA <= 6110) ##4 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1665648582)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7894) && ccf_ie) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 399188783)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 399188783)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1665648582)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2154011136) ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core && (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1661120454) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1393149350)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7894) && dma_req) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4114433258)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##1 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7894) && enable) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7894) && (chmod == 3)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7894) && dma_in_en) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 899) ##4 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##2 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 9) && (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7894) && (PADDR == 9)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 1847) ##1 1) |-> (mode == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468) ##1 1) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 871142247) ##3 1) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1393149350)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2318117396) && (key_bus <= 4294938879) ##3 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1820)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 (mode == 1)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 !PCLK ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1730291150) ##2 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 (PADDR == 0) ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 !PRESETn ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2075144695) ##2 1) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2386194972) ##3 1) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) ##1 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 (chmod == 3)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3087010416) ##2 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 2) ##1 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##3 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2597) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2075144695) ##2 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2339386902) ##4 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2086148088) ##1 1) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 405686576) ##4 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2032436722) ##2 1) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1065475455) ##4 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##3 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5242) ##2 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1313045916) ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##1 (chmod_in == 0) ##2 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6576) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##3 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 dma_req) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 int_ccf) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) && (key_sel == 0) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##2 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3850694347) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1313045916) ##2 1) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1569217979) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 9) && (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986049755) ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##1 (bus_out_mux == 0) ##2 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2498595881) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 (chmod_in == 3)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 948959601) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 enable) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 2) ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1993532397) && (key_bus <= 2321912852) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145630207) && (iv_bus <= 4293288191) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 4237703417) ##2 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##2 (PWDATA == 6698) ##1 1) |-> int_ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 4237703417) ##2 1) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req && (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 405686576) ##4 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PCLK) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2032436722) ##2 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1663506374) ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7596) ##1 1) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 cnt_en) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2898882137) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2081116664) ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5582) ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7596) ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##4 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2086148088) ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2081116664) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 !PENABLE) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1905091043) && (key_bus <= 2422709280) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 !ccf_set ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 PWRITE ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 ccfc) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##4 1) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 373484844) && (iv_bus <= 4293288191) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 4121364203) ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 52312326) ##3 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 PWRITE) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 !errc ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 aes_cr_wr_en ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 (PWDATA == 4077)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 (PWDATA == 5634) ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 (chmod_in == 0) ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1527172022) ##4 1) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##4 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##3 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 818123105) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145630207) && (iv_bus <= 4293288191) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##1 (PWDATA == 6164) ##2 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1543189943) && (col_bus <= 2757658696) ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1959101929) ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1882733024) && (col_bus <= 2057768437) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) ##1 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 313936677) && (iv_bus <= 4293288191) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 PENABLE ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 2) ##1 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 (iv_sel == 4)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 (data_type == 2)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (data_type == 3)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1263532950) ##2 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 948959601) ##1 1) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (next_state == 1)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 PCLK) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1065475455) ##4 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 PSEL) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2623) ##2 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2135888382) ##4 1) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1447170476) ##2 1) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1835069914) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5582) ##1 1) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 PSEL ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2147193855) && (col_bus <= 2886915160) ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2091326457) ##2 1) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 4237703417) ##2 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2089727481) ##4 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 (mode_in == 0) ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##4 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##1 (key_sel == 2) ##2 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (PWDATA == 4930)) |-> (aes_cr >= 646) && (aes_cr <= 1279));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2288392720) ##4 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 !disable_core) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 write_en ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 (key_sel == 0) ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3978033882) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2377132059) && (col_bus <= 2963672161) ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (mode_in == 2)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2299) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 dma_in_en) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) && (iv_sel == 4) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 key_deriv) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##2 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (mode == 2)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##2 (bus_out_mux == 0) ##1 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 4237703417) ##2 1) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##1 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2073371639) ##3 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##4 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1263532950) ##2 1) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 386107182) && (iv_bus <= 4293288191) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 enable) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !disable_core) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##1 (PADDR == 13) ##2 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 PRESETn) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (PADDR == 1)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2089727481) ##4 1) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 err_ie) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 dma_out_en) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (bus_out_mux == 1)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) && PCLK ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 ccf_ie) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (chmod_in == 1)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2075144695) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2537297454) && (key_bus <= 4294938879) ##4 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 (PADDR == 9)) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2097978874) ##3 1) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##1 PRESETn ##2 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 818123105) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3907248849) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858962397) && (col_bus <= 2441010210) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 2) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 4237703417) ##2 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 dma_req) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 dma_in_en) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) ##3 err_ie) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2647650875) ##4 1) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1960487913) ##2 1) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2288392720) ##4 1) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 4237703417) ##2 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 2) ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6271) && (PADDR == 9) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2073371639) ##3 1) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##3 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##3 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && PCLK ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##4 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2893447256) ##3 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 252) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1410164136) && (col_bus <= 2140539903) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 6) ##4 (PWDATA == 4930)) |-> (data_type == 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##3 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 255387422) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##2 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1661120454)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##2 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4092) ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##1 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 15) && (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441154595) && (col_bus <= 4294698239) ##3 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##3 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441910819) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1899773922) && (key_bus <= 2815215695) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1397446054) ##2 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf && (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 2) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##3 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1661120454) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3042186346) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1993532397) && (key_bus <= 2321912852) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3807947973)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 4249210618) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2458362405) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1661120454) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1860958685) && (col_bus <= 2447670307) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6095) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##2 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (mode_in == 3) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2141711359) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1496925618) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2150378496) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1661120454)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (chmod_in == 2) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3515641507) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1905091043) && (key_bus <= 2422709280) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2154365952) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1393149350)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##4 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##2 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##3 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##4 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (bus_out_mux == 0) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1661120454)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1661120454) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1397446054) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 195570455) ##3 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##3 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##3 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 148593937) ##2 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##3 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##3 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (errc ##4 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1955246569) && (col_bus <= 2342521367) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 404210992) && (col_bus <= 4294698239) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1065475455) ##4 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1917429732) && (col_bus <= 2144602111) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##3 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1679489992) ##2 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 380668717) && (col_bus <= 4294698239) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2099599866) ##2 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##4 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1960487913) ##2 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 958729586) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 871142247) ##3 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##4 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 219908890) ##2 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6595) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5242) ##2 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2110743547) ##4 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2073371639) ##2 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858253277) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6592) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (PWDATA == 6420) ##2 1) |-> (data_type >= 2) && (data_type <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 871142247) ##3 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441154595) && (col_bus <= 4294698239) ##3 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##4 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2099599866) ##3 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1126184326) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858592221) && (col_bus <= 2441154595) ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2436935202) ##4 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 148593937) ##2 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 148593937) ##2 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5478) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1442232747) && (key_bus <= 2170136578) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1442232747) && (key_bus <= 2170136578) ##2 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##3 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1738012623) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##3 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4098) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 3905253585) ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2424084512) && (key_bus <= 4294938879) ##3 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##3 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3962134744) ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##3 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##3 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3322) && (PWDATA <= 4956) ##3 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2154969088) && (col_bus <= 4294698239) ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##3 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6130) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##4 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 399188783)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##1 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441154595) && (col_bus <= 4294698239) ##3 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 399188783)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1665648582)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (PWDATA == 6629)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1820)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##3 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858592221) ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (data_type == 3)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 PRESETn) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1188)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##1 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468) ##1 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##2 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (iv_sel == 1)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##2 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (PADDR == 11)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##4 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !disable_core) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !ccf_set) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 dma_req) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 dma_in_en) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 6) ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1397446054)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6102)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !PCLK) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 ccf) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (key_sel == 0)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (chmod == 1)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 699501395)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) (!enable ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (chmod_in == 3)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 399188783)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##1 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##3 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 (iv_sel == 8) ##2 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1100556163) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && PENABLE ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##1 (PWDATA == 1420) ##3 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##3 !PRESETn ##1 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 PSEL) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) && PSEL ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 (PWDATA == 3560)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) && (iv_sel == 1) ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1679489992) ##2 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2099599866) ##1 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2874607702) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##1 (PADDR == 11) ##3 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1363240354) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (PWDATA == 1633) ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 (chmod == 3)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 (PADDR == 10)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 2) && (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2436935202) ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##1 (iv_sel == 1) ##3 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 (key_sel == 0) ##2 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##3 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (!enable ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (mode_in == 2) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##1 (mode_in == 1) ##3 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256) ##2 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (iv_sel == 0) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2893447256)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 (PADDR == 8) ##2 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 871142247) ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 (key_sel == 0)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4573) ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 !PSEL ##2 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (PWDATA == 1633) ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 (chmod_in == 2) ##2 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2597) ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) && PENABLE ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4101) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2436935202) ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##1 !ccf_set ##3 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 !read_en ##2 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##3 aes_cr_wr_en ##1 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 errc ##2 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 read_en) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 399188783)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) && read_en ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 (PRDATA == 0) ##2 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1322087325) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && ccf_set ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2893447256) ##2 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2436935202) ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && PCLK ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 405686576) ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2105926651) ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2436935202) ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 11) && (PWDATA == 1633) ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (PWDATA == 1633) ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2390436892) ##3 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 !ccfc ##2 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##1 (chmod_in == 0) ##3 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (chmod_in == 1) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 405686576) ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##3 ccfc ##1 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##3 (mode_in == 3) ##1 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 PCLK ##2 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 PENABLE ##2 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##1 PSEL ##3 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1091) ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 871142247) ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 !PWRITE) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##3 write_en ##1 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##3 (chmod_in == 2) ##1 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##1 !PWRITE ##3 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 4237703417) ##2 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 4237703417) ##2 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 PWRITE ##2 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1527172022) ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 399188783)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##3 ccf_set ##1 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) && (PADDR == 11) ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##1 read_en ##3 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 (PWDATA == 5967) ##2 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 293888803) ##4 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 (iv_sel == 2)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 !ccf) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##3 (PADDR == 0) ##1 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 (mode_in == 1) ##2 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##2 (bus_out == 0) ##2 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 !ccf_set) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##3 PSEL ##1 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 ccfc) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##1 ccfc ##3 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1393149350)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2893447256)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 399188783)) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 4237703417) ##2 1) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1633) ##4 (chmod_in == 3)) |-> dma_in_en);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##3 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2089727481) ##4 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2105926651) ##4 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2288392720) ##4 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2529592877) ##4 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##4 (PWDATA == 7987)) |-> (chmod == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1860958685) && (col_bus <= 2446996003) ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2647650875) ##4 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 4237703417) ##2 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1679489992) ##2 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 4237703417) ##2 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 4237703417) ##2 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858962397) && (col_bus <= 2441010210) ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (PWDATA == 7894)) |-> dma_out_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##3 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2140539903) && (col_bus <= 2878952023) ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2110743547) ##4 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##3 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##3 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##3 (aes_cr == 2007) ##1 1) |-> (mode >= 2) && (mode <= 3));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (PWDATA == 6271) ##3 1) |-> ccf_ie);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##3 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1441808811) && (key_bus <= 2170136578) ##2 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##1 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##3 (aes_cr == 2007) ##1 1) |-> (chmod >= 2) && (chmod <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (!enable ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##1 (aes_cr == 1847) ##1 1) |-> (aes_cr >= 872) && (aes_cr <= 2007));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15) ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (PADDR >= 7) && (PADDR <= 10) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##2 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE && ccfc ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (PWDATA == 2774) ##2 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) && PENABLE ##4 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6428) && (aes_cr == 1779) ##4 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 !disable_core ##3 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) && int_ccf ##4 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 cnt_en ##3 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (key_sel == 3) ##2 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 !PCLK ##3 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6428) && (PWDATA <= 7027) && (aes_cr == 1779) ##4 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) && (key_sel == 2) ##4 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) && (iv_sel == 0) ##4 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 PCLK ##2 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 13) && (aes_cr == 1779) ##4 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 3902839505) ##2 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) && ccf_set ##4 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) && (iv_bus >= 495164731) && (iv_bus <= 613944137) ##4 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (key_bus >= 2232805386) && (key_bus <= 2717769283) ##2 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (mode_in == 2) ##2 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (PADDR == 12) ##2 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (iv_bus >= 1665648582) && (iv_bus <= 1958135785) ##2 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 258224926) ##4 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 PWRITE ##2 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 enable ##3 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 (iv_sel == 0) && (key_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) && (chmod_in == 0) ##4 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (aes_cr == 1779) ##4 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1496925618) ##4 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (PADDR == 9) ##3 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (aes_cr == 1779) ##4 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 PSEL) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 PSEL ##3 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 write_en) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) && (key_bus >= 258224926) && (key_bus <= 1132336518) ##4 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 PRESETn) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 errc) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 495164731) ##4 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 !PENABLE ##3 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 ccf_set) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (key_bus >= 258224926) && (key_bus <= 2232805386) ##3 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 ccf_set ##2 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (aes_cr == 1779) ##4 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 ccf ##3 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) && PCLK ##4 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 dma_out_en ##3 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 3504095905) ##4 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) && (key_sel >= 2) && (key_sel <= 3) ##4 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 dma_req) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 PRESETn ##3 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 3504095905) ##4 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (col_bus >= 1496925618) && (col_bus <= 1854232541) ##3 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) && (mode_in == 3) ##4 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 13) && (aes_cr == 1779) ##4 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (chmod_in == 2) ##2 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (iv_sel == 0) ##2 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (bus_out_mux == 0) ##2 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (mode == 2) ##3 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 ccf) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 ccfc ##2 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 dma_in_en ##3 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (PWDATA >= 6428) && (PWDATA <= 7894) ##3 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (chmod == 3) ##3 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 (PADDR == 7)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 ccf_ie ##3 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) && errc ##4 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 !ccf_set ##3 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (iv_bus >= 495164731) && (iv_bus <= 1665648582) ##3 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (key_sel >= 0) && (key_sel <= 2) ##3 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (data_type == 1) ##3 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 3902839505) ##2 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 dma_req ##3 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (next_state == 1) ##3 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (key_sel == 0) ##3 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 (iv_sel == 0) && (mode_in == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (PWDATA == 7894) ##3 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (iv_sel == 4) ##3 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (aes_cr == 1779) ##3 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 (chmod_in == 3)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 !errc ##1 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 !write_en ##1 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 !PSEL ##1 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 (PWDATA == 6661) ##1 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 !dma_req ##1 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 !ccf ##1 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 (col_bus >= 301904163) && (col_bus <= 1647090628) ##1 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 (key_en == 0) ##1 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 !PRESETn ##1 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 !PWRITE ##1 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 (PADDR == 10) ##1 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 (chmod_in == 0) ##1 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 (iv_sel == 2) ##1 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 !PCLK ##1 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 (iv_bus >= 1958135785) && (iv_bus <= 1976957931) ##1 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 (PADDR >= 10) && (PADDR <= 12) ##1 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) && PSEL ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 !ccf_set ##1 1) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 (chmod_in >= 0) && (chmod_in <= 2) ##1 (iv_sel == 0)) |-> (key_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 ccfc ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 PWRITE ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (PADDR >= 7) && (PADDR <= 15) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##1 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##2 (col_bus >= 301904163) && (col_bus <= 4249210618) ##1 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2573758002) && (key_bus <= 4294938879) ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2556232240) && (key_bus <= 4294938879) ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2409081375) && (iv_bus <= 4293288191) ##1 ccfc ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2405569566) && (key_bus <= 4294938879) && ccfc ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1962116585) && (key_bus <= 3935749333) ##2 (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1964888554) && (key_bus <= 3935749333) ##2 (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1741833167) ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1903627234) ##2 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1764717010) ##2 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156369409) && (iv_bus <= 2875013718) ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2422023712) && (key_bus <= 3935749333) ##2 (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2421762592) && (key_bus <= 3935749333) ##2 (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2433799202) && (key_bus <= 4294487295) && ccfc ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 PSEL ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) && ccfc ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160515073) && (key_bus <= 4294487295) && ccfc ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1902069730) ##2 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##1 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1881145824)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1881145824)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2147078655) && (iv_bus <= 2523075116) ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 !ccf_set && (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1741833167) ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1962751465) && (key_bus <= 3916992722) && (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 !ccf_set ##1 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 2756393032) && (iv_bus <= 4273032445) ##1 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2094) && (PWDATA <= 3843) && (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2136621054) && (iv_bus <= 4293285631) ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA == 8070)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3972702425) ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3675) && (PWDATA <= 4570) && (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 3843) && (key_en == 1) ##2 1) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2454166052) ##2 1) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3070563438) ##2 1) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1851082204) ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2561287217) && (key_bus <= 4294487295) && ccfc ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 4608) && (PWDATA <= 8180) ##1 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA == 6685) ##1 1) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1971279850) && (col_bus <= 2705499202) && (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1948187112) ##2 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2227235337) ##3 1) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 !PRESETn ##1 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_sel == 1) ##1 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel >= 0) && (iv_sel <= 1) ##1 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 5916) && (PWDATA <= 8180) ##1 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1702019018) ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3978033882) ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel == 0) ##1 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 301) && (PWDATA <= 4002) && (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn && ccfc ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && errc ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1831701978) ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4959) && (PWDATA <= 6576) ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 1962751465) && (bus_out_mux <= 3916992722) && (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_sel >= 1) && (key_sel <= 2) ##1 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 5790) && (PWDATA <= 8180) ##1 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 13) && (PADDR <= 15) ##1 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2181007363) ##3 1) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 2509147179) && (iv_bus <= 4273032445) ##1 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PADDR == 4) && PENABLE) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PADDR == 4) && (mode_in == 0)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PADDR == 4) && (chmod_in == 0)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1859892701) ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (chmod_in == 0) ##1 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2958363232) ##2 1) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 3070563438) ##2 1) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2407091230) && (iv_bus <= 4293288191) ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2855830612) && (key_bus <= 3961768664) ##2 (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 392604462) && (key_bus <= 4294487295) && ccfc ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5248) && (PWDATA <= 6399) ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3919584467) ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##2 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 2) ##2 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 ccfc ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (col_bus >= 140735760) && (col_bus <= 3655099059) && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1852691420) && (col_bus <= 2452355108) && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 ccf_set) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (col_bus >= 550767425) && (col_bus <= 4059652323) && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2143363583) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2452355108) ##2 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (key_en == 8) ##1 !PCLK && (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (col_bus >= 2129518589) && (col_bus <= 4059652323) && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##2 (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2186170372) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 (PADDR == 7) ##1 write_en) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1960199145) && (col_bus <= 2452355108) && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 (PADDR == 7) ##1 (PADDR == 9)) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) && (iv_bus >= 1867005918) && (iv_bus <= 2327195157) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2154365952) ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6593) && (PWDATA <= 8191) ##2 (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1867005918) && (iv_bus <= 2327195157) && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 PWRITE) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 102) && (PWDATA <= 3571) && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (col_bus >= 140735760) && (col_bus <= 3884871887) && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) && (iv_bus >= 1781707220) && (iv_bus <= 1919078372) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 (PADDR == 7) ##1 (mode_in == 2)) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 (PADDR == 7) && read_en ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4480) && (PWDATA <= 6343) ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 (PADDR == 7) && ccf_set ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) && (iv_bus >= 1807448535) && (iv_bus <= 1919078372) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2335965718) && (col_bus <= 2667857982) && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 102) && (PWDATA <= 829) && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 513015613) ##2 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (col_bus >= 140735760) && (col_bus <= 4059652323) && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 513015613) ##2 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 102) && (PWDATA <= 2978) && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 623) && (key_en == 8) ##2 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1919078372) ##2 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (col_bus >= 330489639) && (col_bus <= 4059652323) && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1579308476) && (col_bus <= 2452355108) && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (key_en == 8) ##1 !PWRITE && (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6576) && (PWDATA <= 8191) ##2 (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3968) && (PWDATA <= 5375) && ccfc ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (key_en == 8) ##1 (PADDR == 7) && (chmod_in == 2) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1579308476) && (col_bus <= 2667857982) && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 (PADDR == 7) ##1 (chmod_in == 0)) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6583) && (PWDATA <= 8191) ##2 (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1807448535) && (iv_bus <= 1919078372) && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 PSEL) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 (PADDR == 7) ##1 (iv_sel == 4)) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 (PADDR == 7) && (mode_in == 2) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1899647970) && (iv_bus <= 1919078372) && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 102) && (PWDATA <= 1531) && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) && (iv_bus >= 1899647970) && (iv_bus <= 1919078372) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (key_en == 8) && PCLK ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1781707220) && (iv_bus <= 1919078372) && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) && PWRITE ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (key_en == 8) ##1 (PADDR == 7) && errc ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (key_en == 1) ##1 (chmod_in >= 0) && (chmod_in <= 1) ##1 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (key_en == 1) && PRESETn ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (key_en == 1) ##1 (col_bus >= 87659786) && (col_bus <= 2032436722) ##1 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (key_en == 1) ##2 (PADDR == 4) && PSEL) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (key_en == 1) ##2 (PADDR == 4) && PWRITE) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (key_en == 1) ##1 (col_bus >= 611659080) && (col_bus <= 1590318525) ##1 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (key_en == 1) ##1 (PADDR >= 10) && (PADDR <= 15) ##1 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (key_en == 1) ##1 !ccfc ##1 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##2 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (key_en == 1) ##1 !PENABLE ##1 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (key_en == 1) ##1 (iv_sel >= 0) && (iv_sel <= 2) ##1 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##1 ccfc ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 !PCLK && (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (mode_in == 0) && (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (key_sel == 0) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) && ccfc ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4737) && (PWDATA <= 6399) ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1355292065) && (key_bus <= 1912455651) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (key_en == 1) ##2 (PADDR == 4) && ccfc) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (mode_in >= 0) && (mode_in <= 1) && (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1903627234) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1186448781) && (key_bus <= 1884665824) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1275304856) && (key_bus <= 1799855574) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2030) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2033) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##1 (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1873206751) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1764717010) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3724581564) ##1 ccfc ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406947358) && (iv_bus <= 4293288191) ##1 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1660) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##1 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1655) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1753755601) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1502614963) ##2 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4092) ##2 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##1 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4225) && (PWDATA <= 8191) && ccfc ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1543189943) && (col_bus <= 2757658696) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2759) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1702380490) && (col_bus <= 1904876515) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2748) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4225) && (PWDATA <= 7934) && ccfc ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 (key_bus >= 59802375) && (key_bus <= 1844892123) ##1 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 (PADDR == 11)) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 (iv_en == 2) && ccf_set ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 (iv_en == 2) ##1 !ccf_set) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 !errc && (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 (col_bus >= 2868002901) && (col_bus <= 4229025528) ##1 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1856273373) && (col_bus <= 2446996003) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 (iv_en == 2) ##1 PSEL) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) && ccfc ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858962397) && (col_bus <= 2446151715) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 (col_bus >= 451063093) && (col_bus <= 4229025528) ##1 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 !PCLK ##1 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 (iv_en == 2) ##1 !errc) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 242143516) && (key_bus <= 2198044678) && (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) && (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 (iv_sel == 1)) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 556917570) ##3 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 556917570) ##3 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) && (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 (chmod_in == 1) && (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 (mode_in == 2) && (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2094283769) ##3 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 (PWDATA == 4211)) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 242143516) && (bus_out_mux <= 2198044678) && (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2266) && (key_en == 8) ##3 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3847562442) ##3 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 (col_bus >= 520725310) && (col_bus <= 4229025528) ##1 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2094283769) && (col_bus <= 2764076105) && (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 (iv_en == 2) ##1 !PRESETn) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 (iv_en == 2) ##1 !ccf) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 (iv_en == 2) ##1 (chmod_in == 3)) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1743171023) && (col_bus <= 2138536446) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 54227718) && (col_bus <= 2101603322) && (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 errc ##1 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 (PWDATA == 6455) ##2 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 (PWDATA == 3125) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 (iv_en == 2) ##1 (mode_in == 2)) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 !dma_req ##1 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 !PENABLE ##1 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 54227718) && (col_bus <= 3818100423) && (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1852691420) && (col_bus <= 2371051034) && (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 (PWDATA >= 4350) && (PWDATA <= 8141) ##1 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 (PWDATA >= 5736) && (PWDATA <= 8141) ##1 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) && PRESETn ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 (iv_en == 2) ##1 !dma_req) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 (chmod_in == 1) ##1 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 (iv_en == 2) ##1 write_en) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) && (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 (chmod_in >= 0) && (chmod_in <= 1) ##1 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##1 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##1 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4118) && (PWDATA <= 8191) ##1 !errc ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4114) && (PWDATA <= 8191) ##1 !errc ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##2 (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2144086015) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4084) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1353551777) && (col_bus <= 1991430637) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2737) ##2 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2740) ##1 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (PWDATA >= 2049) && (PWDATA <= 3838) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 1) && (chmod_in <= 2) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##2 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (PWDATA >= 2049) && (PWDATA <= 3327) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3573117097) && (key_bus <= 4294938879) ##2 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (key_bus >= 1972022251) && (key_bus <= 3933858004) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3775483586) && (key_bus <= 4294938879) ##2 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (chmod_in >= 2) && (chmod_in <= 3) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2057) ##2 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4114) && (PWDATA <= 8191) && (iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (PWDATA >= 2029) && (PWDATA <= 4069) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2398131229) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##1 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (col_bus >= 2574113842) && (col_bus <= 4293044479) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 write_en) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3320) ##3 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 !err_ie) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 (PADDR == 6)) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) && PWRITE ##3 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (PWDATA >= 1722) && (PWDATA <= 3422) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 506341692) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 (mode == 0)) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 (key_bus >= 2181006339) && (key_bus <= 3655494835) ##1 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 (aes_cr == 0)) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (col_bus >= 2573336114) && (col_bus <= 4293044479) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (col_bus >= 301904163) && (col_bus <= 4030538976) ##2 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 !dma_req) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 (key_sel == 1)) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 PCLK) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 (chmod == 0)) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) && (key_sel == 3) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) && ccf_set ##3 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 !PRESETn) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 252) && (PWDATA <= 3131) && (chmod == 3) ##3 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (chmod == 3) ##3 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) && (mode_in == 0) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (chmod == 3) ##3 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 12) && (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1188) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 4196227316) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 errc) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (col_bus >= 2472277030) && (col_bus <= 4293044479) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 (key_bus >= 2181006339) && (key_bus <= 2717769283) ##1 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 !key_deriv) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 699501395) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (PWDATA >= 0) && (PWDATA <= 3838) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 !dma_in_en) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) && (PWDATA >= 252) && (PWDATA <= 3131) ##3 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (mode_in >= 0) && (mode_in <= 1) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 PENABLE ##2 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 (aes_cr == 872) && read_en ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (chmod == 3) ##3 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 (aes_cr == 872) ##1 !ccfc) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) && (PRDATA >= 0) && (PRDATA <= 1661120454) ##3 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (col_bus >= 2447550499) && (col_bus <= 4293044479) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2413591071) && (key_bus <= 4294487295) && (iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) && (bus_out == 0) ##3 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 (aes_cr == 872) ##1 PWRITE) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 !ccf_set ##2 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) && (bus_out_mux >= 0) && (bus_out_mux <= 1) ##3 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6577) && (PWDATA <= 8191) ##2 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (col_bus >= 2601063478) && (col_bus <= 4293044479) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1663506374)) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 (aes_cr == 872) && PSEL ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (PWDATA >= 0) && (PWDATA <= 2178) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (col_bus >= 1137382791) && (col_bus <= 4249210618) ##2 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1974415339) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (iv_bus >= 495164731) && (iv_bus <= 4196227316) ##2 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1989450733)) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA >= 0) && (PRDATA <= 1661120454) && (chmod == 3) ##3 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (chmod == 3) ##3 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (col_bus >= 301904163) && (col_bus <= 4249210618) ##2 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1) ##3 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 !PENABLE && (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 (key_bus >= 294427939) && (key_bus <= 3655494835) ##1 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) && (key_bus >= 2413591071) && (key_bus <= 4294487295) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (PADDR >= 3) && (PADDR <= 14) ##2 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 11) ##2 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) && (iv_sel == 0) ##3 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 (aes_cr == 872) ##1 (mode_in == 3)) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2742401094)) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2282607120)) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) && (bus_out >= 0) && (bus_out <= 1661120454) ##3 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2168918530)) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) && (bus_out_mux >= 0) && (bus_out_mux <= 1661120454) ##3 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 (chmod_in == 1) ##1 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1429043626)) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) && (PRDATA == 0) ##3 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (col_bus >= 301904163) && (col_bus <= 2015699952) ##2 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (col_bus >= 2451298852) && (col_bus <= 4293855487) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (col_bus >= 2435936802) && (col_bus <= 4293044479) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (col_bus >= 2438030370) && (col_bus <= 4293044479) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2429400609) && (key_bus <= 4294487295) && (iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2113041915)) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 (aes_cr == 872) ##1 PENABLE) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 (aes_cr == 872) ##1 !read_en) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1748859344)) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) && (key_bus >= 2429400609) && (key_bus <= 4294487295) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) && (col_bus >= 195570455) && (col_bus <= 2015699952) ##3 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2111611899)) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4104) && (PWDATA <= 6132) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 (PWDATA >= 2249) && (PWDATA <= 3736) ##1 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (PWDATA >= 1731) && (PWDATA <= 3327) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2086148088)) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) (!read_en && (chmod == 3) ##3 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (iv_bus >= 495164731) && (iv_bus <= 2240908299) ##2 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2308375059) ##3 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 238965020) ##3 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2221370888) ##3 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (bus_out_mux == 0) ##2 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 375666988) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2920242268) ##3 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1004827511) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 309919012) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2128889853) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##2 (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 PWRITE) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1986351596) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2168104450) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1561573306) ##3 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2128889853) && (col_bus <= 2130889214) ##1 (PADDR == 15) ##1 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 int_ccf ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (iv_bus >= 2626816) && (iv_bus <= 1774045651) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (mode_in == 3) ##2 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (key_en == 4) ##2 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 !PSEL ##2 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2128889853) && (col_bus <= 2130889214) ##1 (PADDR == 0) ##1 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (iv_sel == 1) ##4 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 676) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 errc ##2 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 !PWRITE ##2 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5256) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2625721401) ##3 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 477215032) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2195274245) ##3 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (mode_in == 1) ##4 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (PWDATA >= 0) && (PWDATA <= 2303) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 dma_in_en ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 3015499879) ##3 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2625721401) ##3 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !write_en ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (iv_sel == 4) ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 read_en ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 484779833) ##3 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 828440930) ##3 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2002914798) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2308375059) ##3 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1561573306) ##3 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccf ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !PRESETn ##2 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 238965020) ##3 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (PWDATA >= 0) && (PWDATA <= 4043) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 errc) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2777872971) ##3 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod == 1) ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !ccf_set ##2 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && PENABLE ##4 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PCLK ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##2 (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2128889853) && (col_bus <= 2130889214) ##1 (PWDATA == 2423) ##1 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (PADDR == 9) ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 !ccf_set) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 231824667) ##4 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 PSEL) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 484779833) ##3 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (aes_cr == 1706) ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccf_ie ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccfc ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 78702857) ##3 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (mode == 1) ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 PENABLE) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 (PWDATA >= 334) && (PWDATA <= 3736) ##1 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (PWDATA >= 1587) && (PWDATA <= 3327) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PWRITE ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccf_set ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (chmod_in == 1) ##4 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 2777872971) ##3 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 477215032) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468) ##4 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 ccfc ##2 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (aes_cr == 1706) ##4 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (chmod_in == 3) ##2 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (aes_cr == 1706) ##4 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 PENABLE ##2 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 dma_req ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_en == 0) ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (data_type == 1) ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (iv_bus >= 387328) && (iv_bus <= 1736622031) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 dma_out_en ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 11) && (aes_cr == 1706) ##4 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 (PADDR == 0)) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (aes_cr == 1706) ##4 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) (!read_en && (aes_cr == 1706) ##4 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_sel == 0) ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PENABLE ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PRESETn ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (bus_out == 0) ##4 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2128889853) && (col_bus <= 2130889214) ##1 (mode_in == 2) ##1 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 PSEL ##2 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 (PWDATA == 398)) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 78702857) ##3 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2920242268) ##3 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##2 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 828440930) ##3 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 3015499879) ##3 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 write_en) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 2221370888) ##3 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2128889853) && (col_bus <= 2130889214) && (mode_in == 0) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod_in == 0) ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3547982502) ##4 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 key_deriv ##3 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 (mode_in == 1)) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) (!errc && (aes_cr == 1706) ##4 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 write_en ##2 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 240157468) ##4 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2563817009) ##2 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2523290668) ##2 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1959667689) ##1 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PCLK ##3 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !PENABLE ##3 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !PENABLE ##1 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) && (iv_bus >= 2762791497) && (iv_bus <= 3103104625) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1903545826) && (key_bus <= 2422709280) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2677990975) ##1 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2589701172) ##1 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && !ccf ##4 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PRESETn ##3 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2154365952) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && !access_permission ##4 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2050425332) ##1 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2895695449) ##1 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 PCLK) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (PWDATA >= 3380) && (PWDATA <= 7582) && (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (chmod_in >= 2) && (chmod_in <= 3) && (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (PADDR == 1) ##3 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) && (key_bus >= 2658113596) && (key_bus <= 3688007351) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 PCLK) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) && (iv_bus >= 2644039739) && (iv_bus <= 4256799995) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 (PWDATA == 288)) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_bus >= 2658113596) && (key_bus <= 3777894594) && (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && !access_permission ##4 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 (PWDATA == 1545)) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (iv_bus >= 2762791497) && (iv_bus <= 3103104625) && (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 (PADDR == 5) ##1 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (chmod_in == 2) && (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_bus >= 2658113596) && (key_bus <= 3688007351) && (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !PSEL ##1 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2558262320) ##1 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0) ##4 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (col_bus >= 2159024129) && (col_bus <= 4293044479) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (bus_out_mux >= 2658113596) && (bus_out_mux <= 3688007351) && (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 (mode_in == 1)) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && !access_permission ##4 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 PSEL) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 (PADDR == 5)) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (PWDATA >= 5952) && (PWDATA <= 7664) && (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !errc ##1 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (col_bus >= 2156499969) && (col_bus <= 4293044479) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (col_bus >= 1971279850) && (col_bus <= 2454166052) && (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 (PADDR == 7) ##2 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 (PWDATA == 3389) ##2 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0) ##4 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0) ##4 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 !PCLK ##2 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !PCLK ##1 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 (key_sel == 2) ##1 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (col_bus >= 2152235008) && (col_bus <= 4293044479) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (PWDATA >= 5952) && (PWDATA <= 7582) && (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !write_en ##1 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) ##1 (PADDR == 12) && PRESETn ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 (chmod_in == 1) ##2 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 (mode_in == 0)) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !disable_core ##3 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) ##1 !PWRITE && (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2196689413) ##4 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) ##1 (PADDR == 12) && PENABLE ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 PENABLE) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (PWDATA >= 0) && (PWDATA <= 2700) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) ##1 !ccfc && (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 (key_sel == 2)) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (PWDATA == 0) ##4 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && !errc ##4 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 ccf_set) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (bus_out_mux == 0) ##4 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 ccf ##3 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 !ccf_set && (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 (chmod_in == 1)) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !aes_cr_wr_en ##1 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (PADDR == 0) ##4 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (chmod_in == 0) ##4 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) ##1 (PADDR == 12) && dma_req ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (bus_out_mux == 1) ##3 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (mode_in == 0) ##3 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 PSEL) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (iv_bus >= 2644039739) && (iv_bus <= 4256799995) && (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 PRESETn ##1 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (col_bus >= 2155938817) && (col_bus <= 4293855487) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (PWDATA >= 5262) && (PWDATA <= 7664) && (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && !access_permission ##4 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (bus_out_mux >= 2658113596) && (bus_out_mux <= 3777894594) && (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) ##1 (PADDR == 12) && errc ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) && (key_bus >= 2658113596) && (key_bus <= 3777894594) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 ccf_set ##1 1) |-> aes_cr_wr_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 (mode_in == 3) ##2 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PWRITE ##3 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) && ccfc ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && !access_permission ##4 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 PENABLE) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 write_en) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PSEL ##3 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && !ccf_set ##4 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 !ccfc ##2 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 !ccfc) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 !PWRITE ##1 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##2 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 (chmod_in == 3) ##1 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 (mode_in == 2) ##1 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 (key_en == 0) ##1 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3950) && (PWDATA <= 6037) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 ccf_set ##1 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 !PSEL ##1 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 !write_en ##1 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 (PADDR == 3) ##1 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) ##3 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 ccfc ##1 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 (key_sel == 0) ##1 1) |-> (key_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2143087615) ##2 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2658113596) ##2 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 12) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1442044843) && (key_bus <= 2170136578) ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2427020833) ##2 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3103104625) ##2 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && dma_req ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6347) ##2 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR == 12) && (mode_in == 0) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA == 4966) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && PCLK ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA == 3565)) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) && (key_bus >= 2155323904) && (key_bus <= 4294487295) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR == 12) ##1 write_en) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR == 12) ##1 errc) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2155323904) && (key_bus <= 4294487295) && (iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 2658113596) ##2 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR == 12) ##1 (chmod_in == 3)) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR == 12) ##1 dma_req) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##2 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2442562083) && (col_bus <= 4294698239) ##1 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4107) && (PWDATA <= 6134) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4104) && (PWDATA <= 6132) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) && PRESETn ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5045) && (PWDATA <= 6629) && (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2751) && (PWDATA <= 5466) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4121) && (PWDATA <= 6148) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 3237148801) && (iv_bus <= 3766005440) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 3236421761) && (iv_bus <= 3767026881) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2759) && (PWDATA <= 5475) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3266) && (PWDATA <= 4890) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##2 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2860980821) && (iv_bus <= 3576893610) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4995) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3322) && (PWDATA <= 4956) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 3438084249) && (iv_bus <= 3865254604) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##2 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3282) && (PWDATA <= 4919) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2860980821) && (iv_bus <= 3574648490) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 3438084249) && (iv_bus <= 3868205261) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2377132059) && (col_bus <= 2963672161) ##2 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2579713587) && (col_bus <= 4294698239) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2598678069) && (col_bus <= 4294698239) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2172716547) && (col_bus <= 2744020039) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2141045247) && (col_bus <= 2872372310) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2880355927) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15) ##2 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) && (key_bus >= 2428116513) && (key_bus <= 4294487295) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2428116513) && (key_bus <= 4294487295) && (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) && (mode_in == 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 2) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2442562083) && (col_bus <= 4294698239) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441010210) && (col_bus <= 4294698239) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2434100258) && (col_bus <= 4294698239) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 !PRESETn && (key_en == 8) ##1 (PADDR == 7) ##1 1) |-> (iv_en == 4));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2153116672) && (col_bus <= 4294698239) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4039) && (PWDATA <= 8191) && (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##2 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156020225) && (iv_bus <= 4293285631) && (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) && (iv_bus >= 2156020225) && (iv_bus <= 4293285631) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2156009985) && (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 1) && (PADDR <= 4) ##3 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 !PENABLE ##1 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 14) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 15) ##2 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) && (iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##1 ccfc ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 1) && (chmod_in <= 3) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 15) ##2 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 403194160) && (col_bus <= 4294698239) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 6) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 372695852) && (col_bus <= 4294698239) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 383854381) && (col_bus <= 4294698239) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##1 ccfc ##1 (key_en == 1) ##2 (PADDR == 4)) |-> (key_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) && (iv_sel == 0) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) && (iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 175054100) && (col_bus <= 4294698239) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 4209920) && (col_bus <= 3914377938) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 3983995610) && (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) && (iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) && (iv_sel >= 0) && (iv_sel <= 1) ##2 (key_en == 1) ##1 (PADDR == 12) ##1 1) |-> (iv_en == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) && PRESETn ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) && (key_sel == 1) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 4209920) && (col_bus <= 4116671722) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (chmod_in == 1) && (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 PENABLE) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##1 (bus_out == 0) ##1 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 !PENABLE && (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) && (key_en == 0) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##1 (bus_out_mux == 0) ##1 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (PADDR == 6) && (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##1 (chmod_in == 3) ##1 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 PWRITE) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 !PSEL && (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##1 errc ##1 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 !write_en && (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) && PCLK ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##1 (PRDATA == 0) ##1 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##1 ccf_set ##1 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##1 PCLK ##1 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 (chmod_in == 2)) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 !errc && (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) && dma_req ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 4209920) && (col_bus <= 4294698239) ##1 (key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##1 !PSEL ##1 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##1 !read_en ##1 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##1 dma_req ##1 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 1) ##2 (col_bus >= 301904163) && (col_bus <= 4249210618) ##1 (aes_cr == 872) ##1 1) |-> (key_en == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##2 (col_bus >= 2128889853) && (col_bus <= 2130889214) ##2 1) |-> (iv_en == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##1 (key_en == 8) ##2 (iv_en == 2) ##1 1) |-> (iv_en == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 338018600) && (col_bus <= 1555462073) ##1 (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1588314557) && (iv_bus <= 2644039739) && (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 1545775032) && (bus_out_mux <= 2658113596) && (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1545775032) && (key_bus <= 2658113596) && (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5952) && (PWDATA <= 7664) && (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (PWDATA == 1416)) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 2644039739) ##3 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 4249404154) ##3 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1732599758) ##3 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) && (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1732599758) ##3 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5952) && (key_en == 1) ##3 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4284) && (PWDATA <= 7664) && (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR == 0) ##1 (iv_sel == 1) ##1 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR == 0) ##1 !ccf_set ##1 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR == 0) ##1 (mode_in == 1) ##1 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR == 0) ##1 (PADDR == 11) ##1 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA == 6811) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) && (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR == 0) && (chmod_in == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR == 0) ##1 PRESETn ##1 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR == 0) ##2 (iv_sel == 2)) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR == 0) ##2 PSEL) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR == 0) ##2 (PADDR == 10)) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR == 0) ##1 (key_sel == 0) ##1 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR == 0) ##2 (mode_in == 1)) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR == 0) ##2 write_en) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 !ccf_set && (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR == 0) ##2 !ccf_set) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 !errc && (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) && (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##1 (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##1 (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (col_bus >= 0) && (col_bus <= 1862389726) ##1 (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && !PWRITE ##1 (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (col_bus >= 0) && (col_bus <= 2156499969) ##1 (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && !ccfc ##1 (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && !PWRITE ##1 (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && ccf_set ##1 (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && !PWRITE ##1 (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && !read_en ##1 (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && !dma_req ##1 (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (iv_sel == 0) ##1 (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (iv_sel >= 0) && (iv_sel <= 1) ##1 (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (iv_sel >= 0) && (iv_sel <= 2) ##1 (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (bus_out_mux >= 310646053) && (bus_out_mux <= 4269276412) && (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (key_en == 1) && ccf_set ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (key_en == 1) ##1 (PADDR == 0) ##1 (chmod_in == 3) ##1 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (key_en == 1) ##1 !PSEL && (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (key_en == 1) ##1 (PADDR == 0) ##1 !PSEL ##1 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (key_en == 1) ##1 (PADDR == 0) && PENABLE ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (key_bus >= 310646053) && (key_bus <= 4269276412) && (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (key_en == 1) && PRESETn ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (key_en == 1) ##1 (PADDR == 0) ##2 !PCLK) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (PWDATA >= 3395) && (PWDATA <= 7022) && (key_en == 1) ##1 (PADDR == 0) ##2 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (key_en == 1) ##1 (PADDR == 0) ##1 !read_en ##1 1) |-> (iv_en >= 2) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156369409) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1425758633) && (iv_bus <= 2157855745) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1425758633) && (iv_bus <= 2158557697) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##3 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##3 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 15) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6576) && (PWDATA <= 8191) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1689) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1690) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##3 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6095) && (PWDATA <= 8191) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1891124705) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1894467553) && (key_bus <= 2393253917) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1903545826) && (key_bus <= 2422709280) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4960) && (PWDATA <= 6572) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2631526457) && (key_bus <= 4294938879) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4993) && (PWDATA <= 6601) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1421781929) && (iv_bus <= 2158557697) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 403171120) && (key_bus <= 2349905432) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1758336977) && (key_bus <= 2966712929) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1752477648) ##3 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1757974481) ##3 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1773278163) && (key_bus <= 2359010841) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4997) && (PWDATA <= 6600) ##3 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1893959137) && (iv_bus <= 2407091230) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 380668717) && (col_bus <= 4294698239) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1795454934) ##3 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 dma_in_en) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 int_ccf) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !write_en) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_sel == 0)) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 329695527) && (key_bus <= 4294938879) ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PWRITE) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PENABLE) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 read_en) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 dma_out_en) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4048) && (PWDATA <= 6090) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (mode == 1)) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4104) && (PWDATA <= 6132) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_en == 0)) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod == 1)) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccf) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PRESETn) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccf_ie) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 key_deriv) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (aes_cr == 1706)) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccf_set) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 dma_req) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PCLK) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (data_type == 1)) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod_in == 0)) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccfc) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (mode_in == 1) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 11) && (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 240157468) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && PENABLE ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (iv_sel == 1) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (bus_out == 0) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3547982502) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (!read_en && (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 231824667) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (chmod_in == 1) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2036) && (PWDATA <= 4070) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##3 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2037) && (PWDATA <= 4070) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##3 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 183065365) && (col_bus <= 4294698239) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2250960908) && (key_bus <= 4294938879) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2093461497) && (key_bus <= 2247899147) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2282895376) && (iv_bus <= 2919953500) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4966) && (PWDATA <= 6577) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1955513321) && (key_bus <= 2161881089) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4997) && (PWDATA <= 6600) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 2755) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2446082083) && (col_bus <= 4294698239) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2132724734) && (iv_bus <= 2905456730) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 370558252) && (key_bus <= 1449364908) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2442562083) && (col_bus <= 4294698239) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4090) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 4091) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2049003508) && (key_bus <= 2168307714) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4993) && (PWDATA <= 6601) ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2399794206) && (iv_bus <= 2947520607) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 390530862) && (iv_bus <= 4293288191) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5473) && (PWDATA <= 8191) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1536861111) && (iv_bus <= 2749609543) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3352) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1676) && (PWDATA <= 3327) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538816951) && (iv_bus <= 2749609543) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2068) && (PWDATA <= 4102) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2150378496) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (chmod_in == 1)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 231824667)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3547982502)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && PENABLE) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (mode_in == 1)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_en && (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 240157468)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (bus_out == 0)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3973355225) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2150378496) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1536861111) && (iv_bus <= 2751253063) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1350180256) && (col_bus <= 1988960237) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4096) && (PWDATA <= 8191) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1757974481) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 370558252) && (key_bus <= 1449364908) ##3 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1752477648) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##3 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3916981458) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2093461497) && (key_bus <= 2247899147) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6154) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6109) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2442562083) && (col_bus <= 4294698239) ##3 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1441808811) && (key_bus <= 2170136578) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2615402039) && (iv_bus <= 3073152110) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1441808811) && (key_bus <= 2170136578) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2049003508) && (key_bus <= 2168307714) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1738012623) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4090) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4104) && (PWDATA <= 6132) ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2158326785) && (key_bus <= 4294938879) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3318) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1856563677) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4092) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2057) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1660) && (PWDATA <= 3315) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2030) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1795454934) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 329695527) && (key_bus <= 4294938879) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3352) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4108) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1943442919) && (key_bus <= 2313912851) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1352629665) && (key_bus <= 2558916657) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4086) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1955513321) && (key_bus <= 2161881089) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##3 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1689045961) && (key_bus <= 2234767882) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##3 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1903545826) && (key_bus <= 2422709280) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1905091043) && (key_bus <= 2422709280) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1894467553) && (key_bus <= 2393253917) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 2137559038) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##3 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 383854381) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 1898737634) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2147078655) && (iv_bus <= 4293288191) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5459) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2150778368) && (key_bus <= 2523574828) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4088) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5479) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4090) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4084) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2027925489) && (key_bus <= 2310010899) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406000670) && (iv_bus <= 4293288191) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##3 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889524824) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 383854381) && (col_bus <= 4294698239) ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1993532397) && (key_bus <= 2321912852) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2168985602) && (key_bus <= 2534804014) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2759) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1460335534) && (key_bus <= 2670360638) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2068952566) && (key_bus <= 2879843927) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2755) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2552971824) && (iv_bus <= 4293288191) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##3 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4096) && (PWDATA <= 8191) ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2546669615) && (iv_bus <= 4293288191) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2159024129) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2876991574) && (key_bus <= 4294938879) ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5473) && (PWDATA <= 8191) ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2515720747) && (iv_bus <= 4293288191) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2151653888) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##3 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##3 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (chmod_in == 1)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 153728274)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4114433258)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && PCLK) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (key_sel == 0)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1091724162)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7091) && (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!enable ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1951358952) && (key_bus <= 2729668677) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2318117396) && (key_bus <= 4294938879) ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2442562083) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441010210) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##3 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2447670307) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557304761) && (key_bus <= 2765941321) ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1553211833) && (key_bus <= 2763703881) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2146077183) && (iv_bus <= 4293288191) ##3 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557304761) && (key_bus <= 2766428745) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892271073) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##3 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 1891124705) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##3 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4904) && (PWDATA <= 6529) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4960) && (PWDATA <= 6579) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##3 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986049755) ##3 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4964) && (PWDATA <= 6577) ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (errc ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986049755) ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##3 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5478) && (PWDATA <= 8191) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2737) ##2 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 11) && (aes_cr == 1847) ##4 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (PADDR == 11) ##2 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 (PWDATA == 7049) ##1 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (aes_cr == 1847) ##4 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 !ccf_set) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 4258759931) ##4 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 (iv_sel == 0) ##1 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 !errc ##2 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !dma_out_en ##3 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 errc ##1 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 !errc) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (aes_cr == 0) ##3 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !dma_in_en ##3 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 PCLK ##1 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6629) && (aes_cr == 1847) ##4 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 ccf_set ##3 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !cnt_en ##3 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 !PSEL) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 PENABLE) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (PADDR == 12) ##3 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (chmod_in == 3) ##4 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (PWDATA == 6250) ##2 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (iv_sel == 1) ##2 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2991466596) ##4 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 disable_core ##3 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 !ccfc ##2 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 PSEL ##2 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 PCLK ##3 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3828108488) ##4 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 (chmod_in == 0) ##1 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 PRESETn) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !ccf ##3 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (aes_cr == 1847) ##4 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 (PADDR == 4) ##1 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 (PRDATA == 0)) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (data_type == 0) ##3 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (next_state == 0) ##3 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !enable ##3 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 !PWRITE ##2 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (key_sel == 3) ##3 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (mode == 0) ##3 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !dma_req ##3 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (key_sel == 0) ##2 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 (key_sel == 0)) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (PWDATA == 387) ##3 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 !read_en) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 !ccfc) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (iv_sel == 0) ##3 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !err_ie ##3 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (mode_in == 0) ##4 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (iv_sel == 1) ##4 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (aes_cr == 1847) ##4 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (chmod == 0) ##3 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (mode_in == 1) ##2 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !PRESETn ##3 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && errc ##4 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 ccfc ##1 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 (bus_out == 0)) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 (PWDATA == 85)) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 read_en ##2 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 !PCLK ##2 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 (key_sel == 3) ##1 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (chmod_in == 3) ##2 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 (chmod_in == 2)) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (chmod_in == 0) ##3 1) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 (mode_in == 2)) |-> (iv_sel == 8));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##3 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##3 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##3 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##3 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2146077183) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2144166399) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##3 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##4 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##3 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 10) ##2 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##4 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 8) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4098) && (PWDATA <= 8191) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##1 (aes_cr == 1706) ##1 1) |-> (iv_sel == 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1005) && (aes_cr <= 1218) ##2 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1005) && (aes_cr <= 1218) ##3 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##1 (aes_cr == 1706)) |-> (iv_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 3) && (PADDR <= 5) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2737) ##1 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3962134744) ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 8) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1421781929) && (iv_bus <= 2158557697) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1758336977) && (key_bus <= 2966712929) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 403171120) && (key_bus <= 2349905432) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5473) && (PWDATA <= 8191) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 2767) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 4099) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4092) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 380668717) && (col_bus <= 4294698239) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 4101) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 2757) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2156009985) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 1663) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4096) && (PWDATA <= 8191) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1773278163) && (key_bus <= 2359010841) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1894467553) && (key_bus <= 2393253917) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1893959137) && (iv_bus <= 2407091230) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2093461497) && (key_bus <= 2247899147) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 1686) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2154621440) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 2066) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 2065) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 15) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 370558252) && (key_bus <= 1449364908) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 183065365) && (col_bus <= 4294698239) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1903545826) && (key_bus <= 2422709280) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858592221) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1864405982) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1752477648) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1860398045) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1795454934) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 dma_in_en) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (iv_sel == 4)) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 read_en) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (data_type == 1)) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_sel == 0)) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 dma_req) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 dma_out_en) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PRESETn) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PCLK) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod == 1)) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PWRITE) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (PADDR == 9)) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_en == 0)) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod_in == 0)) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1757974481) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccfc) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 int_ccf) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PENABLE) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccf_ie) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3352) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 key_deriv) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccf_set) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (mode == 1)) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !write_en) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (chmod_in == 1) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2446082083) && (col_bus <= 4294698239) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 11) && (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (iv_sel == 1) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2442562083) && (col_bus <= 4294698239) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4997) && (PWDATA <= 6600) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && PENABLE ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2068) && (PWDATA <= 4102) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (mode_in == 1) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) (!errc && (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3547982502) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 231824667) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (bus_out == 0) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) (!read_en && (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 240157468) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4966) && (PWDATA <= 6577) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2049003508) && (key_bus <= 2168307714) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1676) && (PWDATA <= 3327) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##1 (aes_cr == 1715)) |-> (iv_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4993) && (PWDATA <= 6601) ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1955513321) && (key_bus <= 2161881089) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4104) && (PWDATA <= 6132) ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1891124705) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 1898737634) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 329695527) && (key_bus <= 4294938879) ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1441808811) && (key_bus <= 2170136578) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (key_sel == 3) ##1 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (data_type == 0) ##1 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (PWDATA == 6250)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (PWDATA == 387) ##1 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6629) && (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 !errc) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (aes_cr == 0) ##1 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (chmod == 0) ##1 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !dma_req ##1 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (mode == 0) ##1 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 !PCLK) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !err_ie ##1 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (next_state == 0) ##1 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !dma_in_en ##1 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 PSEL) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 !ccfc) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (mode_in == 1)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (iv_sel == 1) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (chmod_in == 3) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 ccf_set ##1 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (chmod_in == 0) ##1 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (iv_sel == 0) ##1 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (key_sel == 0)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (iv_sel == 1)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 !PWRITE) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 11) && (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 disable_core ##1 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (PADDR == 12) ##1 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (PADDR == 11)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2991466596) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !PRESETn ##1 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 PCLK ##1 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !dma_out_en ##1 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 4258759931) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !enable ##1 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 read_en) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !cnt_en ##1 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && errc ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3828108488) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !ccf ##1 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (mode_in == 0) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (chmod_in == 3)) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6595) && (PWDATA <= 8191) ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 386700590) && (key_bus <= 1584486844) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4090) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889524824) ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 4091) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 386700590) && (key_bus <= 1639039939) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 2755) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 386700590) && (key_bus <= 1774441427) ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (iv_sel == 2) ##4 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 153728274) ##4 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (mode == 2) ##3 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 ccf_set) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (aes_cr == 1715) ##4 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 PSEL ##3 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1091724162) ##4 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 (PWDATA == 6798)) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (chmod_in == 1) ##4 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 !PSEL ##2 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (chmod_in == 2) ##3 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (aes_cr == 1715) ##4 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 !aes_cr_wr_en ##2 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 !ccfc ##2 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7091) && (aes_cr == 1715) ##4 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && PCLK ##4 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 (mode_in == 3) ##2 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (PADDR == 5) ##3 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 (PWDATA == 1084) ##2 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !disable_core ##3 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 !PCLK) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 ccf_ie ##3 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 dma_in_en ##3 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !PENABLE ##3 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (mode_in == 2) ##3 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 !errc) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (chmod == 1) ##3 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 (chmod_in == 1) ##2 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (key_sel == 0) ##4 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (aes_cr == 1715) ##3 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 (key_sel == 2) ##2 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (data_type == 1) ##3 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4114433258) ##4 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 errc ##3 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 PRESETn ##3 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 !PRESETn ##2 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 ccfc ##3 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 10) && (aes_cr == 1715) ##4 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 (chmod_in == 0)) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 (mode_in == 1)) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 dma_req ##3 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 !write_en ##2 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 cnt_en ##3 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 (PADDR == 13) ##2 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (next_state == 1) ##3 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 dma_out_en ##3 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 enable ##3 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 aes_cr_wr_en ##1 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 !ccf_set ##1 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 PENABLE ##1 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 PRESETn ##1 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 (key_sel == 0) ##1 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 PSEL ##1 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 (bus_out_mux == 0) ##1 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 write_en ##1 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 (PADDR == 0) ##1 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 (mode_in == 0) ##1 1) |-> (key_sel == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1891124705) && (iv_bus <= 2409081375) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892060129) && (iv_bus <= 2407091230) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##1 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 0) ##1 1) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 !errc ##1 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 909781868) ##4 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (mode_in == 2) ##2 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (chmod_in == 1) ##4 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (bus_out == 0) ##4 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && (aes_cr == 124) ##4 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (key_sel == 1) ##4 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (iv_sel == 0) ##4 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 (PADDR == 9) ##1 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 (PWDATA == 4172) ##1 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 (iv_sel == 4) ##1 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 14) && (aes_cr == 124) ##4 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1137382791) ##4 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (aes_cr == 124) ##4 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 PSEL ##2 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (PADDR == 0) ##2 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 (mode_in == 1) ##1 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && errc ##4 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 ccfc ##2 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (aes_cr == 124) ##4 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 PWRITE ##2 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 read_en ##1 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (iv_sel == 0) ##2 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 !PWRITE ##1 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 PENABLE ##1 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (chmod_in == 0) ##2 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 ccf_set ##1 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (mode_in == 2) ##4 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 !ccfc ##1 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 (iv_sel == 0)) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 (chmod_in == 2) ##1 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 PRESETn ##1 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (bus_out_mux == 0) ##4 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (bus_out_mux == 0) ##2 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3064734317) ##4 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 (PWDATA == 5193)) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (chmod == 0) ##3 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (mode == 0) ##3 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !PRESETn ##3 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !ccf_set ##3 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (aes_cr == 0) ##3 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (data_type == 0) ##3 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !dma_req ##3 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (key_sel == 0) ##3 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !PSEL ##3 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (chmod_in == 2) ##3 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (iv_sel == 1) ##3 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (mode_in == 1) ##3 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (PADDR == 11) ##3 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !ccf ##3 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !read_en ##3 1) |-> (key_sel == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (chmod_in == 0) ##4 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 (mode_in == 3) ##2 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !disable_core ##3 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (bus_out_mux == 1) ##3 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 (PWDATA == 3389) ##2 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 (chmod_in == 1)) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PWRITE ##3 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 (PADDR == 7) ##2 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 PSEL) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && !access_permission ##4 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 ccf ##3 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && !access_permission ##4 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 PENABLE) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PRESETn ##3 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && !access_permission ##4 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0) ##4 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (PADDR == 0) ##4 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 PCLK) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 (PWDATA == 288)) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 (chmod_in == 1) ##2 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 !PCLK ##2 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && !access_permission ##4 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 !ccfc ##2 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0) ##4 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (PWDATA == 0) ##4 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && !errc ##4 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !PENABLE ##3 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && !ccf ##4 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PSEL ##3 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0) ##4 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PCLK ##3 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && !access_permission ##4 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (bus_out_mux == 0) ##4 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 write_en) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (PADDR == 1) ##3 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 (mode_in == 0)) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (mode_in == 0) ##3 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && !ccf_set ##4 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 !PWRITE ##1 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 (PADDR == 3) ##1 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 !PSEL ##1 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 ccfc ##1 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 (key_sel == 0) ##1 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 ccf_set ##1 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 (chmod_in == 3) ##1 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 (key_en == 0) ##1 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 (mode_in == 2) ##1 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 !write_en ##1 1) |-> (key_sel == 2));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (aes_cr == 1847) ##2 1) |-> (iv_bus >= 1892271073) && (iv_bus <= 2406947358));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1957515753) && (iv_bus <= 2158557697) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && !access_permission ##4 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && !access_permission ##4 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0) ##4 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && !access_permission ##4 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (mode_in == 0) ##3 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 (PADDR == 7) ##2 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0) ##4 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 PENABLE) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PSEL ##3 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (chmod_in == 0) ##4 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 (key_sel == 2)) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && !errc ##4 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PCLK ##3 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (PADDR == 0) ##4 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && !ccf_set ##4 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PWRITE ##3 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && !access_permission ##4 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 !PCLK ##2 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 PSEL) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PRESETn ##3 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0) ##4 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 (PWDATA == 3389) ##2 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !PENABLE ##3 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 (mode_in == 3) ##2 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (PADDR == 1) ##3 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 (PWDATA == 288)) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (bus_out_mux == 1) ##3 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 (PADDR == 5)) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 (mode_in == 0)) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 !ccfc ##2 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 (chmod_in == 1) ##2 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 PCLK) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !disable_core ##3 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && !access_permission ##4 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 ccf ##3 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && !ccf ##4 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 (chmod_in == 1)) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (PWDATA == 0) ##4 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (bus_out_mux == 0) ##4 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 (PADDR == 3) ##1 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 (key_en == 0) ##1 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 ccfc ##1 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 ccf_set ##1 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 (mode_in == 2) ##1 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 !PSEL ##1 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 (key_sel == 0) ##1 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 !PWRITE ##1 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 !write_en ##1 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 (chmod_in == 3) ##1 1) |-> write_en);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986049755) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 498667835) && (key_bus <= 2394635293) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 2315982356) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1944082407) && (key_bus <= 2318125076) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1675) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 1679) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1779968980) && (key_bus <= 2323695637) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2026) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 2069) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !dma_req ##1 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (data_type == 0) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 5) && (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (iv_sel == 0) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (PADDR == 13) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (key_sel == 2) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 (key_sel == 0)) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (mode == 0) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2563817009) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (chmod_in == 1) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 (chmod_in == 0)) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && PWRITE ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (PWDATA == 1084) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !PRESETn ##1 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2545288751) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !enable ##1 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 107803404) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 disable_core ##1 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && PSEL ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 PSEL) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (next_state == 0) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (chmod == 0) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !cnt_en ##1 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !dma_out_en ##1 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !PSEL ##1 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 ccfc) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !ccf_ie ##1 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 (mode_in == 0)) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 PENABLE ##1 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 PRESETn) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (mode_in == 3) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 write_en) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !ccfc ##1 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6102) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !errc ##1 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (aes_cr == 0) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (chmod_in == 2) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !dma_in_en ##1 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4095) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1484486064) && (key_bus <= 2145398271) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1612464064) && (key_bus <= 2413974047) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 4102) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4081409766) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2747) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1803805655) && (key_bus <= 3015549543) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 2756) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1725573069) && (key_bus <= 2934093917) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 498667835) && (key_bus <= 4168130288) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 330470695) && (key_bus <= 4153443567) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557304761) && (key_bus <= 2765941321) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 498667835) && (key_bus <= 4228295928) ##2 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1984111084) && (iv_bus <= 2311581203) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1986058732) && (iv_bus <= 2305933330) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0) ##2 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!ccf && !first_block ##2 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && !first_block ##2 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0) ##2 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 (PWDATA == 3389)) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 (PADDR == 7)) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (PWDATA == 0) ##2 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && !first_block ##2 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 !ccfc) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && !first_block ##2 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (chmod_in == 0) ##2 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && !first_block ##2 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0) ##2 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (PADDR == 0) ##2 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!errc && !first_block ##2 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (bus_out_mux == 0) ##2 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 !PCLK) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 (chmod_in == 1)) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && !first_block ##2 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 (mode_in == 3)) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PENABLE ##1 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 PCLK ##1 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (bus_out_mux == 1) ##1 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (PADDR == 1) ##1 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 PWRITE ##1 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 PSEL ##1 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (mode_in == 0) ##1 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !disable_core ##1 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 PRESETn ##1 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 ccf ##1 1) |-> (col_bus >= 1858112989) && (col_bus <= 2441741859));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##3 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 381594925) && (iv_bus <= 4293285631) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3892545744) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 314699045) && (iv_bus <= 4293285631) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 188308758) && (iv_bus <= 4293288191) ##2 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 3) && (PADDR <= 8) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2737) ##2 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1961075177) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1562971578) && (key_bus <= 2767585353) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1903545826) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1897836002) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1753755601) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1764717010) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1893707233) && (key_bus <= 2793351756) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3978033882) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3972702425) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##2 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (errc ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1441808811) && (key_bus <= 2170136578) ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1543189943) && (col_bus <= 2757658696) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1546835896) && (col_bus <= 2760972361) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3910486226) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1546835896) && (col_bus <= 2760584265) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2307806227) && (col_bus <= 2951233631) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3909805266) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2308761619) && (col_bus <= 2952433759) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 15) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 1) && (chmod_in <= 2) ##2 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1252988821) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2573339698) && (key_bus <= 4294938879) ##2 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2036) && (PWDATA <= 4070) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2302803986) && (col_bus <= 2947423327) ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1009529720) && (key_bus <= 1655894469) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1543189943) && (col_bus <= 2757658696) ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##2 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1377007012) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2556232240) && (key_bus <= 4294938879) ##2 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##2 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2856348756) && (key_bus <= 3961768664) ##2 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1661120454)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (iv_sel == 4)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 252)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1661120454)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1439709099)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && ccfc) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (key_sel == 0)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1661120454)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3042186346)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2140539903) && (col_bus <= 2544982063) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 9) && (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1661120454)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (mode_in == 3)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (chmod_in == 3)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 11) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2140539903) && (col_bus <= 2557293104) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2154969088) && (col_bus <= 4294534911) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2556037168) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2148459008) && (col_bus <= 4294534911) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1689) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1690) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2447550499) && (col_bus <= 4294534911) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##2 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2288603664) && (key_bus <= 2934093917) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 11) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##2 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##2 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##2 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##2 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3322) ##2 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 2) ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2755) && (PWDATA <= 5482) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2750) && (PWDATA <= 5481) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3318) && (PWDATA <= 4953) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3322) && (PWDATA <= 4953) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##4 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod == 1) ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 write_en) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_sel == 0) ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 PWRITE) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccfc ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (data_type == 1) ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (iv_sel == 4) ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (PADDR == 9) ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 !ccf_set) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 PSEL) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccf_set ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 PENABLE) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PCLK ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_en == 0) ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 errc) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 dma_out_en ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PRESETn ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PWRITE ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PENABLE ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 (PADDR == 0)) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 (mode_in == 1)) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 int_ccf ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 key_deriv ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod_in == 0) ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 aes_cr_wr_en) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 (PWDATA == 398)) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 read_en ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 dma_in_en ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (mode == 1) ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccf_ie ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccf ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 dma_req ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !write_en ##3 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (bus_out == 0) ##4 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 231824667) ##4 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 PENABLE ##2 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (chmod_in == 3) ##2 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 write_en ##2 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !PRESETn ##2 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 11) && (aes_cr == 1706) ##4 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 PRESETn ##1 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 errc ##2 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3547982502) ##4 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (chmod_in == 1) ##4 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !write_en ##1 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (mode_in == 1) ##4 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (iv_sel == 1) ##4 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !errc ##1 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !PSEL ##1 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 ccf_set ##1 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !ccf_set ##2 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !aes_cr_wr_en ##1 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 PSEL ##2 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) && (aes_cr == 1706) ##4 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !PENABLE ##1 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 240157468) ##4 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (aes_cr == 1706) ##4 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) (!read_en && (aes_cr == 1706) ##4 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468) ##4 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && PENABLE ##4 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (key_en == 4) ##2 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 (key_sel == 2) ##1 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 (PADDR == 5) ##1 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (mode_in == 3) ##2 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (aes_cr == 1706) ##4 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !PCLK ##1 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (aes_cr == 1706) ##4 1) |-> (col_bus >= 2142401023) && (col_bus <= 2879892567));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 (mode_in == 0) ##2 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 212189977) ##4 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 (bus_out_mux == 0) ##1 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !dma_in_en ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 (PADDR == 7) ##2 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PWRITE ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 PSEL) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 PENABLE ##2 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (PWDATA == 3994) ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1740977103) ##4 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 PCLK ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 !ccf_set ##1 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 !errc) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PSEL ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (bus_out_mux == 1) ##4 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !dma_out_en ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 ccf_set) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 PCLK) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 !errc ##2 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 (PADDR == 1) ##1 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (chmod == 0) ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 (mode_in == 2) ##1 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (chmod_in == 1) ##4 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (mode_in == 3) ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 (chmod_in == 1) ##2 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && ccf_set ##4 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !enable ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 !ccfc) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (PADDR == 2) ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 errc ##1 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && int_ccf ##4 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 !PCLK ##2 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 PRESETn ##2 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !cnt_en ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 (PWDATA == 3750) ##2 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 !PRESETn) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (aes_cr == 2007) ##4 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (data_type == 0) ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 disable_core ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (mode == 0) ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && errc ##4 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023) ##4 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (bus_out_mux == 0) ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && ccfc ##4 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 (mode_in == 3)) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !err_ie ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (chmod_in == 0) ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (mode_in == 2) ##4 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !dma_req ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PRESETn ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (next_state == 0) ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) && (aes_cr == 2007) ##4 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (aes_cr == 0) ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !int_ccf ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2002864622) ##4 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !ccf_ie ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 read_en) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (iv_bus >= 2156992513) && (iv_bus <= 2876603990));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 0) && (col_addr == 0) ##2 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (PWDATA == 3389)) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (col_addr == 0) ##2 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (col_addr == 0) ##2 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (col_addr == 0) ##2 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0) ##2 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (col_addr == 0) ##2 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (PADDR == 7)) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 0) && (col_addr == 0) ##2 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0) ##2 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (chmod_in == 1)) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (mode_in == 3)) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0) ##2 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 !PCLK) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) && (col_addr == 0) ##2 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) (!ccf && (col_addr == 0) ##2 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) && (col_addr == 0) ##2 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 !ccfc) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (col_addr == 0) ##2 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (col_addr == 0) ##2 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 ccf ##1 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !disable_core ##1 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !PENABLE ##1 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PWRITE ##1 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PSEL ##1 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (mode_in == 0) ##1 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (PADDR == 1) ##1 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PCLK ##1 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PRESETn ##1 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (bus_out_mux == 1) ##1 1) |-> (col_bus >= 1411755944) && (col_bus <= 2141711359));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##1 (aes_cr == 1706) ##1 1) |-> ccf);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 !disable_core ##3 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 (chmod_in == 1)) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 (PADDR == 1) ##3 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 PSEL) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0) ##4 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && (PADDR == 0) ##4 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 PENABLE) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && !first_block_set ##4 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 PWRITE ##3 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && !first_block_set ##4 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 PCLK ##3 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 (PWDATA == 3389) ##2 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && !first_block_set ##4 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 PCLK) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 PSEL ##3 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 (mode_in == 3) ##2 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 (PADDR == 7) ##2 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 (bus_out_mux == 1) ##3 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 PRESETn ##3 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0) ##4 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0) ##4 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 (PWDATA == 288)) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 !PENABLE ##3 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && !first_block_set ##4 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!ccf && !first_block_set ##4 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 (key_sel == 2)) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 (mode_in == 0)) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 !ccfc ##2 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && (PWDATA == 0) ##4 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!errc && !first_block_set ##4 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && (chmod_in == 0) ##4 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 !PCLK ##2 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && !first_block_set ##4 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 ccf ##3 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 write_en) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && (bus_out_mux == 0) ##4 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 (chmod_in == 1) ##2 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 (mode_in == 0) ##3 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 !PWRITE ##1 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 (PADDR == 3) ##1 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 (chmod_in == 3) ##1 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 ccfc ##1 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 ccf_set ##1 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 (key_en == 0) ##1 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 !PSEL ##1 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 (key_sel == 0) ##1 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 (mode_in == 2) ##1 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 !write_en ##1 1) |-> (PADDR >= 4) && (PADDR <= 6));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2737) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !ccf_set ##2 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (mode == 0) ##2 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 !ccfc) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !dma_req ##2 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 !errc) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (data_type == 0) ##2 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 PRESETn) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 !PWRITE) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (iv_sel == 1) ##2 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 ccf_set) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 PENABLE) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (mode_in == 1) ##2 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !PSEL ##2 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !PRESETn ##2 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (PADDR == 11) ##2 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 (PWDATA == 4172)) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (chmod_in == 2) ##2 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (chmod == 0) ##2 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !ccf ##2 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 read_en) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (key_sel == 0) ##2 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !read_en ##2 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 (chmod_in == 2)) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 (mode_in == 1)) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (aes_cr == 0) ##2 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (mode_in == 2) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (bus_out_mux == 0) ##1 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 14) && (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1137382791) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (iv_sel == 0) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 PWRITE ##1 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 PSEL ##1 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (bus_out == 0) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 909781868) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (key_sel == 1) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (PADDR == 0) ##1 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (chmod_in == 0) ##1 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 ccfc ##1 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && errc ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (mode_in == 2) ##1 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (iv_sel == 0) ##1 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3064734317) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (chmod_in == 1) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (bus_out_mux == 0) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1891124705) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 188308758) && (iv_bus <= 4293288191) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 9) && (PADDR <= 11));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##4 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1005) && (aes_cr <= 1279)) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##4 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##4 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2141711359) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 2) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1410164136) && (col_bus <= 2140539903) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && errc ##4 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (chmod_in == 1) ##4 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 (key_sel == 1)) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (chmod_in == 2) ##3 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (key_sel == 1) ##4 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (mode_in == 1) ##3 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (mode == 0) ##3 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 ccf_set ##1 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 !PWRITE ##1 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 PRESETn ##1 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !ccf ##3 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 !ccfc ##1 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !PSEL ##3 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (iv_sel == 1) ##3 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 ccfc ##2 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (iv_sel == 0) ##4 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 PENABLE ##1 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && (aes_cr == 124) ##4 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 14) && (aes_cr == 124) ##4 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !PRESETn ##3 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 !errc ##1 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (aes_cr == 124) ##4 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 (PADDR == 9) ##1 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !ccf_set ##3 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (chmod == 0) ##3 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (iv_sel == 0) ##2 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 (iv_sel == 4) ##1 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (bus_out_mux == 0) ##4 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (data_type == 0) ##3 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (mode_in == 2) ##4 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (key_sel == 0) ##3 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (mode_in == 2) ##2 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (PADDR == 0) ##2 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 PWRITE ##2 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (bus_out == 0) ##4 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1137382791) ##4 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 909781868) ##4 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3064734317) ##4 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 (PWDATA == 4172) ##1 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 (chmod_in == 2) ##1 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (PADDR == 11) ##3 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 read_en ##1 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (bus_out_mux == 0) ##2 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (chmod_in == 0) ##2 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 (iv_sel == 0)) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (aes_cr == 0) ##3 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (aes_cr == 124) ##4 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !read_en ##3 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 PSEL ##2 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !dma_req ##3 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 (mode_in == 1) ##1 1) |-> (PADDR >= 6) && (PADDR <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 15) ##3 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1993532397) && (key_bus <= 2321912852) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##3 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##4 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##4 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##3 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858253277) ##4 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##4 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##3 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##4 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1955246569) && (col_bus <= 2342521367) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1905091043) && (key_bus <= 2422709280) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (bus_out_mux == 0)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2154969088) && (col_bus <= 4294698239) ##3 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2458362405)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (mode_in == 3)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 15) && (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (chmod_in == 2)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 255387422)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && PCLK) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3515641507)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf && (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##3 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441910819) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2446996003) && (col_bus <= 4294698239) ##3 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##3 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1899773922) && (key_bus <= 2815215695) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441154595) && (col_bus <= 4294698239) ##3 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3958845143) ##4 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##4 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3962134744) ##4 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!enable ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 9) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##3 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1860958685) && (col_bus <= 2447670307) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##4 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##3 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 6) ##4 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 380668717) && (col_bus <= 4294698239) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 404210992) && (col_bus <= 4294698239) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1917429732) && (col_bus <= 2144602111) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 1715) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1882733024) && (col_bus <= 2057768437) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1442232747) && (key_bus <= 2170136578) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##1 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3973355225) ##4 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##3 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PWRITE) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PCLK) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (bus_out_mux == 1)) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PRESETn) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (PADDR == 1)) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !disable_core) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PSEL) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !PENABLE) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 ccf) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (mode_in == 0)) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0) ##1 1) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (col_addr == 0) ##1 1) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) && (col_addr == 0) ##1 1) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0) ##1 1) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (col_addr == 0) ##1 1) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) && (col_addr == 0) ##1 1) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (col_addr == 0) ##1 1) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (col_addr == 0) ##1 1) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (col_addr == 0) ##1 1) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0) ##1 1) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) (!ccf && (col_addr == 0) ##1 1) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 0) && (col_addr == 0) ##1 1) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (col_addr == 0) ##1 1) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (PWDATA >= 4995) && (PWDATA <= 6600));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##4 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1764717010) ##4 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##3 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1900418018) ##4 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1902069730) ##4 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2146077183) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2144166399) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145630207) && (iv_bus <= 4293288191) ##2 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##4 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 2) ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1009529720) && (key_bus <= 1655894469) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3892545744) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1891124705) && (iv_bus <= 2409081375) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892060129) && (iv_bus <= 2407091230) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 1) && (chmod_in <= 2) ##2 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##2 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1897836002) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1961075177) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2447550499) && (col_bus <= 4294534911) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1903545826) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 (key_sel == 0)) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PRESETn ##2 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PCLK ##2 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (bus_out_mux == 1) ##2 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PSEL ##2 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 !PSEL) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 ccfc) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (PADDR == 1) ##2 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 !write_en) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (col_addr == 0) ##3 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 0) && (col_addr == 0) ##3 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (mode_in == 0) ##2 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !disable_core ##2 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PWRITE ##2 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 ccf ##2 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 (PADDR == 3)) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) (!ccf && (col_addr == 0) ##3 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 !PWRITE) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) && (col_addr == 0) ##3 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 (mode_in == 2)) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) && (col_addr == 0) ##3 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 0) && (col_addr == 0) ##3 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (col_addr == 0) ##3 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0) ##3 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 (key_en == 0)) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0) ##3 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 ccf_set) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0) ##3 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (col_addr == 0) ##3 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (col_addr == 0) ##3 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (col_addr == 0) ##3 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !PENABLE ##2 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 (chmod_in == 3)) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (col_addr == 0) ##3 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (PADDR == 7) ##1 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 !ccfc ##1 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (mode_in == 3) ##1 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (chmod_in == 1) ##1 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (PWDATA == 3389) ##1 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 !PCLK ##1 1) |-> (PWDATA >= 1682) && (PWDATA <= 3355));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1425758633) && (iv_bus <= 2157855745) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1425758633) && (iv_bus <= 2158557697) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1753755601) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156369409) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412) ##1 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 PENABLE) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1893707233) && (key_bus <= 2793351756) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (PADDR == 1) ##1 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PSEL) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (chmod_in == 1) ##1 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PRESETn) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PWRITE) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && ccf_set ##1 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318) ##1 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PWRITE ##1 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957) ##1 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PCLK) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1764717010) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PCLK ##1 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (PADDR == 7)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PSEL ##1 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097) ##1 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (mode_in == 3)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET && !first_block ##1 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 disable_core) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 read_completed) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 write_completed) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (col_addr == 3)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PRESETn ##1 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !ccf) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (cnt == 3)) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && ccf ##1 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 first_block) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (bus_out_mux == 1) ##1 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 first_block_set) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && errc ##1 1) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 access_permission) |-> (PWDATA >= 3356) && (PWDATA <= 4994));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1986058732) && (iv_bus <= 2305933330) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1984111084) && (iv_bus <= 2311581203) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1562971578) && (key_bus <= 2767585353) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1441808811) && (key_bus <= 2170136578) ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1957515753) && (iv_bus <= 2158557697) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 11) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1661120454)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3042186346)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 252)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1661120454)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1439709099)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1661120454)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (mode_in == 3)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 9) && (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (iv_sel == 4)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && ccfc) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (key_sel == 0)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (chmod_in == 3)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1661120454)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3972702425) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3909805266) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 188308758) && (iv_bus <= 4293288191) ##2 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3978033882) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##2 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3910486226) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2288603664) && (key_bus <= 2934093917) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##2 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 314699045) && (iv_bus <= 4293285631) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##2 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##2 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##2 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1377007012) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 15) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 381594925) && (iv_bus <= 4293285631) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##2 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##2 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1252988821) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 11) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2154969088) && (col_bus <= 4294534911) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2556037168) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2140539903) && (col_bus <= 2557293104) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2556232240) && (key_bus <= 4294938879) ##2 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2308761619) && (col_bus <= 2952433759) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2307806227) && (col_bus <= 2951233631) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2302803986) && (col_bus <= 2947423327) ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2148459008) && (col_bus <= 4294534911) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2140539903) && (col_bus <= 2544982063) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2856348756) && (key_bus <= 3961768664) ##2 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2573339698) && (key_bus <= 4294938879) ##2 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2152976384) && (iv_bus <= 4293285631) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1543189943) && (col_bus <= 2757658696) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1546835896) && (col_bus <= 2760972361) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1546835896) && (col_bus <= 2760584265) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2409081375) && (iv_bus <= 4293285631) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2409081375) && (iv_bus <= 4293288191) ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 0)) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1543189943) && (col_bus <= 2757658696) ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (errc ##3 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 9) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4104) && (PWDATA <= 8191) ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5479) && (PWDATA <= 8191) ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6128) && (PWDATA <= 8191) ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##3 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2557672496) && (key_bus <= 4294938879) ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1005) && (aes_cr <= 1218) ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2161881089) && (key_bus <= 4294938879) ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2424084512) && (key_bus <= 4294938879) ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 383854381) && (col_bus <= 4294698239) ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##3 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 181003029) && (col_bus <= 4294698239) ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (chmod_in == 2)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !PENABLE) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 PRESETn) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (PADDR == 5)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (mode_in == 2)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 PSEL) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !disable_core) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 errc) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 ccfc) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (key_sel == 0) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 153728274) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7091) && (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 10) && (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4114433258) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1091724162) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (iv_sel == 2) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && PCLK ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (chmod_in == 1) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##3 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##3 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##3 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4959) && (PWDATA <= 6577) ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986049755) ##3 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3935749333) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##3 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (!enable ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##3 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2146077183) && (iv_bus <= 4293288191) ##3 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2160515073) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2159681025) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986049755) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1005) && (aes_cr <= 1218)) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1005) && (aes_cr <= 1218) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2057) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2018) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##3 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1441808811) && (key_bus <= 2170721282) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1906683875) && (key_bus <= 2423495200) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1905091043) && (key_bus <= 2423495200) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4102) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##3 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 6) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 0) ##1 1) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 0) ##4 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557304761) && (key_bus <= 2765941321) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2745) ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##3 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##3 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##4 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1685) && (PWDATA <= 3363) ##4 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##3 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1675) ##3 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4995) ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2409081375) && (iv_bus <= 4293285631) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2409081375) && (iv_bus <= 4293288191) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##3 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2057) && (PWDATA <= 4092) ##4 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##4 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2057) ##3 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0)) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed && (PADDR == 0)) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) (!ccf && !read_completed) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) (!errc && !read_completed) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed && (chmod_in == 0)) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed && (bus_out_mux == 0)) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0)) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && !read_completed) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && !read_completed) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && !read_completed) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && !read_completed) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && !read_completed) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0)) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2004));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1365840290) && (key_bus <= 2570928178) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2152976384) && (iv_bus <= 4293285631) ##3 (aes_cr == 124)) |-> (iv_bus >= 1422757801) && (iv_bus <= 2156654081));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1993532397) && (key_bus <= 2321912852) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858962397) && (col_bus <= 2441010210) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##2 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##2 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1965557738) && (key_bus <= 2738850886) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2136526334) && (col_bus <= 2553399856) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3322) ##2 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1732192206) && (col_bus <= 2134655998) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2141711359) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2552017456) && (iv_bus <= 4293288191) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3322) && (PWDATA <= 4953) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 (PADDR == 4) ##1 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (chmod == 0) ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 (PWDATA == 7049) ##1 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 (mode_in == 2)) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (next_state == 0) ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && errc ##4 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1917429732) && (col_bus <= 2144602111) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (aes_cr == 1847) ##4 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (iv_sel == 0) ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 (PADDR == 8)) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (mode_in == 1) ##2 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 (iv_sel == 0) ##1 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !dma_out_en ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 !ccf_set) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2991466596) ##4 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (PADDR == 12) ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (mode_in == 0) ##4 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 !read_en) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2517840940) && (iv_bus <= 4293288191) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 disable_core ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6629) && (aes_cr == 1847) ##4 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (key_sel == 3) ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !dma_req ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (mode == 0) ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !PRESETn ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 !errc) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 PCLK ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (chmod_in == 3) ##2 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 PRESETn) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 (PRDATA == 0)) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 ccf_set ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (iv_sel == 1) ##4 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 !PCLK ##2 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 errc ##1 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (aes_cr == 1847) ##4 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 read_en ##2 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !cnt_en ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (chmod_in == 0) ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 (bus_out == 0)) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 !errc ##2 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (PADDR == 11) ##2 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 386700590) && (key_bus <= 1639039939) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !enable ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (key_sel == 0) ##2 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (iv_sel == 1) ##2 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 (iv_sel == 8)) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !dma_in_en ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 !PSEL) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !ccf ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (chmod_in == 3) ##4 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 !PWRITE ##2 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (PWDATA == 387) ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 ccfc ##1 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 !ccfc ##2 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 PENABLE) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 !ccfc) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (aes_cr == 1847) ##4 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (PWDATA == 6250) ##2 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 11) && (aes_cr == 1847) ##4 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (data_type == 0) ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3828108488) ##4 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 (key_sel == 0)) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 PCLK ##1 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 (key_sel == 3) ##1 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (aes_cr == 0) ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 (chmod_in == 0) ##1 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 PSEL ##2 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 4258759931) ##4 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !err_ie ##3 1) |-> (chmod_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1882733024) && (col_bus <= 2057768437) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3318) && (PWDATA <= 4953) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1546835896) && (col_bus <= 2760972361) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1545091512) && (col_bus <= 2758833224) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4994) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PWRITE) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PRESETn ##1 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412) ##1 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PSEL) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (PADDR == 7)) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 read_completed) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 write_completed) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PSEL ##1 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !ccf) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (bus_out_mux == 1) ##1 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318) ##1 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && ccf_set ##1 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (PADDR == 1) ##1 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097) ##1 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 access_permission) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 PENABLE) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET && !first_block ##1 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957) ##1 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PCLK ##1 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (cnt == 3)) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PRESETn) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PWRITE ##1 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (col_addr == 3)) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && ccf ##1 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 first_block_set) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 disable_core) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PCLK) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (chmod_in == 1) ##1 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (mode_in == 3)) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 first_block) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && errc ##1 1) |-> (PWDATA >= 2005) && (PWDATA <= 4033));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2307806227) && (col_bus <= 2949735007) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145630207) && (iv_bus <= 4293288191) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1519875509) && (key_bus <= 2560129585) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2155455488) && (col_bus <= 4294698239) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2410053663) && (iv_bus <= 4293288191) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2250881036) && (col_bus <= 2430745121) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1442232747) && (key_bus <= 2170136578) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1366067106) && (key_bus <= 2571150898) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 386700590) && (key_bus <= 1584486844) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4092) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1887880161) && (key_bus <= 2560129585) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##2 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1317724573) && (key_bus <= 2425647649) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6595) && (PWDATA <= 8191) ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441910819) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1905091043) && (key_bus <= 2422709280) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4995) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 2) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4096) && (PWDATA <= 7934) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (PADDR == 2) ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PRESETn ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1740977103) ##4 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 (PWDATA == 3750) ##2 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PSEL ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && ccfc ##4 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !ccf_ie ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !err_ie ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 PENABLE ##2 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 PRESETn ##2 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 (PADDR == 1) ##1 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 PCLK) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !int_ccf ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) && (aes_cr == 2007) ##4 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 (PWDATA == 7738)) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (bus_out_mux == 1) ##4 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 212189977) ##4 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (mode == 0) ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 disable_core ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (next_state == 0) ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (aes_cr == 0) ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !cnt_en ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 (bus_out_mux == 0) ##1 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 !PRESETn) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 !ccf_set ##1 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 !errc) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && ccf_set ##4 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023) ##4 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 !errc ##2 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 !PCLK ##2 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && int_ccf ##4 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !dma_req ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (PWDATA == 3994) ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2002864622) ##4 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 (mode_in == 0) ##2 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 PCLK ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 (mode_in == 3)) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (aes_cr == 2007) ##4 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !dma_in_en ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PWRITE ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !enable ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 PSEL) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (data_type == 0) ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 errc ##1 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && errc ##4 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (chmod == 0) ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 ccf_set) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 (chmod_in == 1) ##2 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (mode_in == 3) ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !dma_out_en ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 (PADDR == 7) ##2 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (chmod_in == 0) ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (mode_in == 2) ##4 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 !ccfc) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 (mode_in == 2) ##1 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (bus_out_mux == 0) ##3 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (chmod_in == 1) ##4 1) |-> read_en);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5150) && (PWDATA <= 7934) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1903545826) && (key_bus <= 2422709280) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2151653888) && (col_bus <= 2400243742) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1441808811) && (key_bus <= 2170136578) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 3907121873) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1770128851) && (key_bus <= 2353620504) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 386700590) && (key_bus <= 1774441427) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1399426982) && (key_bus <= 2046731763) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (!enable ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 (PWDATA == 3994)) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3515641507) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 15) && (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 255387422) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf && (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2458362405) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 !PRESETn) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 !PENABLE) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 errc) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 (mode_in == 3)) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 (bus_out_mux == 0)) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (chmod_in == 2) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 PCLK) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 (chmod_in == 0)) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && PCLK ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (mode_in == 3) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (bus_out_mux == 0) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (iv_sel == 0)) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (bus_out_mux == 0)) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 PWRITE ##1 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 enable ##1 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 dma_out_en ##1 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 PWRITE) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 !PSEL) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (mode == 2) ##1 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (PADDR == 1) ##1 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 cnt_en ##1 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 PRESETn ##1 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (bus_out_mux == 1) ##1 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && ccf_set ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 2) && (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 errc) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2874607702) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1100556163) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1363240354) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (data_type == 3) ##1 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 PSEL ##1 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (key_sel == 3)) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (mode_in == 2) ##1 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (bus_out == 0)) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && PCLK ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PCLK ##1 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 int_ccf ##1 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (!enable ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 PCLK) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 dma_req ##1 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (chmod_in == 1) ##1 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (aes_cr == 2007) ##1 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (PWDATA == 387)) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (next_state == 1) ##1 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (PRDATA == 0)) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (iv_sel == 0) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (mode_in == 2) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && PENABLE ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (chmod_in == 0)) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 ccfc) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (chmod_in == 1) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (mode_in == 0)) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (chmod == 2) ##1 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 ccf_ie ##1 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !disable_core ##1 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1548161464) && (col_bus <= 2760972361) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 err_ie ##1 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 !read_en) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 dma_in_en ##1 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (key_sel == 0) ##1 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (chmod == 1) ##1 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (PADDR == 11) ##1 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !disable_core ##1 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 ccf ##1 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (iv_sel == 1) ##1 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4097) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 PRESETn ##1 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (data_type == 3) ##1 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1955246569) && (col_bus <= 2342521367) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (next_state == 1) ##1 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 dma_req ##1 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (chmod_in == 3) ##1 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !PCLK ##1 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 dma_out_en ##1 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (PWDATA == 6629) ##1 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !ccf_set ##1 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (mode == 2) ##1 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 cnt_en ##1 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (aes_cr == 1847) ##1 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 enable ##1 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 err_ie ##1 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 dma_in_en ##1 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1546835896) && (col_bus <= 2759997513) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3962134744) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5478) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1993532397) && (key_bus <= 2321912852) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1191465358) && (key_bus <= 1964888554) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1871959007) && (key_bus <= 3739073213) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2737) ##1 (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6130) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5478) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1990685165) && (col_bus <= 2307806227) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 404210992) && (col_bus <= 4294698239) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 403194160) && (col_bus <= 4294698239) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1962116585) && (key_bus <= 3936039637) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 !ccf_set) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 PWRITE) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (chmod_in == 3) ##1 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 ccfc ##1 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 332125479) && (col_bus <= 4294698239) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 !ccfc) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 (key_sel == 2)) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 PCLK ##1 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 (chmod_in == 1)) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 PSEL) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 (key_en == 4)) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (PADDR == 3) ##1 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 write_en) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (mode_in == 2) ##1 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 (PADDR == 5)) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 334080807) && (col_bus <= 4294698239) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412) ##3 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) && (col_addr == 0) ##3 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && PWRITE ##3 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !PSEL ##2 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && PRESETn ##3 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 disable_core ##2 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !PRESETn ##2 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && ccf ##3 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && PCLK ##3 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && ccf_set ##3 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1) && (col_addr == 0) ##3 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (mode_in == 3) ##2 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) && (col_addr == 0) ##3 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET && (col_addr == 0) ##3 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 write_completed ##2 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !PCLK ##2 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957) ##3 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318) ##3 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 first_block ##2 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && PSEL ##3 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 read_completed ##2 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097) ##3 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !ccf ##2 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 access_permission ##2 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PENABLE ##2 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (cnt == 3) ##2 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 first_block_set ##2 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && errc ##3 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (PADDR == 7) ##2 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !PWRITE ##2 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (col_addr == 3) ##2 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6114) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6116) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (mode_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1442157483) && (key_bus <= 2170136578) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##2 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && (PADDR == 1) ##4 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 !PCLK) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && PRESETn ##4 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 (key_en == 0)) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET && !first_block_set ##4 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 (PADDR == 5) ##1 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 (PWDATA == 3389) ##3 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && PWRITE ##4 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && PCLK ##4 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 PSEL ##1 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 first_block_set ##3 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 !ccfc ##1 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 (PADDR == 1)) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && PSEL ##4 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5481) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 !PSEL ##3 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 !PCLK ##3 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 (key_en == 4) ##1 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 !PRESETn ##3 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 disable_core ##3 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 PENABLE ##3 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 (bus_out_mux == 0)) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && errc ##4 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 (chmod_in == 0)) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 (key_sel == 2) ##1 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 !PENABLE) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097) ##4 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 (mode_in == 0) ##1 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 (PWDATA == 288) ##1 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 (mode_in == 3) ##3 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 !PSEL) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1817532888) && (key_bus <= 2937833566) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 !ccf ##3 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 (cnt == 3) ##3 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318) ##4 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 (PADDR == 7) ##3 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 (col_addr == 3) ##3 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && ccf ##4 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 write_en ##1 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 first_block ##3 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 (key_sel == 0)) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 (chmod_in == 1) ##1 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && ccf_set ##4 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 write_completed ##3 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412) ##4 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 !ccf_set ##1 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 PWRITE ##1 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 !PWRITE ##3 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 read_completed ##3 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 access_permission ##3 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 !write_en) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957) ##4 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && (bus_out_mux == 1) ##4 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && (chmod_in == 1) ##4 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6573) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 (PADDR == 3) ##2 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 PCLK ##2 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 (mode_in == 2) ##2 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 (chmod_in == 3) ##2 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 ccfc ##2 1) |-> (mode_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2323097620) && (key_bus <= 2553606192) ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889164376) ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1860569053) && (col_bus <= 2446996003) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4083) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858592221) && (col_bus <= 2441154595) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4086) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6595) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858592221) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557304761) && (key_bus <= 2766657609) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1558771129) && (key_bus <= 2766657609) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1860958685) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PRESETn) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1740977103) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !enable) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 disable_core) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 PCLK) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2147193855) && (col_bus <= 4294698239) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !dma_out_en) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !dma_in_en) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (chmod == 0)) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (PADDR == 2)) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && ccf_set ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (bus_out_mux == 1) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) && (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PSEL) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !ccf_ie) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !dma_req) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (mode == 0)) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !int_ccf) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && ccfc ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !err_ie) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && int_ccf ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (next_state == 0)) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (mode_in == 2) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 212189977) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (aes_cr == 0)) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2002864622) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (data_type == 0)) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PWRITE) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (chmod_in == 1) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && errc ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !cnt_en) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (bus_out_mux == 0)) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (mode_in == 3)) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3064734317) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (key_sel == 1) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (chmod == 0) ##2 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && errc ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6573) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !ccf ##2 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (data_type == 0) ##2 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 PENABLE) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 ccf_set) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 !ccfc) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (key_sel == 0) ##2 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 !errc) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (mode == 0) ##2 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (chmod_in == 1) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (mode_in == 2) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 PRESETn) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (iv_sel == 0) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (iv_sel == 1) ##2 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (PADDR == 11) ##2 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !PRESETn ##2 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 14) && (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !read_en ##2 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (bus_out_mux == 0) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !PSEL ##2 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (aes_cr == 0) ##2 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 !PWRITE) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !ccf_set ##2 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !dma_req ##2 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 909781868) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 (iv_sel == 4)) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1137382791) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 (chmod_in == 2)) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 (PADDR == 9)) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (mode_in == 1) ##2 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (chmod_in == 2) ##2 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (bus_out == 0) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 read_en) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5478) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 ccfc ##1 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (mode_in == 2) ##1 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (PADDR == 0) ##1 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 PWRITE ##1 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 PSEL ##1 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858592221) ##2 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (bus_out_mux == 0) ##1 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (chmod_in == 0) ##1 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (iv_sel == 0) ##1 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4997) && (PWDATA <= 6600) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5120) && (PWDATA <= 6399) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (iv_sel == 1)) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && errc ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 !ccfc) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2424938529) && (col_bus <= 4294698239) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 11) && (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (PADDR == 11)) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3828108488) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 !PCLK) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (mode_in == 1)) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (mode_in == 0) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (key_sel == 0)) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (iv_sel == 1) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2991466596) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 PSEL) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 !errc) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 !PWRITE) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 read_en) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (chmod_in == 3) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6629) && (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 4258759931) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (key_sel == 3) ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !PRESETn ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 PCLK ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (aes_cr == 0) ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !dma_in_en ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !err_ie ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (PADDR == 12) ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (mode == 0) ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 ccf_set ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !dma_out_en ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !cnt_en ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !enable ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (data_type == 0) ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (PWDATA == 387) ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !dma_req ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (chmod == 0) ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !ccf ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (next_state == 0) ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (chmod_in == 0) ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (iv_sel == 0) ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 disable_core ##1 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889164376) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2122657277) && (col_bus <= 2860812373) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##1 (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858592221) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##2 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1860398045) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6592) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4096) && (PWDATA <= 5887) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##2 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2323097620) && (key_bus <= 2553606192) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1864405982) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2156009985) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6116) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6114) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3322) && (PWDATA <= 4956) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2154621440) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3962134744) ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3367) && (PWDATA <= 5002) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##2 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 188308758) && (iv_bus <= 4293288191) ##1 (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4101) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 4099) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 4101) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 1663) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 3917627603) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4092) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2154621440) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 1) && (mode <= 3) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 1686) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3585) && (PWDATA <= 5632) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 1) && (data_type <= 2) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2026) && (PWDATA <= 4046) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (key_sel == 1) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 PWRITE) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 PSEL) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (iv_sel == 0) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 2) && (iv_sel <= 4) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (chmod_in == 0)) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && errc ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 909781868) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (iv_sel == 0)) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 ccfc) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1137382791) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (chmod_in == 1) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (bus_out == 0) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 14) && (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (bus_out_mux == 0)) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (PADDR == 0)) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (bus_out_mux == 0) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3064734317) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (mode_in == 2) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !PRESETn ##1 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !ccf ##1 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (iv_sel == 1) ##1 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !read_en ##1 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !PSEL ##1 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (key_sel == 0) ##1 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (chmod_in == 2) ##1 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (mode_in == 1) ##1 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (data_type == 0) ##1 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (aes_cr == 0) ##1 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (PADDR == 11) ##1 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (chmod == 0) ##1 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !ccf_set ##1 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (mode == 0) ##1 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !dma_req ##1 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 188308758) && (iv_bus <= 4293288191) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (aes_cr == 1847) ##2 1) |-> (PADDR >= 12) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 2757) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2143363583) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 385972014) && (key_bus <= 2342410263) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1409162663) && (col_bus <= 2138536446) ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 2065) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 2767) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 2066) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889524824) ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##1 (aes_cr == 124) ##3 1) |-> (mode_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3322) && (PWDATA <= 4956) ##2 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1789) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2036) && (PWDATA <= 4070) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##1 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (next_state == 0) ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (chmod == 0) ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 !PCLK) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 PENABLE) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) && (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (chmod_in == 0) ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 disable_core ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (PADDR == 2) ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 (PWDATA == 3750)) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (mode == 0) ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2002864622) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PRESETn ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (bus_out_mux == 1) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 !errc) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && int_ccf ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (bus_out_mux == 0) ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 212189977) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (mode_in == 2) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !ccf_ie ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (data_type == 0) ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !int_ccf ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 PRESETn) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (chmod_in == 1) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 PCLK ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !dma_out_en ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !err_ie ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PSEL ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (mode_in == 3) ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (PWDATA == 3994) ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !enable ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !dma_req ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (aes_cr == 0) ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PWRITE ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1740977103) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !dma_in_en ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && errc ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && ccfc ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 (chmod_in == 1)) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && ccf_set ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !cnt_en ##1 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 (mode_in == 0)) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 358928682) && (key_bus <= 1495282610) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PCLK) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 !ccfc ##2 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PWRITE) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PRESETn) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !disable_core) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (PADDR == 7) ##2 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (bus_out_mux == 1)) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 (PADDR == 5)) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PSEL) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 !PCLK ##2 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 (key_sel == 2)) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 PCLK) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (PADDR == 1)) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (mode_in == 0)) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 write_en) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 PSEL) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (chmod_in == 1) ##2 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 ccf) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 PENABLE) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !PENABLE) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (mode_in == 3) ##2 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 (mode_in == 0)) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (PWDATA == 3389) ##2 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 (key_en == 4)) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 ccf ##3 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && !ccf ##1 1) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !PENABLE ##3 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PWRITE ##3 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (chmod_in == 0) ##1 1) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 (PADDR == 3) ##1 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (PADDR == 0) ##1 1) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0) ##1 1) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0) ##4 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PCLK ##3 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0) ##4 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 (key_en == 0) ##1 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !disable_core ##3 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0) ##1 1) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0) ##4 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) && (col_addr == 0) ##4 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (col_addr == 0) ##4 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0) ##1 1) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) (!ccf && (col_addr == 0) ##4 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (PADDR == 1) ##3 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && !access_permission ##1 1) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && !ccf_set ##1 1) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && !access_permission ##1 1) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PSEL ##3 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) && (col_addr == 0) ##4 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (col_addr == 0) ##4 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (bus_out_mux == 0) ##1 1) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (bus_out_mux == 1) ##3 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && !errc ##1 1) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && !access_permission ##1 1) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (col_addr == 0) ##4 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (col_addr == 0) ##4 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 ccf_set ##1 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 !PWRITE ##1 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (mode_in == 0) ##3 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && !access_permission ##1 1) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && !access_permission ##1 1) |-> (PWDATA >= 4035) && (PWDATA <= 6090));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PRESETn ##3 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (col_addr == 0) ##4 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 !write_en ##1 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 (mode_in == 2) ##1 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 (key_sel == 0) ##1 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 0) && (col_addr == 0) ##4 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (col_addr == 0) ##4 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 (chmod_in == 3) ##1 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 ccfc ##1 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 !PSEL ##1 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (chmod_in == 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##3 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2737) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2053) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2755) && (PWDATA <= 5482) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1891124705) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 3904388305) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2160515073) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2560) && (PWDATA <= 5279) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PRESETn) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PSEL) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 ccf) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PCLK) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (mode_in == 0)) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PWRITE) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !PENABLE) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !disable_core) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (col_addr == 0) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && (chmod_in == 0) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (col_addr == 0) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && (bus_out_mux == 0) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (col_addr == 0) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && (PADDR == 0) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 0) && (col_addr == 0) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (col_addr == 0) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && (PWDATA == 0) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (col_addr == 0) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf && (col_addr == 0) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (col_addr == 0) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) && (col_addr == 0) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (PADDR >= 0) && (PADDR <= 3));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2303) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4095) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 !PWRITE) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 errc ##1 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PENABLE ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 !write_en) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (bus_out == 0) ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 write_en ##1 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 !errc) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PRESETn ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 write_en ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !PRESETn ##1 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_en == 4) ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !PENABLE ##2 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccfc ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 (PADDR == 0) ##1 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccf_set ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 PSEL ##1 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PWRITE ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PCLK ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !ccf_set ##1 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !key_deriv ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 aes_cr_wr_en ##1 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !int_ccf ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccf ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 (key_sel == 0) ##1 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (chmod_in == 0) ##2 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 (bus_out_mux == 0) ##1 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 (PADDR == 15)) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (iv_sel == 0) ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 ccf_set) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 PCLK ##1 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !dma_out_en ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_sel == 2) ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 PENABLE ##1 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccf_ie ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (PRDATA == 0) ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 PRESETn ##2 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (PADDR == 5) ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !errc ##2 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 !PSEL) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (key_en == 0) ##2 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 (mode_in == 0)) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (data_type == 0) ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !PSEL ##2 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (aes_cr == 0) ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 ccf_set ##2 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (mode == 0) ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 !PENABLE) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !read_en ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod_in == 3) ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !dma_req ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !write_en ##2 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (mode_in == 1) ##2 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !dma_in_en ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod == 0) ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 (PWDATA == 398) ##1 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 !aes_cr_wr_en) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 399188783) ##4 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2613597751) ##4 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 9) && (aes_cr == 1706) ##4 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (iv_sel == 4) ##4 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (aes_cr == 1706) ##4 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && PSEL ##4 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 399188783) ##4 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1820) ##4 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (chmod_in == 0) ##4 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 399188783) ##4 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && errc ##4 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1764717010) ##4 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 (aes_cr == 2007) ##1 1) |-> (chmod_in == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && read_en ##4 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 399188783) ##4 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (mode_in == 3) ##4 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (PWDATA >= 6094) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 3839) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##3 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2753) ##3 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1677) && (PWDATA <= 3327) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3343) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4966) && (PWDATA <= 6577) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4997) && (PWDATA <= 6600) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1891124705) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4096) && (PWDATA <= 8191) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5473) && (PWDATA <= 8191) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2755) && (PWDATA <= 5482) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2750) && (PWDATA <= 5481) ##4 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4047) && (PWDATA <= 6090) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !errc) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (mode_in == 1)) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 9) && (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2613597751) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1820) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 ccf_set) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && errc ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (key_en == 0)) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 399188783) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && PSEL ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 PRESETn) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1764717010) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (mode_in == 3) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !PENABLE) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 399188783) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 399188783) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (iv_sel == 4) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (chmod_in == 0) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && read_en ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (chmod_in == 0)) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !write_en) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !PSEL) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 399188783) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_sel == 2) ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PWRITE ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !key_deriv ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !read_en ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccf ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (iv_sel == 0) ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !dma_req ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (aes_cr == 0) ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_en == 4) ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccfc ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (mode == 0) ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PRESETn ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !dma_in_en ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PCLK ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !dma_out_en ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !int_ccf ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (PRDATA == 0) ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (bus_out == 0) ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (data_type == 0) ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (PADDR == 5) ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod == 0) ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 write_en ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccf_set ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccf_ie ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod_in == 3) ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PENABLE ##1 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2141711359) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 380668717) && (col_bus <= 4294698239) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1410164136) && (col_bus <= 2140539903) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 183065365) && (col_bus <= 4294698239) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 2) && (PADDR <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4090) ##3 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##3 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##2 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4092) ##1 (aes_cr == 2007)) |-> (PWDATA >= 6601) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1005) && (aes_cr <= 1218)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2318117396) && (key_bus <= 4294938879) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 0) ##3 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 (aes_cr == 124)) |-> (PWDATA >= 0) && (PWDATA <= 1679));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 write_en ##1 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !dma_in_en ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 write_en ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod_in == 3) ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 !write_en) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !PSEL ##2 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (mode_in == 1) ##2 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PENABLE ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccf_set ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !write_en ##2 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_sel == 2) ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 (PADDR == 0) ##1 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod == 0) ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_en == 4) ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 !PSEL) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (iv_sel == 0) ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 ccf_set) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 ccf_set ##2 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (PADDR == 5) ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !key_deriv ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 !aes_cr_wr_en) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (PRDATA == 0) ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !PENABLE ##2 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (aes_cr == 0) ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PCLK ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 !PENABLE) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !ccf_set ##1 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 PCLK ##1 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 !errc) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 PRESETn ##2 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PRESETn ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccfc ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 PSEL ##1 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !PRESETn ##1 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 (mode_in == 0)) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !int_ccf ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 errc ##1 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 (PWDATA == 6790)) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 (key_sel == 0) ##1 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !dma_out_en ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccf_ie ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 PENABLE ##1 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (mode == 0) ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (data_type == 0) ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (key_en == 0) ##2 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (chmod_in == 0) ##2 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 !PWRITE) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !read_en ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !errc ##2 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PWRITE ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 (bus_out_mux == 0) ##1 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccf ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 aes_cr_wr_en ##1 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !dma_req ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (bus_out == 0) ##3 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1820) ##4 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1764717010) ##4 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 399188783) ##4 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (chmod_in == 0) ##4 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2613597751) ##4 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 9) && (aes_cr == 1706) ##4 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && PSEL ##4 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 399188783) ##4 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && errc ##4 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (mode_in == 3) ##4 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 399188783) ##4 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (aes_cr == 1706) ##4 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (iv_sel == 4) ##4 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && read_en ##4 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 399188783) ##4 1) |-> (PADDR >= 11) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !PRESETn ##2 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !PSEL ##2 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !ccf ##2 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && ccf ##3 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 first_block_set ##2 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1) && (col_addr == 0) ##3 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) && (col_addr == 0) ##3 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (col_addr == 3) ##2 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 !ccfc) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && PSEL ##3 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && PCLK ##3 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 PSEL) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (cnt == 3) ##2 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318) ##3 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 PWRITE) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 disable_core ##2 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 first_block ##2 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && PWRITE ##3 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && ccf_set ##3 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 (key_sel == 2)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && PRESETn ##3 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 (PWDATA == 288)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412) ##3 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 !ccf_set) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957) ##3 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 (mode_in == 0)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097) ##3 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PENABLE ##2 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && errc ##3 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !PWRITE ##2 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET && (col_addr == 0) ##3 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) && (col_addr == 0) ##3 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (PADDR == 7) ##2 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !PCLK ##2 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (PWDATA == 3389) ##2 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 (chmod_in == 1)) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 write_en) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 write_completed ##2 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 read_completed ##2 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 access_permission ##2 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (mode_in == 3) ##2 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 PCLK ##1 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (chmod_in == 3) ##1 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (PADDR == 3) ##1 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (mode_in == 2) ##1 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 ccfc ##1 1) |-> (PADDR >= 5) && (PADDR <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !PENABLE ##2 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 ccf_set) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PRESETn ##2 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !disable_core ##2 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 !PSEL) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PSEL ##2 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PWRITE ##2 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 (key_en == 0)) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 ccf ##2 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 ccfc) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 !PWRITE) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PCLK ##2 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 (mode_in == 2)) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (mode_in == 0) ##2 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (PADDR == 1) ##2 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 (chmod_in == 3)) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 (key_sel == 0)) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 !write_en) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (bus_out_mux == 1) ##2 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && (chmod_in == 0) ##3 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (col_addr == 0) ##3 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (PWDATA == 3389) ##1 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (col_addr == 0) ##3 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (mode_in == 3) ##1 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0) ##3 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 !PCLK ##1 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (PADDR == 7) ##1 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!ccf && (col_addr == 0) ##3 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (col_addr == 0) ##3 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0) ##3 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (col_addr == 0) ##3 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && (PADDR == 0) ##3 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (col_addr == 0) ##3 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (chmod_in == 1) ##1 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (col_addr == 0) ##3 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && (bus_out_mux == 0) ##3 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 !ccfc ##1 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0) ##3 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) && (col_addr == 0) ##3 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (PADDR >= 0) && (PADDR <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1902069730) ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (aes_cr == 124) ##2 1) |-> (mode_in == 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 (aes_cr == 2007) ##2 1) |-> (PADDR >= 7) && (PADDR <= 10));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1741833167) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1862260701) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1859892701) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2155455488) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2153251840) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 3905171153) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 1) && (PADDR <= 3) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##2 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 2) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 8) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) ##2 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2144166399) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2143363583) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3972702425) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (data_type == 0)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 3920197331) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !PRESETn) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !PSEL) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (key_sel == 0)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !ccf_set) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (chmod == 0)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (PADDR == 11)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (chmod_in == 2)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !ccf) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !read_en) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (iv_sel == 1)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (mode == 0)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (mode_in == 1)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !dma_req) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (aes_cr == 0)) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (key_sel == 1) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3064734317) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1137382791) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (bus_out == 0) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 14) && (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (iv_sel == 0) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) && (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 909781868) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (mode_in == 2) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (bus_out_mux == 0) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (chmod_in == 1) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && errc ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 3917627603) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 (key_sel == 0) ##1 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 !PRESETn) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 (PADDR == 0) ##1 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 PSEL ##1 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 (key_sel == 3)) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 !PENABLE) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 ccfc ##1 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 ccf_set) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 write_en ##1 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 !PSEL) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 PRESETn ##1 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 (PADDR == 4)) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 aes_cr_wr_en ##1 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 !aes_cr_wr_en) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 (mode_in == 0) ##1 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 (chmod_in == 0) ##1 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 (mode_in == 1)) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 !write_en) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2545288751) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (chmod == 0) ##2 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (mode == 0) ##2 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2563817009) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !PRESETn ##2 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (data_type == 0) ##2 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (key_sel == 2) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && PWRITE ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && PSEL ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (aes_cr == 0) ##2 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 5) && (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !errc ##2 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !PSEL ##2 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (next_state == 0) ##2 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !ccfc ##2 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 PENABLE ##2 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !enable ##2 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 disable_core ##2 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !dma_in_en ##2 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !dma_req ##2 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (iv_sel == 0) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (PADDR == 13) ##2 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !dma_out_en ##2 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 107803404) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (PWDATA == 1084) ##2 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (mode_in == 3) ##2 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (chmod_in == 1) ##2 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !cnt_en ##2 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6102) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !ccf_ie ##2 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (chmod_in == 2) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 188308758) && (iv_bus <= 4293288191) ##1 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##1 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1890181089) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1759226321) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (chmod_in == 1)) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (mode_in == 3)) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 (PADDR == 7)) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 !PCLK) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 !ccfc) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (col_addr == 0) ##2 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (col_addr == 0) ##2 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !disable_core ##1 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !PENABLE ##1 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (col_addr == 0) ##2 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 0) && (col_addr == 0) ##2 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 0) && (col_addr == 0) ##2 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0) ##2 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (col_addr == 0) ##2 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PRESETn ##1 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (mode_in == 0) ##1 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PSEL ##1 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PCLK ##1 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PWRITE ##1 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (PADDR == 1) ##1 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0) ##2 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) && (col_addr == 0) ##2 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (col_addr == 0) ##2 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) && (col_addr == 0) ##2 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 ccf ##1 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0) ##2 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (col_addr == 0) ##2 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (bus_out_mux == 1) ##1 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) (!ccf && (col_addr == 0) ##2 1) |-> (PWDATA >= 2745) && (PWDATA <= 5473));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2856348756) && (key_bus <= 3961103064) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1716294092) && (col_bus <= 1958346217) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2969797730) && (key_bus <= 4130537196) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1409508264) && (col_bus <= 2138536446) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411300776) && (col_bus <= 2141147647) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2834453073) && (key_bus <= 4294938879) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1543189943) && (col_bus <= 2757658696) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2834453073) && (key_bus <= 4130537196) ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##3 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2537297454) && (key_bus <= 4294938879) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (aes_cr == 1715) ##1 1) |-> dma_req);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (aes_cr == 1715) ##3 1) |-> (PWDATA >= 5474) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1753755601) ##1 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2566432305) && (key_bus <= 4294938879) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2577330739) && (key_bus <= 4294938879) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 6) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986049755) ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##2 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 383854381) && (col_bus <= 4294698239) ##2 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557304761) && (key_bus <= 2765941321) ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##2 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!enable ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 (PWDATA == 1084)) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 !aes_cr_wr_en) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 !PRESETn) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 !PSEL) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 (chmod_in == 1)) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 (mode_in == 3)) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 !ccfc) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 !write_en) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (mode_in == 2) ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 153728274) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !PENABLE ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && PCLK ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (mode == 2) ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 10) && (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !disable_core ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4114433258) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (chmod == 1) ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (PADDR == 5) ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 errc ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 cnt_en ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 PSEL ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 ccfc ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1091724162) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 dma_out_en ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (key_sel == 0) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 dma_in_en ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 PRESETn ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 enable ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (chmod_in == 1) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7091) && (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (data_type == 1) ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (chmod_in == 2) ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (next_state == 1) ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 ccf_ie ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 dma_req ##1 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (iv_sel == 2) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##2 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PRESETn ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !PENABLE ##2 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 PCLK ##1 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 PENABLE ##1 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !key_deriv ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 !PENABLE) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (key_en == 0) ##2 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 ccf_set) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 PRESETn ##2 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !PSEL ##2 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PENABLE ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccf_set ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !int_ccf ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !ccf_set ##1 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !read_en ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod_in == 3) ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod == 0) ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PWRITE ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 !PSEL) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 PSEL ##1 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (mode == 0) ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 !PWRITE) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 (PWDATA == 6790)) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccfc ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !PRESETn ##1 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (data_type == 0) ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 (key_sel == 0) ##1 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (PRDATA == 0) ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (chmod_in == 0) ##2 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 !aes_cr_wr_en) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !dma_req ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 !write_en) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 write_en ##1 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !write_en ##2 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 (mode_in == 0)) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 write_en ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !errc ##2 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 aes_cr_wr_en ##1 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PCLK ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !dma_out_en ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 ccf_set ##2 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (aes_cr == 0) ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (bus_out == 0) ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_en == 4) ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 (bus_out_mux == 0) ##1 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_sel == 2) ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 errc ##1 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (PADDR == 5) ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 !errc) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 (PADDR == 0) ##1 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (iv_sel == 0) ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (mode_in == 1) ##2 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccf ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccf_ie ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !dma_in_en ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2613597751) ##4 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1764717010) ##4 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (iv_sel == 4) ##4 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 399188783) ##4 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 399188783) ##4 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (mode_in == 3) ##4 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 399188783) ##4 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 399188783) ##4 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && PSEL ##4 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 9) && (aes_cr == 1706) ##4 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && read_en ##4 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1820) ##4 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (aes_cr == 1706) ##4 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && errc ##4 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (chmod_in == 0) ##4 1) |-> (PADDR >= 10) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2763941961) && (key_bus <= 4294938879) ##2 (aes_cr == 1706) ##2 1) |-> (key_bus >= 1557580729) && (key_bus <= 2765941321));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##2 (aes_cr == 1847) ##2 1) |-> (chmod_in == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4997) && (PWDATA <= 6600) ##2 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 375666988) && (iv_bus <= 4293288191) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1410164136) && (col_bus <= 2140539903) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2141711359) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##2 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##2 1) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1903545826) && (key_bus <= 2422709280) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 2137559038) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5473) && (PWDATA <= 8191) ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1993532397) && (key_bus <= 2321912852) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 1) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 1) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1770128851) && (key_bus <= 2353620504) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (chmod == 0)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && errc ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && ccfc ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1740977103) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && ccf_set ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) && (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (PADDR == 2)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (mode_in == 2) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (next_state == 0)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2002864622) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PRESETn) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !dma_in_en) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (mode == 0)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (bus_out_mux == 1) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !int_ccf) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PWRITE) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !dma_out_en) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 212189977) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !dma_req) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (data_type == 0)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !cnt_en) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 disable_core) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && int_ccf ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !ccf_ie) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (bus_out_mux == 0)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 PCLK) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !enable) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PSEL) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (aes_cr == 0)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !err_ie) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (chmod_in == 0)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (chmod_in == 1) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (mode_in == 3)) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 1891124705) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892271073) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##3 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4964) && (PWDATA <= 6577) ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2323097620) && (key_bus <= 2553606192) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##3 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5478) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3322) && (PWDATA <= 4956) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4096) && (PWDATA <= 8191) ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6109) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6154) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5479) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1005) && (aes_cr <= 1218) ##1 1) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5459) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 385972014) && (key_bus <= 2342410263) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6592) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6130) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1442157483) && (key_bus <= 2170136578) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4960) && (PWDATA <= 6579) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1817532888) && (key_bus <= 2937833566) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986049755) ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4101) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##3 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889164376) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557304761) && (key_bus <= 2766428745) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4904) && (PWDATA <= 6529) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (!enable ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1553211833) && (key_bus <= 2763703881) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1091724162)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 10) && (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##3 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (key_sel == 0)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 153728274)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (chmod_in == 1)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (iv_sel == 2)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && PCLK) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4114433258)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7091) && (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##3 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1410164136) && (col_bus <= 2140539903) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2141711359) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##3 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2168985602) && (key_bus <= 2534804014) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##3 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889524824) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 380668717) && (col_bus <= 4294698239) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4096) && (PWDATA <= 8191) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (errc ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4047) && (PWDATA <= 6090) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##3 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##3 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557304761) && (key_bus <= 2765941321) ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2566432305) && (key_bus <= 4294938879) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2577330739) && (key_bus <= 4294938879) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2027925489) && (key_bus <= 2310010899) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2146077183) && (iv_bus <= 4293288191) ##3 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2150778368) && (key_bus <= 2523574828) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 183065365) && (col_bus <= 4294698239) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2537297454) && (key_bus <= 4294938879) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2763941961) && (key_bus <= 4294938879) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1005) && (aes_cr <= 1218)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1993532397) && (key_bus <= 2321912852) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4086) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4108) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986049755) ##3 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2318117396) && (key_bus <= 4294938879) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2158326785) && (key_bus <= 4294938879) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1905091043) && (key_bus <= 2422709280) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##3 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##3 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2318117396) && (key_bus <= 4294938879) ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 ccf_set) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (key_en == 0)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (mode_in == 1)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !PSEL) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !write_en) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !PENABLE) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !errc) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 PRESETn) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (chmod_in == 0)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_en == 4) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 write_en ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !read_en ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && read_en ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod_in == 3) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_sel == 2) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 399188783) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2613597751) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccf_set ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod == 0) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1764717010) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (data_type == 0) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 9) && (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && PSEL ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccf ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PWRITE ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccfc ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1820) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 399188783) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !int_ccf ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PRESETn ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (PADDR == 5) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (chmod_in == 0) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (iv_sel == 0) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !dma_req ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !dma_in_en ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PENABLE ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PCLK ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 399188783) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (bus_out == 0) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !dma_out_en ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (iv_sel == 4) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccf_ie ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (PRDATA == 0) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (mode == 0) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 399188783) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (mode_in == 3) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !key_deriv ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && errc ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (aes_cr == 0) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5473) && (PWDATA <= 8191) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2876991574) && (key_bus <= 4294938879) ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1753755601) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4997) && (PWDATA <= 6600) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4966) && (PWDATA <= 6577) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1902069730) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 1892060129));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1005) && (aes_cr <= 1218) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3352) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 PSEL) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (chmod_in == 1) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (mode_in == 3)) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3547982502) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (iv_sel == 1) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (bus_out == 0) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (chmod_in == 3)) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !ccf_set) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 240157468) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && PENABLE ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 PENABLE) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4993) && (PWDATA <= 6601) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (mode_in == 1) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 11) && (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!read_en && (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (key_en == 4)) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !PRESETn) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 231824667) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 errc) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 write_en) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PWRITE ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PCLK ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PENABLE ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (mode == 1) ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (iv_sel == 4) ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_sel == 0) ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccf ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (data_type == 1) ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod == 1) ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 dma_in_en ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !write_en ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 key_deriv ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 int_ccf ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (aes_cr == 1706) ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod_in == 0) ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 dma_req ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_en == 0) ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (PADDR == 9) ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccf_set ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PRESETn ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 dma_out_en ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccf_ie ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 read_en ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccfc ##1 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 329695527) && (key_bus <= 4294938879) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4090) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1441808811) && (key_bus <= 2170136578) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4104) && (PWDATA <= 6132) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2049003508) && (key_bus <= 2168307714) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1955513321) && (key_bus <= 2161881089) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2093461497) && (key_bus <= 2247899147) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1894467553) && (key_bus <= 2393253917) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1903545826) && (key_bus <= 2422709280) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (aes_cr == 1715) ##2 1) |-> (key_sel >= 1) && (key_sel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 3917627603) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1917429732) && (col_bus <= 2144602111) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 383854381) && (col_bus <= 4294698239) ##2 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1882733024) && (col_bus <= 2057768437) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 383854381) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1860569053) && (col_bus <= 2446996003) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858592221) && (col_bus <= 2441154595) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858592221) ##2 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4092) ##2 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3585) && (PWDATA <= 5632) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1543189943) && (col_bus <= 2757658696) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1539719095) && (col_bus <= 2751845960) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##2 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4096) && (PWDATA <= 5375) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1553076153) && (col_bus <= 2762500169) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1546161080) && (col_bus <= 2756204104) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2573339698) && (key_bus <= 4294938879) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858962397) && (col_bus <= 2441154595) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2556232240) && (key_bus <= 4294938879) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3962134744) ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160515073) && (key_bus <= 4294938879) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2154011136) && (iv_bus <= 4293285631) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) (enable) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2306366994) && (col_bus <= 2949735007) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2155455488) && (col_bus <= 4294698239) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2119754748) && (col_bus <= 2860812373) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1236541331) && (key_bus <= 1998860782) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (iv_sel == 0)) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2130834942) && (col_bus <= 2546156591) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (chmod == 0)) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (key_sel == 3)) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !cnt_en) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 disable_core) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !dma_in_en) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !enable) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (mode == 0)) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##2 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !ccf) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !PRESETn) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (data_type == 0)) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 PCLK) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (PADDR == 12)) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !dma_req) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (aes_cr == 0)) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (next_state == 0)) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !dma_out_en) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (chmod_in == 0)) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !err_ie) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 11) && (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 4258759931) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (iv_sel == 1) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2991466596) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6629) && (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2302803986) && (col_bus <= 2947423327) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && errc ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (chmod_in == 3) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3828108488) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (mode_in == 0) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4096) && (PWDATA <= 7934) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2294308881) && (col_bus <= 2935015517) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 2) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2380217371) && (col_bus <= 2580424243) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2424478241) && (key_bus <= 4294938879) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##2 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (err_ie) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5171) && (PWDATA <= 7934) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1191465358) && (key_bus <= 1964888554) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4102) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889524824) ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1856968157) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1005) && (aes_cr <= 1218) ##1 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2057) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2856348756) && (key_bus <= 3961768664) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5150) && (PWDATA <= 7934) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2152235008) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6595) && (PWDATA <= 8191) ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (iv_sel == 1)) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (iv_sel == 4) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && ccfc ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (chmod_in == 3) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1661120454) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1439709099) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 !PWRITE) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 9) && (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3042186346) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1661120454) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1661120454) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (key_sel == 0) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (PADDR == 11)) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 252) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 !PSEL) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (mode_in == 1)) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (mode_in == 3) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1661120454) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 !ccfc) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (key_sel == 1) ##1 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (aes_cr == 124) ##1 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 dma_req ##1 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (data_type == 2) ##1 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (mode == 3) ##1 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (PADDR == 14) ##1 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (chmod == 3) ##1 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 read_en ##1 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 PSEL ##1 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (bus_out_mux == 0) ##1 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 PRESETn ##1 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (mode_in == 2) ##1 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 ccf ##1 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (iv_sel == 0) ##1 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 ccf_set ##1 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (chmod_in == 1) ##1 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 188308758) && (iv_bus <= 4293288191) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6654) && (PWDATA <= 8191) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2616537655) && (iv_bus <= 4009649373) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2552017456) && (iv_bus <= 4293285631) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1779) ##1 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141147647) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2307806227) && (col_bus <= 2949735007) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6616) && (PWDATA <= 8191) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6577) && (PWDATA <= 8191) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 1) && (chmod_in <= 2) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 58) && (aes_cr <= 124) ##4 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1441808811) && (key_bus <= 2170136578) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3962134744) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1563636666) && (key_bus <= 2768845386) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!enable ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6082) && (PWDATA <= 8191) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2550391856) && (col_bus <= 2850207315) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3322) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1497148850) && (key_bus <= 1872036831) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2411145247) && (iv_bus <= 4293285631) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6077) && (PWDATA <= 8191) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5120) && (PWDATA <= 6399) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1005) && (aes_cr <= 1218)) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2737) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (PADDR == 1)) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !disable_core) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 PWRITE) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 PSEL) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 PRESETn) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 PCLK) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PENABLE) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 ccf) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (mode_in == 0)) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (bus_out_mux == 1)) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0) ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (iv_sel == 0)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 PWRITE) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (PRDATA == 0)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (PADDR == 12)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && PCLK ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && !PCLK ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (chmod_in == 0)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 2) && (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (bus_out_mux == 0) ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1100556163) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0) ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (chmod_in == 0) ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && !first_block ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (PADDR == 0) ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (iv_sel == 0) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 !PSEL) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0) ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (PWDATA == 0) ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 PCLK) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (key_sel == 3)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && !PWRITE ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && PENABLE ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && !first_block ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && ccf_set ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && !PSEL ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && !ccf_set ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1363240354) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2874607702) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (chmod_in == 1) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && !ccf ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 ccfc) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 errc) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && !first_block ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (bus_out_mux == 0)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && !first_block ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && !errc ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && !first_block ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (bus_out == 0)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 !read_en) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (mode_in == 2) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (mode_in == 0)) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && !PRESETn ##1 1) |-> (key_bus >= 0) && (key_bus <= 2158954497));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (chmod == 1) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !disable_core ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (mode == 2) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (PADDR == 11) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2748) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 enable ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (data_type == 3) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (PWDATA == 6629) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !PCLK ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 dma_out_en ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (next_state == 1) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 PRESETn ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !ccf_set ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (aes_cr == 1847) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 dma_req ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (key_sel == 0) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (chmod_in == 3) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 err_ie ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 ccf ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4608) && (PWDATA <= 6399) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (iv_sel == 1) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 cnt_en ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 dma_in_en ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 3907121873) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1583937468) && (key_bus <= 2423495200) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1005) && (aes_cr <= 1218)) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && ccf_set) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && PRESETn) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318)) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097)) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957)) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && (PADDR == 1)) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 6) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && PCLK) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && PWRITE) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412)) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && (bus_out_mux == 1)) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && PSEL) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET && !first_block_set) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && (chmod_in == 1)) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && ccf) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> errc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (PADDR == 1) ##4 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PRESETn ##4 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && ccf ##4 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && errc ##4 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 (mode_in == 3)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 !PENABLE) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957) ##4 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 (key_en == 0)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 (bus_out_mux == 0)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097) ##4 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 (key_sel == 0)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 !PCLK) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 ccfc ##2 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 PCLK ##2 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412) ##4 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 (PWDATA == 2333)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 !PSEL) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318) ##4 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (chmod_in == 1) ##4 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 (chmod_in == 0)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PCLK ##4 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && ccf_set ##4 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 !write_en) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 (mode_in == 2) ##2 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 (PADDR == 3) ##2 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 (PADDR == 1)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PWRITE ##4 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PSEL ##4 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET && !first_block ##4 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 (chmod_in == 3) ##2 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (bus_out_mux == 1) ##4 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PCLK ##3 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (PWDATA == 3389) ##3 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 PWRITE ##1 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 PENABLE ##3 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 (key_sel == 2) ##1 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 PSEL ##1 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (PADDR == 7) ##3 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !ccf ##3 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PWRITE ##3 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 (mode_in == 0) ##1 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 write_en ##1 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 first_block_set ##3 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 (PADDR == 5) ##1 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 disable_core ##3 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 !ccf_set ##1 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (col_addr == 3) ##3 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 first_block ##3 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (mode_in == 3) ##3 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PRESETn ##3 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 (key_en == 4) ##1 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 (chmod_in == 1) ##1 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 !ccfc ##1 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2250881036) && (col_bus <= 2430745121) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 read_completed ##3 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 access_permission ##3 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PSEL ##3 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (cnt == 3) ##3 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 (PWDATA == 288) ##1 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 write_completed ##3 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (col_bus >= 2152199680) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 399188783) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 399188783) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 (bus_out_mux == 0)) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 errc) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 PCLK) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (iv_sel == 4) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && PSEL ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !PRESETn) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 PENABLE) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 399188783) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (aes_cr == 124) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2743));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 (key_sel == 0)) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !ccf_set) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2613597751) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 (PADDR == 0)) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 (PWDATA == 398)) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (mode_in == 3) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && errc ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1764717010) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (chmod_in == 0) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 9) && (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && read_en ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1820) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 399188783) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccf_set ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 write_en ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (iv_sel == 0) ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (PRDATA == 0) ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_en == 4) ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_sel == 2) ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (PADDR == 1)) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (bus_out == 0) ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 PRESETn ##1 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod_in == 3) ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (chmod_in == 0) ##1 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PSEL) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 ccf_set ##1 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (data_type == 0) ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (mode_in == 1) ##1 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PRESETn ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PCLK ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PENABLE ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PWRITE) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PCLK) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !write_en ##1 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccfc ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (key_en == 0) ##1 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !dma_out_en ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccf_ie ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !read_en ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !key_deriv ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (PADDR == 5) ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !PENABLE ##1 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !dma_in_en ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !errc ##1 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !PENABLE) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !int_ccf ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 ccf) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 PRESETn) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PWRITE ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (aes_cr == 0) ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !PSEL ##1 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod == 0) ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccf ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (mode == 0) ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 !disable_core) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1686) && (PWDATA <= 3359) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !dma_req ##2 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 (bus_out_mux == 1)) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccf && (col_addr == 0) ##1 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (col_addr == 0) ##1 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 0) && (col_addr == 0) ##1 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (col_addr == 0) ##1 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (col_addr == 0) ##1 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (col_addr == 0) ##1 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0) ##1 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (col_addr == 0) ##1 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0) ##1 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) && (col_addr == 0) ##1 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0) ##1 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (col_addr == 0) ##1 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 0) && (col_addr == 0) ##1 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) && (col_addr == 0) ##1 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##2 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (mode_in >= 0) && (mode_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1365840290) && (key_bus <= 2570928178) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6698) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5494) && (PWDATA <= 8191) ##3 (aes_cr == 1847) ##1 1) |-> ccf_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2136526334) && (col_bus <= 2553399856) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2151653888) && (col_bus <= 2400243742) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1441808811) && (key_bus <= 2170136578) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858962397) && (col_bus <= 2441010210) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557304761) && (key_bus <= 2765941321) ##2 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 240157468) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (iv_sel == 1) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 11) && (aes_cr == 1706) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!read_en && (aes_cr == 1706) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 errc) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 !ccf_set) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 240157468) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (aes_cr == 1706) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3547982502) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 PSEL) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (chmod_in == 1) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (mode_in == 1) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 PENABLE) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 PWRITE) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 231824667) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 (PWDATA == 398)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (aes_cr == 1706) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && PENABLE ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (aes_cr == 1706) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 (mode_in == 1)) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 write_en) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (bus_out == 0) ##4 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 dma_req ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod_in == 0) ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (PADDR == 9) ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (data_type == 1) ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !errc ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PRESETn ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccf_set ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !PENABLE ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !write_en ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !PRESETn ##2 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 write_en ##2 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 key_deriv ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 read_en ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (chmod_in == 3) ##2 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 !ccf_set ##2 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 PRESETn ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PCLK ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !PCLK ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_sel == 0) ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (mode_in == 3) ##2 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 PSEL ##2 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PWRITE ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 (PADDR == 5) ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (iv_sel == 4) ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !PSEL ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod == 1) ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 int_ccf ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_en == 0) ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PENABLE ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 PENABLE ##2 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 (key_sel == 2) ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 ccf_set ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 !aes_cr_wr_en ##1 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (mode == 1) ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 (key_en == 4) ##2 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccf ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 errc ##2 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccf_ie ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccfc ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 dma_in_en ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 dma_out_en ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !write_en ##3 1) |-> (PADDR >= 0) && (PADDR <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1005) && (aes_cr <= 1218) ##2 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 2) ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 !PWRITE) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 !ccfc) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 ccf_set) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 PRESETn) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 (mode_in == 1)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 !errc) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 PENABLE) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 read_en) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 (chmod_in == 2)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !PRESETn ##2 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !ccf ##2 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !dma_req ##2 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (key_sel == 0) ##2 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !ccf_set ##2 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 14) && (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (iv_sel == 1) ##2 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (chmod_in == 2) ##2 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 909781868) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 PWRITE ##1 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3064734317) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && errc ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (bus_out == 0) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (chmod_in == 0) ##1 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (PADDR == 0) ##1 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !PSEL ##2 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (chmod == 0) ##2 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 PSEL ##1 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1137382791) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (bus_out_mux == 0) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1545091512) && (col_bus <= 2758833224) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5478) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1399426982) && (key_bus <= 2046731763) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !read_en ##2 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (key_sel == 1) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (iv_sel == 0) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (mode == 0) ##2 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (PADDR == 11) ##2 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (data_type == 0) ##2 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 ccfc ##1 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (mode_in == 2) ##1 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (iv_sel == 0) ##1 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (chmod_in == 1) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (aes_cr == 0) ##2 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (mode_in == 1) ##2 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 (bus_out_mux == 0) ##1 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (mode_in == 2) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1546835896) && (col_bus <= 2760972361) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 3) && (PADDR <= 7) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 330399527) && (col_bus <= 4294698239) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 188308758) && (iv_bus <= 4293288191) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1519875509) && (key_bus <= 2560129585) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 2) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 3) && (PADDR <= 9) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1409162663) && (col_bus <= 2138536446) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!errc && !first_block ##3 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0) ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && !first_block ##3 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0) ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0) ##3 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && !first_block_set ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!ccf && !first_block ##3 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 (PADDR == 3)) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 PWRITE ##2 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && (PWDATA == 0) ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 (bus_out_mux == 1) ##2 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 (key_sel == 0)) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (PADDR == 0) ##3 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (bus_out_mux == 0) ##3 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && !first_block_set ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 (key_sel == 0)) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && !first_block ##3 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && (PADDR == 0) ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4098) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && !first_block ##3 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 !disable_core ##2 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (PWDATA == 0) ##3 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 !write_en) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 PSEL ##2 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 (PADDR == 1) ##2 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 (chmod_in == 3)) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && !first_block_set ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 PRESETn ##2 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 !PSEL) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 PCLK ##2 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0) ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && !first_block_set ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 !PSEL) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 !PENABLE ##2 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 ccf_set) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && !first_block ##3 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 !PWRITE) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0) ##3 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 (mode_in == 0) ##2 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0) ##3 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 (chmod_in == 3)) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 (PADDR == 3)) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 ccf_set) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 ccfc) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 !write_en) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && !first_block ##3 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 (mode_in == 2)) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && (bus_out_mux == 0) ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!ccf && !first_block_set ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (chmod_in == 0) ##3 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && !first_block_set ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 (key_en == 0)) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 ccf ##2 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 (key_en == 0)) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 !PWRITE) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!errc && !first_block_set ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set && (chmod_in == 0) ##3 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 (PADDR == 7) ##1 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 ccf ##2 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 (PWDATA == 3389) ##1 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 (PWDATA == 3389) ##1 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 383854381) && (col_bus <= 4294698239) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PENABLE ##2 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 (chmod_in == 1) ##1 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 PCLK ##2 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 (chmod_in == 1) ##1 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 (mode_in == 3) ##1 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (mode_in == 0) ##2 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (PADDR == 1) ##2 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 PRESETn ##2 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 !PCLK ##1 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 !ccfc ##1 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 PWRITE ##2 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 !PCLK ##1 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 (mode_in == 3) ##1 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !disable_core ##2 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 (PADDR == 7) ##1 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 !ccfc ##1 1) |-> ccfc);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (bus_out_mux == 1) ##2 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 PSEL ##2 1) |-> (mode_in >= 2) && (mode_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##2 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 0) && (chmod <= 1) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 dma_req) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 ccf_ie) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (bus_out_mux == 1)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 err_ie) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !disable_core) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PCLK) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (mode_in == 2)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (data_type == 3)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (next_state == 1)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 int_ccf) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 PSEL) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 PWRITE) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (chmod_in == 1)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 PRESETn) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!enable ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 dma_in_en) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (mode == 2)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 cnt_en) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (PADDR == 1)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 enable) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 dma_out_en) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 255387422) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2458362405) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) && (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (mode_in == 3) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 15) && (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (chmod_in == 2) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (bus_out_mux == 0) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && PCLK ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3515641507) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf && (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1005) && (aes_cr <= 1218) ##1 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097) ##3 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PCLK ##3 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 (chmod_in == 3) ##1 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (bus_out_mux == 1) ##3 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (PADDR == 1) ##3 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6095) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 (chmod_in == 1)) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412) ##3 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 (mode_in == 0)) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318) ##3 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block && errc ##3 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 (mode_in == 2) ##1 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block && ccf ##3 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 !ccf_set) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 (PADDR == 3) ##1 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 !ccfc) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 PCLK ##1 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block && ccf_set ##3 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957) ##3 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET && !first_block ##3 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PSEL ##3 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PWRITE ##3 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 ccfc ##1 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (chmod_in == 1) ##3 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PRESETn ##3 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 PSEL) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 (PADDR == 5)) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 (PWDATA == 288)) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 (key_sel == 2)) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && ccf_set) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) && (col_addr == 0)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 read_completed ##2 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 first_block ##2 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1442232747) && (key_bus <= 2170136578) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET && (col_addr == 0)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (col_addr == 3) ##2 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 disable_core ##2 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PSEL ##2 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && PSEL) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 PENABLE ##2 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PRESETn ##2 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) && (col_addr == 0)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && PCLK) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (mode_in == 3) ##2 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PWRITE ##2 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (PADDR == 7) ##2 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !ccf ##2 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 write_completed ##2 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1) && (col_addr == 0)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (cnt == 3) ##2 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && PWRITE) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && errc) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4097) && (PWDATA <= 8191) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 access_permission ##2 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PCLK ##2 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 first_block_set ##2 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> PWRITE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> PRESETn);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##2 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4959) && (PWDATA <= 6577) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4951) && (PWDATA <= 6569) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1899773922) && (key_bus <= 2815215695) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1955246569) && (col_bus <= 2342521367) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (cnt == 3)) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (col_addr == 3)) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (PADDR == 7)) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (PWDATA == 3389)) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (mode_in == 3)) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (PADDR == 1) ##1 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097) ##1 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957)) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !PRESETn) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (PADDR == 1)) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !PCLK) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 first_block_set) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 first_block) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PWRITE) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412) ##1 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PRESETn) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412)) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && ccf_set) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PSEL) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097)) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PENABLE) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957) ##1 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318) ##1 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (bus_out_mux == 1) ##1 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PWRITE ##1 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && ccf) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PCLK ##1 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && ccf_set ##1 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PCLK) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (chmod_in == 1)) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PRESETn ##1 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (chmod_in == 1) ##1 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && ccf ##1 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318)) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (bus_out_mux == 1)) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !PWRITE) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 disable_core) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET && !first_block) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && errc) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !PSEL) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && errc ##1 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PSEL ##1 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 write_completed) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 read_completed) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !ccf) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 access_permission) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET && !access_permission ##1 1) |-> (key_bus >= 2159681025) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (PWDATA >= 4095) && (PWDATA <= 8191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4092) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##2 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6576) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441910819) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2737) ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1005) && (aes_cr <= 1218) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && PWRITE) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && PRESETn) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && ccf) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && (chmod_in == 1)) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318)) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957)) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097)) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && ccf_set) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && (bus_out_mux == 1)) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) && (col_addr == 0)) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412)) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && errc) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && PSEL) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET && (col_addr == 0)) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) && (PADDR == 1)) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1905091043) && (key_bus <= 2422709280) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> PCLK);
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (aes_cr == 124) ##3 1) |-> (PADDR >= 8) && (PADDR <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (errc ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 (PADDR == 5)) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 (key_en == 4)) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 !ccf_set) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 !ccfc) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 (key_sel == 2)) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 PWRITE) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 (mode_in == 0)) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 PSEL) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 write_en) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (PADDR == 7) ##2 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (chmod_in == 1) ##3 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (PADDR == 1) ##3 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097) ##3 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 (PADDR == 3) ##1 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318) ##3 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PCLK ##2 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (cnt == 3) ##2 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957) ##3 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1860958685) && (col_bus <= 2447670307) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (mode_in == 3) ##2 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET && !first_block ##3 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412) ##3 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 write_completed ##2 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PWRITE ##2 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 first_block ##2 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PSEL ##3 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PCLK ##3 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 access_permission ##2 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (col_addr == 3) ##2 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PSEL ##2 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 ccfc ##1 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PWRITE ##3 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 read_completed ##2 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && ccf ##3 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (bus_out_mux == 1) ##3 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && errc ##3 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 PENABLE ##2 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !ccf ##2 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 PCLK ##1 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 (chmod_in == 3) ##1 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 disable_core ##2 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PRESETn ##2 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && ccf_set ##3 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 first_block_set ##2 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 (mode_in == 2) ##1 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && PRESETn ##3 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (chmod_in >= 0) && (chmod_in <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !cnt_en) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !PSEL) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6102) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 5) && (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2545288751) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && PSEL ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (aes_cr == 0)) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !PRESETn) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !dma_in_en) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (iv_sel == 0) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (PADDR == 13)) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1993532397) && (key_bus <= 2321912852) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2563817009) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (key_sel == 2) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (chmod == 0)) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !errc) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !enable) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 disable_core) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (next_state == 0)) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !ccfc) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (mode == 0)) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (chmod_in == 1)) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !ccf_ie) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && PWRITE ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 107803404) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (data_type == 0)) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (mode_in == 3)) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !dma_req) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (chmod_in == 2) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !dma_out_en) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1890731489) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892271073) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145630207) && (iv_bus <= 4293288191) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2144166399) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986049755) ##2 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 9) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4995) ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2426057249) && (key_bus <= 4294938879) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1753755601) ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##2 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2556232240) && (key_bus <= 4294938879) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5468) && (PWDATA <= 8191) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5478) && (PWDATA <= 8191) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##2 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1902069730) ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##2 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160286721) && (key_bus <= 4294938879) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##3 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 10)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##2 (aes_cr == 1706) ##2 1) |-> (iv_bus >= 2406989342) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 380668717) && (col_bus <= 4294698239) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 404210992) && (col_bus <= 4294698239) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2141711359) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2141711359) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2141711359) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2141711359)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2141711359)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2141711359)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2141711359) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2141711359)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2141711359)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2141711359) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2141711359) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2141711359) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2141711359)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2141711359)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156654081) && (iv_bus <= 2876603990) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156654081) && (iv_bus <= 2876603990) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156654081) && (iv_bus <= 2876384854) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156369409) && (iv_bus <= 2875013718) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2157712897) && (iv_bus <= 2876603990) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2157855745) && (iv_bus <= 2876603990) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156369409) && (iv_bus <= 2875013718) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156369409) && (iv_bus <= 2875013718) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156654081) && (iv_bus <= 2876384854) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156369409) && (iv_bus <= 2876384854) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156369409) && (iv_bus <= 2875013718) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156654081) && (iv_bus <= 2876384854) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2157712897) && (iv_bus <= 2876603990) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2157712897) && (iv_bus <= 2876603990) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879991895)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2157712897) && (iv_bus <= 2876603990) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879991895) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879991895) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2157712897) && (iv_bus <= 2876603990) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879991895)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879991895)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879991895) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879991895) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879991895) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2157712897) && (iv_bus <= 2876603990) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879991895)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879991895)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2157712897) && (iv_bus <= 2876603990) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2157712897) && (iv_bus <= 2876603990) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879991895) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879991895)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879991895) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879991895)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2157712897) && (iv_bus <= 2876603990) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6595) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6573) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1442044843) && (key_bus <= 2170136578)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1442044843) && (key_bus <= 2170136578)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1442044843) && (key_bus <= 2170136578)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1442044843) && (key_bus <= 2170136578)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1442044843) && (key_bus <= 2170136578)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1442044843) && (key_bus <= 2170136578)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1442044843) && (key_bus <= 2170136578)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889524824)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889524824)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889524824)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889524824)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889524824)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889524824)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889524824)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1421781929) && (iv_bus <= 2156369409) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1421781929) && (iv_bus <= 2156369409) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156992513) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156992513) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156992513) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156992513) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156992513) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156992513) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156992513) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2447670307) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2442562083) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441010210) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858592221) ##2 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6114) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6116) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 2137559038) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892271073) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 1891124705) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2158326785) && (key_bus <= 4294938879) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2876991574) && (key_bus <= 4294938879) ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2318117396) && (key_bus <= 4294938879) ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##3 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##3 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5473) && (PWDATA <= 8191) ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 383854381) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1905091043) && (key_bus <= 2422709280) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889524824) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986049755) ##3 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557304761) && (key_bus <= 2766428745) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1553211833) && (key_bus <= 2763703881) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1993532397) && (key_bus <= 2321912852) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2150778368) && (key_bus <= 2523574828) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2027925489) && (key_bus <= 2310010899) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4096) && (PWDATA <= 8191) ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (chmod_in == 1)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7091) && (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && PCLK) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1091724162)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 153728274)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4114433258)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!enable ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2168985602) && (key_bus <= 2534804014) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##3 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##3 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2146077183) && (iv_bus <= 4293288191) ##3 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6154) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##3 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557304761) && (key_bus <= 2765941321) ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##3 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6109) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 383854381) && (col_bus <= 4294698239) ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##3 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2159024129) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4964) && (PWDATA <= 6577) ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2151653888) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2447670307) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2442562083) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (errc ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441010210) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4904) && (PWDATA <= 6529) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##3 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4960) && (PWDATA <= 6579) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986049755) ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4108) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5459) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5479) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4086) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2154621440) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 2441910819) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2159024129) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2151653888) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (col_bus >= 0) && (col_bus <= 1857862621));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2284014096) && (iv_bus <= 2921456732) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2284014096) && (iv_bus <= 2921456732) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 14)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5481) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##3 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441910819) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441910819)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441910819) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441910819) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441910819)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441910819)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441910819) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441910819)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441910819) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441910819)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441910819)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441910819)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441910819) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441910819) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441741859) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##3 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 3)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441154595) && (col_bus <= 4294698239) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1365901218) && (key_bus <= 1954853865) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 1) && (iv_sel <= 2)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 8) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##1 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 6) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 4) && (iv_sel <= 8) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##3 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (write_en) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (write_en) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (write_en) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (write_en) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (write_en) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (write_en) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (write_en) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (write_en) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (write_en) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (write_en) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (write_en) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (write_en) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (write_en) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (write_en) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (write_en) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_en) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (write_en) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (write_en) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (write_en) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 14)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 14) && (PADDR <= 15) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##2 (aes_cr == 124) ##2 1) |-> (chmod_in >= 2) && (chmod_in <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2155455488) && (col_bus <= 4294698239) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1365840290) && (key_bus <= 2570928178) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1441808811) && (key_bus <= 2170136578) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1519875509) && (key_bus <= 2560129585) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1279) ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005) ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3962134744) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 3907121873) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!enable ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858962397) && (col_bus <= 2441010210) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (mode_in == 0)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && PENABLE ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (mode_in == 2) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2874607702) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1100556163) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && ccf_set ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 PCLK) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && PCLK ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1363240354) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (iv_sel == 0) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) && (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 !PSEL) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 ccfc) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (PRDATA == 0)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 2) && (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (chmod_in == 1) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (bus_out_mux == 0)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 errc) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 PWRITE) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (chmod_in == 0)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 (bus_out == 0)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 !read_en) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !PCLK ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (mode == 2) ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (PADDR == 11) ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (aes_cr == 1847) ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (key_sel == 0) ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (chmod == 1) ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 cnt_en ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 dma_out_en ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 PRESETn ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (chmod_in == 3) ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (iv_sel == 1) ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !ccf_set ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (data_type == 3) ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 dma_req ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (next_state == 1) ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 ccf ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !disable_core ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 dma_in_en ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 err_ie ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4097) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 enable ##1 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 4094));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2250881036) && (col_bus <= 2430745121) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2151653888) && (col_bus <= 2400243742) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (aes_cr == 1706) ##3 1) |-> PSEL);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1399426982) && (key_bus <= 2046731763) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2136526334) && (col_bus <= 2553399856) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4097) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##3 (aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 2151653888));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892060129) && (iv_bus <= 2409081375)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 2137559038) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892624865) && (iv_bus <= 2407091230)) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892624865) && (iv_bus <= 2407091230)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892624865) && (iv_bus <= 2407091230)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1891124705) && (iv_bus <= 2407091230)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5481) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892271073) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1191465358) && (key_bus <= 1964888554) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892624865) && (iv_bus <= 2407091230)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2158326785) && (key_bus <= 4294938879) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892060129) && (iv_bus <= 2407091230)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892060129) && (iv_bus <= 2407091230) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1893413345) && (iv_bus <= 2407091230)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6595) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6573) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 1891124705) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892060129) && (iv_bus <= 2407091230) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892060129) && (iv_bus <= 2407091230)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2307806227) && (col_bus <= 2949735007) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1546835896) && (col_bus <= 2760972361) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2407091230) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892624865) && (iv_bus <= 2407091230) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1545091512) && (col_bus <= 2758833224) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##1 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6116) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6114) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2407091230) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2407091230) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2407091230) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2407091230) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2407091230) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2407091230) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2407091230) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (aes_cr == 1847) ##2 1) |-> (iv_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892271073) && (iv_bus <= 2406947358) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1903545826) && (key_bus <= 2424602657)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2876991574) && (key_bus <= 4294938879) ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1903545826) && (key_bus <= 2424740897)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1903545826) && (key_bus <= 2424740897)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1903545826) && (key_bus <= 2424740897)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1903545826) && (key_bus <= 2424740897)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1903545826) && (key_bus <= 2424740897)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1903545826) && (key_bus <= 2424740897)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1903545826) && (key_bus <= 2424740897)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2318117396) && (key_bus <= 4294938879) ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5473) && (PWDATA <= 8191) ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (aes_cr == 1715) ##1 1) |-> PENABLE);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##3 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986049755) ##3 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##3 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889524824) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 383854381) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##3 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1905091043) && (key_bus <= 2423495200) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1905091043) && (key_bus <= 2423495200) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1905091043) && (key_bus <= 2423495200) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1905091043) && (key_bus <= 2423495200) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1905091043) && (key_bus <= 2423495200) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1905091043) && (key_bus <= 2423495200) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1905091043) && (key_bus <= 2423495200) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4096) && (PWDATA <= 8191) ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557304761) && (key_bus <= 2766428745) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1905091043) && (key_bus <= 2422709280) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1993532397) && (key_bus <= 2321912852) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1847) && (aes_cr <= 2007)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1553211833) && (key_bus <= 2763703881) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##3 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2027925489) && (key_bus <= 2310010899) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7091) && (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 153728274)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && PCLK) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 4114433258)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1091724162)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (chmod_in == 1)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557304761) && (key_bus <= 2765941321) ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 0) ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!enable ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2150778368) && (key_bus <= 2523574828) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4964) && (PWDATA <= 6577) ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##3 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 383854381) && (col_bus <= 4294698239) ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2168985602) && (key_bus <= 2534804014) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (ccf ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (ccf ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6154) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6109) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (ccf ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (ccf ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (ccf ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (ccf ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (ccf ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (ccf ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (ccf ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (ccf ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##3 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##3 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2146077183) && (iv_bus <= 4293288191) ##3 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2442562083) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2447670307) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##3 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441010210) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##3 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4904) && (PWDATA <= 6529) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4960) && (PWDATA <= 6579) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2159024129) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5459) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986049755) ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2151653888) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5479) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4108) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (errc ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4086) && (PWDATA <= 8191) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4023) && (PWDATA <= 4930) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 2) ##1 (PWDATA >= 4094) && (PWDATA <= 8191) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1912155107) && (iv_bus <= 2401502238)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##1 (PWDATA >= 4094) && (PWDATA <= 8191) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##4 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##3 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1231135122) && (key_bus <= 1678816200) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1231135122) && (key_bus <= 1678816200) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1231135122) && (key_bus <= 1678816200) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) ##2 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##2 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##2 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 0) && (iv_sel <= 1) ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4997) && (PWDATA <= 6600) ##2 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2737) ##1 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2745) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2442562083) && (col_bus <= 4294698239) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2057) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2051) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2579713587) && (col_bus <= 4294698239) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##3 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2032) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1682) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1759226321) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406947358) && (iv_bus <= 4293288191) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1279) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2409081375) && (iv_bus <= 4293288191) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 188308758) && (iv_bus <= 4293288191) ##1 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1847) && (aes_cr <= 2007) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##1 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1743171023) && (col_bus <= 2138536446) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2856348756) && (key_bus <= 3961103064) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1005) && (aes_cr <= 1218) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (chmod_in == 1)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1137382791)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && errc) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 909781868)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (mode_in == 2)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3064734317)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (bus_out_mux == 0)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (bus_out == 0)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 3905171153) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2556232240) && (key_bus <= 4294938879) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3972702425) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 715008) && (col_bus <= 3967490264) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2878634583) && (key_bus <= 3345270414) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 715008) && (col_bus <= 1735092686) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1741833167) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3173030522) && (key_bus <= 3553068711) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2395498525) && (iv_bus <= 2792704588) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2425647649) && (key_bus <= 4294938879) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 715008) && (col_bus <= 3903099089) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557304761) && (key_bus <= 2766657609) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 715008) && (col_bus <= 2150378496) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3034741865) && (key_bus <= 3662448820) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1355276705) && (col_bus <= 1995874797) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889524824) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 260750111) ##3 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 278994209) ##3 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 283429153) ##3 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 347439913) ##3 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1543189943) && (col_bus <= 2757658696) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1536245175) && (col_bus <= 2746504263) ##3 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##1 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2172255234) && (iv_bus <= 2543012911) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##3 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 3905253585) ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##3 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2157712897) && (iv_bus <= 2517297708) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2155567104) && (iv_bus <= 2515151403) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2155567104) && (iv_bus <= 2515151403) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2173005315) && (key_bus <= 2542655535) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1797552598) && (key_bus <= 2169134082)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1797552598) && (key_bus <= 2169134082)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1797552598) && (key_bus <= 2169134082)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1797552598) && (key_bus <= 2169134082)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1796871638) && (key_bus <= 2168307714)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1797552598) && (key_bus <= 2168307714)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3962134744) ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##3 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##3 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) && (PWDATA >= 4094) && (PWDATA <= 8191) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 2) ##3 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986049755) ##2 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1986058732) && (iv_bus <= 2304936466) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1986058732) && (iv_bus <= 2304936466) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) && (PWDATA >= 4094) && (PWDATA <= 8191) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1679563208) && (key_bus <= 1979831276) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (aes_cr == 1715)) |-> (key_sel == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##3 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2737) ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 421632) && (key_bus <= 1898276834) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4104) && (PWDATA <= 6132) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 6126) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2442562083) && (col_bus <= 4294698239) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 421632) && (key_bus <= 2162339329) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4939) && (PWDATA <= 5764) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2442562083) && (col_bus <= 4294698239) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4092) ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##1 (PWDATA >= 4094) && (PWDATA <= 8191) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5117) && (PWDATA <= 6128) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2436762658) && (col_bus <= 4294698239) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6) && (PWDATA <= 2753) ##1 (PWDATA >= 4094) && (PWDATA <= 8191) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##3 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (PWDATA >= 4094) && (PWDATA <= 8191) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2549760047) && (col_bus <= 4294698239) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##1 (PWDATA >= 4094) && (PWDATA <= 8191) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1439556011) && (key_bus <= 2168985602) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2745) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (PWDATA >= 4094) && (PWDATA <= 8191) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2757) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2155938817) && (col_bus <= 4294698239) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 5451) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6) && (PWDATA <= 4139) ##1 (PWDATA >= 4094) && (PWDATA <= 8191) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 1) && (chmod_in <= 2) ##3 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6) && (PWDATA <= 2051) ##1 (PWDATA >= 4094) && (PWDATA <= 8191) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (PWDATA >= 4094) && (PWDATA <= 8191) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2051) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2057) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1682) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1677) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1779) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2537297454) && (key_bus <= 4294938879) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2567472690) && (key_bus <= 4294938879) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2740) && (PWDATA <= 5468) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2556232240) && (key_bus <= 4294938879) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2580672563) && (key_bus <= 4294938879) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1847) && (aes_cr <= 2007) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##3 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145630207) && (iv_bus <= 4293288191) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##2 (PWDATA >= 4094) && (PWDATA <= 8191) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (PWDATA >= 4094) && (PWDATA <= 8191) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2153251840) && (col_bus <= 4294698239) ##2 (PWDATA >= 4094) && (PWDATA <= 8191) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2151653888) && (col_bus <= 4294698239) ##2 (PWDATA >= 4094) && (PWDATA <= 8191) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2141045247) && (col_bus <= 2884890711) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) && (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1137382791)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 909781868)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && (mode_in == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3064734317)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##3 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2577330739) && (key_bus <= 4116451050) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##2 (mode == 3)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3242461826) && (key_bus <= 3595096236) ##3 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3291610760) && (key_bus <= 3507342498) ##3 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2435030562) && (key_bus <= 2972370530) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2412428319) && (iv_bus <= 4293288191) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406000670) && (iv_bus <= 4293288191) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3155688568) && (key_bus <= 3415620247) ##3 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2008045551) && (iv_bus <= 2283650064) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) && (chmod_in >= 1) && (chmod_in <= 3) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##2 (data_type == 2) && disable_core) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##2 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##1 (col_bus >= 390415150) && (col_bus <= 4293044479) ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##2 !key_deriv && (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##2 !PWRITE && (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2405428766) && (key_bus <= 2963989089) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##2 (data_type == 2) && ccf) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##2 (data_type == 2) && (next_state == 0)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##2 !dma_in_en && (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##2 (data_type == 2) && ccf_set) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##1 (col_bus >= 330489639) && (col_bus <= 4293044479) ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##2 !ccf_ie && (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##2 !enable && (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##2 (data_type == 2) && PSEL) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##2 (data_type == 2) && read_en) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##2 !err_ie && (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2008045551) && (iv_bus <= 2283650064) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2456281636) && (key_bus <= 2614950967) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2891111512) && (key_bus <= 3421216919) ##3 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##1 PRESETn ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (PWDATA >= 4094) && (PWDATA <= 8191) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2422709280) && (key_bus <= 4116451050) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 7) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2294931473) && (key_bus <= 2934093917) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2441689635) && (key_bus <= 2719234116) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##1 (chmod_in >= 1) && (chmod_in <= 3) ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2330299925) && (key_bus <= 2760162377) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##1 ccf_set ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557304761) && (key_bus <= 2766657609) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889524824) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 14) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 14) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2070090742) && (key_bus <= 2811789903) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##3 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2063254005) && (key_bus <= 4116451050) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 5) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15) ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 14) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##2 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##1 (chmod_in == 3) ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 14) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##1 (chmod_in >= 2) && (chmod_in <= 3) ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##1 (col_bus >= 2148459008) && (col_bus <= 4293044479) ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##1 (col_bus >= 2543570991) && (col_bus <= 4293044479) ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 9) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 9) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 15) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858592221) ##2 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2361172505) && (key_bus <= 2595522613) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1716294092) && (col_bus <= 1958346217) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1716294092) && (col_bus <= 1958346217) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1716294092) && (col_bus <= 1958346217) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1716294092) && (col_bus <= 1958346217) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1715628492) && (col_bus <= 1953990120) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1715628492) && (col_bus <= 1953990120) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2305613842) && (iv_bus <= 2535138350) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1715628492) && (col_bus <= 1953990120) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2305613842) && (iv_bus <= 2535138350) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1715628492) && (col_bus <= 1953990120) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2306289682) && (iv_bus <= 2535138350) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2306289682) && (iv_bus <= 2535138350) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1902069730) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2323097620) && (key_bus <= 2553606192) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2323097620) && (key_bus <= 2553606192) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) && (key_sel >= 0) && (key_sel <= 1) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1793625557) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1764717010) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1753755601) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1917232100) && (col_bus <= 2144602111) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1546161080) && (col_bus <= 2756204104) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1553076153) && (col_bus <= 2762500169) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1760103377) && (iv_bus <= 1985166316) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1760103377) && (iv_bus <= 1985166316) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2264393741) && (key_bus <= 2485600296) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) && (key_sel == 0) ##2 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557304761) && (key_bus <= 2765941321) ##2 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1766513618) && (key_bus <= 1992530925) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1766513618) && (key_bus <= 1993532397) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5348) && (PWDATA <= 5747) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1607066559) && (key_bus <= 1819658200) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1956066793) && (key_bus <= 2160515073)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 6) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##4 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1956682729) && (key_bus <= 2160515073)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2353881624) && (iv_bus <= 2548339247) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2353881624) && (iv_bus <= 2548339247) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2153456128) && (iv_bus <= 2353881624) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2153456128) && (iv_bus <= 2353881624) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2154011136) && (iv_bus <= 2353881624) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2306366994) && (col_bus <= 2949735007) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (enable) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1441808811) && (key_bus <= 2170136578) ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2155567104) && (iv_bus <= 2353881624) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (enable ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1279) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1279) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1751773648) && (iv_bus <= 1950524392) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##1 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1779) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1779) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858962397) && (col_bus <= 2441154595) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1751773648) && (iv_bus <= 1950524392) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1779) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1860958685) && (col_bus <= 2446996003) ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858962397) && (col_bus <= 2441010210) ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2678024255) && (key_bus <= 2878634583) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2155567104) && (iv_bus <= 2353517080) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2678024255) && (key_bus <= 2878634583) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1847) && (aes_cr <= 2007) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1847) && (aes_cr <= 2007) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1847) && (aes_cr <= 2007) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2155567104) && (iv_bus <= 2353517080) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160515073) && (key_bus <= 2369344538) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!ccf ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2678024255) && (key_bus <= 2877332055) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7351) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (PADDR == 1)) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PSEL) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && ccf_set) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PCLK) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PRESETn) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && errc) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (iv_sel == 1)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && ccf) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !ccf_set) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (chmod_in == 1)) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (PADDR == 11)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET && !access_permission) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 PRESETn) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (key_sel == 0)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (bus_out_mux == 1)) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 err_ie) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412)) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PWRITE) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957)) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318)) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !PCLK) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097)) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (chmod_in == 3)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 dma_req) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 ccf) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 dma_in_en) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2678024255) && (key_bus <= 2877332055) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 2) && (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!enable ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (iv_sel == 0) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && PENABLE ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 0) ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (mode_in == 2) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 0) && (mode <= 1) ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && ccf_set ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && PCLK ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2874607702) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1100556163) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (disable_core ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1363240354) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (chmod_in == 1) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 0) ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (iv_bus >= 375666988) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!err_ie ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160515073) && (key_bus <= 2368771610) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 0) ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 0) && (data_type <= 1) ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!dma_out_en ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 646) ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 58) ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2154969088) && (col_bus <= 4294698239) ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 0) && (aes_cr <= 124) ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##3 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 0) ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##3 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2161881089) && (key_bus <= 2368947738) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2161881089) && (key_bus <= 2368947738) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6130) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##3 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441154595) && (col_bus <= 4294698239) ##3 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##3 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2140539903) && (col_bus <= 2878952023) ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2162339329) && (key_bus <= 2367671834) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6592) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6595) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##3 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3322) && (PWDATA <= 4956) ##3 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##3 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2130834942) && (col_bus <= 2546156591) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4101) && (PWDATA <= 8191) ##2 (aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 3907379409));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1757499345) && (key_bus <= 1956066793)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 12) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1882733024) && (col_bus <= 2057768437) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2380217371) && (col_bus <= 2580424243) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1697202122) && (col_bus <= 1882082272) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 2) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##3 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1754669009) && (key_bus <= 1938462183) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##3 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##3 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1779) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (enable ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889524824) ##1 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PRESETn) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && ccf) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && ccf_set) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PCLK) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET && !access_permission) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (PADDR == 1)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (bus_out_mux == 1)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PWRITE) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && errc) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PSEL) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (chmod_in == 1)) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1779) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (col_bus >= 381391149) && (col_bus <= 4294698239));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##1 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5580) && (PWDATA <= 5909) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005) ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##2 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6577) && (PWDATA <= 8191) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1236541331) && (key_bus <= 1998860782) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##2 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6654) && (PWDATA <= 8191) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6616) && (PWDATA <= 8191) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##1 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6629) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4092) ##2 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 ccf_set) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (PADDR == 12)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !err_ie) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 disable_core) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (key_sel == 3)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (chmod == 0)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !PRESETn) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !dma_in_en) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !enable) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (next_state == 0)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (data_type == 0)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 PCLK) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !dma_req) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (aes_cr == 0)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (iv_sel == 0)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !ccf) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !dma_out_en) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (mode == 0)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 (chmod_in == 0)) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 !cnt_en) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (chmod_in == 3) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1563636666) && (key_bus <= 2768845386) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 4258759931) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3828108488) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (iv_sel == 1) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 11) && (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && errc ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2991466596) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) && (mode_in == 0) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6082) && (PWDATA <= 8191) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6077) && (PWDATA <= 8191) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1583937468) && (key_bus <= 2423495200) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3962134744) ##1 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5494) && (PWDATA <= 8191) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2616537655) && (iv_bus <= 4009649373) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##1 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2552017456) && (iv_bus <= 4293285631) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 383854381) && (col_bus <= 4294698239) ##3 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2552971824) && (iv_bus <= 4293288191) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2546669615) && (iv_bus <= 4293288191) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##1 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2147078655) && (iv_bus <= 4293288191) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##1 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406989342) && (iv_bus <= 4293288191) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6595) && (PWDATA <= 8191) ##1 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (enable ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##1 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2406000670) && (iv_bus <= 4293288191) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (err_ie) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##1 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##2 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2154011136) && (iv_bus <= 4293285631) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##2 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2736314438) && (iv_bus <= 3971152601) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##2 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 15) ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2411145247) && (iv_bus <= 4293285631) ##3 (aes_cr == 1847) ##1 1) |-> (col_bus >= 0) && (col_bus <= 3917852371));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##4 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##2 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1779) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##3 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##3 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2283636752) && (iv_bus <= 2920856156) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2282895376) && (iv_bus <= 2919953500) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##1 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2615402039) && (iv_bus <= 3073152110) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2132724734) && (iv_bus <= 2905456730) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1752477648) && (key_bus <= 1925696997) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1847) && (aes_cr <= 2007) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1847) && (aes_cr <= 2007)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##3 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2399794206) && (iv_bus <= 2947520607) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##2 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (errc ##3 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (iv_sel == 0)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2545288751)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6102)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && PWRITE) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && PSEL) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (key_sel == 2)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2563817009)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 5) && (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (chmod_in == 2)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 107803404)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (bus_out_mux == 1)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (PADDR == 1)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && ccf_set) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PCLK) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PRESETn) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && ccf) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (chmod_in == 1)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PWRITE) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && errc) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET && !access_permission) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PSEL) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318)) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (key_bus >= 330470695) && (key_bus <= 4294938879));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4030) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892271073) ##3 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4088) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4084) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2032) && (PWDATA <= 4062) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2734417477) && (key_bus <= 2894600793) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##2 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3357) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##3 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3324) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##1 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##1 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 15) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2086148088) && (iv_bus <= 2235521034) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2150378496) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##4 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##3 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 2757) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 197758743) && (key_bus <= 2245668363) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 2065) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 197758743) && (key_bus <= 1801115094) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 197758743) && (key_bus <= 1740977103) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 901376) && (key_bus <= 1898737634) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 4099) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2) && (PWDATA <= 1672) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1279) && (aes_cr <= 2007) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4137) && (PWDATA <= 6149) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4137) && (PWDATA <= 6154) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (enable) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (err_ie) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2150378496) && (col_bus <= 4294698239) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2438851618) && (col_bus <= 4294698239) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2155938817) && (col_bus <= 4294698239) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1779) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1847) && (aes_cr <= 2007) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 1) && (chmod_in <= 3) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 (iv_bus >= 692767570) && (iv_bus <= 3428766360)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 !PRESETn) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 !ccf_set) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 (key_bus >= 1490567089) && (key_bus <= 2198576134)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 (col_bus >= 1378154404) && (col_bus <= 1603166143)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 (bus_out_mux >= 0) && (bus_out_mux <= 3428766360)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 (mode_in >= 1) && (mode_in <= 2)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 (chmod_in >= 0) && (chmod_in <= 2)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && ccf_set ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && disable_core ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (mode_in >= 1) && (mode_in <= 2) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 !PENABLE ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && (iv_bus >= 1661120454) && (iv_bus <= 3064734317) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 !ccfc ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && (next_state == 0) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && (col_bus >= 1137382791) && (col_bus <= 3042186346) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 !PWRITE ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && (key_bus >= 909781868) && (key_bus <= 1439709099) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && read_en ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en && (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (key_sel >= 0) && (key_sel <= 1) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (chmod_in >= 1) && (chmod_in <= 2) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (key_bus >= 909781868) && (key_bus <= 1490567089) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!key_deriv && (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && ccf ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 errc ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1137382791) && (col_bus <= 3042186346) && (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && (mode_in >= 2) && (mode_in <= 3) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 !write_en ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!err_ie && (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (col_bus >= 1137382791) && (col_bus <= 1378154404) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!enable && (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_ie && (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && PSEL ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 !PSEL) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 !PWRITE) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 (mode_in == 2)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 (chmod_in == 0)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 (chmod_in == 2)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 (mode_in == 1)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 !ccfc) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (mode_in == 1) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 252) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (PADDR == 11) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 909781868) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 1661120454) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (iv_sel == 1) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && (mode_in == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && (PADDR == 14) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (key_sel == 1) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (mode_in == 2) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 PRESETn ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && (key_sel == 1) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && (mode_in == 3) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && (iv_sel == 0) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 read_en ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (chmod_in == 1) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1137382791) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 dma_req ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1661120454) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (key_sel == 0) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (PADDR == 14) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3064734317) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 14) && (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (chmod_in == 2) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1661120454) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3042186346) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 1661120454) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && (chmod_in == 1) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 ccf_set ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 !PSEL ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1439709099) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 ccf ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 330489639) && (col_bus <= 4294698239) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1424158121) && (key_bus <= 2066264054) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2442562083) && (col_bus <= 4294698239) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 383854381) && (col_bus <= 4294698239) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1441808811) && (key_bus <= 2170136578) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2718) && (PWDATA <= 5451) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2718) && (PWDATA <= 5448) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2154621440) && (col_bus <= 4294698239) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2880883799) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5476) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1912925156) && (key_bus <= 2046731763) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1912925156) && (key_bus <= 2046731763) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2290304529) && (key_bus <= 2422023712) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2290304529) && (key_bus <= 2422023712) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##2 (aes_cr == 1715)) |-> (key_sel >= 0) && (key_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##1 (aes_cr == 124)) |-> (iv_sel >= 0) && (iv_sel <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2165810690) && (key_bus <= 2291485201) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2293946897) && (key_bus <= 2407364638) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2168985602) && (key_bus <= 2289238544) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2168985602) && (key_bus <= 2289238544) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (enable) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1779) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1779) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1847) && (aes_cr <= 2007) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1847) && (aes_cr <= 2007) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 (PWDATA >= 1968) && (PWDATA <= 7738)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (iv_bus >= 212189977) && (iv_bus <= 1582130108) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 (col_bus >= 2400186398) && (col_bus <= 2481034791)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 errc ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 (key_bus >= 2490455080) && (key_bus <= 3400065173)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 (PADDR == 1)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 !PWRITE) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (col_bus >= 2002864622) && (col_bus <= 2644017723) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (key_bus >= 883877737) && (key_bus <= 1740977103) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 !ccf) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (chmod_in >= 0) && (chmod_in <= 1) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 !PENABLE ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (mode_in >= 2) && (mode_in <= 3) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 !dma_req) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 (PWDATA >= 1968) && (PWDATA <= 3750) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 !PSEL ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 (chmod_in == 1) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 PRESETn ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 1) && (chmod == 2) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 (col_bus >= 2644017723) && (col_bus <= 3267043973) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && PSEL ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && (mode_in >= 2) && (mode_in <= 3) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && (key_bus >= 1740977103) && (key_bus <= 2458362405) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && (col_bus >= 255387422) && (col_bus <= 2002864622) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 !PWRITE ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 (PADDR >= 2) && (PADDR <= 7) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 (iv_bus >= 858343782) && (iv_bus <= 952941937) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && err_ie ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 (bus_out_mux >= 0) && (bus_out_mux <= 2119444988) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 (iv_sel == 0) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 (key_bus >= 883877737) && (key_bus <= 2119444988) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!ccf && (chmod == 2) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 255387422) && (col_bus <= 2002864622) && (chmod == 2) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 (PWDATA >= 3750) && (PWDATA <= 3994) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 (bus_out_mux >= 0) && (bus_out_mux <= 2119444988) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 ccfc ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 (iv_bus >= 858343782) && (iv_bus <= 1582130108) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 (bus_out == 0) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 !read_en ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && PWRITE ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 (key_bus >= 2119444988) && (key_bus <= 2490455080) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 (PRDATA == 0) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7775) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 !errc) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 PCLK ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 (mode_in == 2)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 PSEL) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 !PCLK) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 !PRESETn) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (chmod_in == 0) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 PSEL ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 dma_in_en ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 PRESETn ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (mode_in == 2) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 read_en) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (PADDR == 1) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 !ccfc) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (mode_in == 3) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 !ccf_set) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 dma_req ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (chmod_in == 1) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 PWRITE ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 err_ie ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (bus_out_mux == 1) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (enable ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 !errc ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 15) && (chmod == 2) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2002864622) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 212189977) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 255387422) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 ccf_set ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf && (chmod == 2) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 (mode_in == 2) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && (mode_in == 3) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 (PADDR == 2) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 PCLK ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2458362405) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 (mode_in == 3) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (chmod == 2) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (chmod == 2) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 PENABLE ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (chmod == 2) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && (mode_in == 2) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 (PADDR == 7) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 !errc ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 (PWDATA == 3750) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) && (chmod == 2) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 PRESETn ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1740977103) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 (PADDR == 1) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 (bus_out_mux == 0) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && (chmod_in == 1) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3515641507) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && ccfc ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 0) && (chmod == 2) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 (chmod_in == 1) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 (bus_out_mux == 0) ##1 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1) && (chmod == 2) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 (mode_in == 0) ##2 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (iv_bus >= 0) && (iv_bus <= 4091736295));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (err_ie) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2992) && (PWDATA <= 5430) ##1 (iv_sel == 8) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 2) && (key_en <= 4) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1847) && (aes_cr <= 2007) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (PADDR == 1)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (chmod_in == 1)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (bus_out_mux == 1)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PRESETn) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && ccf) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PCLK) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET && !access_permission) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PSEL) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && ccf_set) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PWRITE) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && errc) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (iv_bus >= 187910934) && (iv_bus <= 4293288191));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (col_bus >= 73980168) && (col_bus <= 3976375002) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 !dma_req) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_sel >= 0) && (iv_sel <= 2)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_sel >= 0) && (key_sel <= 1) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 !dma_req ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req && (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_sel >= 0) && (iv_sel <= 1)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 2) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 2) && (key_en <= 4)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 2) && (key_en <= 4) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 15) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_sel == 0) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##3 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 ccf_set ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && ccf_set ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (mode_in >= 1) && (mode_in <= 2) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (col_bus >= 73980168) && (col_bus <= 2136526334) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 !PRESETn) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 !PCLK) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (key_bus >= 24901378) && (key_bus <= 2264393741)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 !errc) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_bus >= 23533826) && (iv_bus <= 1950524392)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 13) && (PWDATA <= 4257) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (chmod_in >= 1) && (chmod_in <= 2)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 PWRITE ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 27703555) && (iv_bus <= 2095198713) && (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (iv_bus >= 27703555) && (iv_bus <= 2095198713) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (col_bus >= 2344802839) && (col_bus <= 4289541887)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (chmod_in >= 0) && (chmod_in <= 1) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 301) && (PWDATA <= 4002) && (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 84611850) && (iv_bus <= 2201500678) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 !ccf_set) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 !ccfc) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 68919560) && (col_bus <= 2213324807) && (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 !PRESETn ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PADDR >= 10) && (PADDR <= 15)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 !PCLK ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 PSEL ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) && (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2992) && (PWDATA <= 5543) && (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_bus >= 40228100) && (key_bus <= 2209787911) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 !PENABLE ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 !errc ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 0) && (PADDR <= 6) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 ccfc ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3349) && (PWDATA <= 4985) ##2 (iv_sel == 8) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3346) && (PWDATA <= 4980) ##2 (iv_sel == 8) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 1) && (PADDR <= 2) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3843) && (PWDATA <= 5543) ##1 (iv_sel == 8) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1741833167) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 4378) && (PWDATA <= 8070)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 84611850) && (iv_bus <= 2002782190) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2407091230) && (iv_bus <= 4293288191) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4102) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 2520720940) && (iv_bus <= 4273032445) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441542179) && (col_bus <= 4294698239) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 2591312436) && (iv_bus <= 4273032445) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (mode_in == 1) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 84611850) && (iv_bus <= 1815441880) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 5790) && (PWDATA <= 8180) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1543189943) && (col_bus <= 2757658696) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##1 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 86) && (PWDATA <= 2387)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##4 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 5243) && (PWDATA <= 8070)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (col_bus >= 73980168) && (col_bus <= 3976375002) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3843) && (PWDATA <= 5543) && (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 86) && (PWDATA <= 2218)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (col_bus >= 1553076153) && (col_bus <= 2628303417) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 13) && (PWDATA <= 2483) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 0) && (PADDR <= 3) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 301) && (PWDATA <= 2562) && (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1588314557) && (iv_bus <= 2611852855) && (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (mode_in == 0) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) && (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (iv_bus >= 1588314557) && (iv_bus <= 2611852855) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 5790) && (PWDATA <= 7143) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 2106) && (PWDATA <= 3658) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (chmod_in == 0) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 301) && (PWDATA <= 4002) ##1 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2741) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2160515073) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 !dma_req) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PADDR >= 10) && (PADDR <= 12)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_sel >= 1) && (key_sel <= 2) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (chmod_in == 1)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (key_bus >= 1758860753) && (key_bus <= 2888948312)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (chmod_in == 2)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6577) && (PWDATA <= 8191) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (mode_in == 3) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) && (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (mode_in == 2) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##3 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (col_bus >= 1505244083) && (col_bus <= 2608554550)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (mode_in == 3) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3317) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3322) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (chmod_in == 2) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 read_en ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 4) && (PADDR <= 9) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2741) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3357) && (PWDATA <= 4995) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1543189943) && (col_bus <= 2757658696) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 6600) && (PWDATA <= 8070)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (chmod_in == 1) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 1618543552) && (iv_bus <= 2240259083) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6429) && (PWDATA <= 7664) && (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2094) && (PWDATA <= 3731) && (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 301) && (PWDATA <= 1596) && (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4570) && (PWDATA <= 5989) && (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3352) && (PWDATA <= 4390) && (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_sel >= 0) && (iv_sel <= 2)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 4378) && (PWDATA <= 6082)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 4) && (PADDR <= 8) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 2483) && (PWDATA <= 3658) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 13) && (PWDATA <= 1553) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 2079774199) && (iv_bus <= 2509147179) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (mode_in == 2) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2303425554) && (col_bus <= 2947423327) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) && (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2992) && (PWDATA <= 5543) ##1 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_sel == 1) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 301) && (PWDATA <= 2562) ##1 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2094) && (PWDATA <= 3731) ##1 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_sel >= 0) && (key_sel <= 1) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (enable) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (enable ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1905763299) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4959) && (PWDATA <= 6576) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2057) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858962397) && (col_bus <= 2441154595) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 2766) && (PWDATA <= 3658) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892060129) && (iv_bus <= 2407091230) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (err_ie) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 !dma_req ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1353551777) && (col_bus <= 1991430637) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3322) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_sel >= 2) && (iv_sel <= 4)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 1239) && (PWDATA <= 2349) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 2179025923) && (iv_bus <= 2379583003) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (chmod_in == 0)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2057) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req && (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && ccf ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##1 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2013) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892624865) && (iv_bus <= 2406989342) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 27703555) && (iv_bus <= 2095198713) ##1 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 13) && (PWDATA <= 466) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 ccf ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2094) && (PWDATA <= 3152) && (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 9) && (PADDR <= 11) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 2106) && (PWDATA <= 2644) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1991661549) && (col_bus <= 2302803986) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 write_en ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1743171023) && (col_bus <= 2138536446) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 11) ##4 (data_type == 2)) |-> (iv_sel >= 0) && (iv_sel <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_sel == 1)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 1434040234) && (iv_bus <= 1815441880) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1991661549) && (col_bus <= 2302803986) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_sel == 2) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_sel == 2)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel >= 4) && (iv_sel <= 8) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2556232240) && (key_bus <= 4294938879) ##3 (aes_cr == 1715)) |-> (key_bus >= 0) && (key_bus <= 3986504411));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##1 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 7489) && (PWDATA <= 8180) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2140539903) && (col_bus <= 2544982063) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_sel == 4)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 1969791466) && (iv_bus <= 2099436026) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 1239) && (PWDATA <= 1553) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2140539903) && (col_bus <= 2544982063) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel == 2) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4997) && (PWDATA <= 6600) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel == 8) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3352) && (PWDATA <= 4390) ##1 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1588314557) && (iv_bus <= 2611852855) ##1 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 ccf) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel == 1) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel == 4) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 301) && (PWDATA <= 1596) ##1 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_en == 2) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_en == 2) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (enable ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (enable) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_sel == 0) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (err_ie) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6577) && (PWDATA <= 8191) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 ccf_set ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && ccf_set ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 2) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (mode_in >= 1) && (mode_in <= 2) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (col_bus >= 73980168) && (col_bus <= 2136526334) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 !errc) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 !PCLK) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (key_bus >= 24901378) && (key_bus <= 2264393741)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 !PRESETn) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_bus >= 23533826) && (iv_bus <= 1950524392)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 13) && (PWDATA <= 4257) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (chmod_in >= 1) && (chmod_in <= 2)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2465) && (PWDATA <= 2562) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 27703555) && (iv_bus <= 2095198713) && (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 PWRITE ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (iv_bus >= 27703555) && (iv_bus <= 2095198713) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (col_bus >= 2344802839) && (col_bus <= 4289541887)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (chmod_in >= 0) && (chmod_in <= 1) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 301) && (PWDATA <= 4002) && (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 !ccf_set) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 84611850) && (iv_bus <= 2201500678) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 !ccfc) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 0) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 68919560) && (col_bus <= 2213324807) && (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 (key_sel == 0)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 (mode_in == 2)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 (chmod_in == 3)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 ccf_set) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 ccfc) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PADDR >= 10) && (PADDR <= 15)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 !PRESETn ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 ccf ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccf && !write_completed ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 PRESETn ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && !write_completed ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && !write_completed ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 !PCLK ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 PSEL ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed && (chmod_in == 0) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 PCLK ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 PWRITE ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed && (PADDR == 0) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 (bus_out_mux == 1) ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 (mode_in == 0) ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed && (bus_out_mux == 0) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 (chmod_in == 1) ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && !write_completed ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 (PADDR == 1) ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 (mode_in == 3) ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 (PADDR == 7) ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 !ccfc ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!errc && !write_completed ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && !write_completed ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && !write_completed ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 !PENABLE ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (key_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1971279850) && (col_bus <= 2705499202) ##1 (iv_sel == 8) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) && (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 PSEL ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 !PCLK ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2992) && (PWDATA <= 5543) && (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_bus >= 40228100) && (key_bus <= 2209787911) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 !PENABLE ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 0) && (PADDR <= 6) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 ccfc ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 !errc ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2145987583) && (iv_bus <= 4293288191) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 4378) && (PWDATA <= 8070)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 84611850) && (iv_bus <= 2002782190) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441542179) && (col_bus <= 4294698239) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 2520720940) && (iv_bus <= 4273032445) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4102) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 2591312436) && (iv_bus <= 4273032445) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (mode_in == 1) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1543189943) && (col_bus <= 2757658696) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2407091230) && (iv_bus <= 4293288191) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 84611850) && (iv_bus <= 1815441880) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 5790) && (PWDATA <= 8180) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 86) && (PWDATA <= 2387)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 1) && (PADDR <= 2) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1741833167) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 5243) && (PWDATA <= 8070)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3843) && (PWDATA <= 5543) && (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (col_bus >= 1553076153) && (col_bus <= 2628303417) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 86) && (PWDATA <= 2218)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 0) && (PADDR <= 3) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 13) && (PWDATA <= 2483) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2741) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 301) && (PWDATA <= 2562) && (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1588314557) && (iv_bus <= 2611852855) && (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) && (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (iv_bus >= 1588314557) && (iv_bus <= 2611852855) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (mode_in == 0) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2160515073) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 2106) && (PWDATA <= 3658) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 5790) && (PWDATA <= 7143) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (chmod_in == 0) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (chmod_in == 2)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_sel >= 1) && (key_sel <= 2) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PADDR >= 10) && (PADDR <= 12)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (key_bus >= 1758860753) && (key_bus <= 2888948312)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (chmod_in == 1)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 301) && (PWDATA <= 4002) ##1 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (mode_in == 2) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) && (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (mode_in == 3) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1543189943) && (col_bus <= 2757658696) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (col_bus >= 1505244083) && (col_bus <= 2608554550)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (mode_in == 3) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6577) && (PWDATA <= 8191) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (chmod_in == 2) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 read_en ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 4) && (PADDR <= 9) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1905763299) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4959) && (PWDATA <= 6576) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3357) && (PWDATA <= 4995) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2741) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3317) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2303425554) && (col_bus <= 2947423327) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3322) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 1618543552) && (iv_bus <= 2240259083) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 6600) && (PWDATA <= 8070)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (chmod_in == 1) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2094) && (PWDATA <= 3731) && (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4570) && (PWDATA <= 5989) && (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3352) && (PWDATA <= 4390) && (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 301) && (PWDATA <= 1596) && (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6429) && (PWDATA <= 7664) && (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 13) && (PWDATA <= 1553) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 2079774199) && (iv_bus <= 2509147179) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 4) && (PADDR <= 8) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 4378) && (PWDATA <= 6082)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2057) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 2483) && (PWDATA <= 3658) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (mode_in == 2) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2992) && (PWDATA <= 5543) ##1 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411755944) && (col_bus <= 2141711359) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) && (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_sel == 1) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 301) && (PWDATA <= 2562) ##1 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (enable) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (enable ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 2766) && (PWDATA <= 3658) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (err_ie) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858962397) && (col_bus <= 2441154595) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892060129) && (iv_bus <= 2407091230) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2057) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2094) && (PWDATA <= 3731) ##1 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892624865) && (iv_bus <= 2406989342) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_sel >= 2) && (iv_sel <= 4)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 27703555) && (iv_bus <= 2095198713) ##1 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 1239) && (PWDATA <= 2349) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 2179025923) && (iv_bus <= 2379583003) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (chmod_in == 0)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2013) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && ccf ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156992513) && (iv_bus <= 2876603990) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 13) && (PWDATA <= 466) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 ccf ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (enable) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1353551777) && (col_bus <= 1991430637) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (enable ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 9) && (PADDR <= 11) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2094) && (PWDATA <= 3152) && (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##1 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2140539903) && (col_bus <= 2544982063) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 2106) && (PWDATA <= 2644) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1991661549) && (col_bus <= 2302803986) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (err_ie) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 write_en ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1743171023) && (col_bus <= 2138536446) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 1434040234) && (iv_bus <= 1815441880) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4997) && (PWDATA <= 6600) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1588314557) && (iv_bus <= 2611852855) ##1 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2140539903) && (col_bus <= 2544982063) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1991661549) && (col_bus <= 2302803986) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3322) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel >= 4) && (iv_sel <= 8) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_sel == 2) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_sel == 2)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 7489) && (PWDATA <= 8180) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 1969791466) && (iv_bus <= 2099436026) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_sel == 4)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 1239) && (PWDATA <= 1553) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel == 2) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel == 8) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3352) && (PWDATA <= 4390) ##1 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##1 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 301) && (PWDATA <= 1596) ##1 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel == 4) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel == 1) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 ccf) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##2 (iv_sel == 8) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_en == 2) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_en == 2) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 (chmod_in == 0)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 !PCLK) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 (mode_in == 3)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 PCLK ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 ccfc ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PRESETn ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !PCLK ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && ccf ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 (chmod_in == 3) ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !ccf ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 (PADDR == 3) ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 first_block ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 first_block_set ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !PSEL ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 (key_en == 4) ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 PSEL ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 write_en ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PWRITE ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && ccf_set ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !PRESETn ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !PWRITE ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PSEL ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 !ccf_set ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 (key_sel == 2) ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (PADDR == 7) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 disable_core ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PCLK ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 PWRITE ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (PADDR == 1) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 (PADDR == 5) ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 !ccfc ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PENABLE ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 (chmod_in == 1) ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 (mode_in == 0) ##1 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (chmod_in == 1) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (bus_out_mux == 1) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (mode_in == 3) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (col_addr == 3) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (cnt == 3) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET && !access_permission ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 access_permission ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 read_completed ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 write_completed ##3 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 (mode_in == 2) ##2 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && errc ##4 1) |-> (key_en >= 0) && (key_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6577) && (PWDATA <= 8191) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 10) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (key_bus >= 451764533) && (key_bus <= 4173777649)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (key_bus >= 610743624) && (key_bus <= 4173777649)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel >= 0) && (iv_sel <= 4) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel >= 0) && (iv_sel <= 2) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (key_bus >= 451764533) && (key_bus <= 4069117157)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (key_bus >= 731364695) && (key_bus <= 4173777649)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 !dma_req ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (key_bus >= 451764533) && (key_bus <= 4003814621)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (key_bus >= 583419205) && (key_bus <= 4282002686) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_bus >= 409066288) && (key_bus <= 4278586110) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel >= 0) && (iv_sel <= 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_bus >= 468691255) && (iv_bus <= 4218909942) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel == 0) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 86) && (PWDATA <= 7789)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 3909381842) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (iv_bus >= 27703555) && (iv_bus <= 2940503646) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 27703555) && (iv_bus <= 2940503646) && (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 !dma_req ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!dma_req ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 8) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 327921447) && (key_bus <= 4294938879) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 4) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (enable ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (enable) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_bus >= 177762069) && (iv_bus <= 3159483512) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (key_bus >= 583419205) && (key_bus <= 4282002686)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 0) && (bus_out_mux <= 2113076731) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (err_ie) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_bus >= 409066288) && (key_bus <= 4278586110) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 11) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_sel == 0) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 1) && (chmod_in <= 3) && (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##2 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (PWDATA >= 137) && (PWDATA <= 4792)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 ccf_set ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (chmod_in >= 2) && (chmod_in <= 3) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && PRESETn ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (mode_in >= 1) && (mode_in <= 2) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 !ccfc ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 0) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (col_bus >= 73980168) && (col_bus <= 2136526334) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_bus >= 2345978903) && (key_bus <= 4278586110) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 (mode_in == 2)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 ccf_set) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 (chmod_in == 3)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 ccfc) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 !PRESETn ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 !PCLK ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 !ccfc ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (PADDR == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 PRESETn ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && !errc ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 PSEL ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && !PWRITE ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 0) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 PCLK ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 PWRITE ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && !first_block ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 !PCLK ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && !ccf_set ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 !PENABLE ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 ccf ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 0) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (mode_in == 0) ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 0) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 (bus_out_mux == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (PADDR == 0) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && !first_block ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && !first_block ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (chmod_in == 0) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && !PRESETn ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && !ccf ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && (bus_out_mux == 0) ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && !PSEL ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 (mode_in == 3) ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 (PADDR == 7) ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 (chmod_in == 1) ##1 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!first_block && !PCLK ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && !first_block ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && !first_block ##3 1) |-> (key_en >= 0) && (key_en <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (chmod_in >= 1) && (chmod_in <= 3) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux >= 1962751465) && (bus_out_mux <= 3916992722) && (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (key_bus >= 1962751465) && (key_bus <= 3916992722) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1962751465) && (key_bus <= 3916992722) && (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && PCLK ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 1) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 errc) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (mode_in >= 1) && (mode_in <= 3) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 ccf_set ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 13) && (PWDATA <= 4257) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2284733456) && (col_bus <= 4249404154) && (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 PENABLE ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 27703555) && (iv_bus <= 2095198713) && (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (iv_bus >= 27703555) && (iv_bus <= 2095198713) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 ccf_set) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (col_bus >= 2344802839) && (col_bus <= 4289541887) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (key_bus >= 451764533) && (key_bus <= 2288603664)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (bus_out_mux >= 0) && (bus_out_mux <= 610743624)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2150378496) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (key_bus >= 2256351756) && (key_bus <= 4282002686) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4284) && (PWDATA <= 7664) && (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 !PCLK) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 !PWRITE ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (chmod_in >= 0) && (chmod_in <= 1)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2465) && (PWDATA <= 2489) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (key_bus >= 2458362405) && (key_bus <= 4173777649)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 !ccfc ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 180478229) && (iv_bus <= 2240259083) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 84611850) && (iv_bus <= 2201500678) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 !PWRITE ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2607970358) && (col_bus <= 2827402833) ##1 (iv_sel == 8) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 ccfc) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 errc ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 !PRESETn ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 PSEL ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 !PCLK ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (key_bus >= 2848216147) && (key_bus <= 4173777649)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 PRESETn) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_sel == 0) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (key_bus >= 2640298042) && (key_bus <= 4282002686) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_bus >= 2075452407) && (iv_bus <= 4218909942) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (col_bus >= 24582402) && (col_bus <= 1631678402)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (col_bus >= 2167616514) && (col_bus <= 4191556339)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (key_bus >= 2899861081) && (key_bus <= 4173777649)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (bus_out_mux == 0) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858253277) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 0) && (PADDR <= 6) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 !errc ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2992) && (PWDATA <= 5430) && (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 !PENABLE ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 4) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 86) && (PWDATA <= 4043)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 4378) && (PWDATA <= 8070) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (iv_bus >= 11108609) && (iv_bus <= 2124740093)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 ccf_set ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 27703555) && (iv_bus <= 1767171026) && (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 11) && (PADDR <= 15) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (iv_bus >= 27703555) && (iv_bus <= 1767171026) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858592221) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858962397) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 PENABLE ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 errc ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 PSEL ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 4342528) && (iv_bus <= 2113076731) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2144166399) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (key_bus >= 451764533) && (key_bus <= 1931123174)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (PWDATA >= 5645) && (PWDATA <= 8188)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (mode_in >= 2) && (mode_in <= 3) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_bus >= 2345978903) && (key_bus <= 4278586110) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 1766433234) && (iv_bus <= 2827517521) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (mode_in == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_bus >= 2938743902) && (key_bus <= 4141552877) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_sel >= 1) && (key_sel <= 3) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 8) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 15) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 !errc) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_bus >= 23533826) && (iv_bus <= 1950524392)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 !PRESETn) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PADDR >= 0) && (PADDR <= 7) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (col_bus >= 2721673796) && (col_bus <= 4191556339)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (key_bus >= 451764533) && (key_bus <= 1819781080)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (PWDATA >= 2614) && (PWDATA <= 5021)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (iv_bus >= 11108609) && (iv_bus <= 1989450733)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 PCLK ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 PRESETn ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && PCLK ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_bus >= 1402485671) && (iv_bus <= 2641394746) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 2721) && (PWDATA <= 5114) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (chmod_in >= 1) && (chmod_in <= 2)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 ccf_set) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 13) && (PWDATA <= 4257) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 PWRITE ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (mode_in >= 2) && (mode_in <= 3) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 27703555) && (iv_bus <= 2095198713) && (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4002) && (PWDATA <= 7664) && (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (iv_bus >= 27703555) && (iv_bus <= 2095198713) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 2644) && (PWDATA <= 5129) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (key_bus >= 2256351756) && (key_bus <= 4282002686)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (key_bus >= 3207971966) && (key_bus <= 4173777649)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (chmod_in >= 2) && (chmod_in <= 3) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_bus >= 84611850) && (iv_bus <= 2240259083) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 1) && (chmod_in <= 2) && (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2607970358) && (col_bus <= 3984935131) && (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (chmod_in == 3) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (col_bus >= 104299788) && (col_bus <= 2028804081)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 5243) && (PWDATA <= 8070) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (mode_in == 3)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && ccfc ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3843) && (PWDATA <= 5543) && (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 !ccfc) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (key_sel >= 2) && (key_sel <= 3) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (PWDATA >= 2263) && (PWDATA <= 4209)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 68919560) && (col_bus <= 2213324807) && (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 2345) && (PWDATA <= 4043) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (iv_bus >= 1588314557) && (iv_bus <= 2611852855) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) && (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (col_bus >= 1553076153) && (col_bus <= 2628303417) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 13) && (PADDR <= 15) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1588314557) && (iv_bus <= 2611852855) && (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 13) && (PWDATA <= 2483) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (mode_in == 0) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 0) && (PADDR <= 3) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 1) && (iv_sel <= 4) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 PCLK) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538816951) && (iv_bus <= 2751253063) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2750) && (PWDATA <= 5479) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 86) && (PWDATA <= 2111) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (mode_in == 0) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4104) && (PWDATA <= 6132) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 PSEL ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (chmod_in == 0) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5543) && (PWDATA <= 7664) && (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 1541) && (PWDATA <= 3385) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 2106) && (PWDATA <= 3658) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (key_bus >= 2640298042) && (key_bus <= 4282002686)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (key_bus >= 1758860753) && (key_bus <= 2888948312) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (PWDATA >= 2981) && (PWDATA <= 4622)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (chmod_in == 1)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (chmod_in == 2) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (col_bus >= 2318986260) && (col_bus <= 4202155764) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_sel >= 1) && (key_sel <= 2) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5952) && (PWDATA <= 7664) && (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 5790) && (PWDATA <= 7125) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (mode_in == 2) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1679) && (PWDATA <= 3348) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (PWDATA >= 6928) && (PWDATA <= 8188)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (PWDATA >= 137) && (PWDATA <= 2409)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (col_bus >= 1505244083) && (col_bus <= 2608554550) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn && (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 0) && (PADDR <= 6) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 27703555) && (iv_bus <= 1831604698) && (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 ccfc ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (iv_bus >= 27703555) && (iv_bus <= 1831604698) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (mode_in == 3) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) && (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (chmod_in == 2) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_bus >= 23533826) && (iv_bus <= 1548445112)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (chmod_in == 0)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && dma_req ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 read_en ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2442562083) && (col_bus <= 4294698239) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 4378) && (PWDATA <= 7789)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (chmod_in == 3)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (PWDATA >= 137) && (PWDATA <= 2083)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 6600) && (PWDATA <= 8070) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (iv_bus >= 1585393084) && (iv_bus <= 2839081554)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (mode_in == 0)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2741) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_bus >= 1753755601) && (key_bus <= 2729668677) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 301) && (PWDATA <= 1596) && (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1971279850) && (col_bus <= 2705499202) && (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (chmod_in == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4988) && (PWDATA <= 6593) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 4378) && (PWDATA <= 6082) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (mode_in == 2) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2175716867) && (key_bus <= 4294938879) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 3580) && (PWDATA <= 5129) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 3940) && (PWDATA <= 5916) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) && (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 13) && (PWDATA <= 1553) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (mode_in == 2) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 2721) && (PWDATA <= 5114)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 dma_req) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (mode_in == 2)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (PWDATA >= 3793) && (PWDATA <= 5021)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (key_bus >= 1931123174) && (key_bus <= 2471916582)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (PWDATA >= 2614) && (PWDATA <= 3661)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (mode_in == 3) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 1) && (iv_sel <= 2) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4099) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (enable ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (enable) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 2644) && (PWDATA <= 3658) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (mode_in == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_sel == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_bus >= 1348790176) && (iv_bus <= 2429209633)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2424084512) && (key_bus <= 4294938879) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 read_en ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (key_sel == 2) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (PWDATA >= 1593) && (PWDATA <= 2863)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3349) && (PWDATA <= 4985) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 2644) && (PWDATA <= 5129) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6595) && (PWDATA <= 8191) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1905091043) && (key_bus <= 2422709280) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 1239) && (PWDATA <= 2483) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 3940) && (PWDATA <= 5129) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (bus_out_mux >= 180478229) && (bus_out_mux <= 2240259083) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (err_ie) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 13) && (PWDATA <= 1355) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 86) && (PWDATA <= 2387)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (chmod_in == 3)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_sel >= 2) && (iv_sel <= 4) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889524824) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (key_bus >= 1931123174) && (key_bus <= 2288603664)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (key_bus >= 1812659160) && (key_bus <= 2126099453)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (key_bus >= 2458362405) && (key_bus <= 3049741931)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (chmod_in == 0) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 2) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 4) && (PADDR <= 7) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && ccf ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (PWDATA >= 5645) && (PWDATA <= 6376)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (key_sel == 3) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (PWDATA >= 1416) && (PWDATA <= 2409)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (PWDATA >= 137) && (PWDATA <= 1416)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (key_bus >= 2848216147) && (key_bus <= 3207971966)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 13) && (PWDATA <= 466) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 ccf ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 5243) && (PWDATA <= 7789)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 86) && (PWDATA <= 2218)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 2345) && (PWDATA <= 4043)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (PWDATA >= 137) && (PWDATA <= 906)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 13) && (PWDATA <= 2483) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 301) && (PWDATA <= 2562) && (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3921) && (PWDATA <= 5543) && (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (iv_bus >= 1588314557) && (iv_bus <= 2611852855) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) && (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (col_bus >= 1553076153) && (col_bus <= 2628303417) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 0) && (PADDR <= 3) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1588314557) && (iv_bus <= 2611852855) && (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 5790) && (PWDATA <= 6543) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 write_en ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 write_en ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_sel == 8) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_sel == 3) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (key_bus >= 1983531500) && (key_bus <= 2126099453)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 2106) && (PWDATA <= 3658) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5543) && (PWDATA <= 7664) && (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 1541) && (PWDATA <= 3385) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858962397) && (col_bus <= 2441154595) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (chmod_in == 2)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (chmod_in == 1)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (key_bus >= 1758860753) && (key_bus <= 2888948312)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 2721) && (PWDATA <= 4043)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (key_bus >= 2179884035) && (key_bus <= 2264393741) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (key_bus >= 1606039999) && (key_bus <= 1983167980) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (key_bus >= 1983531500) && (key_bus <= 2079292407)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_sel == 2) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 938) && (PWDATA <= 1511) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (chmod_in == 3) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5952) && (PWDATA <= 7664) && (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (mode_in == 3) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) && (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (mode_in == 2) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1831604698) && (iv_bus <= 1970609642) && (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 7489) && (PWDATA <= 8180) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (iv_bus >= 1831604698) && (iv_bus <= 1970609642) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_sel == 2) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (col_bus >= 1505244083) && (col_bus <= 2608554550)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PRDATA >= 1548445112) && (PRDATA <= 2370409498) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_sel == 4) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (key_bus >= 1523600821) && (key_bus <= 1931123174)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (bus_out >= 1548445112) && (bus_out <= 2370409498) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 ccf) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (key_bus >= 2216940040) && (key_bus <= 2471916582)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (key_sel == 1) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2057) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (chmod_in == 2) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) && (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##3 (iv_bus >= 2509147179) && (iv_bus <= 2520720940) ##1 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2095072761) && (iv_bus <= 2234192906) && (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 8008) && (PWDATA <= 8180) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (iv_bus >= 2095072761) && (iv_bus <= 2234192906) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel == 2) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4301) && (PWDATA <= 6297) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6605) && (PWDATA <= 8191) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PRDATA >= 2075452407) && (PRDATA <= 2370409498) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (key_bus >= 2126099453) && (key_bus <= 2288603664)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (iv_bus >= 2469150246) && (iv_bus <= 2628267577)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (bus_out >= 2075452407) && (bus_out <= 2370409498) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 dma_req ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 4) && (PADDR <= 9) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && dma_req ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 read_en ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##3 (key_bus >= 2216940040) && (key_bus <= 2288603664)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 ccf ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (key_en == 4) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_bus >= 1753755601) && (key_bus <= 2729668677) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2094) && (PWDATA <= 3731) && (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 301) && (PWDATA <= 1596) && (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (chmod_in == 1) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel == 4) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 4378) && (PWDATA <= 6082)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 6600) && (PWDATA <= 7789)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 2) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 3580) && (PWDATA <= 5129) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 3940) && (PWDATA <= 5916) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 4) && (PADDR <= 8) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1421781929) && (iv_bus <= 2156020225) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 13) && (PWDATA <= 1553) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_en == 2) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 2489) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_en == 8) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2810) && (PWDATA <= 5553) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2156369409) && (iv_bus <= 2875013718) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (mode_in == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (enable ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (enable) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 2644) && (PWDATA <= 3658) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3322) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2141711359) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879991895) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 86) && (PWDATA <= 1204)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (PWDATA >= 1511) && (PWDATA <= 2387)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 13) && (PWDATA <= 1355) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 1239) && (PWDATA <= 2483) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 11) && (PADDR <= 13) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 3940) && (PWDATA <= 5129) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (err_ie) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 6733) && (PWDATA <= 7489) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3323) && (PWDATA <= 4956) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4959) && (PWDATA <= 6576) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4863) && (PWDATA <= 6506) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && ccf ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 8) && (PADDR <= 10) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 4) && (PADDR <= 7) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3237) && (PWDATA <= 4790) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858112989) && (col_bus <= 2441910819) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858592221) && (col_bus <= 2441154595) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3356) && (PWDATA <= 4995) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR == 15) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PADDR >= 9) && (PADDR <= 11) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 ccf ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 13) && (PWDATA <= 466) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_bus >= 1915191268) && (iv_bus <= 2160111617)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 dma_req) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel >= 4) && (iv_sel <= 8) ##1 (data_type == 2) ##2 1) |-> (iv_sel >= 0) && (iv_sel <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_sel == 3) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 write_en ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 5790) && (PWDATA <= 6543) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892060129) && (iv_bus <= 2407091230) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 1) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1905091043) && (key_bus <= 2423495200) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (key_bus >= 2179884035) && (key_bus <= 2264393741)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 (iv_bus >= 1612208576) && (iv_bus <= 1826408921)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 7489) && (PWDATA <= 8180) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel >= 4) && (iv_sel <= 8) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (key_sel == 2) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 4) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1894790625) && (iv_bus <= 1970609642) && (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (PWDATA >= 8008) && (PWDATA <= 8180) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (iv_bus >= 1894790625) && (iv_bus <= 1970609642) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel == 2) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) && (iv_bus >= 2095072761) && (iv_bus <= 2234192906) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 2095072761) && (iv_bus <= 2234192906) && (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 9) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel == 8) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##2 ccf) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 9) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel == 4) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_sel == 1) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en >= 2) && (iv_en <= 4) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((iv_en == 2) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 1) ##1 (iv_en == 2) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 8) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (key_en == 1) ##2 1) |-> (iv_en == 0));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 1) && (mode <= 2) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##2 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (key_en == 1) ##2 1) |-> (iv_en >= 0) && (iv_en <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##2 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 8) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) ##2 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 8) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##2 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) ##2 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4959) && (PWDATA <= 6577) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4951) && (PWDATA <= 6569) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1218)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4997) && (PWDATA <= 6600) ##2 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2556232240) && (key_bus <= 4294938879) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2426057249) && (key_bus <= 4294938879) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4997) && (PWDATA <= 6600) ##2 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##2 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160187393) && (key_bus <= 4294938879) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2160286721) && (key_bus <= 4294938879) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!read_en ##2 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 330399527) && (col_bus <= 4294698239) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##2 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 3) && (PADDR <= 7) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 383854381) && (col_bus <= 4294698239) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1677) && (PWDATA <= 3327) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (errc ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2834453073) && (key_bus <= 4294938879) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 1) ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2856348756) && (key_bus <= 3961103064) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557304761) && (key_bus <= 2765941321) ##2 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2062989301) && (key_bus <= 4113401578) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2969797730) && (key_bus <= 4130537196) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3343) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 3) && (PADDR <= 9) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2969797730) && (key_bus <= 4130537196) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2856348756) && (key_bus <= 3961103064) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2834453073) && (key_bus <= 4294938879) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4997) && (PWDATA <= 6600) ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 2) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2834453073) && (key_bus <= 4130537196) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2946159711) && (key_bus <= 4294938879) ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858592221) ##2 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 2) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3986049755) ##2 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4959) && (PWDATA <= 6571) ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2834453073) && (key_bus <= 4130537196) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4097) && (PWDATA <= 8191) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1543189943) && (col_bus <= 2757658696) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (enable ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1779) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6428) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5478) && (PWDATA <= 8191) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##2 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1442157483) && (key_bus <= 2170136578) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2566432305) && (key_bus <= 4294938879) ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3972702425) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 3920197331) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 3917627603) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5468) && (PWDATA <= 8191) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 3917627603) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1677) && (PWDATA <= 3327) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3343) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##2 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1543189943) && (col_bus <= 2757658696) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 3920197331) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3972702425) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2577330739) && (key_bus <= 4294938879) ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (enable ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (enable) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (enable) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (enable ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (enable) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (enable) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (enable ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (enable ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (enable ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (enable ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (enable ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (enable) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (enable) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (enable) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##1 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (errc ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (chmod_in == 2) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (next_state == 0)) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1817532888) && (key_bus <= 2937833566) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !ccfc) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1770128851) && (key_bus <= 2353620504) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (key_sel == 2) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && (iv_sel == 0) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 PENABLE) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1903545826) && (key_bus <= 2422709280) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (chmod_in == 1)) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 4209920) && (col_bus <= 1844011995) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !dma_in_en) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 2) ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 disable_core) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2537297454) && (key_bus <= 4294938879) ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (PADDR == 13)) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (mode == 0)) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 188308758) && (iv_bus <= 4293288191) ##1 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !PSEL) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && PWRITE ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##2 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (data_type == 0)) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) && PSEL ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4101) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 6102) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2563817009) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3917852371) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (chmod == 0)) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2349867032) && (key_bus <= 4294938879) ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 2) ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1905091043) && (key_bus <= 2422709280) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !ccf_ie) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !cnt_en) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 188308758) && (iv_bus <= 4293288191) ##1 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2545288751) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 3917627603) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 107803404) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 (mode_in == 3)) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##2 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !errc) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !enable) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 !dma_out_en) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1779)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3181824) && (key_bus <= 2166579202) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3181824) && (key_bus <= 2156189185) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1890731489) && (iv_bus <= 2409081375) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1137382791) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1859892701) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !read_en) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1710879179) && (key_bus <= 2420313632) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (iv_sel == 1)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2159681025) && (key_bus <= 4294938879) ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 3905171153) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2153251840) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (data_type == 0)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (chmod == 0)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1741833167) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2755) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 1) && (PADDR <= 3) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (mode == 0)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (mode_in == 1)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !ccf_set) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2096627193) && (key_bus <= 2687457344) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858592221) && (col_bus <= 2441154595) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 1) && (PADDR <= 3) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (data_type == 0)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1986058732) && (iv_bus <= 2308610067) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_en >= 0) && (key_en <= 1) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1862260701) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (PADDR == 11)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (iv_sel == 0) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4997) && (PWDATA <= 6601) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !PSEL) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 385972014) && (key_bus <= 2342410263) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2737) ##1 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (chmod_in == 1) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !ccf_set) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (iv_sel == 0) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##1 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3064734317) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##2 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (mode_in == 2) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2156654081) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1137382791) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !ccf) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1860569053) && (col_bus <= 2446996003) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !PSEL) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4952) && (PWDATA <= 6591) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (chmod_in == 2)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1422757801) && (iv_bus <= 2158557697) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 909781868) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (key_sel == 0)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1859892701) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (mode == 0)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1741833167) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (key_sel == 0)) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (mode_in == 2) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1953627624) && (iv_bus <= 2158557697) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !ccf) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && errc ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 3917627603) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (bus_out_mux == 0) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (iv_sel == 1)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1993532397) && (key_bus <= 2321912852) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1409508264) && (col_bus <= 2138536446) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (bus_out == 0) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3064734317) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 909781868) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (chmod_in == 2)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1860569053) && (col_bus <= 2446996003) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2155455488) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411300776) && (col_bus <= 2141147647) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858592221) && (col_bus <= 2441154595) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1862260701) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5478) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (bus_out == 0) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (chmod_in == 1) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 381391149) && (col_bus <= 4294698239) ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (mode_in == 1)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (bus_out_mux == 0) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1442157483) && (key_bus <= 2170136578) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && errc ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1892624865) && (iv_bus <= 2406947358) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (PADDR == 11)) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1679) ##2 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !read_en) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4096) && (PWDATA <= 8191) ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##2 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (enable ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (enable ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (err_ie) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (err_ie) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (err_ie) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (err_ie) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (err_ie) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (err_ie) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (err_ie) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##1 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 1005) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 2130586109) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 2145987583) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 PCLK) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2969797730) && (key_bus <= 4130537196) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4101) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1770128851) && (key_bus <= 2353620504) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2060) && (PWDATA <= 4102) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##2 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##2 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !cnt_en) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6134) && (PWDATA <= 8191) ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 385972014) && (key_bus <= 2342410263) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !int_ccf) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (PENABLE ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1817532888) && (key_bus <= 2937833566) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2153251840) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !dma_in_en) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1740977103) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2834453073) && (key_bus <= 4294938879) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2144166399) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 212189977) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2154621440) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (bus_out_mux == 0)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1412419496) && (col_bus <= 2141711359) ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 0) && (key_sel <= 1) ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (bus_out_mux == 1) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PSEL) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##2 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (chmod_in == 0)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3352) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (mode_in == 3)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4104) && (PWDATA <= 6128) ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (PADDR == 2)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && ccf_set ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PWRITE) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (data_type == 0)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2002864622) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2034) && (PWDATA <= 4068) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) && (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !ccf_ie) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && ccfc ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2737) ##1 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 disable_core) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1903545826) && (key_bus <= 2422709280) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2856348756) && (key_bus <= 3961103064) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1409508264) && (col_bus <= 2138536446) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (next_state == 0)) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (chmod_in == 1) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1879677920) && (key_bus <= 2247899147) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && int_ccf ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && errc ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2834453073) && (key_bus <= 4130537196) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 3905171153) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411300776) && (col_bus <= 2141147647) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2155455488) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (mode_in == 2) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !enable) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5478) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1663) && (PWDATA <= 3316) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858592221) ##2 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !err_ie) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !dma_out_en) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3181824) && (key_bus <= 1919099876) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6154) && (PWDATA <= 8191) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6154) && (PWDATA <= 8190) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7894) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 1776361427) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1902069730) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1863948766) && (col_bus <= 2443080227) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 3181824) && (key_bus <= 1889675233) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 1820) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 346936105) && (key_bus <= 1509617587) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2144166399) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (data_type == 0)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2613597751) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PWRITE) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (PRDATA == 0)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4997) && (PWDATA <= 6600) ##2 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (iv_sel == 0)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2143363583) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##2 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 399188783) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !int_ccf) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1409162663) && (col_bus <= 2138536446) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3322) && (PWDATA <= 4956) ##2 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccf_set) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccf_ie) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (key_sel == 2)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2144166399) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4090) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6130) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 399188783) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod_in == 3)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 PENABLE) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (mode == 0)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1860958685) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE && (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !PCLK) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4728) && (PWDATA <= 6462) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4095) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !dma_out_en) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (PADDR == 5)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2323097620) && (key_bus <= 2553606192) ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6601) && (PWDATA <= 8191) ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1857862621) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (chmod_in == 0) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !ccf) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1753755601) ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && read_en ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2154365952) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1764717010) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (chmod == 0)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2143363583) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && errc ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 ccfc) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1993532397) && (key_bus <= 2321912852) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 399188783) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 (bus_out == 0)) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && PSEL ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !key_deriv) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 399188783) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !dma_in_en) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 !read_en) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) && (mode_in == 3) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1279) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (next_state == 0)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) && (key_sel >= 0) && (key_sel <= 2) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 !enable) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 !int_ccf ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 disable_core) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (key_bus >= 2232805386) && (key_bus <= 2717769283) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (PWRITE ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (PWDATA >= 2774) && (PWDATA <= 6661)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) && (chmod_in >= 0) && (chmod_in <= 2) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (PADDR >= 10) && (PADDR <= 12)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (chmod_in == 2) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (col_bus >= 301904163) && (col_bus <= 1647090628)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 !PSEL) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (PADDR >= 9) && (PADDR <= 12) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (iv_sel >= 0) && (iv_sel <= 2)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 !dma_out_en) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 PENABLE) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) && (col_bus >= 1496925618) && (col_bus <= 1854232541) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (mode == 0)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 PWRITE ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (chmod == 0)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 !errc ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 !dma_in_en) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1496925618) && (col_bus <= 1854232541) && (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 !ccf_ie) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 !ccf) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (mode_in == 2) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 !cnt_en) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 ccfc ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PWRITE) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2154621440) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##1 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 disable_core) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 1) && (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (chmod_in == 1) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PSEL) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##2 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 1902069730) ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (mode_in == 2) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##1 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6130) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##2 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 8) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !dma_out_en) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !enable) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !int_ccf) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889164376) ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 0) ##2 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (mode == 0)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && int_ccf ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2002864622) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (PADDR == 2)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !err_ie) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##2 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && ccfc ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1740977103) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && ccf_set ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1543189943) && (col_bus <= 2757658696) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !cnt_en) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 212189977) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !ccf_ie) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (data_type == 0)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (next_state == 0)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 PCLK) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && errc ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !dma_in_en) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (bus_out_mux == 1) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (mode_in == 3)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (chmod_in == 0)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1890731489) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892271073) ##3 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (bus_out_mux == 0)) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 3960412376) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2856348756) && (key_bus <= 3961103064) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2834453073) && (key_bus <= 4294938879) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (errc ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 3963756248) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4997) && (PWDATA <= 6600) ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 3893557456) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 !PRESETn ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (next_state == 0) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2323097620) && (key_bus <= 2553606192) ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 !dma_out_en ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!int_ccf && (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (data_type == 0) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (PADDR == 12) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) && PENABLE ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1409162663) && (col_bus <= 2138536446) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 2) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##2 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1496925618) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##2 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 495164731) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 258224926) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 !dma_in_en ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (mode == 0) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879755351) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (chmod == 0) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR == 13) && (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) && (chmod_in == 0) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) && ccfc ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) && (key_sel == 2) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 !dma_req ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 2130878462) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 901376) && (key_bus <= 2157489153) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 disable_core ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 2137311230) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) && (key_sel == 0) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1890181089) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) && (chmod_in == 2) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (key_sel == 3) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!errc && (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) && (mode_in == 3) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (aes_cr == 0) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1854232541) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1890181089) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1665648582) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 2232805386) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 !ccf_ie ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 !enable ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 !cnt_en ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 !ccf ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type >= 2) && (data_type <= 3) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (key_en == 1) ##2 1) |-> (key_en >= 0) && (key_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3972702425) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1543189943) && (col_bus <= 2757658696) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 3917627603) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 !PWRITE) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3972702425) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 7) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##2 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (iv_sel == 2)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 1) ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 PCLK) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (key_sel == 0) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (iv_sel == 4) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (PADDR == 10)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 !ccf_set ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4995) && (PWDATA <= 6600) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (key_deriv ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 (PADDR == 9) ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3343) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1892060129) ##2 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889164376) ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 3920197331) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1677) && (PWDATA <= 3327) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1759226321) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4963) && (PWDATA <= 6576) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3322) && (PWDATA <= 4956) ##2 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 ccf_set) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (key_sel == 3)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 !PCLK ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 !ccfc) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##3 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 3917627603) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 !PENABLE ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 PSEL ##1 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (PADDR == 12)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##2 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (iv_sel == 0)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1759226321) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (chmod_in == 0)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 (mode_in == 0)) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PRESETn ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1005) && (aes_cr <= 1218)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4077) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 188308758) && (iv_bus <= 4293288191) ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 386351918) && (iv_bus <= 4293288191) ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1847) ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 2) && (PADDR <= 5) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 1) ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##2 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 1775073235) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 5) && (PADDR <= 9) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2142401023) && (col_bus <= 2879892567) ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 4) && (PADDR <= 9) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 10) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 1) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 1005)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (chmod_in >= 2) && (chmod_in <= 3)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1546835896) && (col_bus <= 2760972361) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 !read_en) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (PADDR >= 11) && (PADDR <= 13)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (PWDATA >= 334) && (PWDATA <= 6399)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && (mode_in >= 1) && (mode_in <= 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (key_bus >= 1490567089) && (key_bus <= 3061833836)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4077) && (PWDATA <= 7987) && (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 !ccf_set) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 !ccf) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && errc ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 7987) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((bus_out == 0) && (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 0) && (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (bus_out_mux == 0) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 909781868) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (int_ccf ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PRDATA == 0) && (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (err_ie ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##2 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1409508264) && (col_bus <= 2138536446) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (iv_sel == 0) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 188308758) && (iv_bus <= 4293288191) ##1 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (key_sel == 0)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (chmod_in == 2)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1411300776) && (col_bus <= 2141147647) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 3905171153) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !read_en) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2737) ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !PSEL) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3064734317) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (mode == 0)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (data_type == 0)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1137382791) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 (mode_in == 1)) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (mode_in == 2) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !ccf) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (chmod_in == 1) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1557580729) && (key_bus <= 2765941321) ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 !ccf_set) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && (bus_out == 0) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (aes_cr_wr_en ##2 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) && errc ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1409508264) && (col_bus <= 2138536446) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1435080107) && (iv_bus <= 2173674499) ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1962116585) && (key_bus <= 2627878457) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5498) && (PWDATA <= 6038) ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set && (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2153251840) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core && (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2737) ##1 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2144166399) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 11) && (PADDR <= 15) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1862260701) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && enable ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2143363583) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1741833167) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 3) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 305695524) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 0) ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2155455488) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_en && (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3503193761) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 0) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && err_ie ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && dma_in_en ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858592221) && (col_bus <= 2441154595) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && ccf_ie ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 3807947973) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 3917627603) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441910819) && (col_bus <= 4294698239) ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && PWRITE ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 1663) ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 385972014) && (key_bus <= 2342410263) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 901376) && (key_bus <= 1898737634) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##2 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1859892701) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1860569053) && (col_bus <= 2446996003) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 1) && (PADDR <= 3) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccf && (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 5) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && (mode_in == 1) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 3) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 646) && (aes_cr <= 872) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1858592221) && (col_bus <= 2441154595) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 3905171153) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2143363583) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1866964958) && (col_bus <= 2443408931) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2144166399) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1365840290) && (key_bus <= 2571627058) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2153251840) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1962116585) && (key_bus <= 2944754783) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 3978033882) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3699528889) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 1859892701) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 3721550523) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1964888554) && (key_bus <= 2532126765) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && (iv_sel == 0) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 0) && (key_bus <= 2158954497) ##2 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && (chmod_in == 1) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 !PSEL) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && ccf_set ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5486) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 ccfc) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4101) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && errc ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 first_block) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PCLK ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 PWRITE) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (iv_sel == 1)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (key_sel == 0)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 1137382791) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !PWRITE) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (key_sel == 2)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 access_permission) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 0) && (PADDR <= 4) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !ccf) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (cnt == 3)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (col_addr == 3)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 first_block_set) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PWRITE ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##1 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) && (mode_in == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 (mode_in == 3)) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (chmod_in == 3)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 909781868) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PSEL ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (PADDR == 13)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (mode_in == 3)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 PENABLE) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (PADDR == 11)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5036) && (PWDATA <= 6620) ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5471) && (PWDATA <= 8191) ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 901376) && (key_bus <= 1888658913) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 10) ##1 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) && (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !PSEL) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && PRESETn ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4997) && (PWDATA <= 6602) ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission && ccf ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 (chmod_in == 2)) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_en == 0) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##3 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 !PCLK) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 3064734317) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 !errc) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!DEFAULT_RESET && !access_permission ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!ccfc && (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 read_completed) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 PENABLE) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1890181089) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1442157483) && (key_bus <= 2170136578) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 write_completed) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> disable_core);
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 8) ##1 (key_en == 1) ##3 1) |-> (iv_en >= 0) && (iv_en <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 15) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4930) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1758068689) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!errc ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1889170913) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 2144166399) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4110) && (PWDATA <= 8191) ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1891124705) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 1890181089) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 15) ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1759226321) ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4095) && (PWDATA <= 8191) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 0) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1903545826) && (key_bus <= 2422709280) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 2) && (key_sel <= 3) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!ccfc ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 2) ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1903545826) && (key_bus <= 2422709280) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 124) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2190074373) && (key_bus <= 2831768657) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 0) ##2 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 1) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2345093655) && (key_bus <= 2744604231) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 3) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##3 (aes_cr == 124) ##1 1) |-> (chmod == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1770128851) && (key_bus <= 2353620504) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 2) && (chmod_in <= 3) ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1741833167) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (write_en ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6130) && (PWDATA <= 8191) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5478) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 1715) ##1 1) |-> (aes_cr == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 872) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1779) && (aes_cr <= 1847) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 disable_core) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (iv_bus >= 1582130108) && (iv_bus <= 4110532842)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4090) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4096) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 !enable) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 !ccf_ie) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (mode == 0)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 !PSEL) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && errc ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 4094) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel >= 1) && (key_sel <= 3) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && (key_bus >= 1393149350) && (key_bus <= 1740977103) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 !cnt_en) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1759226321) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (next_state == 0)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 !err_ie) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 !dma_in_en) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 !dma_out_en) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (PADDR == 2)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && (mode_in >= 0) && (mode_in <= 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 3886272719) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && (PADDR >= 1) && (PADDR <= 7) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 1) && (PADDR <= 7) && (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 !int_ccf) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && ccf_set ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (chmod == 0)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (bus_out_mux == 0)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 3905253585) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && (iv_bus >= 212189977) && (iv_bus <= 1214134672) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 387328) && (iv_bus <= 3906280657) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 !PWRITE) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2062) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3318) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in >= 0) && (chmod_in <= 1) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (PADDR == 2)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2748) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1766513618) && (key_bus <= 2024112625) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && errc ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !int_ccf) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1667) && (PWDATA <= 3320) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858592221) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1682) && (PWDATA <= 3355) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889164376) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 1409162663) && (col_bus <= 2138536446) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1442157483) && (key_bus <= 2170136578) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2004) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2743) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (chmod_in == 0)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1669) && (PWDATA <= 3324) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 610048) && (iv_bus <= 3958845143) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 1669) && (PWDATA <= 3318) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 3) ##2 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2063) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##2 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (mode_in == 3)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2152199680) && (col_bus <= 4294698239) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PSEL) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 (aes_cr == 2007) ##1 1) |-> (mode == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1740977103) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 1) ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !PWRITE) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 PCLK) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5474) && (PWDATA <= 8191) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && ccfc ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !ccf_ie) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && ccf_set ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2002864622) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4136) && (PWDATA <= 6174) ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && int_ccf ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_sel == 3) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 1858592221) ##2 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2151653888) && (col_bus <= 4294698239) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 0) && (PWDATA <= 2741) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2154365952) && (col_bus <= 4294698239) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4094) && (PWDATA <= 8191) ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 494336) && (col_bus <= 2154621440) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !cnt_en) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (mode_in == 2) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3962134744) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !dma_in_en) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 (bus_out_mux == 0)) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 1) ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccfc ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1993532397) && (key_bus <= 2321912852) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod_in == 3) ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !dma_out_en) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 212189977) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) && (chmod_in == 1) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 !err_ie) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1817532888) && (key_bus <= 2937833566) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 1706) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 124));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PSEL ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 1214134672) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2323097620) && (key_bus <= 2553606192) ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1393149350) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && (mode_in == 0) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2463161893) && (key_bus <= 2956322912) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!dma_in_en && (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 118063374) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE && (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((bus_out_mux == 1393149350) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && (mode == 0) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 1993532397) && (key_bus <= 2321912852) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1530071478) && (iv_bus <= 2754153544) ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PWRITE ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PSEL && (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && (next_state == 0) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!enable && (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && disable_core ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 1538816951) && (iv_bus <= 2751253063) ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!err_ie && (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!cnt_en && (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 3) ##1 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 3907379409) ##2 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 (aes_cr == 2007) ##1 1) |-> (aes_cr >= 0) && (aes_cr <= 646));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 4035) && (PWDATA <= 6090) ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 5478) && (PWDATA <= 8191) ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 1) && (mode_in <= 2) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && ccf ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((mode == 3) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 1715) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf_set ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1740977103) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 PENABLE) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 4023) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889164376) ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3322) && (PWDATA <= 4956) ##2 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 6) && (PADDR <= 15) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2418156576) && (key_bus <= 2895287897) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2005) && (PWDATA <= 4033) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 2002864622) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2065) && (PWDATA <= 4121) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && (chmod_in == 1) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 0) && (col_bus <= 2151653888) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 PCLK) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (chmod_in == 0)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 212189977) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##3 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6094) && (PWDATA <= 8191) ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 0) && (mode_in <= 2) ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus >= 2441154595) && (col_bus <= 4294698239) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2036) && (PWDATA <= 4070) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2170467330) && (key_bus <= 2889164376) ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PCLK && (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!ccf_set ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_sel == 1) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 !errc) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 2145630207) ##2 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (mode_in == 3)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 7) && (PADDR <= 15) ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (mode_in == 0)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && (mode_in == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) && ccfc ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 (chmod_in == 3)) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in >= 2) && (mode_in <= 3) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 (aes_cr == 124) ##1 1) |-> (chmod >= 0) && (chmod <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 6603) && (PWDATA <= 8191) ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((key_bus >= 2423372320) && (key_bus <= 4294938879) ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 2745) && (PWDATA <= 5473) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (ccf ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus >= 0) && (iv_bus <= 1891124705) ##2 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((chmod == 2) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((data_type == 2) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1779)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##3 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode == 2) ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA >= 3322) && (PWDATA <= 4956) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15) ##2 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1706) && (aes_cr <= 2007) ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 11) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode_in == 2) ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 12) && (PADDR <= 15) ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((chmod >= 2) && (chmod <= 3) ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (read_en ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) (PRESETn ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 9) && (PADDR <= 15) ##2 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_in_en ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (data_type == 2) ##1 1) |-> (mode >= 0) && (mode <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 10) && (PADDR <= 15) ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((mode >= 2) && (mode <= 3) ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (cnt_en ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((PADDR >= 8) && (PADDR <= 15) ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 1) ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (PCLK ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_out_en ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (ccf_ie ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 2007) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 1218) && (aes_cr <= 1279) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1706) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1847) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1715) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 124) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!PENABLE ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!disable_core ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr >= 872) && (aes_cr <= 2007) ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (enable ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##2 (aes_cr == 1779) ##2 1) |-> (data_type == 0));
assert property(@(posedge DEFAULT_CLOCK) ((next_state >= 1) && (next_state <= 2) ##1 (aes_cr == 2007) ##1 1) |-> (next_state == 0));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##3 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!aes_cr_wr_en ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (dma_req ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!write_en ##1 (chmod == 2) ##1 1) |-> (data_type >= 0) && (data_type <= 1));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!first_block ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (!first_block_set ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_addr == 0) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((cnt == 0) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!write_completed ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (!read_completed ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (!access_permission ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218)) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279)) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005)) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1005) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((next_state == 2) ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1218) ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 1279) ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 58)) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((aes_cr == 646) ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097) ##1 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318) ##1 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412) ##1 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((iv_bus == 992211318) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> first_block);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412) ##1 1) |-> read_completed);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((key_bus == 1189058957) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (col_addr == 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (cnt == 3));
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412) ##1 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) ((PWDATA == 5412) ##1 1) |-> first_block_set);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) ((col_bus == 3230228097) ##1 1) |-> write_completed);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> access_permission);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> first_block_set);
endmodule
