// Seed: 1044998024
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1'b0 & id_3;
  assign id_1 = id_3;
  wire id_4, id_5;
  assign id_1 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    output wand id_2,
    output wand id_3,
    output tri0 id_4,
    input wire id_5,
    output supply0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    output tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    input uwire id_12,
    input tri1 id_13,
    output wire id_14,
    input tri id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17
  );
  wire id_18;
  wire id_19;
  id_20(
      .id_0(-1)
  );
endmodule
