
FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002604  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080027b4  080027b4  000037b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080027f4  080027f4  00004010  2**0
                  CONTENTS
  4 .ARM          00000008  080027f4  080027f4  000037f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080027fc  080027fc  00004010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080027fc  080027fc  000037fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002800  08002800  00003800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08002804  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00004010  2**0
                  CONTENTS
 10 .bss          00003fcc  20000010  20000010  00004010  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20003fdc  20003fdc  00004010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00004010  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007b05  00000000  00000000  00004040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a68  00000000  00000000  0000bb45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000878  00000000  00000000  0000d5b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000064a  00000000  00000000  0000de28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022e8e  00000000  00000000  0000e472  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000928a  00000000  00000000  00031300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6ece  00000000  00000000  0003a58a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00111458  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000020a8  00000000  00000000  0011149c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  00113544  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000010 	.word	0x20000010
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800279c 	.word	0x0800279c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000014 	.word	0x20000014
 80001ec:	0800279c 	.word	0x0800279c

080001f0 <__aeabi_uldivmod>:
 80001f0:	b953      	cbnz	r3, 8000208 <__aeabi_uldivmod+0x18>
 80001f2:	b94a      	cbnz	r2, 8000208 <__aeabi_uldivmod+0x18>
 80001f4:	2900      	cmp	r1, #0
 80001f6:	bf08      	it	eq
 80001f8:	2800      	cmpeq	r0, #0
 80001fa:	bf1c      	itt	ne
 80001fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000200:	f04f 30ff 	movne.w	r0, #4294967295
 8000204:	f000 b96a 	b.w	80004dc <__aeabi_idiv0>
 8000208:	f1ad 0c08 	sub.w	ip, sp, #8
 800020c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000210:	f000 f806 	bl	8000220 <__udivmoddi4>
 8000214:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021c:	b004      	add	sp, #16
 800021e:	4770      	bx	lr

08000220 <__udivmoddi4>:
 8000220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000224:	9d08      	ldr	r5, [sp, #32]
 8000226:	460c      	mov	r4, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14e      	bne.n	80002ca <__udivmoddi4+0xaa>
 800022c:	4694      	mov	ip, r2
 800022e:	458c      	cmp	ip, r1
 8000230:	4686      	mov	lr, r0
 8000232:	fab2 f282 	clz	r2, r2
 8000236:	d962      	bls.n	80002fe <__udivmoddi4+0xde>
 8000238:	b14a      	cbz	r2, 800024e <__udivmoddi4+0x2e>
 800023a:	f1c2 0320 	rsb	r3, r2, #32
 800023e:	4091      	lsls	r1, r2
 8000240:	fa20 f303 	lsr.w	r3, r0, r3
 8000244:	fa0c fc02 	lsl.w	ip, ip, r2
 8000248:	4319      	orrs	r1, r3
 800024a:	fa00 fe02 	lsl.w	lr, r0, r2
 800024e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000252:	fa1f f68c 	uxth.w	r6, ip
 8000256:	fbb1 f4f7 	udiv	r4, r1, r7
 800025a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800025e:	fb07 1114 	mls	r1, r7, r4, r1
 8000262:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000266:	fb04 f106 	mul.w	r1, r4, r6
 800026a:	4299      	cmp	r1, r3
 800026c:	d90a      	bls.n	8000284 <__udivmoddi4+0x64>
 800026e:	eb1c 0303 	adds.w	r3, ip, r3
 8000272:	f104 30ff 	add.w	r0, r4, #4294967295
 8000276:	f080 8112 	bcs.w	800049e <__udivmoddi4+0x27e>
 800027a:	4299      	cmp	r1, r3
 800027c:	f240 810f 	bls.w	800049e <__udivmoddi4+0x27e>
 8000280:	3c02      	subs	r4, #2
 8000282:	4463      	add	r3, ip
 8000284:	1a59      	subs	r1, r3, r1
 8000286:	fa1f f38e 	uxth.w	r3, lr
 800028a:	fbb1 f0f7 	udiv	r0, r1, r7
 800028e:	fb07 1110 	mls	r1, r7, r0, r1
 8000292:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000296:	fb00 f606 	mul.w	r6, r0, r6
 800029a:	429e      	cmp	r6, r3
 800029c:	d90a      	bls.n	80002b4 <__udivmoddi4+0x94>
 800029e:	eb1c 0303 	adds.w	r3, ip, r3
 80002a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80002a6:	f080 80fc 	bcs.w	80004a2 <__udivmoddi4+0x282>
 80002aa:	429e      	cmp	r6, r3
 80002ac:	f240 80f9 	bls.w	80004a2 <__udivmoddi4+0x282>
 80002b0:	4463      	add	r3, ip
 80002b2:	3802      	subs	r0, #2
 80002b4:	1b9b      	subs	r3, r3, r6
 80002b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002ba:	2100      	movs	r1, #0
 80002bc:	b11d      	cbz	r5, 80002c6 <__udivmoddi4+0xa6>
 80002be:	40d3      	lsrs	r3, r2
 80002c0:	2200      	movs	r2, #0
 80002c2:	e9c5 3200 	strd	r3, r2, [r5]
 80002c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d905      	bls.n	80002da <__udivmoddi4+0xba>
 80002ce:	b10d      	cbz	r5, 80002d4 <__udivmoddi4+0xb4>
 80002d0:	e9c5 0100 	strd	r0, r1, [r5]
 80002d4:	2100      	movs	r1, #0
 80002d6:	4608      	mov	r0, r1
 80002d8:	e7f5      	b.n	80002c6 <__udivmoddi4+0xa6>
 80002da:	fab3 f183 	clz	r1, r3
 80002de:	2900      	cmp	r1, #0
 80002e0:	d146      	bne.n	8000370 <__udivmoddi4+0x150>
 80002e2:	42a3      	cmp	r3, r4
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0xcc>
 80002e6:	4290      	cmp	r0, r2
 80002e8:	f0c0 80f0 	bcc.w	80004cc <__udivmoddi4+0x2ac>
 80002ec:	1a86      	subs	r6, r0, r2
 80002ee:	eb64 0303 	sbc.w	r3, r4, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	2d00      	cmp	r5, #0
 80002f6:	d0e6      	beq.n	80002c6 <__udivmoddi4+0xa6>
 80002f8:	e9c5 6300 	strd	r6, r3, [r5]
 80002fc:	e7e3      	b.n	80002c6 <__udivmoddi4+0xa6>
 80002fe:	2a00      	cmp	r2, #0
 8000300:	f040 8090 	bne.w	8000424 <__udivmoddi4+0x204>
 8000304:	eba1 040c 	sub.w	r4, r1, ip
 8000308:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800030c:	fa1f f78c 	uxth.w	r7, ip
 8000310:	2101      	movs	r1, #1
 8000312:	fbb4 f6f8 	udiv	r6, r4, r8
 8000316:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031a:	fb08 4416 	mls	r4, r8, r6, r4
 800031e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000322:	fb07 f006 	mul.w	r0, r7, r6
 8000326:	4298      	cmp	r0, r3
 8000328:	d908      	bls.n	800033c <__udivmoddi4+0x11c>
 800032a:	eb1c 0303 	adds.w	r3, ip, r3
 800032e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x11a>
 8000334:	4298      	cmp	r0, r3
 8000336:	f200 80cd 	bhi.w	80004d4 <__udivmoddi4+0x2b4>
 800033a:	4626      	mov	r6, r4
 800033c:	1a1c      	subs	r4, r3, r0
 800033e:	fa1f f38e 	uxth.w	r3, lr
 8000342:	fbb4 f0f8 	udiv	r0, r4, r8
 8000346:	fb08 4410 	mls	r4, r8, r0, r4
 800034a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034e:	fb00 f707 	mul.w	r7, r0, r7
 8000352:	429f      	cmp	r7, r3
 8000354:	d908      	bls.n	8000368 <__udivmoddi4+0x148>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f100 34ff 	add.w	r4, r0, #4294967295
 800035e:	d202      	bcs.n	8000366 <__udivmoddi4+0x146>
 8000360:	429f      	cmp	r7, r3
 8000362:	f200 80b0 	bhi.w	80004c6 <__udivmoddi4+0x2a6>
 8000366:	4620      	mov	r0, r4
 8000368:	1bdb      	subs	r3, r3, r7
 800036a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800036e:	e7a5      	b.n	80002bc <__udivmoddi4+0x9c>
 8000370:	f1c1 0620 	rsb	r6, r1, #32
 8000374:	408b      	lsls	r3, r1
 8000376:	fa22 f706 	lsr.w	r7, r2, r6
 800037a:	431f      	orrs	r7, r3
 800037c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000380:	fa04 f301 	lsl.w	r3, r4, r1
 8000384:	ea43 030c 	orr.w	r3, r3, ip
 8000388:	40f4      	lsrs	r4, r6
 800038a:	fa00 f801 	lsl.w	r8, r0, r1
 800038e:	0c38      	lsrs	r0, r7, #16
 8000390:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000394:	fbb4 fef0 	udiv	lr, r4, r0
 8000398:	fa1f fc87 	uxth.w	ip, r7
 800039c:	fb00 441e 	mls	r4, r0, lr, r4
 80003a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003a4:	fb0e f90c 	mul.w	r9, lr, ip
 80003a8:	45a1      	cmp	r9, r4
 80003aa:	fa02 f201 	lsl.w	r2, r2, r1
 80003ae:	d90a      	bls.n	80003c6 <__udivmoddi4+0x1a6>
 80003b0:	193c      	adds	r4, r7, r4
 80003b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003b6:	f080 8084 	bcs.w	80004c2 <__udivmoddi4+0x2a2>
 80003ba:	45a1      	cmp	r9, r4
 80003bc:	f240 8081 	bls.w	80004c2 <__udivmoddi4+0x2a2>
 80003c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	eba4 0409 	sub.w	r4, r4, r9
 80003ca:	fa1f f983 	uxth.w	r9, r3
 80003ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80003d2:	fb00 4413 	mls	r4, r0, r3, r4
 80003d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003da:	fb03 fc0c 	mul.w	ip, r3, ip
 80003de:	45a4      	cmp	ip, r4
 80003e0:	d907      	bls.n	80003f2 <__udivmoddi4+0x1d2>
 80003e2:	193c      	adds	r4, r7, r4
 80003e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80003e8:	d267      	bcs.n	80004ba <__udivmoddi4+0x29a>
 80003ea:	45a4      	cmp	ip, r4
 80003ec:	d965      	bls.n	80004ba <__udivmoddi4+0x29a>
 80003ee:	3b02      	subs	r3, #2
 80003f0:	443c      	add	r4, r7
 80003f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003f6:	fba0 9302 	umull	r9, r3, r0, r2
 80003fa:	eba4 040c 	sub.w	r4, r4, ip
 80003fe:	429c      	cmp	r4, r3
 8000400:	46ce      	mov	lr, r9
 8000402:	469c      	mov	ip, r3
 8000404:	d351      	bcc.n	80004aa <__udivmoddi4+0x28a>
 8000406:	d04e      	beq.n	80004a6 <__udivmoddi4+0x286>
 8000408:	b155      	cbz	r5, 8000420 <__udivmoddi4+0x200>
 800040a:	ebb8 030e 	subs.w	r3, r8, lr
 800040e:	eb64 040c 	sbc.w	r4, r4, ip
 8000412:	fa04 f606 	lsl.w	r6, r4, r6
 8000416:	40cb      	lsrs	r3, r1
 8000418:	431e      	orrs	r6, r3
 800041a:	40cc      	lsrs	r4, r1
 800041c:	e9c5 6400 	strd	r6, r4, [r5]
 8000420:	2100      	movs	r1, #0
 8000422:	e750      	b.n	80002c6 <__udivmoddi4+0xa6>
 8000424:	f1c2 0320 	rsb	r3, r2, #32
 8000428:	fa20 f103 	lsr.w	r1, r0, r3
 800042c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000430:	fa24 f303 	lsr.w	r3, r4, r3
 8000434:	4094      	lsls	r4, r2
 8000436:	430c      	orrs	r4, r1
 8000438:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800043c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000440:	fa1f f78c 	uxth.w	r7, ip
 8000444:	fbb3 f0f8 	udiv	r0, r3, r8
 8000448:	fb08 3110 	mls	r1, r8, r0, r3
 800044c:	0c23      	lsrs	r3, r4, #16
 800044e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000452:	fb00 f107 	mul.w	r1, r0, r7
 8000456:	4299      	cmp	r1, r3
 8000458:	d908      	bls.n	800046c <__udivmoddi4+0x24c>
 800045a:	eb1c 0303 	adds.w	r3, ip, r3
 800045e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000462:	d22c      	bcs.n	80004be <__udivmoddi4+0x29e>
 8000464:	4299      	cmp	r1, r3
 8000466:	d92a      	bls.n	80004be <__udivmoddi4+0x29e>
 8000468:	3802      	subs	r0, #2
 800046a:	4463      	add	r3, ip
 800046c:	1a5b      	subs	r3, r3, r1
 800046e:	b2a4      	uxth	r4, r4
 8000470:	fbb3 f1f8 	udiv	r1, r3, r8
 8000474:	fb08 3311 	mls	r3, r8, r1, r3
 8000478:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800047c:	fb01 f307 	mul.w	r3, r1, r7
 8000480:	42a3      	cmp	r3, r4
 8000482:	d908      	bls.n	8000496 <__udivmoddi4+0x276>
 8000484:	eb1c 0404 	adds.w	r4, ip, r4
 8000488:	f101 36ff 	add.w	r6, r1, #4294967295
 800048c:	d213      	bcs.n	80004b6 <__udivmoddi4+0x296>
 800048e:	42a3      	cmp	r3, r4
 8000490:	d911      	bls.n	80004b6 <__udivmoddi4+0x296>
 8000492:	3902      	subs	r1, #2
 8000494:	4464      	add	r4, ip
 8000496:	1ae4      	subs	r4, r4, r3
 8000498:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800049c:	e739      	b.n	8000312 <__udivmoddi4+0xf2>
 800049e:	4604      	mov	r4, r0
 80004a0:	e6f0      	b.n	8000284 <__udivmoddi4+0x64>
 80004a2:	4608      	mov	r0, r1
 80004a4:	e706      	b.n	80002b4 <__udivmoddi4+0x94>
 80004a6:	45c8      	cmp	r8, r9
 80004a8:	d2ae      	bcs.n	8000408 <__udivmoddi4+0x1e8>
 80004aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80004b2:	3801      	subs	r0, #1
 80004b4:	e7a8      	b.n	8000408 <__udivmoddi4+0x1e8>
 80004b6:	4631      	mov	r1, r6
 80004b8:	e7ed      	b.n	8000496 <__udivmoddi4+0x276>
 80004ba:	4603      	mov	r3, r0
 80004bc:	e799      	b.n	80003f2 <__udivmoddi4+0x1d2>
 80004be:	4630      	mov	r0, r6
 80004c0:	e7d4      	b.n	800046c <__udivmoddi4+0x24c>
 80004c2:	46d6      	mov	lr, sl
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1a6>
 80004c6:	4463      	add	r3, ip
 80004c8:	3802      	subs	r0, #2
 80004ca:	e74d      	b.n	8000368 <__udivmoddi4+0x148>
 80004cc:	4606      	mov	r6, r0
 80004ce:	4623      	mov	r3, r4
 80004d0:	4608      	mov	r0, r1
 80004d2:	e70f      	b.n	80002f4 <__udivmoddi4+0xd4>
 80004d4:	3e02      	subs	r6, #2
 80004d6:	4463      	add	r3, ip
 80004d8:	e730      	b.n	800033c <__udivmoddi4+0x11c>
 80004da:	bf00      	nop

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004e0:	b480      	push	{r7}
 80004e2:	b085      	sub	sp, #20
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	60f8      	str	r0, [r7, #12]
 80004e8:	60b9      	str	r1, [r7, #8]
 80004ea:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	4a07      	ldr	r2, [pc, #28]	@ (800050c <vApplicationGetIdleTaskMemory+0x2c>)
 80004f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80004f2:	68bb      	ldr	r3, [r7, #8]
 80004f4:	4a06      	ldr	r2, [pc, #24]	@ (8000510 <vApplicationGetIdleTaskMemory+0x30>)
 80004f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	2280      	movs	r2, #128	@ 0x80
 80004fc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80004fe:	bf00      	nop
 8000500:	3714      	adds	r7, #20
 8000502:	46bd      	mov	sp, r7
 8000504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop
 800050c:	2000002c 	.word	0x2000002c
 8000510:	20000080 	.word	0x20000080

08000514 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000514:	b5b0      	push	{r4, r5, r7, lr}
 8000516:	b088      	sub	sp, #32
 8000518:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800051a:	f000 f919 	bl	8000750 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800051e:	f000 f819 	bl	8000554 <SystemClock_Config>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000522:	4b0a      	ldr	r3, [pc, #40]	@ (800054c <main+0x38>)
 8000524:	1d3c      	adds	r4, r7, #4
 8000526:	461d      	mov	r5, r3
 8000528:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800052a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800052c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000530:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000534:	1d3b      	adds	r3, r7, #4
 8000536:	2100      	movs	r1, #0
 8000538:	4618      	mov	r0, r3
 800053a:	f000 fea4 	bl	8001286 <osThreadCreate>
 800053e:	4603      	mov	r3, r0
 8000540:	4a03      	ldr	r2, [pc, #12]	@ (8000550 <main+0x3c>)
 8000542:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000544:	f000 fe98 	bl	8001278 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000548:	bf00      	nop
 800054a:	e7fd      	b.n	8000548 <main+0x34>
 800054c:	080027c0 	.word	0x080027c0
 8000550:	20000280 	.word	0x20000280

08000554 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b094      	sub	sp, #80	@ 0x50
 8000558:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800055a:	f107 0320 	add.w	r3, r7, #32
 800055e:	2230      	movs	r2, #48	@ 0x30
 8000560:	2100      	movs	r1, #0
 8000562:	4618      	mov	r0, r3
 8000564:	f002 f8ee 	bl	8002744 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000568:	f107 030c 	add.w	r3, r7, #12
 800056c:	2200      	movs	r2, #0
 800056e:	601a      	str	r2, [r3, #0]
 8000570:	605a      	str	r2, [r3, #4]
 8000572:	609a      	str	r2, [r3, #8]
 8000574:	60da      	str	r2, [r3, #12]
 8000576:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000578:	2300      	movs	r3, #0
 800057a:	60bb      	str	r3, [r7, #8]
 800057c:	4b23      	ldr	r3, [pc, #140]	@ (800060c <SystemClock_Config+0xb8>)
 800057e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000580:	4a22      	ldr	r2, [pc, #136]	@ (800060c <SystemClock_Config+0xb8>)
 8000582:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000586:	6413      	str	r3, [r2, #64]	@ 0x40
 8000588:	4b20      	ldr	r3, [pc, #128]	@ (800060c <SystemClock_Config+0xb8>)
 800058a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800058c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000590:	60bb      	str	r3, [r7, #8]
 8000592:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000594:	2300      	movs	r3, #0
 8000596:	607b      	str	r3, [r7, #4]
 8000598:	4b1d      	ldr	r3, [pc, #116]	@ (8000610 <SystemClock_Config+0xbc>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80005a0:	4a1b      	ldr	r2, [pc, #108]	@ (8000610 <SystemClock_Config+0xbc>)
 80005a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005a6:	6013      	str	r3, [r2, #0]
 80005a8:	4b19      	ldr	r3, [pc, #100]	@ (8000610 <SystemClock_Config+0xbc>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005b0:	607b      	str	r3, [r7, #4]
 80005b2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005b4:	2302      	movs	r3, #2
 80005b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005b8:	2301      	movs	r3, #1
 80005ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005bc:	2310      	movs	r3, #16
 80005be:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005c0:	2300      	movs	r3, #0
 80005c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005c4:	f107 0320 	add.w	r3, r7, #32
 80005c8:	4618      	mov	r0, r3
 80005ca:	f000 fa19 	bl	8000a00 <HAL_RCC_OscConfig>
 80005ce:	4603      	mov	r3, r0
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d001      	beq.n	80005d8 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80005d4:	f000 f826 	bl	8000624 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005d8:	230f      	movs	r3, #15
 80005da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005dc:	2300      	movs	r3, #0
 80005de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005e0:	2300      	movs	r3, #0
 80005e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005e4:	2300      	movs	r3, #0
 80005e6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005e8:	2300      	movs	r3, #0
 80005ea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005ec:	f107 030c 	add.w	r3, r7, #12
 80005f0:	2100      	movs	r1, #0
 80005f2:	4618      	mov	r0, r3
 80005f4:	f000 fc7c 	bl	8000ef0 <HAL_RCC_ClockConfig>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d001      	beq.n	8000602 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80005fe:	f000 f811 	bl	8000624 <Error_Handler>
  }
}
 8000602:	bf00      	nop
 8000604:	3750      	adds	r7, #80	@ 0x50
 8000606:	46bd      	mov	sp, r7
 8000608:	bd80      	pop	{r7, pc}
 800060a:	bf00      	nop
 800060c:	40023800 	.word	0x40023800
 8000610:	40007000 	.word	0x40007000

08000614 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800061c:	2001      	movs	r0, #1
 800061e:	f000 fe7e 	bl	800131e <osDelay>
 8000622:	e7fb      	b.n	800061c <StartDefaultTask+0x8>

08000624 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000628:	b672      	cpsid	i
}
 800062a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800062c:	bf00      	nop
 800062e:	e7fd      	b.n	800062c <Error_Handler+0x8>

08000630 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000636:	2300      	movs	r3, #0
 8000638:	607b      	str	r3, [r7, #4]
 800063a:	4b12      	ldr	r3, [pc, #72]	@ (8000684 <HAL_MspInit+0x54>)
 800063c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800063e:	4a11      	ldr	r2, [pc, #68]	@ (8000684 <HAL_MspInit+0x54>)
 8000640:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000644:	6453      	str	r3, [r2, #68]	@ 0x44
 8000646:	4b0f      	ldr	r3, [pc, #60]	@ (8000684 <HAL_MspInit+0x54>)
 8000648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800064a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800064e:	607b      	str	r3, [r7, #4]
 8000650:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000652:	2300      	movs	r3, #0
 8000654:	603b      	str	r3, [r7, #0]
 8000656:	4b0b      	ldr	r3, [pc, #44]	@ (8000684 <HAL_MspInit+0x54>)
 8000658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800065a:	4a0a      	ldr	r2, [pc, #40]	@ (8000684 <HAL_MspInit+0x54>)
 800065c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000660:	6413      	str	r3, [r2, #64]	@ 0x40
 8000662:	4b08      	ldr	r3, [pc, #32]	@ (8000684 <HAL_MspInit+0x54>)
 8000664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000666:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800066a:	603b      	str	r3, [r7, #0]
 800066c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800066e:	2200      	movs	r2, #0
 8000670:	210f      	movs	r1, #15
 8000672:	f06f 0001 	mvn.w	r0, #1
 8000676:	f000 f99a 	bl	80009ae <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800067a:	bf00      	nop
 800067c:	3708      	adds	r7, #8
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	40023800 	.word	0x40023800

08000688 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800068c:	bf00      	nop
 800068e:	e7fd      	b.n	800068c <NMI_Handler+0x4>

08000690 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000694:	bf00      	nop
 8000696:	e7fd      	b.n	8000694 <HardFault_Handler+0x4>

08000698 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800069c:	bf00      	nop
 800069e:	e7fd      	b.n	800069c <MemManage_Handler+0x4>

080006a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006a4:	bf00      	nop
 80006a6:	e7fd      	b.n	80006a4 <BusFault_Handler+0x4>

080006a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006ac:	bf00      	nop
 80006ae:	e7fd      	b.n	80006ac <UsageFault_Handler+0x4>

080006b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006b4:	bf00      	nop
 80006b6:	46bd      	mov	sp, r7
 80006b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006bc:	4770      	bx	lr

080006be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006be:	b580      	push	{r7, lr}
 80006c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006c2:	f000 f897 	bl	80007f4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80006c6:	f001 fbb9 	bl	8001e3c <xTaskGetSchedulerState>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b01      	cmp	r3, #1
 80006ce:	d001      	beq.n	80006d4 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80006d0:	f001 fdfa 	bl	80022c8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006d4:	bf00      	nop
 80006d6:	bd80      	pop	{r7, pc}

080006d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80006dc:	4b06      	ldr	r3, [pc, #24]	@ (80006f8 <SystemInit+0x20>)
 80006de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006e2:	4a05      	ldr	r2, [pc, #20]	@ (80006f8 <SystemInit+0x20>)
 80006e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006ec:	bf00      	nop
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	e000ed00 	.word	0xe000ed00

080006fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80006fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000734 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000700:	f7ff ffea 	bl	80006d8 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000704:	480c      	ldr	r0, [pc, #48]	@ (8000738 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000706:	490d      	ldr	r1, [pc, #52]	@ (800073c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000708:	4a0d      	ldr	r2, [pc, #52]	@ (8000740 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800070a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800070c:	e002      	b.n	8000714 <LoopCopyDataInit>

0800070e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800070e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000710:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000712:	3304      	adds	r3, #4

08000714 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000714:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000716:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000718:	d3f9      	bcc.n	800070e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800071a:	4a0a      	ldr	r2, [pc, #40]	@ (8000744 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800071c:	4c0a      	ldr	r4, [pc, #40]	@ (8000748 <LoopFillZerobss+0x22>)
  movs r3, #0
 800071e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000720:	e001      	b.n	8000726 <LoopFillZerobss>

08000722 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000722:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000724:	3204      	adds	r2, #4

08000726 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000726:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000728:	d3fb      	bcc.n	8000722 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800072a:	f002 f813 	bl	8002754 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800072e:	f7ff fef1 	bl	8000514 <main>
  bx  lr    
 8000732:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000734:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000738:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800073c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000740:	08002804 	.word	0x08002804
  ldr r2, =_sbss
 8000744:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000748:	20003fdc 	.word	0x20003fdc

0800074c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800074c:	e7fe      	b.n	800074c <ADC_IRQHandler>
	...

08000750 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000754:	4b0e      	ldr	r3, [pc, #56]	@ (8000790 <HAL_Init+0x40>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a0d      	ldr	r2, [pc, #52]	@ (8000790 <HAL_Init+0x40>)
 800075a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800075e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000760:	4b0b      	ldr	r3, [pc, #44]	@ (8000790 <HAL_Init+0x40>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a0a      	ldr	r2, [pc, #40]	@ (8000790 <HAL_Init+0x40>)
 8000766:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800076a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800076c:	4b08      	ldr	r3, [pc, #32]	@ (8000790 <HAL_Init+0x40>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	4a07      	ldr	r2, [pc, #28]	@ (8000790 <HAL_Init+0x40>)
 8000772:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000776:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000778:	2003      	movs	r0, #3
 800077a:	f000 f90d 	bl	8000998 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800077e:	200f      	movs	r0, #15
 8000780:	f000 f808 	bl	8000794 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000784:	f7ff ff54 	bl	8000630 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000788:	2300      	movs	r3, #0
}
 800078a:	4618      	mov	r0, r3
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	40023c00 	.word	0x40023c00

08000794 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800079c:	4b12      	ldr	r3, [pc, #72]	@ (80007e8 <HAL_InitTick+0x54>)
 800079e:	681a      	ldr	r2, [r3, #0]
 80007a0:	4b12      	ldr	r3, [pc, #72]	@ (80007ec <HAL_InitTick+0x58>)
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	4619      	mov	r1, r3
 80007a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80007ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80007b2:	4618      	mov	r0, r3
 80007b4:	f000 f917 	bl	80009e6 <HAL_SYSTICK_Config>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007be:	2301      	movs	r3, #1
 80007c0:	e00e      	b.n	80007e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	2b0f      	cmp	r3, #15
 80007c6:	d80a      	bhi.n	80007de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007c8:	2200      	movs	r2, #0
 80007ca:	6879      	ldr	r1, [r7, #4]
 80007cc:	f04f 30ff 	mov.w	r0, #4294967295
 80007d0:	f000 f8ed 	bl	80009ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007d4:	4a06      	ldr	r2, [pc, #24]	@ (80007f0 <HAL_InitTick+0x5c>)
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80007da:	2300      	movs	r3, #0
 80007dc:	e000      	b.n	80007e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007de:	2301      	movs	r3, #1
}
 80007e0:	4618      	mov	r0, r3
 80007e2:	3708      	adds	r7, #8
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	20000000 	.word	0x20000000
 80007ec:	20000008 	.word	0x20000008
 80007f0:	20000004 	.word	0x20000004

080007f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007f8:	4b06      	ldr	r3, [pc, #24]	@ (8000814 <HAL_IncTick+0x20>)
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	461a      	mov	r2, r3
 80007fe:	4b06      	ldr	r3, [pc, #24]	@ (8000818 <HAL_IncTick+0x24>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	4413      	add	r3, r2
 8000804:	4a04      	ldr	r2, [pc, #16]	@ (8000818 <HAL_IncTick+0x24>)
 8000806:	6013      	str	r3, [r2, #0]
}
 8000808:	bf00      	nop
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop
 8000814:	20000008 	.word	0x20000008
 8000818:	20000284 	.word	0x20000284

0800081c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  return uwTick;
 8000820:	4b03      	ldr	r3, [pc, #12]	@ (8000830 <HAL_GetTick+0x14>)
 8000822:	681b      	ldr	r3, [r3, #0]
}
 8000824:	4618      	mov	r0, r3
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	20000284 	.word	0x20000284

08000834 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000834:	b480      	push	{r7}
 8000836:	b085      	sub	sp, #20
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	f003 0307 	and.w	r3, r3, #7
 8000842:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000844:	4b0c      	ldr	r3, [pc, #48]	@ (8000878 <__NVIC_SetPriorityGrouping+0x44>)
 8000846:	68db      	ldr	r3, [r3, #12]
 8000848:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800084a:	68ba      	ldr	r2, [r7, #8]
 800084c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000850:	4013      	ands	r3, r2
 8000852:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000858:	68bb      	ldr	r3, [r7, #8]
 800085a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800085c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000860:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000864:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000866:	4a04      	ldr	r2, [pc, #16]	@ (8000878 <__NVIC_SetPriorityGrouping+0x44>)
 8000868:	68bb      	ldr	r3, [r7, #8]
 800086a:	60d3      	str	r3, [r2, #12]
}
 800086c:	bf00      	nop
 800086e:	3714      	adds	r7, #20
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr
 8000878:	e000ed00 	.word	0xe000ed00

0800087c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000880:	4b04      	ldr	r3, [pc, #16]	@ (8000894 <__NVIC_GetPriorityGrouping+0x18>)
 8000882:	68db      	ldr	r3, [r3, #12]
 8000884:	0a1b      	lsrs	r3, r3, #8
 8000886:	f003 0307 	and.w	r3, r3, #7
}
 800088a:	4618      	mov	r0, r3
 800088c:	46bd      	mov	sp, r7
 800088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000892:	4770      	bx	lr
 8000894:	e000ed00 	.word	0xe000ed00

08000898 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000898:	b480      	push	{r7}
 800089a:	b083      	sub	sp, #12
 800089c:	af00      	add	r7, sp, #0
 800089e:	4603      	mov	r3, r0
 80008a0:	6039      	str	r1, [r7, #0]
 80008a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	db0a      	blt.n	80008c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	b2da      	uxtb	r2, r3
 80008b0:	490c      	ldr	r1, [pc, #48]	@ (80008e4 <__NVIC_SetPriority+0x4c>)
 80008b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008b6:	0112      	lsls	r2, r2, #4
 80008b8:	b2d2      	uxtb	r2, r2
 80008ba:	440b      	add	r3, r1
 80008bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008c0:	e00a      	b.n	80008d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	b2da      	uxtb	r2, r3
 80008c6:	4908      	ldr	r1, [pc, #32]	@ (80008e8 <__NVIC_SetPriority+0x50>)
 80008c8:	79fb      	ldrb	r3, [r7, #7]
 80008ca:	f003 030f 	and.w	r3, r3, #15
 80008ce:	3b04      	subs	r3, #4
 80008d0:	0112      	lsls	r2, r2, #4
 80008d2:	b2d2      	uxtb	r2, r2
 80008d4:	440b      	add	r3, r1
 80008d6:	761a      	strb	r2, [r3, #24]
}
 80008d8:	bf00      	nop
 80008da:	370c      	adds	r7, #12
 80008dc:	46bd      	mov	sp, r7
 80008de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e2:	4770      	bx	lr
 80008e4:	e000e100 	.word	0xe000e100
 80008e8:	e000ed00 	.word	0xe000ed00

080008ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b089      	sub	sp, #36	@ 0x24
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	60f8      	str	r0, [r7, #12]
 80008f4:	60b9      	str	r1, [r7, #8]
 80008f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	f003 0307 	and.w	r3, r3, #7
 80008fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000900:	69fb      	ldr	r3, [r7, #28]
 8000902:	f1c3 0307 	rsb	r3, r3, #7
 8000906:	2b04      	cmp	r3, #4
 8000908:	bf28      	it	cs
 800090a:	2304      	movcs	r3, #4
 800090c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800090e:	69fb      	ldr	r3, [r7, #28]
 8000910:	3304      	adds	r3, #4
 8000912:	2b06      	cmp	r3, #6
 8000914:	d902      	bls.n	800091c <NVIC_EncodePriority+0x30>
 8000916:	69fb      	ldr	r3, [r7, #28]
 8000918:	3b03      	subs	r3, #3
 800091a:	e000      	b.n	800091e <NVIC_EncodePriority+0x32>
 800091c:	2300      	movs	r3, #0
 800091e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000920:	f04f 32ff 	mov.w	r2, #4294967295
 8000924:	69bb      	ldr	r3, [r7, #24]
 8000926:	fa02 f303 	lsl.w	r3, r2, r3
 800092a:	43da      	mvns	r2, r3
 800092c:	68bb      	ldr	r3, [r7, #8]
 800092e:	401a      	ands	r2, r3
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000934:	f04f 31ff 	mov.w	r1, #4294967295
 8000938:	697b      	ldr	r3, [r7, #20]
 800093a:	fa01 f303 	lsl.w	r3, r1, r3
 800093e:	43d9      	mvns	r1, r3
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000944:	4313      	orrs	r3, r2
         );
}
 8000946:	4618      	mov	r0, r3
 8000948:	3724      	adds	r7, #36	@ 0x24
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr
	...

08000954 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	3b01      	subs	r3, #1
 8000960:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000964:	d301      	bcc.n	800096a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000966:	2301      	movs	r3, #1
 8000968:	e00f      	b.n	800098a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800096a:	4a0a      	ldr	r2, [pc, #40]	@ (8000994 <SysTick_Config+0x40>)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	3b01      	subs	r3, #1
 8000970:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000972:	210f      	movs	r1, #15
 8000974:	f04f 30ff 	mov.w	r0, #4294967295
 8000978:	f7ff ff8e 	bl	8000898 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800097c:	4b05      	ldr	r3, [pc, #20]	@ (8000994 <SysTick_Config+0x40>)
 800097e:	2200      	movs	r2, #0
 8000980:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000982:	4b04      	ldr	r3, [pc, #16]	@ (8000994 <SysTick_Config+0x40>)
 8000984:	2207      	movs	r2, #7
 8000986:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000988:	2300      	movs	r3, #0
}
 800098a:	4618      	mov	r0, r3
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	e000e010 	.word	0xe000e010

08000998 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009a0:	6878      	ldr	r0, [r7, #4]
 80009a2:	f7ff ff47 	bl	8000834 <__NVIC_SetPriorityGrouping>
}
 80009a6:	bf00      	nop
 80009a8:	3708      	adds	r7, #8
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}

080009ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009ae:	b580      	push	{r7, lr}
 80009b0:	b086      	sub	sp, #24
 80009b2:	af00      	add	r7, sp, #0
 80009b4:	4603      	mov	r3, r0
 80009b6:	60b9      	str	r1, [r7, #8]
 80009b8:	607a      	str	r2, [r7, #4]
 80009ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009bc:	2300      	movs	r3, #0
 80009be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009c0:	f7ff ff5c 	bl	800087c <__NVIC_GetPriorityGrouping>
 80009c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009c6:	687a      	ldr	r2, [r7, #4]
 80009c8:	68b9      	ldr	r1, [r7, #8]
 80009ca:	6978      	ldr	r0, [r7, #20]
 80009cc:	f7ff ff8e 	bl	80008ec <NVIC_EncodePriority>
 80009d0:	4602      	mov	r2, r0
 80009d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009d6:	4611      	mov	r1, r2
 80009d8:	4618      	mov	r0, r3
 80009da:	f7ff ff5d 	bl	8000898 <__NVIC_SetPriority>
}
 80009de:	bf00      	nop
 80009e0:	3718      	adds	r7, #24
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}

080009e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009e6:	b580      	push	{r7, lr}
 80009e8:	b082      	sub	sp, #8
 80009ea:	af00      	add	r7, sp, #0
 80009ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009ee:	6878      	ldr	r0, [r7, #4]
 80009f0:	f7ff ffb0 	bl	8000954 <SysTick_Config>
 80009f4:	4603      	mov	r3, r0
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
	...

08000a00 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b086      	sub	sp, #24
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d101      	bne.n	8000a12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	e267      	b.n	8000ee2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	f003 0301 	and.w	r3, r3, #1
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d075      	beq.n	8000b0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000a1e:	4b88      	ldr	r3, [pc, #544]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000a20:	689b      	ldr	r3, [r3, #8]
 8000a22:	f003 030c 	and.w	r3, r3, #12
 8000a26:	2b04      	cmp	r3, #4
 8000a28:	d00c      	beq.n	8000a44 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000a2a:	4b85      	ldr	r3, [pc, #532]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000a2c:	689b      	ldr	r3, [r3, #8]
 8000a2e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000a32:	2b08      	cmp	r3, #8
 8000a34:	d112      	bne.n	8000a5c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000a36:	4b82      	ldr	r3, [pc, #520]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000a38:	685b      	ldr	r3, [r3, #4]
 8000a3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000a3e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000a42:	d10b      	bne.n	8000a5c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a44:	4b7e      	ldr	r3, [pc, #504]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d05b      	beq.n	8000b08 <HAL_RCC_OscConfig+0x108>
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	685b      	ldr	r3, [r3, #4]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d157      	bne.n	8000b08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000a58:	2301      	movs	r3, #1
 8000a5a:	e242      	b.n	8000ee2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	685b      	ldr	r3, [r3, #4]
 8000a60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000a64:	d106      	bne.n	8000a74 <HAL_RCC_OscConfig+0x74>
 8000a66:	4b76      	ldr	r3, [pc, #472]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	4a75      	ldr	r2, [pc, #468]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000a6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000a70:	6013      	str	r3, [r2, #0]
 8000a72:	e01d      	b.n	8000ab0 <HAL_RCC_OscConfig+0xb0>
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000a7c:	d10c      	bne.n	8000a98 <HAL_RCC_OscConfig+0x98>
 8000a7e:	4b70      	ldr	r3, [pc, #448]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	4a6f      	ldr	r2, [pc, #444]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000a84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000a88:	6013      	str	r3, [r2, #0]
 8000a8a:	4b6d      	ldr	r3, [pc, #436]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	4a6c      	ldr	r2, [pc, #432]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000a90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000a94:	6013      	str	r3, [r2, #0]
 8000a96:	e00b      	b.n	8000ab0 <HAL_RCC_OscConfig+0xb0>
 8000a98:	4b69      	ldr	r3, [pc, #420]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4a68      	ldr	r2, [pc, #416]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000a9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000aa2:	6013      	str	r3, [r2, #0]
 8000aa4:	4b66      	ldr	r3, [pc, #408]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a65      	ldr	r2, [pc, #404]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000aaa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000aae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d013      	beq.n	8000ae0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ab8:	f7ff feb0 	bl	800081c <HAL_GetTick>
 8000abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000abe:	e008      	b.n	8000ad2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ac0:	f7ff feac 	bl	800081c <HAL_GetTick>
 8000ac4:	4602      	mov	r2, r0
 8000ac6:	693b      	ldr	r3, [r7, #16]
 8000ac8:	1ad3      	subs	r3, r2, r3
 8000aca:	2b64      	cmp	r3, #100	@ 0x64
 8000acc:	d901      	bls.n	8000ad2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000ace:	2303      	movs	r3, #3
 8000ad0:	e207      	b.n	8000ee2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ad2:	4b5b      	ldr	r3, [pc, #364]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d0f0      	beq.n	8000ac0 <HAL_RCC_OscConfig+0xc0>
 8000ade:	e014      	b.n	8000b0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ae0:	f7ff fe9c 	bl	800081c <HAL_GetTick>
 8000ae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ae6:	e008      	b.n	8000afa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ae8:	f7ff fe98 	bl	800081c <HAL_GetTick>
 8000aec:	4602      	mov	r2, r0
 8000aee:	693b      	ldr	r3, [r7, #16]
 8000af0:	1ad3      	subs	r3, r2, r3
 8000af2:	2b64      	cmp	r3, #100	@ 0x64
 8000af4:	d901      	bls.n	8000afa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000af6:	2303      	movs	r3, #3
 8000af8:	e1f3      	b.n	8000ee2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000afa:	4b51      	ldr	r3, [pc, #324]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d1f0      	bne.n	8000ae8 <HAL_RCC_OscConfig+0xe8>
 8000b06:	e000      	b.n	8000b0a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f003 0302 	and.w	r3, r3, #2
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d063      	beq.n	8000bde <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000b16:	4b4a      	ldr	r3, [pc, #296]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000b18:	689b      	ldr	r3, [r3, #8]
 8000b1a:	f003 030c 	and.w	r3, r3, #12
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d00b      	beq.n	8000b3a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000b22:	4b47      	ldr	r3, [pc, #284]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000b24:	689b      	ldr	r3, [r3, #8]
 8000b26:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000b2a:	2b08      	cmp	r3, #8
 8000b2c:	d11c      	bne.n	8000b68 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000b2e:	4b44      	ldr	r3, [pc, #272]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000b30:	685b      	ldr	r3, [r3, #4]
 8000b32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d116      	bne.n	8000b68 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b3a:	4b41      	ldr	r3, [pc, #260]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	f003 0302 	and.w	r3, r3, #2
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d005      	beq.n	8000b52 <HAL_RCC_OscConfig+0x152>
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	68db      	ldr	r3, [r3, #12]
 8000b4a:	2b01      	cmp	r3, #1
 8000b4c:	d001      	beq.n	8000b52 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000b4e:	2301      	movs	r3, #1
 8000b50:	e1c7      	b.n	8000ee2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b52:	4b3b      	ldr	r3, [pc, #236]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	691b      	ldr	r3, [r3, #16]
 8000b5e:	00db      	lsls	r3, r3, #3
 8000b60:	4937      	ldr	r1, [pc, #220]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000b62:	4313      	orrs	r3, r2
 8000b64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b66:	e03a      	b.n	8000bde <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	68db      	ldr	r3, [r3, #12]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d020      	beq.n	8000bb2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000b70:	4b34      	ldr	r3, [pc, #208]	@ (8000c44 <HAL_RCC_OscConfig+0x244>)
 8000b72:	2201      	movs	r2, #1
 8000b74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b76:	f7ff fe51 	bl	800081c <HAL_GetTick>
 8000b7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b7c:	e008      	b.n	8000b90 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000b7e:	f7ff fe4d 	bl	800081c <HAL_GetTick>
 8000b82:	4602      	mov	r2, r0
 8000b84:	693b      	ldr	r3, [r7, #16]
 8000b86:	1ad3      	subs	r3, r2, r3
 8000b88:	2b02      	cmp	r3, #2
 8000b8a:	d901      	bls.n	8000b90 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000b8c:	2303      	movs	r3, #3
 8000b8e:	e1a8      	b.n	8000ee2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b90:	4b2b      	ldr	r3, [pc, #172]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	f003 0302 	and.w	r3, r3, #2
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d0f0      	beq.n	8000b7e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b9c:	4b28      	ldr	r3, [pc, #160]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	691b      	ldr	r3, [r3, #16]
 8000ba8:	00db      	lsls	r3, r3, #3
 8000baa:	4925      	ldr	r1, [pc, #148]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000bac:	4313      	orrs	r3, r2
 8000bae:	600b      	str	r3, [r1, #0]
 8000bb0:	e015      	b.n	8000bde <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000bb2:	4b24      	ldr	r3, [pc, #144]	@ (8000c44 <HAL_RCC_OscConfig+0x244>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000bb8:	f7ff fe30 	bl	800081c <HAL_GetTick>
 8000bbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000bbe:	e008      	b.n	8000bd2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bc0:	f7ff fe2c 	bl	800081c <HAL_GetTick>
 8000bc4:	4602      	mov	r2, r0
 8000bc6:	693b      	ldr	r3, [r7, #16]
 8000bc8:	1ad3      	subs	r3, r2, r3
 8000bca:	2b02      	cmp	r3, #2
 8000bcc:	d901      	bls.n	8000bd2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000bce:	2303      	movs	r3, #3
 8000bd0:	e187      	b.n	8000ee2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000bd2:	4b1b      	ldr	r3, [pc, #108]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	f003 0302 	and.w	r3, r3, #2
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d1f0      	bne.n	8000bc0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	f003 0308 	and.w	r3, r3, #8
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d036      	beq.n	8000c58 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	695b      	ldr	r3, [r3, #20]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d016      	beq.n	8000c20 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000bf2:	4b15      	ldr	r3, [pc, #84]	@ (8000c48 <HAL_RCC_OscConfig+0x248>)
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000bf8:	f7ff fe10 	bl	800081c <HAL_GetTick>
 8000bfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000bfe:	e008      	b.n	8000c12 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c00:	f7ff fe0c 	bl	800081c <HAL_GetTick>
 8000c04:	4602      	mov	r2, r0
 8000c06:	693b      	ldr	r3, [r7, #16]
 8000c08:	1ad3      	subs	r3, r2, r3
 8000c0a:	2b02      	cmp	r3, #2
 8000c0c:	d901      	bls.n	8000c12 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000c0e:	2303      	movs	r3, #3
 8000c10:	e167      	b.n	8000ee2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c12:	4b0b      	ldr	r3, [pc, #44]	@ (8000c40 <HAL_RCC_OscConfig+0x240>)
 8000c14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000c16:	f003 0302 	and.w	r3, r3, #2
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d0f0      	beq.n	8000c00 <HAL_RCC_OscConfig+0x200>
 8000c1e:	e01b      	b.n	8000c58 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c20:	4b09      	ldr	r3, [pc, #36]	@ (8000c48 <HAL_RCC_OscConfig+0x248>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c26:	f7ff fdf9 	bl	800081c <HAL_GetTick>
 8000c2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c2c:	e00e      	b.n	8000c4c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c2e:	f7ff fdf5 	bl	800081c <HAL_GetTick>
 8000c32:	4602      	mov	r2, r0
 8000c34:	693b      	ldr	r3, [r7, #16]
 8000c36:	1ad3      	subs	r3, r2, r3
 8000c38:	2b02      	cmp	r3, #2
 8000c3a:	d907      	bls.n	8000c4c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8000c3c:	2303      	movs	r3, #3
 8000c3e:	e150      	b.n	8000ee2 <HAL_RCC_OscConfig+0x4e2>
 8000c40:	40023800 	.word	0x40023800
 8000c44:	42470000 	.word	0x42470000
 8000c48:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c4c:	4b88      	ldr	r3, [pc, #544]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000c4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000c50:	f003 0302 	and.w	r3, r3, #2
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d1ea      	bne.n	8000c2e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	f003 0304 	and.w	r3, r3, #4
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	f000 8097 	beq.w	8000d94 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000c66:	2300      	movs	r3, #0
 8000c68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000c6a:	4b81      	ldr	r3, [pc, #516]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d10f      	bne.n	8000c96 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000c76:	2300      	movs	r3, #0
 8000c78:	60bb      	str	r3, [r7, #8]
 8000c7a:	4b7d      	ldr	r3, [pc, #500]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c7e:	4a7c      	ldr	r2, [pc, #496]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000c80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c84:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c86:	4b7a      	ldr	r3, [pc, #488]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c8e:	60bb      	str	r3, [r7, #8]
 8000c90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000c92:	2301      	movs	r3, #1
 8000c94:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c96:	4b77      	ldr	r3, [pc, #476]	@ (8000e74 <HAL_RCC_OscConfig+0x474>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d118      	bne.n	8000cd4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ca2:	4b74      	ldr	r3, [pc, #464]	@ (8000e74 <HAL_RCC_OscConfig+0x474>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	4a73      	ldr	r2, [pc, #460]	@ (8000e74 <HAL_RCC_OscConfig+0x474>)
 8000ca8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000cae:	f7ff fdb5 	bl	800081c <HAL_GetTick>
 8000cb2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cb4:	e008      	b.n	8000cc8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000cb6:	f7ff fdb1 	bl	800081c <HAL_GetTick>
 8000cba:	4602      	mov	r2, r0
 8000cbc:	693b      	ldr	r3, [r7, #16]
 8000cbe:	1ad3      	subs	r3, r2, r3
 8000cc0:	2b02      	cmp	r3, #2
 8000cc2:	d901      	bls.n	8000cc8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8000cc4:	2303      	movs	r3, #3
 8000cc6:	e10c      	b.n	8000ee2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cc8:	4b6a      	ldr	r3, [pc, #424]	@ (8000e74 <HAL_RCC_OscConfig+0x474>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d0f0      	beq.n	8000cb6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	689b      	ldr	r3, [r3, #8]
 8000cd8:	2b01      	cmp	r3, #1
 8000cda:	d106      	bne.n	8000cea <HAL_RCC_OscConfig+0x2ea>
 8000cdc:	4b64      	ldr	r3, [pc, #400]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000cde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000ce0:	4a63      	ldr	r2, [pc, #396]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000ce2:	f043 0301 	orr.w	r3, r3, #1
 8000ce6:	6713      	str	r3, [r2, #112]	@ 0x70
 8000ce8:	e01c      	b.n	8000d24 <HAL_RCC_OscConfig+0x324>
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	689b      	ldr	r3, [r3, #8]
 8000cee:	2b05      	cmp	r3, #5
 8000cf0:	d10c      	bne.n	8000d0c <HAL_RCC_OscConfig+0x30c>
 8000cf2:	4b5f      	ldr	r3, [pc, #380]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000cf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000cf6:	4a5e      	ldr	r2, [pc, #376]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000cf8:	f043 0304 	orr.w	r3, r3, #4
 8000cfc:	6713      	str	r3, [r2, #112]	@ 0x70
 8000cfe:	4b5c      	ldr	r3, [pc, #368]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000d00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000d02:	4a5b      	ldr	r2, [pc, #364]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000d04:	f043 0301 	orr.w	r3, r3, #1
 8000d08:	6713      	str	r3, [r2, #112]	@ 0x70
 8000d0a:	e00b      	b.n	8000d24 <HAL_RCC_OscConfig+0x324>
 8000d0c:	4b58      	ldr	r3, [pc, #352]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000d0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000d10:	4a57      	ldr	r2, [pc, #348]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000d12:	f023 0301 	bic.w	r3, r3, #1
 8000d16:	6713      	str	r3, [r2, #112]	@ 0x70
 8000d18:	4b55      	ldr	r3, [pc, #340]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000d1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000d1c:	4a54      	ldr	r2, [pc, #336]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000d1e:	f023 0304 	bic.w	r3, r3, #4
 8000d22:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	689b      	ldr	r3, [r3, #8]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d015      	beq.n	8000d58 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d2c:	f7ff fd76 	bl	800081c <HAL_GetTick>
 8000d30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d32:	e00a      	b.n	8000d4a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d34:	f7ff fd72 	bl	800081c <HAL_GetTick>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	693b      	ldr	r3, [r7, #16]
 8000d3c:	1ad3      	subs	r3, r2, r3
 8000d3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d901      	bls.n	8000d4a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8000d46:	2303      	movs	r3, #3
 8000d48:	e0cb      	b.n	8000ee2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d4a:	4b49      	ldr	r3, [pc, #292]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000d4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000d4e:	f003 0302 	and.w	r3, r3, #2
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d0ee      	beq.n	8000d34 <HAL_RCC_OscConfig+0x334>
 8000d56:	e014      	b.n	8000d82 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d58:	f7ff fd60 	bl	800081c <HAL_GetTick>
 8000d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000d5e:	e00a      	b.n	8000d76 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d60:	f7ff fd5c 	bl	800081c <HAL_GetTick>
 8000d64:	4602      	mov	r2, r0
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	1ad3      	subs	r3, r2, r3
 8000d6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d901      	bls.n	8000d76 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8000d72:	2303      	movs	r3, #3
 8000d74:	e0b5      	b.n	8000ee2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000d76:	4b3e      	ldr	r3, [pc, #248]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000d78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000d7a:	f003 0302 	and.w	r3, r3, #2
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d1ee      	bne.n	8000d60 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8000d82:	7dfb      	ldrb	r3, [r7, #23]
 8000d84:	2b01      	cmp	r3, #1
 8000d86:	d105      	bne.n	8000d94 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000d88:	4b39      	ldr	r3, [pc, #228]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d8c:	4a38      	ldr	r2, [pc, #224]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000d8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000d92:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	699b      	ldr	r3, [r3, #24]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	f000 80a1 	beq.w	8000ee0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000d9e:	4b34      	ldr	r3, [pc, #208]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000da0:	689b      	ldr	r3, [r3, #8]
 8000da2:	f003 030c 	and.w	r3, r3, #12
 8000da6:	2b08      	cmp	r3, #8
 8000da8:	d05c      	beq.n	8000e64 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	699b      	ldr	r3, [r3, #24]
 8000dae:	2b02      	cmp	r3, #2
 8000db0:	d141      	bne.n	8000e36 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000db2:	4b31      	ldr	r3, [pc, #196]	@ (8000e78 <HAL_RCC_OscConfig+0x478>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000db8:	f7ff fd30 	bl	800081c <HAL_GetTick>
 8000dbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000dbe:	e008      	b.n	8000dd2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000dc0:	f7ff fd2c 	bl	800081c <HAL_GetTick>
 8000dc4:	4602      	mov	r2, r0
 8000dc6:	693b      	ldr	r3, [r7, #16]
 8000dc8:	1ad3      	subs	r3, r2, r3
 8000dca:	2b02      	cmp	r3, #2
 8000dcc:	d901      	bls.n	8000dd2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8000dce:	2303      	movs	r3, #3
 8000dd0:	e087      	b.n	8000ee2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000dd2:	4b27      	ldr	r3, [pc, #156]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d1f0      	bne.n	8000dc0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	69da      	ldr	r2, [r3, #28]
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	6a1b      	ldr	r3, [r3, #32]
 8000de6:	431a      	orrs	r2, r3
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dec:	019b      	lsls	r3, r3, #6
 8000dee:	431a      	orrs	r2, r3
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000df4:	085b      	lsrs	r3, r3, #1
 8000df6:	3b01      	subs	r3, #1
 8000df8:	041b      	lsls	r3, r3, #16
 8000dfa:	431a      	orrs	r2, r3
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e00:	061b      	lsls	r3, r3, #24
 8000e02:	491b      	ldr	r1, [pc, #108]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000e04:	4313      	orrs	r3, r2
 8000e06:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000e08:	4b1b      	ldr	r3, [pc, #108]	@ (8000e78 <HAL_RCC_OscConfig+0x478>)
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e0e:	f7ff fd05 	bl	800081c <HAL_GetTick>
 8000e12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e14:	e008      	b.n	8000e28 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e16:	f7ff fd01 	bl	800081c <HAL_GetTick>
 8000e1a:	4602      	mov	r2, r0
 8000e1c:	693b      	ldr	r3, [r7, #16]
 8000e1e:	1ad3      	subs	r3, r2, r3
 8000e20:	2b02      	cmp	r3, #2
 8000e22:	d901      	bls.n	8000e28 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8000e24:	2303      	movs	r3, #3
 8000e26:	e05c      	b.n	8000ee2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e28:	4b11      	ldr	r3, [pc, #68]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d0f0      	beq.n	8000e16 <HAL_RCC_OscConfig+0x416>
 8000e34:	e054      	b.n	8000ee0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e36:	4b10      	ldr	r3, [pc, #64]	@ (8000e78 <HAL_RCC_OscConfig+0x478>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e3c:	f7ff fcee 	bl	800081c <HAL_GetTick>
 8000e40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000e42:	e008      	b.n	8000e56 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e44:	f7ff fcea 	bl	800081c <HAL_GetTick>
 8000e48:	4602      	mov	r2, r0
 8000e4a:	693b      	ldr	r3, [r7, #16]
 8000e4c:	1ad3      	subs	r3, r2, r3
 8000e4e:	2b02      	cmp	r3, #2
 8000e50:	d901      	bls.n	8000e56 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8000e52:	2303      	movs	r3, #3
 8000e54:	e045      	b.n	8000ee2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000e56:	4b06      	ldr	r3, [pc, #24]	@ (8000e70 <HAL_RCC_OscConfig+0x470>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d1f0      	bne.n	8000e44 <HAL_RCC_OscConfig+0x444>
 8000e62:	e03d      	b.n	8000ee0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	699b      	ldr	r3, [r3, #24]
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d107      	bne.n	8000e7c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	e038      	b.n	8000ee2 <HAL_RCC_OscConfig+0x4e2>
 8000e70:	40023800 	.word	0x40023800
 8000e74:	40007000 	.word	0x40007000
 8000e78:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8000e7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000eec <HAL_RCC_OscConfig+0x4ec>)
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	699b      	ldr	r3, [r3, #24]
 8000e86:	2b01      	cmp	r3, #1
 8000e88:	d028      	beq.n	8000edc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000e94:	429a      	cmp	r2, r3
 8000e96:	d121      	bne.n	8000edc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ea2:	429a      	cmp	r2, r3
 8000ea4:	d11a      	bne.n	8000edc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8000ea6:	68fa      	ldr	r2, [r7, #12]
 8000ea8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8000eac:	4013      	ands	r3, r2
 8000eae:	687a      	ldr	r2, [r7, #4]
 8000eb0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8000eb2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8000eb4:	4293      	cmp	r3, r2
 8000eb6:	d111      	bne.n	8000edc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ec2:	085b      	lsrs	r3, r3, #1
 8000ec4:	3b01      	subs	r3, #1
 8000ec6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	d107      	bne.n	8000edc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ed6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	d001      	beq.n	8000ee0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8000edc:	2301      	movs	r3, #1
 8000ede:	e000      	b.n	8000ee2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8000ee0:	2300      	movs	r3, #0
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	3718      	adds	r7, #24
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	40023800 	.word	0x40023800

08000ef0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b084      	sub	sp, #16
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d101      	bne.n	8000f04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000f00:	2301      	movs	r3, #1
 8000f02:	e0cc      	b.n	800109e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000f04:	4b68      	ldr	r3, [pc, #416]	@ (80010a8 <HAL_RCC_ClockConfig+0x1b8>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f003 030f 	and.w	r3, r3, #15
 8000f0c:	683a      	ldr	r2, [r7, #0]
 8000f0e:	429a      	cmp	r2, r3
 8000f10:	d90c      	bls.n	8000f2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f12:	4b65      	ldr	r3, [pc, #404]	@ (80010a8 <HAL_RCC_ClockConfig+0x1b8>)
 8000f14:	683a      	ldr	r2, [r7, #0]
 8000f16:	b2d2      	uxtb	r2, r2
 8000f18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f1a:	4b63      	ldr	r3, [pc, #396]	@ (80010a8 <HAL_RCC_ClockConfig+0x1b8>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f003 030f 	and.w	r3, r3, #15
 8000f22:	683a      	ldr	r2, [r7, #0]
 8000f24:	429a      	cmp	r2, r3
 8000f26:	d001      	beq.n	8000f2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	e0b8      	b.n	800109e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f003 0302 	and.w	r3, r3, #2
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d020      	beq.n	8000f7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f003 0304 	and.w	r3, r3, #4
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d005      	beq.n	8000f50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f44:	4b59      	ldr	r3, [pc, #356]	@ (80010ac <HAL_RCC_ClockConfig+0x1bc>)
 8000f46:	689b      	ldr	r3, [r3, #8]
 8000f48:	4a58      	ldr	r2, [pc, #352]	@ (80010ac <HAL_RCC_ClockConfig+0x1bc>)
 8000f4a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8000f4e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f003 0308 	and.w	r3, r3, #8
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d005      	beq.n	8000f68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f5c:	4b53      	ldr	r3, [pc, #332]	@ (80010ac <HAL_RCC_ClockConfig+0x1bc>)
 8000f5e:	689b      	ldr	r3, [r3, #8]
 8000f60:	4a52      	ldr	r2, [pc, #328]	@ (80010ac <HAL_RCC_ClockConfig+0x1bc>)
 8000f62:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8000f66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f68:	4b50      	ldr	r3, [pc, #320]	@ (80010ac <HAL_RCC_ClockConfig+0x1bc>)
 8000f6a:	689b      	ldr	r3, [r3, #8]
 8000f6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	689b      	ldr	r3, [r3, #8]
 8000f74:	494d      	ldr	r1, [pc, #308]	@ (80010ac <HAL_RCC_ClockConfig+0x1bc>)
 8000f76:	4313      	orrs	r3, r2
 8000f78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f003 0301 	and.w	r3, r3, #1
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d044      	beq.n	8001010 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	2b01      	cmp	r3, #1
 8000f8c:	d107      	bne.n	8000f9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f8e:	4b47      	ldr	r3, [pc, #284]	@ (80010ac <HAL_RCC_ClockConfig+0x1bc>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d119      	bne.n	8000fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e07f      	b.n	800109e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	2b02      	cmp	r3, #2
 8000fa4:	d003      	beq.n	8000fae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000faa:	2b03      	cmp	r3, #3
 8000fac:	d107      	bne.n	8000fbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fae:	4b3f      	ldr	r3, [pc, #252]	@ (80010ac <HAL_RCC_ClockConfig+0x1bc>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d109      	bne.n	8000fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e06f      	b.n	800109e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fbe:	4b3b      	ldr	r3, [pc, #236]	@ (80010ac <HAL_RCC_ClockConfig+0x1bc>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f003 0302 	and.w	r3, r3, #2
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d101      	bne.n	8000fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e067      	b.n	800109e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000fce:	4b37      	ldr	r3, [pc, #220]	@ (80010ac <HAL_RCC_ClockConfig+0x1bc>)
 8000fd0:	689b      	ldr	r3, [r3, #8]
 8000fd2:	f023 0203 	bic.w	r2, r3, #3
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	4934      	ldr	r1, [pc, #208]	@ (80010ac <HAL_RCC_ClockConfig+0x1bc>)
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000fe0:	f7ff fc1c 	bl	800081c <HAL_GetTick>
 8000fe4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000fe6:	e00a      	b.n	8000ffe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fe8:	f7ff fc18 	bl	800081c <HAL_GetTick>
 8000fec:	4602      	mov	r2, r0
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	1ad3      	subs	r3, r2, r3
 8000ff2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d901      	bls.n	8000ffe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000ffa:	2303      	movs	r3, #3
 8000ffc:	e04f      	b.n	800109e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000ffe:	4b2b      	ldr	r3, [pc, #172]	@ (80010ac <HAL_RCC_ClockConfig+0x1bc>)
 8001000:	689b      	ldr	r3, [r3, #8]
 8001002:	f003 020c 	and.w	r2, r3, #12
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	009b      	lsls	r3, r3, #2
 800100c:	429a      	cmp	r2, r3
 800100e:	d1eb      	bne.n	8000fe8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001010:	4b25      	ldr	r3, [pc, #148]	@ (80010a8 <HAL_RCC_ClockConfig+0x1b8>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f003 030f 	and.w	r3, r3, #15
 8001018:	683a      	ldr	r2, [r7, #0]
 800101a:	429a      	cmp	r2, r3
 800101c:	d20c      	bcs.n	8001038 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800101e:	4b22      	ldr	r3, [pc, #136]	@ (80010a8 <HAL_RCC_ClockConfig+0x1b8>)
 8001020:	683a      	ldr	r2, [r7, #0]
 8001022:	b2d2      	uxtb	r2, r2
 8001024:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001026:	4b20      	ldr	r3, [pc, #128]	@ (80010a8 <HAL_RCC_ClockConfig+0x1b8>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f003 030f 	and.w	r3, r3, #15
 800102e:	683a      	ldr	r2, [r7, #0]
 8001030:	429a      	cmp	r2, r3
 8001032:	d001      	beq.n	8001038 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001034:	2301      	movs	r3, #1
 8001036:	e032      	b.n	800109e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f003 0304 	and.w	r3, r3, #4
 8001040:	2b00      	cmp	r3, #0
 8001042:	d008      	beq.n	8001056 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001044:	4b19      	ldr	r3, [pc, #100]	@ (80010ac <HAL_RCC_ClockConfig+0x1bc>)
 8001046:	689b      	ldr	r3, [r3, #8]
 8001048:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	68db      	ldr	r3, [r3, #12]
 8001050:	4916      	ldr	r1, [pc, #88]	@ (80010ac <HAL_RCC_ClockConfig+0x1bc>)
 8001052:	4313      	orrs	r3, r2
 8001054:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f003 0308 	and.w	r3, r3, #8
 800105e:	2b00      	cmp	r3, #0
 8001060:	d009      	beq.n	8001076 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001062:	4b12      	ldr	r3, [pc, #72]	@ (80010ac <HAL_RCC_ClockConfig+0x1bc>)
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	691b      	ldr	r3, [r3, #16]
 800106e:	00db      	lsls	r3, r3, #3
 8001070:	490e      	ldr	r1, [pc, #56]	@ (80010ac <HAL_RCC_ClockConfig+0x1bc>)
 8001072:	4313      	orrs	r3, r2
 8001074:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001076:	f000 f821 	bl	80010bc <HAL_RCC_GetSysClockFreq>
 800107a:	4602      	mov	r2, r0
 800107c:	4b0b      	ldr	r3, [pc, #44]	@ (80010ac <HAL_RCC_ClockConfig+0x1bc>)
 800107e:	689b      	ldr	r3, [r3, #8]
 8001080:	091b      	lsrs	r3, r3, #4
 8001082:	f003 030f 	and.w	r3, r3, #15
 8001086:	490a      	ldr	r1, [pc, #40]	@ (80010b0 <HAL_RCC_ClockConfig+0x1c0>)
 8001088:	5ccb      	ldrb	r3, [r1, r3]
 800108a:	fa22 f303 	lsr.w	r3, r2, r3
 800108e:	4a09      	ldr	r2, [pc, #36]	@ (80010b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001090:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001092:	4b09      	ldr	r3, [pc, #36]	@ (80010b8 <HAL_RCC_ClockConfig+0x1c8>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4618      	mov	r0, r3
 8001098:	f7ff fb7c 	bl	8000794 <HAL_InitTick>

  return HAL_OK;
 800109c:	2300      	movs	r3, #0
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3710      	adds	r7, #16
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	40023c00 	.word	0x40023c00
 80010ac:	40023800 	.word	0x40023800
 80010b0:	080027e4 	.word	0x080027e4
 80010b4:	20000000 	.word	0x20000000
 80010b8:	20000004 	.word	0x20000004

080010bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80010bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80010c0:	b090      	sub	sp, #64	@ 0x40
 80010c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80010c4:	2300      	movs	r3, #0
 80010c6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80010c8:	2300      	movs	r3, #0
 80010ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80010cc:	2300      	movs	r3, #0
 80010ce:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80010d0:	2300      	movs	r3, #0
 80010d2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80010d4:	4b59      	ldr	r3, [pc, #356]	@ (800123c <HAL_RCC_GetSysClockFreq+0x180>)
 80010d6:	689b      	ldr	r3, [r3, #8]
 80010d8:	f003 030c 	and.w	r3, r3, #12
 80010dc:	2b08      	cmp	r3, #8
 80010de:	d00d      	beq.n	80010fc <HAL_RCC_GetSysClockFreq+0x40>
 80010e0:	2b08      	cmp	r3, #8
 80010e2:	f200 80a1 	bhi.w	8001228 <HAL_RCC_GetSysClockFreq+0x16c>
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d002      	beq.n	80010f0 <HAL_RCC_GetSysClockFreq+0x34>
 80010ea:	2b04      	cmp	r3, #4
 80010ec:	d003      	beq.n	80010f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80010ee:	e09b      	b.n	8001228 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80010f0:	4b53      	ldr	r3, [pc, #332]	@ (8001240 <HAL_RCC_GetSysClockFreq+0x184>)
 80010f2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80010f4:	e09b      	b.n	800122e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80010f6:	4b53      	ldr	r3, [pc, #332]	@ (8001244 <HAL_RCC_GetSysClockFreq+0x188>)
 80010f8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80010fa:	e098      	b.n	800122e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80010fc:	4b4f      	ldr	r3, [pc, #316]	@ (800123c <HAL_RCC_GetSysClockFreq+0x180>)
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001104:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001106:	4b4d      	ldr	r3, [pc, #308]	@ (800123c <HAL_RCC_GetSysClockFreq+0x180>)
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800110e:	2b00      	cmp	r3, #0
 8001110:	d028      	beq.n	8001164 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001112:	4b4a      	ldr	r3, [pc, #296]	@ (800123c <HAL_RCC_GetSysClockFreq+0x180>)
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	099b      	lsrs	r3, r3, #6
 8001118:	2200      	movs	r2, #0
 800111a:	623b      	str	r3, [r7, #32]
 800111c:	627a      	str	r2, [r7, #36]	@ 0x24
 800111e:	6a3b      	ldr	r3, [r7, #32]
 8001120:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001124:	2100      	movs	r1, #0
 8001126:	4b47      	ldr	r3, [pc, #284]	@ (8001244 <HAL_RCC_GetSysClockFreq+0x188>)
 8001128:	fb03 f201 	mul.w	r2, r3, r1
 800112c:	2300      	movs	r3, #0
 800112e:	fb00 f303 	mul.w	r3, r0, r3
 8001132:	4413      	add	r3, r2
 8001134:	4a43      	ldr	r2, [pc, #268]	@ (8001244 <HAL_RCC_GetSysClockFreq+0x188>)
 8001136:	fba0 1202 	umull	r1, r2, r0, r2
 800113a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800113c:	460a      	mov	r2, r1
 800113e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001140:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001142:	4413      	add	r3, r2
 8001144:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001146:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001148:	2200      	movs	r2, #0
 800114a:	61bb      	str	r3, [r7, #24]
 800114c:	61fa      	str	r2, [r7, #28]
 800114e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001152:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001156:	f7ff f84b 	bl	80001f0 <__aeabi_uldivmod>
 800115a:	4602      	mov	r2, r0
 800115c:	460b      	mov	r3, r1
 800115e:	4613      	mov	r3, r2
 8001160:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001162:	e053      	b.n	800120c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001164:	4b35      	ldr	r3, [pc, #212]	@ (800123c <HAL_RCC_GetSysClockFreq+0x180>)
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	099b      	lsrs	r3, r3, #6
 800116a:	2200      	movs	r2, #0
 800116c:	613b      	str	r3, [r7, #16]
 800116e:	617a      	str	r2, [r7, #20]
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001176:	f04f 0b00 	mov.w	fp, #0
 800117a:	4652      	mov	r2, sl
 800117c:	465b      	mov	r3, fp
 800117e:	f04f 0000 	mov.w	r0, #0
 8001182:	f04f 0100 	mov.w	r1, #0
 8001186:	0159      	lsls	r1, r3, #5
 8001188:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800118c:	0150      	lsls	r0, r2, #5
 800118e:	4602      	mov	r2, r0
 8001190:	460b      	mov	r3, r1
 8001192:	ebb2 080a 	subs.w	r8, r2, sl
 8001196:	eb63 090b 	sbc.w	r9, r3, fp
 800119a:	f04f 0200 	mov.w	r2, #0
 800119e:	f04f 0300 	mov.w	r3, #0
 80011a2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80011a6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80011aa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80011ae:	ebb2 0408 	subs.w	r4, r2, r8
 80011b2:	eb63 0509 	sbc.w	r5, r3, r9
 80011b6:	f04f 0200 	mov.w	r2, #0
 80011ba:	f04f 0300 	mov.w	r3, #0
 80011be:	00eb      	lsls	r3, r5, #3
 80011c0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80011c4:	00e2      	lsls	r2, r4, #3
 80011c6:	4614      	mov	r4, r2
 80011c8:	461d      	mov	r5, r3
 80011ca:	eb14 030a 	adds.w	r3, r4, sl
 80011ce:	603b      	str	r3, [r7, #0]
 80011d0:	eb45 030b 	adc.w	r3, r5, fp
 80011d4:	607b      	str	r3, [r7, #4]
 80011d6:	f04f 0200 	mov.w	r2, #0
 80011da:	f04f 0300 	mov.w	r3, #0
 80011de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80011e2:	4629      	mov	r1, r5
 80011e4:	028b      	lsls	r3, r1, #10
 80011e6:	4621      	mov	r1, r4
 80011e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80011ec:	4621      	mov	r1, r4
 80011ee:	028a      	lsls	r2, r1, #10
 80011f0:	4610      	mov	r0, r2
 80011f2:	4619      	mov	r1, r3
 80011f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011f6:	2200      	movs	r2, #0
 80011f8:	60bb      	str	r3, [r7, #8]
 80011fa:	60fa      	str	r2, [r7, #12]
 80011fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001200:	f7fe fff6 	bl	80001f0 <__aeabi_uldivmod>
 8001204:	4602      	mov	r2, r0
 8001206:	460b      	mov	r3, r1
 8001208:	4613      	mov	r3, r2
 800120a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800120c:	4b0b      	ldr	r3, [pc, #44]	@ (800123c <HAL_RCC_GetSysClockFreq+0x180>)
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	0c1b      	lsrs	r3, r3, #16
 8001212:	f003 0303 	and.w	r3, r3, #3
 8001216:	3301      	adds	r3, #1
 8001218:	005b      	lsls	r3, r3, #1
 800121a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800121c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800121e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001220:	fbb2 f3f3 	udiv	r3, r2, r3
 8001224:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001226:	e002      	b.n	800122e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001228:	4b05      	ldr	r3, [pc, #20]	@ (8001240 <HAL_RCC_GetSysClockFreq+0x184>)
 800122a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800122c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800122e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001230:	4618      	mov	r0, r3
 8001232:	3740      	adds	r7, #64	@ 0x40
 8001234:	46bd      	mov	sp, r7
 8001236:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800123a:	bf00      	nop
 800123c:	40023800 	.word	0x40023800
 8001240:	00f42400 	.word	0x00f42400
 8001244:	017d7840 	.word	0x017d7840

08001248 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8001248:	b480      	push	{r7}
 800124a:	b085      	sub	sp, #20
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001252:	2300      	movs	r3, #0
 8001254:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8001256:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800125a:	2b84      	cmp	r3, #132	@ 0x84
 800125c:	d005      	beq.n	800126a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800125e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	4413      	add	r3, r2
 8001266:	3303      	adds	r3, #3
 8001268:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800126a:	68fb      	ldr	r3, [r7, #12]
}
 800126c:	4618      	mov	r0, r3
 800126e:	3714      	adds	r7, #20
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr

08001278 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800127c:	f000 fae4 	bl	8001848 <vTaskStartScheduler>
  
  return osOK;
 8001280:	2300      	movs	r3, #0
}
 8001282:	4618      	mov	r0, r3
 8001284:	bd80      	pop	{r7, pc}

08001286 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001286:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001288:	b089      	sub	sp, #36	@ 0x24
 800128a:	af04      	add	r7, sp, #16
 800128c:	6078      	str	r0, [r7, #4]
 800128e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	695b      	ldr	r3, [r3, #20]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d020      	beq.n	80012da <osThreadCreate+0x54>
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	699b      	ldr	r3, [r3, #24]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d01c      	beq.n	80012da <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	685c      	ldr	r4, [r3, #4]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	691e      	ldr	r6, [r3, #16]
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff ffc8 	bl	8001248 <makeFreeRtosPriority>
 80012b8:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	695b      	ldr	r3, [r3, #20]
 80012be:	687a      	ldr	r2, [r7, #4]
 80012c0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80012c2:	9202      	str	r2, [sp, #8]
 80012c4:	9301      	str	r3, [sp, #4]
 80012c6:	9100      	str	r1, [sp, #0]
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	4632      	mov	r2, r6
 80012cc:	4629      	mov	r1, r5
 80012ce:	4620      	mov	r0, r4
 80012d0:	f000 f8ed 	bl	80014ae <xTaskCreateStatic>
 80012d4:	4603      	mov	r3, r0
 80012d6:	60fb      	str	r3, [r7, #12]
 80012d8:	e01c      	b.n	8001314 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	685c      	ldr	r4, [r3, #4]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80012e6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff ffaa 	bl	8001248 <makeFreeRtosPriority>
 80012f4:	4602      	mov	r2, r0
 80012f6:	f107 030c 	add.w	r3, r7, #12
 80012fa:	9301      	str	r3, [sp, #4]
 80012fc:	9200      	str	r2, [sp, #0]
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	4632      	mov	r2, r6
 8001302:	4629      	mov	r1, r5
 8001304:	4620      	mov	r0, r4
 8001306:	f000 f932 	bl	800156e <xTaskCreate>
 800130a:	4603      	mov	r3, r0
 800130c:	2b01      	cmp	r3, #1
 800130e:	d001      	beq.n	8001314 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8001310:	2300      	movs	r3, #0
 8001312:	e000      	b.n	8001316 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8001314:	68fb      	ldr	r3, [r7, #12]
}
 8001316:	4618      	mov	r0, r3
 8001318:	3714      	adds	r7, #20
 800131a:	46bd      	mov	sp, r7
 800131c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800131e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800131e:	b580      	push	{r7, lr}
 8001320:	b084      	sub	sp, #16
 8001322:	af00      	add	r7, sp, #0
 8001324:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <osDelay+0x16>
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	e000      	b.n	8001336 <osDelay+0x18>
 8001334:	2301      	movs	r3, #1
 8001336:	4618      	mov	r0, r3
 8001338:	f000 fa50 	bl	80017dc <vTaskDelay>
  
  return osOK;
 800133c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800133e:	4618      	mov	r0, r3
 8001340:	3710      	adds	r7, #16
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}

08001346 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001346:	b480      	push	{r7}
 8001348:	b083      	sub	sp, #12
 800134a:	af00      	add	r7, sp, #0
 800134c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	f103 0208 	add.w	r2, r3, #8
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	f04f 32ff 	mov.w	r2, #4294967295
 800135e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f103 0208 	add.w	r2, r3, #8
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	f103 0208 	add.w	r2, r3, #8
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2200      	movs	r2, #0
 8001378:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800137a:	bf00      	nop
 800137c:	370c      	adds	r7, #12
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr

08001386 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001386:	b480      	push	{r7}
 8001388:	b083      	sub	sp, #12
 800138a:	af00      	add	r7, sp, #0
 800138c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2200      	movs	r2, #0
 8001392:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001394:	bf00      	nop
 8001396:	370c      	adds	r7, #12
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr

080013a0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80013a0:	b480      	push	{r7}
 80013a2:	b085      	sub	sp, #20
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	68fa      	ldr	r2, [r7, #12]
 80013b4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	689a      	ldr	r2, [r3, #8]
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	683a      	ldr	r2, [r7, #0]
 80013c4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	683a      	ldr	r2, [r7, #0]
 80013ca:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	687a      	ldr	r2, [r7, #4]
 80013d0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	1c5a      	adds	r2, r3, #1
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	601a      	str	r2, [r3, #0]
}
 80013dc:	bf00      	nop
 80013de:	3714      	adds	r7, #20
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr

080013e8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80013e8:	b480      	push	{r7}
 80013ea:	b085      	sub	sp, #20
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013fe:	d103      	bne.n	8001408 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	691b      	ldr	r3, [r3, #16]
 8001404:	60fb      	str	r3, [r7, #12]
 8001406:	e00c      	b.n	8001422 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	3308      	adds	r3, #8
 800140c:	60fb      	str	r3, [r7, #12]
 800140e:	e002      	b.n	8001416 <vListInsert+0x2e>
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	60fb      	str	r3, [r7, #12]
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	68ba      	ldr	r2, [r7, #8]
 800141e:	429a      	cmp	r2, r3
 8001420:	d2f6      	bcs.n	8001410 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	685a      	ldr	r2, [r3, #4]
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	683a      	ldr	r2, [r7, #0]
 8001430:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	68fa      	ldr	r2, [r7, #12]
 8001436:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	683a      	ldr	r2, [r7, #0]
 800143c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	687a      	ldr	r2, [r7, #4]
 8001442:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	1c5a      	adds	r2, r3, #1
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	601a      	str	r2, [r3, #0]
}
 800144e:	bf00      	nop
 8001450:	3714      	adds	r7, #20
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr

0800145a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800145a:	b480      	push	{r7}
 800145c:	b085      	sub	sp, #20
 800145e:	af00      	add	r7, sp, #0
 8001460:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	691b      	ldr	r3, [r3, #16]
 8001466:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	687a      	ldr	r2, [r7, #4]
 800146e:	6892      	ldr	r2, [r2, #8]
 8001470:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	689b      	ldr	r3, [r3, #8]
 8001476:	687a      	ldr	r2, [r7, #4]
 8001478:	6852      	ldr	r2, [r2, #4]
 800147a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	429a      	cmp	r2, r3
 8001484:	d103      	bne.n	800148e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	689a      	ldr	r2, [r3, #8]
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2200      	movs	r2, #0
 8001492:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	1e5a      	subs	r2, r3, #1
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	681b      	ldr	r3, [r3, #0]
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3714      	adds	r7, #20
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr

080014ae <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80014ae:	b580      	push	{r7, lr}
 80014b0:	b08e      	sub	sp, #56	@ 0x38
 80014b2:	af04      	add	r7, sp, #16
 80014b4:	60f8      	str	r0, [r7, #12]
 80014b6:	60b9      	str	r1, [r7, #8]
 80014b8:	607a      	str	r2, [r7, #4]
 80014ba:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80014bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d10b      	bne.n	80014da <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80014c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80014c6:	f383 8811 	msr	BASEPRI, r3
 80014ca:	f3bf 8f6f 	isb	sy
 80014ce:	f3bf 8f4f 	dsb	sy
 80014d2:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80014d4:	bf00      	nop
 80014d6:	bf00      	nop
 80014d8:	e7fd      	b.n	80014d6 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80014da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d10b      	bne.n	80014f8 <xTaskCreateStatic+0x4a>
	__asm volatile
 80014e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80014e4:	f383 8811 	msr	BASEPRI, r3
 80014e8:	f3bf 8f6f 	isb	sy
 80014ec:	f3bf 8f4f 	dsb	sy
 80014f0:	61fb      	str	r3, [r7, #28]
}
 80014f2:	bf00      	nop
 80014f4:	bf00      	nop
 80014f6:	e7fd      	b.n	80014f4 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80014f8:	2354      	movs	r3, #84	@ 0x54
 80014fa:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	2b54      	cmp	r3, #84	@ 0x54
 8001500:	d00b      	beq.n	800151a <xTaskCreateStatic+0x6c>
	__asm volatile
 8001502:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001506:	f383 8811 	msr	BASEPRI, r3
 800150a:	f3bf 8f6f 	isb	sy
 800150e:	f3bf 8f4f 	dsb	sy
 8001512:	61bb      	str	r3, [r7, #24]
}
 8001514:	bf00      	nop
 8001516:	bf00      	nop
 8001518:	e7fd      	b.n	8001516 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800151a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800151c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800151e:	2b00      	cmp	r3, #0
 8001520:	d01e      	beq.n	8001560 <xTaskCreateStatic+0xb2>
 8001522:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001524:	2b00      	cmp	r3, #0
 8001526:	d01b      	beq.n	8001560 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800152a:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800152c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800152e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001530:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8001532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001534:	2202      	movs	r2, #2
 8001536:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800153a:	2300      	movs	r3, #0
 800153c:	9303      	str	r3, [sp, #12]
 800153e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001540:	9302      	str	r3, [sp, #8]
 8001542:	f107 0314 	add.w	r3, r7, #20
 8001546:	9301      	str	r3, [sp, #4]
 8001548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800154a:	9300      	str	r3, [sp, #0]
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	687a      	ldr	r2, [r7, #4]
 8001550:	68b9      	ldr	r1, [r7, #8]
 8001552:	68f8      	ldr	r0, [r7, #12]
 8001554:	f000 f850 	bl	80015f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001558:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800155a:	f000 f8d5 	bl	8001708 <prvAddNewTaskToReadyList>
 800155e:	e001      	b.n	8001564 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8001560:	2300      	movs	r3, #0
 8001562:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8001564:	697b      	ldr	r3, [r7, #20]
	}
 8001566:	4618      	mov	r0, r3
 8001568:	3728      	adds	r7, #40	@ 0x28
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}

0800156e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800156e:	b580      	push	{r7, lr}
 8001570:	b08c      	sub	sp, #48	@ 0x30
 8001572:	af04      	add	r7, sp, #16
 8001574:	60f8      	str	r0, [r7, #12]
 8001576:	60b9      	str	r1, [r7, #8]
 8001578:	603b      	str	r3, [r7, #0]
 800157a:	4613      	mov	r3, r2
 800157c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800157e:	88fb      	ldrh	r3, [r7, #6]
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	4618      	mov	r0, r3
 8001584:	f000 fef0 	bl	8002368 <pvPortMalloc>
 8001588:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d00e      	beq.n	80015ae <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8001590:	2054      	movs	r0, #84	@ 0x54
 8001592:	f000 fee9 	bl	8002368 <pvPortMalloc>
 8001596:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8001598:	69fb      	ldr	r3, [r7, #28]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d003      	beq.n	80015a6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	697a      	ldr	r2, [r7, #20]
 80015a2:	631a      	str	r2, [r3, #48]	@ 0x30
 80015a4:	e005      	b.n	80015b2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80015a6:	6978      	ldr	r0, [r7, #20]
 80015a8:	f000 ffac 	bl	8002504 <vPortFree>
 80015ac:	e001      	b.n	80015b2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80015ae:	2300      	movs	r3, #0
 80015b0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d017      	beq.n	80015e8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80015b8:	69fb      	ldr	r3, [r7, #28]
 80015ba:	2200      	movs	r2, #0
 80015bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80015c0:	88fa      	ldrh	r2, [r7, #6]
 80015c2:	2300      	movs	r3, #0
 80015c4:	9303      	str	r3, [sp, #12]
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	9302      	str	r3, [sp, #8]
 80015ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015cc:	9301      	str	r3, [sp, #4]
 80015ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015d0:	9300      	str	r3, [sp, #0]
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	68b9      	ldr	r1, [r7, #8]
 80015d6:	68f8      	ldr	r0, [r7, #12]
 80015d8:	f000 f80e 	bl	80015f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80015dc:	69f8      	ldr	r0, [r7, #28]
 80015de:	f000 f893 	bl	8001708 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80015e2:	2301      	movs	r3, #1
 80015e4:	61bb      	str	r3, [r7, #24]
 80015e6:	e002      	b.n	80015ee <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80015e8:	f04f 33ff 	mov.w	r3, #4294967295
 80015ec:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80015ee:	69bb      	ldr	r3, [r7, #24]
	}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3720      	adds	r7, #32
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b088      	sub	sp, #32
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60f8      	str	r0, [r7, #12]
 8001600:	60b9      	str	r1, [r7, #8]
 8001602:	607a      	str	r2, [r7, #4]
 8001604:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001608:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001610:	3b01      	subs	r3, #1
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	4413      	add	r3, r2
 8001616:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8001618:	69bb      	ldr	r3, [r7, #24]
 800161a:	f023 0307 	bic.w	r3, r3, #7
 800161e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001620:	69bb      	ldr	r3, [r7, #24]
 8001622:	f003 0307 	and.w	r3, r3, #7
 8001626:	2b00      	cmp	r3, #0
 8001628:	d00b      	beq.n	8001642 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800162a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800162e:	f383 8811 	msr	BASEPRI, r3
 8001632:	f3bf 8f6f 	isb	sy
 8001636:	f3bf 8f4f 	dsb	sy
 800163a:	617b      	str	r3, [r7, #20]
}
 800163c:	bf00      	nop
 800163e:	bf00      	nop
 8001640:	e7fd      	b.n	800163e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d01f      	beq.n	8001688 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001648:	2300      	movs	r3, #0
 800164a:	61fb      	str	r3, [r7, #28]
 800164c:	e012      	b.n	8001674 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800164e:	68ba      	ldr	r2, [r7, #8]
 8001650:	69fb      	ldr	r3, [r7, #28]
 8001652:	4413      	add	r3, r2
 8001654:	7819      	ldrb	r1, [r3, #0]
 8001656:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001658:	69fb      	ldr	r3, [r7, #28]
 800165a:	4413      	add	r3, r2
 800165c:	3334      	adds	r3, #52	@ 0x34
 800165e:	460a      	mov	r2, r1
 8001660:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8001662:	68ba      	ldr	r2, [r7, #8]
 8001664:	69fb      	ldr	r3, [r7, #28]
 8001666:	4413      	add	r3, r2
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d006      	beq.n	800167c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	3301      	adds	r3, #1
 8001672:	61fb      	str	r3, [r7, #28]
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	2b0f      	cmp	r3, #15
 8001678:	d9e9      	bls.n	800164e <prvInitialiseNewTask+0x56>
 800167a:	e000      	b.n	800167e <prvInitialiseNewTask+0x86>
			{
				break;
 800167c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800167e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001680:	2200      	movs	r2, #0
 8001682:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001686:	e003      	b.n	8001690 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8001688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800168a:	2200      	movs	r2, #0
 800168c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001692:	2b06      	cmp	r3, #6
 8001694:	d901      	bls.n	800169a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001696:	2306      	movs	r3, #6
 8001698:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800169a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800169c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800169e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80016a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80016a4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80016a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016a8:	2200      	movs	r2, #0
 80016aa:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80016ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016ae:	3304      	adds	r3, #4
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7ff fe68 	bl	8001386 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80016b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016b8:	3318      	adds	r3, #24
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7ff fe63 	bl	8001386 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80016c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80016c4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80016c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016c8:	f1c3 0207 	rsb	r2, r3, #7
 80016cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016ce:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80016d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80016d4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80016d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016d8:	2200      	movs	r2, #0
 80016da:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80016dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016de:	2200      	movs	r2, #0
 80016e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80016e4:	683a      	ldr	r2, [r7, #0]
 80016e6:	68f9      	ldr	r1, [r7, #12]
 80016e8:	69b8      	ldr	r0, [r7, #24]
 80016ea:	f000 fc2b 	bl	8001f44 <pxPortInitialiseStack>
 80016ee:	4602      	mov	r2, r0
 80016f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016f2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80016f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d002      	beq.n	8001700 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80016fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80016fe:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001700:	bf00      	nop
 8001702:	3720      	adds	r7, #32
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}

08001708 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001710:	f000 fd4a 	bl	80021a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001714:	4b2a      	ldr	r3, [pc, #168]	@ (80017c0 <prvAddNewTaskToReadyList+0xb8>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	3301      	adds	r3, #1
 800171a:	4a29      	ldr	r2, [pc, #164]	@ (80017c0 <prvAddNewTaskToReadyList+0xb8>)
 800171c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800171e:	4b29      	ldr	r3, [pc, #164]	@ (80017c4 <prvAddNewTaskToReadyList+0xbc>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d109      	bne.n	800173a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8001726:	4a27      	ldr	r2, [pc, #156]	@ (80017c4 <prvAddNewTaskToReadyList+0xbc>)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800172c:	4b24      	ldr	r3, [pc, #144]	@ (80017c0 <prvAddNewTaskToReadyList+0xb8>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	2b01      	cmp	r3, #1
 8001732:	d110      	bne.n	8001756 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001734:	f000 fac4 	bl	8001cc0 <prvInitialiseTaskLists>
 8001738:	e00d      	b.n	8001756 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800173a:	4b23      	ldr	r3, [pc, #140]	@ (80017c8 <prvAddNewTaskToReadyList+0xc0>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d109      	bne.n	8001756 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001742:	4b20      	ldr	r3, [pc, #128]	@ (80017c4 <prvAddNewTaskToReadyList+0xbc>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800174c:	429a      	cmp	r2, r3
 800174e:	d802      	bhi.n	8001756 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001750:	4a1c      	ldr	r2, [pc, #112]	@ (80017c4 <prvAddNewTaskToReadyList+0xbc>)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8001756:	4b1d      	ldr	r3, [pc, #116]	@ (80017cc <prvAddNewTaskToReadyList+0xc4>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	3301      	adds	r3, #1
 800175c:	4a1b      	ldr	r2, [pc, #108]	@ (80017cc <prvAddNewTaskToReadyList+0xc4>)
 800175e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001764:	2201      	movs	r2, #1
 8001766:	409a      	lsls	r2, r3
 8001768:	4b19      	ldr	r3, [pc, #100]	@ (80017d0 <prvAddNewTaskToReadyList+0xc8>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4313      	orrs	r3, r2
 800176e:	4a18      	ldr	r2, [pc, #96]	@ (80017d0 <prvAddNewTaskToReadyList+0xc8>)
 8001770:	6013      	str	r3, [r2, #0]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001776:	4613      	mov	r3, r2
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	4413      	add	r3, r2
 800177c:	009b      	lsls	r3, r3, #2
 800177e:	4a15      	ldr	r2, [pc, #84]	@ (80017d4 <prvAddNewTaskToReadyList+0xcc>)
 8001780:	441a      	add	r2, r3
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	3304      	adds	r3, #4
 8001786:	4619      	mov	r1, r3
 8001788:	4610      	mov	r0, r2
 800178a:	f7ff fe09 	bl	80013a0 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800178e:	f000 fd3d 	bl	800220c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8001792:	4b0d      	ldr	r3, [pc, #52]	@ (80017c8 <prvAddNewTaskToReadyList+0xc0>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d00e      	beq.n	80017b8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800179a:	4b0a      	ldr	r3, [pc, #40]	@ (80017c4 <prvAddNewTaskToReadyList+0xbc>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d207      	bcs.n	80017b8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80017a8:	4b0b      	ldr	r3, [pc, #44]	@ (80017d8 <prvAddNewTaskToReadyList+0xd0>)
 80017aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80017ae:	601a      	str	r2, [r3, #0]
 80017b0:	f3bf 8f4f 	dsb	sy
 80017b4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80017b8:	bf00      	nop
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	20000388 	.word	0x20000388
 80017c4:	20000288 	.word	0x20000288
 80017c8:	20000394 	.word	0x20000394
 80017cc:	200003a4 	.word	0x200003a4
 80017d0:	20000390 	.word	0x20000390
 80017d4:	2000028c 	.word	0x2000028c
 80017d8:	e000ed04 	.word	0xe000ed04

080017dc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80017e4:	2300      	movs	r3, #0
 80017e6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d018      	beq.n	8001820 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80017ee:	4b14      	ldr	r3, [pc, #80]	@ (8001840 <vTaskDelay+0x64>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d00b      	beq.n	800180e <vTaskDelay+0x32>
	__asm volatile
 80017f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80017fa:	f383 8811 	msr	BASEPRI, r3
 80017fe:	f3bf 8f6f 	isb	sy
 8001802:	f3bf 8f4f 	dsb	sy
 8001806:	60bb      	str	r3, [r7, #8]
}
 8001808:	bf00      	nop
 800180a:	bf00      	nop
 800180c:	e7fd      	b.n	800180a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800180e:	f000 f87d 	bl	800190c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001812:	2100      	movs	r1, #0
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f000 fb2f 	bl	8001e78 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800181a:	f000 f885 	bl	8001928 <xTaskResumeAll>
 800181e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d107      	bne.n	8001836 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8001826:	4b07      	ldr	r3, [pc, #28]	@ (8001844 <vTaskDelay+0x68>)
 8001828:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800182c:	601a      	str	r2, [r3, #0]
 800182e:	f3bf 8f4f 	dsb	sy
 8001832:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8001836:	bf00      	nop
 8001838:	3710      	adds	r7, #16
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	200003b0 	.word	0x200003b0
 8001844:	e000ed04 	.word	0xe000ed04

08001848 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b08a      	sub	sp, #40	@ 0x28
 800184c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800184e:	2300      	movs	r3, #0
 8001850:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8001852:	2300      	movs	r3, #0
 8001854:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8001856:	463a      	mov	r2, r7
 8001858:	1d39      	adds	r1, r7, #4
 800185a:	f107 0308 	add.w	r3, r7, #8
 800185e:	4618      	mov	r0, r3
 8001860:	f7fe fe3e 	bl	80004e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8001864:	6839      	ldr	r1, [r7, #0]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	68ba      	ldr	r2, [r7, #8]
 800186a:	9202      	str	r2, [sp, #8]
 800186c:	9301      	str	r3, [sp, #4]
 800186e:	2300      	movs	r3, #0
 8001870:	9300      	str	r3, [sp, #0]
 8001872:	2300      	movs	r3, #0
 8001874:	460a      	mov	r2, r1
 8001876:	491f      	ldr	r1, [pc, #124]	@ (80018f4 <vTaskStartScheduler+0xac>)
 8001878:	481f      	ldr	r0, [pc, #124]	@ (80018f8 <vTaskStartScheduler+0xb0>)
 800187a:	f7ff fe18 	bl	80014ae <xTaskCreateStatic>
 800187e:	4603      	mov	r3, r0
 8001880:	4a1e      	ldr	r2, [pc, #120]	@ (80018fc <vTaskStartScheduler+0xb4>)
 8001882:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8001884:	4b1d      	ldr	r3, [pc, #116]	@ (80018fc <vTaskStartScheduler+0xb4>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d002      	beq.n	8001892 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800188c:	2301      	movs	r3, #1
 800188e:	617b      	str	r3, [r7, #20]
 8001890:	e001      	b.n	8001896 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8001892:	2300      	movs	r3, #0
 8001894:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	2b01      	cmp	r3, #1
 800189a:	d116      	bne.n	80018ca <vTaskStartScheduler+0x82>
	__asm volatile
 800189c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018a0:	f383 8811 	msr	BASEPRI, r3
 80018a4:	f3bf 8f6f 	isb	sy
 80018a8:	f3bf 8f4f 	dsb	sy
 80018ac:	613b      	str	r3, [r7, #16]
}
 80018ae:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80018b0:	4b13      	ldr	r3, [pc, #76]	@ (8001900 <vTaskStartScheduler+0xb8>)
 80018b2:	f04f 32ff 	mov.w	r2, #4294967295
 80018b6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80018b8:	4b12      	ldr	r3, [pc, #72]	@ (8001904 <vTaskStartScheduler+0xbc>)
 80018ba:	2201      	movs	r2, #1
 80018bc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80018be:	4b12      	ldr	r3, [pc, #72]	@ (8001908 <vTaskStartScheduler+0xc0>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80018c4:	f000 fbcc 	bl	8002060 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80018c8:	e00f      	b.n	80018ea <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018d0:	d10b      	bne.n	80018ea <vTaskStartScheduler+0xa2>
	__asm volatile
 80018d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018d6:	f383 8811 	msr	BASEPRI, r3
 80018da:	f3bf 8f6f 	isb	sy
 80018de:	f3bf 8f4f 	dsb	sy
 80018e2:	60fb      	str	r3, [r7, #12]
}
 80018e4:	bf00      	nop
 80018e6:	bf00      	nop
 80018e8:	e7fd      	b.n	80018e6 <vTaskStartScheduler+0x9e>
}
 80018ea:	bf00      	nop
 80018ec:	3718      	adds	r7, #24
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	080027dc 	.word	0x080027dc
 80018f8:	08001c91 	.word	0x08001c91
 80018fc:	200003ac 	.word	0x200003ac
 8001900:	200003a8 	.word	0x200003a8
 8001904:	20000394 	.word	0x20000394
 8001908:	2000038c 	.word	0x2000038c

0800190c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8001910:	4b04      	ldr	r3, [pc, #16]	@ (8001924 <vTaskSuspendAll+0x18>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	3301      	adds	r3, #1
 8001916:	4a03      	ldr	r2, [pc, #12]	@ (8001924 <vTaskSuspendAll+0x18>)
 8001918:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800191a:	bf00      	nop
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr
 8001924:	200003b0 	.word	0x200003b0

08001928 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b084      	sub	sp, #16
 800192c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800192e:	2300      	movs	r3, #0
 8001930:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001932:	2300      	movs	r3, #0
 8001934:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001936:	4b42      	ldr	r3, [pc, #264]	@ (8001a40 <xTaskResumeAll+0x118>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d10b      	bne.n	8001956 <xTaskResumeAll+0x2e>
	__asm volatile
 800193e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001942:	f383 8811 	msr	BASEPRI, r3
 8001946:	f3bf 8f6f 	isb	sy
 800194a:	f3bf 8f4f 	dsb	sy
 800194e:	603b      	str	r3, [r7, #0]
}
 8001950:	bf00      	nop
 8001952:	bf00      	nop
 8001954:	e7fd      	b.n	8001952 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001956:	f000 fc27 	bl	80021a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800195a:	4b39      	ldr	r3, [pc, #228]	@ (8001a40 <xTaskResumeAll+0x118>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	3b01      	subs	r3, #1
 8001960:	4a37      	ldr	r2, [pc, #220]	@ (8001a40 <xTaskResumeAll+0x118>)
 8001962:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001964:	4b36      	ldr	r3, [pc, #216]	@ (8001a40 <xTaskResumeAll+0x118>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d161      	bne.n	8001a30 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800196c:	4b35      	ldr	r3, [pc, #212]	@ (8001a44 <xTaskResumeAll+0x11c>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d05d      	beq.n	8001a30 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001974:	e02e      	b.n	80019d4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001976:	4b34      	ldr	r3, [pc, #208]	@ (8001a48 <xTaskResumeAll+0x120>)
 8001978:	68db      	ldr	r3, [r3, #12]
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	3318      	adds	r3, #24
 8001982:	4618      	mov	r0, r3
 8001984:	f7ff fd69 	bl	800145a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	3304      	adds	r3, #4
 800198c:	4618      	mov	r0, r3
 800198e:	f7ff fd64 	bl	800145a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001996:	2201      	movs	r2, #1
 8001998:	409a      	lsls	r2, r3
 800199a:	4b2c      	ldr	r3, [pc, #176]	@ (8001a4c <xTaskResumeAll+0x124>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4313      	orrs	r3, r2
 80019a0:	4a2a      	ldr	r2, [pc, #168]	@ (8001a4c <xTaskResumeAll+0x124>)
 80019a2:	6013      	str	r3, [r2, #0]
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019a8:	4613      	mov	r3, r2
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	4413      	add	r3, r2
 80019ae:	009b      	lsls	r3, r3, #2
 80019b0:	4a27      	ldr	r2, [pc, #156]	@ (8001a50 <xTaskResumeAll+0x128>)
 80019b2:	441a      	add	r2, r3
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	3304      	adds	r3, #4
 80019b8:	4619      	mov	r1, r3
 80019ba:	4610      	mov	r0, r2
 80019bc:	f7ff fcf0 	bl	80013a0 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019c4:	4b23      	ldr	r3, [pc, #140]	@ (8001a54 <xTaskResumeAll+0x12c>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019ca:	429a      	cmp	r2, r3
 80019cc:	d302      	bcc.n	80019d4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80019ce:	4b22      	ldr	r3, [pc, #136]	@ (8001a58 <xTaskResumeAll+0x130>)
 80019d0:	2201      	movs	r2, #1
 80019d2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80019d4:	4b1c      	ldr	r3, [pc, #112]	@ (8001a48 <xTaskResumeAll+0x120>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d1cc      	bne.n	8001976 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80019e2:	f000 fa0b 	bl	8001dfc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80019e6:	4b1d      	ldr	r3, [pc, #116]	@ (8001a5c <xTaskResumeAll+0x134>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d010      	beq.n	8001a14 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80019f2:	f000 f837 	bl	8001a64 <xTaskIncrementTick>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d002      	beq.n	8001a02 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80019fc:	4b16      	ldr	r3, [pc, #88]	@ (8001a58 <xTaskResumeAll+0x130>)
 80019fe:	2201      	movs	r2, #1
 8001a00:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	3b01      	subs	r3, #1
 8001a06:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d1f1      	bne.n	80019f2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8001a0e:	4b13      	ldr	r3, [pc, #76]	@ (8001a5c <xTaskResumeAll+0x134>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001a14:	4b10      	ldr	r3, [pc, #64]	@ (8001a58 <xTaskResumeAll+0x130>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d009      	beq.n	8001a30 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8001a20:	4b0f      	ldr	r3, [pc, #60]	@ (8001a60 <xTaskResumeAll+0x138>)
 8001a22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	f3bf 8f4f 	dsb	sy
 8001a2c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8001a30:	f000 fbec 	bl	800220c <vPortExitCritical>

	return xAlreadyYielded;
 8001a34:	68bb      	ldr	r3, [r7, #8]
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3710      	adds	r7, #16
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	200003b0 	.word	0x200003b0
 8001a44:	20000388 	.word	0x20000388
 8001a48:	20000348 	.word	0x20000348
 8001a4c:	20000390 	.word	0x20000390
 8001a50:	2000028c 	.word	0x2000028c
 8001a54:	20000288 	.word	0x20000288
 8001a58:	2000039c 	.word	0x2000039c
 8001a5c:	20000398 	.word	0x20000398
 8001a60:	e000ed04 	.word	0xe000ed04

08001a64 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b086      	sub	sp, #24
 8001a68:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001a6e:	4b4f      	ldr	r3, [pc, #316]	@ (8001bac <xTaskIncrementTick+0x148>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	f040 808f 	bne.w	8001b96 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001a78:	4b4d      	ldr	r3, [pc, #308]	@ (8001bb0 <xTaskIncrementTick+0x14c>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8001a80:	4a4b      	ldr	r2, [pc, #300]	@ (8001bb0 <xTaskIncrementTick+0x14c>)
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d121      	bne.n	8001ad0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8001a8c:	4b49      	ldr	r3, [pc, #292]	@ (8001bb4 <xTaskIncrementTick+0x150>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d00b      	beq.n	8001aae <xTaskIncrementTick+0x4a>
	__asm volatile
 8001a96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a9a:	f383 8811 	msr	BASEPRI, r3
 8001a9e:	f3bf 8f6f 	isb	sy
 8001aa2:	f3bf 8f4f 	dsb	sy
 8001aa6:	603b      	str	r3, [r7, #0]
}
 8001aa8:	bf00      	nop
 8001aaa:	bf00      	nop
 8001aac:	e7fd      	b.n	8001aaa <xTaskIncrementTick+0x46>
 8001aae:	4b41      	ldr	r3, [pc, #260]	@ (8001bb4 <xTaskIncrementTick+0x150>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	60fb      	str	r3, [r7, #12]
 8001ab4:	4b40      	ldr	r3, [pc, #256]	@ (8001bb8 <xTaskIncrementTick+0x154>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a3e      	ldr	r2, [pc, #248]	@ (8001bb4 <xTaskIncrementTick+0x150>)
 8001aba:	6013      	str	r3, [r2, #0]
 8001abc:	4a3e      	ldr	r2, [pc, #248]	@ (8001bb8 <xTaskIncrementTick+0x154>)
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	6013      	str	r3, [r2, #0]
 8001ac2:	4b3e      	ldr	r3, [pc, #248]	@ (8001bbc <xTaskIncrementTick+0x158>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	4a3c      	ldr	r2, [pc, #240]	@ (8001bbc <xTaskIncrementTick+0x158>)
 8001aca:	6013      	str	r3, [r2, #0]
 8001acc:	f000 f996 	bl	8001dfc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001ad0:	4b3b      	ldr	r3, [pc, #236]	@ (8001bc0 <xTaskIncrementTick+0x15c>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	693a      	ldr	r2, [r7, #16]
 8001ad6:	429a      	cmp	r2, r3
 8001ad8:	d348      	bcc.n	8001b6c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001ada:	4b36      	ldr	r3, [pc, #216]	@ (8001bb4 <xTaskIncrementTick+0x150>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d104      	bne.n	8001aee <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001ae4:	4b36      	ldr	r3, [pc, #216]	@ (8001bc0 <xTaskIncrementTick+0x15c>)
 8001ae6:	f04f 32ff 	mov.w	r2, #4294967295
 8001aea:	601a      	str	r2, [r3, #0]
					break;
 8001aec:	e03e      	b.n	8001b6c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001aee:	4b31      	ldr	r3, [pc, #196]	@ (8001bb4 <xTaskIncrementTick+0x150>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	68db      	ldr	r3, [r3, #12]
 8001af6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8001afe:	693a      	ldr	r2, [r7, #16]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d203      	bcs.n	8001b0e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8001b06:	4a2e      	ldr	r2, [pc, #184]	@ (8001bc0 <xTaskIncrementTick+0x15c>)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8001b0c:	e02e      	b.n	8001b6c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	3304      	adds	r3, #4
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7ff fca1 	bl	800145a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d004      	beq.n	8001b2a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	3318      	adds	r3, #24
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7ff fc98 	bl	800145a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8001b2a:	68bb      	ldr	r3, [r7, #8]
 8001b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b2e:	2201      	movs	r2, #1
 8001b30:	409a      	lsls	r2, r3
 8001b32:	4b24      	ldr	r3, [pc, #144]	@ (8001bc4 <xTaskIncrementTick+0x160>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4313      	orrs	r3, r2
 8001b38:	4a22      	ldr	r2, [pc, #136]	@ (8001bc4 <xTaskIncrementTick+0x160>)
 8001b3a:	6013      	str	r3, [r2, #0]
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b40:	4613      	mov	r3, r2
 8001b42:	009b      	lsls	r3, r3, #2
 8001b44:	4413      	add	r3, r2
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	4a1f      	ldr	r2, [pc, #124]	@ (8001bc8 <xTaskIncrementTick+0x164>)
 8001b4a:	441a      	add	r2, r3
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	3304      	adds	r3, #4
 8001b50:	4619      	mov	r1, r3
 8001b52:	4610      	mov	r0, r2
 8001b54:	f7ff fc24 	bl	80013a0 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001bcc <xTaskIncrementTick+0x168>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d3b9      	bcc.n	8001ada <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8001b66:	2301      	movs	r3, #1
 8001b68:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001b6a:	e7b6      	b.n	8001ada <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001b6c:	4b17      	ldr	r3, [pc, #92]	@ (8001bcc <xTaskIncrementTick+0x168>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b72:	4915      	ldr	r1, [pc, #84]	@ (8001bc8 <xTaskIncrementTick+0x164>)
 8001b74:	4613      	mov	r3, r2
 8001b76:	009b      	lsls	r3, r3, #2
 8001b78:	4413      	add	r3, r2
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	440b      	add	r3, r1
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d901      	bls.n	8001b88 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8001b84:	2301      	movs	r3, #1
 8001b86:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8001b88:	4b11      	ldr	r3, [pc, #68]	@ (8001bd0 <xTaskIncrementTick+0x16c>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d007      	beq.n	8001ba0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8001b90:	2301      	movs	r3, #1
 8001b92:	617b      	str	r3, [r7, #20]
 8001b94:	e004      	b.n	8001ba0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8001b96:	4b0f      	ldr	r3, [pc, #60]	@ (8001bd4 <xTaskIncrementTick+0x170>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001bd4 <xTaskIncrementTick+0x170>)
 8001b9e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8001ba0:	697b      	ldr	r3, [r7, #20]
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3718      	adds	r7, #24
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	200003b0 	.word	0x200003b0
 8001bb0:	2000038c 	.word	0x2000038c
 8001bb4:	20000340 	.word	0x20000340
 8001bb8:	20000344 	.word	0x20000344
 8001bbc:	200003a0 	.word	0x200003a0
 8001bc0:	200003a8 	.word	0x200003a8
 8001bc4:	20000390 	.word	0x20000390
 8001bc8:	2000028c 	.word	0x2000028c
 8001bcc:	20000288 	.word	0x20000288
 8001bd0:	2000039c 	.word	0x2000039c
 8001bd4:	20000398 	.word	0x20000398

08001bd8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b087      	sub	sp, #28
 8001bdc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001bde:	4b27      	ldr	r3, [pc, #156]	@ (8001c7c <vTaskSwitchContext+0xa4>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d003      	beq.n	8001bee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8001be6:	4b26      	ldr	r3, [pc, #152]	@ (8001c80 <vTaskSwitchContext+0xa8>)
 8001be8:	2201      	movs	r2, #1
 8001bea:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8001bec:	e040      	b.n	8001c70 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8001bee:	4b24      	ldr	r3, [pc, #144]	@ (8001c80 <vTaskSwitchContext+0xa8>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001bf4:	4b23      	ldr	r3, [pc, #140]	@ (8001c84 <vTaskSwitchContext+0xac>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	fab3 f383 	clz	r3, r3
 8001c00:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8001c02:	7afb      	ldrb	r3, [r7, #11]
 8001c04:	f1c3 031f 	rsb	r3, r3, #31
 8001c08:	617b      	str	r3, [r7, #20]
 8001c0a:	491f      	ldr	r1, [pc, #124]	@ (8001c88 <vTaskSwitchContext+0xb0>)
 8001c0c:	697a      	ldr	r2, [r7, #20]
 8001c0e:	4613      	mov	r3, r2
 8001c10:	009b      	lsls	r3, r3, #2
 8001c12:	4413      	add	r3, r2
 8001c14:	009b      	lsls	r3, r3, #2
 8001c16:	440b      	add	r3, r1
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d10b      	bne.n	8001c36 <vTaskSwitchContext+0x5e>
	__asm volatile
 8001c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c22:	f383 8811 	msr	BASEPRI, r3
 8001c26:	f3bf 8f6f 	isb	sy
 8001c2a:	f3bf 8f4f 	dsb	sy
 8001c2e:	607b      	str	r3, [r7, #4]
}
 8001c30:	bf00      	nop
 8001c32:	bf00      	nop
 8001c34:	e7fd      	b.n	8001c32 <vTaskSwitchContext+0x5a>
 8001c36:	697a      	ldr	r2, [r7, #20]
 8001c38:	4613      	mov	r3, r2
 8001c3a:	009b      	lsls	r3, r3, #2
 8001c3c:	4413      	add	r3, r2
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	4a11      	ldr	r2, [pc, #68]	@ (8001c88 <vTaskSwitchContext+0xb0>)
 8001c42:	4413      	add	r3, r2
 8001c44:	613b      	str	r3, [r7, #16]
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	685a      	ldr	r2, [r3, #4]
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	605a      	str	r2, [r3, #4]
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	685a      	ldr	r2, [r3, #4]
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	3308      	adds	r3, #8
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d104      	bne.n	8001c66 <vTaskSwitchContext+0x8e>
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	685a      	ldr	r2, [r3, #4]
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	605a      	str	r2, [r3, #4]
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	4a07      	ldr	r2, [pc, #28]	@ (8001c8c <vTaskSwitchContext+0xb4>)
 8001c6e:	6013      	str	r3, [r2, #0]
}
 8001c70:	bf00      	nop
 8001c72:	371c      	adds	r7, #28
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr
 8001c7c:	200003b0 	.word	0x200003b0
 8001c80:	2000039c 	.word	0x2000039c
 8001c84:	20000390 	.word	0x20000390
 8001c88:	2000028c 	.word	0x2000028c
 8001c8c:	20000288 	.word	0x20000288

08001c90 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8001c98:	f000 f852 	bl	8001d40 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001c9c:	4b06      	ldr	r3, [pc, #24]	@ (8001cb8 <prvIdleTask+0x28>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d9f9      	bls.n	8001c98 <prvIdleTask+0x8>
			{
				taskYIELD();
 8001ca4:	4b05      	ldr	r3, [pc, #20]	@ (8001cbc <prvIdleTask+0x2c>)
 8001ca6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001caa:	601a      	str	r2, [r3, #0]
 8001cac:	f3bf 8f4f 	dsb	sy
 8001cb0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8001cb4:	e7f0      	b.n	8001c98 <prvIdleTask+0x8>
 8001cb6:	bf00      	nop
 8001cb8:	2000028c 	.word	0x2000028c
 8001cbc:	e000ed04 	.word	0xe000ed04

08001cc0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	607b      	str	r3, [r7, #4]
 8001cca:	e00c      	b.n	8001ce6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001ccc:	687a      	ldr	r2, [r7, #4]
 8001cce:	4613      	mov	r3, r2
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	4413      	add	r3, r2
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	4a12      	ldr	r2, [pc, #72]	@ (8001d20 <prvInitialiseTaskLists+0x60>)
 8001cd8:	4413      	add	r3, r2
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7ff fb33 	bl	8001346 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	607b      	str	r3, [r7, #4]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2b06      	cmp	r3, #6
 8001cea:	d9ef      	bls.n	8001ccc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8001cec:	480d      	ldr	r0, [pc, #52]	@ (8001d24 <prvInitialiseTaskLists+0x64>)
 8001cee:	f7ff fb2a 	bl	8001346 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001cf2:	480d      	ldr	r0, [pc, #52]	@ (8001d28 <prvInitialiseTaskLists+0x68>)
 8001cf4:	f7ff fb27 	bl	8001346 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001cf8:	480c      	ldr	r0, [pc, #48]	@ (8001d2c <prvInitialiseTaskLists+0x6c>)
 8001cfa:	f7ff fb24 	bl	8001346 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8001cfe:	480c      	ldr	r0, [pc, #48]	@ (8001d30 <prvInitialiseTaskLists+0x70>)
 8001d00:	f7ff fb21 	bl	8001346 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8001d04:	480b      	ldr	r0, [pc, #44]	@ (8001d34 <prvInitialiseTaskLists+0x74>)
 8001d06:	f7ff fb1e 	bl	8001346 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8001d0a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d38 <prvInitialiseTaskLists+0x78>)
 8001d0c:	4a05      	ldr	r2, [pc, #20]	@ (8001d24 <prvInitialiseTaskLists+0x64>)
 8001d0e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001d10:	4b0a      	ldr	r3, [pc, #40]	@ (8001d3c <prvInitialiseTaskLists+0x7c>)
 8001d12:	4a05      	ldr	r2, [pc, #20]	@ (8001d28 <prvInitialiseTaskLists+0x68>)
 8001d14:	601a      	str	r2, [r3, #0]
}
 8001d16:	bf00      	nop
 8001d18:	3708      	adds	r7, #8
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	2000028c 	.word	0x2000028c
 8001d24:	20000318 	.word	0x20000318
 8001d28:	2000032c 	.word	0x2000032c
 8001d2c:	20000348 	.word	0x20000348
 8001d30:	2000035c 	.word	0x2000035c
 8001d34:	20000374 	.word	0x20000374
 8001d38:	20000340 	.word	0x20000340
 8001d3c:	20000344 	.word	0x20000344

08001d40 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001d46:	e019      	b.n	8001d7c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8001d48:	f000 fa2e 	bl	80021a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001d4c:	4b10      	ldr	r3, [pc, #64]	@ (8001d90 <prvCheckTasksWaitingTermination+0x50>)
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	68db      	ldr	r3, [r3, #12]
 8001d52:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	3304      	adds	r3, #4
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f7ff fb7e 	bl	800145a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8001d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001d94 <prvCheckTasksWaitingTermination+0x54>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	3b01      	subs	r3, #1
 8001d64:	4a0b      	ldr	r2, [pc, #44]	@ (8001d94 <prvCheckTasksWaitingTermination+0x54>)
 8001d66:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8001d68:	4b0b      	ldr	r3, [pc, #44]	@ (8001d98 <prvCheckTasksWaitingTermination+0x58>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	3b01      	subs	r3, #1
 8001d6e:	4a0a      	ldr	r2, [pc, #40]	@ (8001d98 <prvCheckTasksWaitingTermination+0x58>)
 8001d70:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8001d72:	f000 fa4b 	bl	800220c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f000 f810 	bl	8001d9c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001d7c:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <prvCheckTasksWaitingTermination+0x58>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d1e1      	bne.n	8001d48 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8001d84:	bf00      	nop
 8001d86:	bf00      	nop
 8001d88:	3708      	adds	r7, #8
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	2000035c 	.word	0x2000035c
 8001d94:	20000388 	.word	0x20000388
 8001d98:	20000370 	.word	0x20000370

08001d9c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b084      	sub	sp, #16
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d108      	bne.n	8001dc0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db2:	4618      	mov	r0, r3
 8001db4:	f000 fba6 	bl	8002504 <vPortFree>
				vPortFree( pxTCB );
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	f000 fba3 	bl	8002504 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8001dbe:	e019      	b.n	8001df4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d103      	bne.n	8001dd2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f000 fb9a 	bl	8002504 <vPortFree>
	}
 8001dd0:	e010      	b.n	8001df4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001dd8:	2b02      	cmp	r3, #2
 8001dda:	d00b      	beq.n	8001df4 <prvDeleteTCB+0x58>
	__asm volatile
 8001ddc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001de0:	f383 8811 	msr	BASEPRI, r3
 8001de4:	f3bf 8f6f 	isb	sy
 8001de8:	f3bf 8f4f 	dsb	sy
 8001dec:	60fb      	str	r3, [r7, #12]
}
 8001dee:	bf00      	nop
 8001df0:	bf00      	nop
 8001df2:	e7fd      	b.n	8001df0 <prvDeleteTCB+0x54>
	}
 8001df4:	bf00      	nop
 8001df6:	3710      	adds	r7, #16
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001e02:	4b0c      	ldr	r3, [pc, #48]	@ (8001e34 <prvResetNextTaskUnblockTime+0x38>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d104      	bne.n	8001e16 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001e0c:	4b0a      	ldr	r3, [pc, #40]	@ (8001e38 <prvResetNextTaskUnblockTime+0x3c>)
 8001e0e:	f04f 32ff 	mov.w	r2, #4294967295
 8001e12:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8001e14:	e008      	b.n	8001e28 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001e16:	4b07      	ldr	r3, [pc, #28]	@ (8001e34 <prvResetNextTaskUnblockTime+0x38>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	68db      	ldr	r3, [r3, #12]
 8001e1e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	4a04      	ldr	r2, [pc, #16]	@ (8001e38 <prvResetNextTaskUnblockTime+0x3c>)
 8001e26:	6013      	str	r3, [r2, #0]
}
 8001e28:	bf00      	nop
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr
 8001e34:	20000340 	.word	0x20000340
 8001e38:	200003a8 	.word	0x200003a8

08001e3c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8001e42:	4b0b      	ldr	r3, [pc, #44]	@ (8001e70 <xTaskGetSchedulerState+0x34>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d102      	bne.n	8001e50 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	607b      	str	r3, [r7, #4]
 8001e4e:	e008      	b.n	8001e62 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001e50:	4b08      	ldr	r3, [pc, #32]	@ (8001e74 <xTaskGetSchedulerState+0x38>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d102      	bne.n	8001e5e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8001e58:	2302      	movs	r3, #2
 8001e5a:	607b      	str	r3, [r7, #4]
 8001e5c:	e001      	b.n	8001e62 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8001e62:	687b      	ldr	r3, [r7, #4]
	}
 8001e64:	4618      	mov	r0, r3
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr
 8001e70:	20000394 	.word	0x20000394
 8001e74:	200003b0 	.word	0x200003b0

08001e78 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b084      	sub	sp, #16
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001e82:	4b29      	ldr	r3, [pc, #164]	@ (8001f28 <prvAddCurrentTaskToDelayedList+0xb0>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001e88:	4b28      	ldr	r3, [pc, #160]	@ (8001f2c <prvAddCurrentTaskToDelayedList+0xb4>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	3304      	adds	r3, #4
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff fae3 	bl	800145a <uxListRemove>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d10b      	bne.n	8001eb2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8001e9a:	4b24      	ldr	r3, [pc, #144]	@ (8001f2c <prvAddCurrentTaskToDelayedList+0xb4>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea6:	43da      	mvns	r2, r3
 8001ea8:	4b21      	ldr	r3, [pc, #132]	@ (8001f30 <prvAddCurrentTaskToDelayedList+0xb8>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4013      	ands	r3, r2
 8001eae:	4a20      	ldr	r2, [pc, #128]	@ (8001f30 <prvAddCurrentTaskToDelayedList+0xb8>)
 8001eb0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eb8:	d10a      	bne.n	8001ed0 <prvAddCurrentTaskToDelayedList+0x58>
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d007      	beq.n	8001ed0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001ec0:	4b1a      	ldr	r3, [pc, #104]	@ (8001f2c <prvAddCurrentTaskToDelayedList+0xb4>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	3304      	adds	r3, #4
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	481a      	ldr	r0, [pc, #104]	@ (8001f34 <prvAddCurrentTaskToDelayedList+0xbc>)
 8001eca:	f7ff fa69 	bl	80013a0 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001ece:	e026      	b.n	8001f1e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8001ed0:	68fa      	ldr	r2, [r7, #12]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4413      	add	r3, r2
 8001ed6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001ed8:	4b14      	ldr	r3, [pc, #80]	@ (8001f2c <prvAddCurrentTaskToDelayedList+0xb4>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	68ba      	ldr	r2, [r7, #8]
 8001ede:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8001ee0:	68ba      	ldr	r2, [r7, #8]
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d209      	bcs.n	8001efc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001ee8:	4b13      	ldr	r3, [pc, #76]	@ (8001f38 <prvAddCurrentTaskToDelayedList+0xc0>)
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	4b0f      	ldr	r3, [pc, #60]	@ (8001f2c <prvAddCurrentTaskToDelayedList+0xb4>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	3304      	adds	r3, #4
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	4610      	mov	r0, r2
 8001ef6:	f7ff fa77 	bl	80013e8 <vListInsert>
}
 8001efa:	e010      	b.n	8001f1e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001efc:	4b0f      	ldr	r3, [pc, #60]	@ (8001f3c <prvAddCurrentTaskToDelayedList+0xc4>)
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	4b0a      	ldr	r3, [pc, #40]	@ (8001f2c <prvAddCurrentTaskToDelayedList+0xb4>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	3304      	adds	r3, #4
 8001f06:	4619      	mov	r1, r3
 8001f08:	4610      	mov	r0, r2
 8001f0a:	f7ff fa6d 	bl	80013e8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8001f0e:	4b0c      	ldr	r3, [pc, #48]	@ (8001f40 <prvAddCurrentTaskToDelayedList+0xc8>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	68ba      	ldr	r2, [r7, #8]
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d202      	bcs.n	8001f1e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8001f18:	4a09      	ldr	r2, [pc, #36]	@ (8001f40 <prvAddCurrentTaskToDelayedList+0xc8>)
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	6013      	str	r3, [r2, #0]
}
 8001f1e:	bf00      	nop
 8001f20:	3710      	adds	r7, #16
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	2000038c 	.word	0x2000038c
 8001f2c:	20000288 	.word	0x20000288
 8001f30:	20000390 	.word	0x20000390
 8001f34:	20000374 	.word	0x20000374
 8001f38:	20000344 	.word	0x20000344
 8001f3c:	20000340 	.word	0x20000340
 8001f40:	200003a8 	.word	0x200003a8

08001f44 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8001f44:	b480      	push	{r7}
 8001f46:	b085      	sub	sp, #20
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	60f8      	str	r0, [r7, #12]
 8001f4c:	60b9      	str	r1, [r7, #8]
 8001f4e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	3b04      	subs	r3, #4
 8001f54:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001f5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	3b04      	subs	r3, #4
 8001f62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	f023 0201 	bic.w	r2, r3, #1
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	3b04      	subs	r3, #4
 8001f72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001f74:	4a0c      	ldr	r2, [pc, #48]	@ (8001fa8 <pxPortInitialiseStack+0x64>)
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	3b14      	subs	r3, #20
 8001f7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	3b04      	subs	r3, #4
 8001f8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	f06f 0202 	mvn.w	r2, #2
 8001f92:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	3b20      	subs	r3, #32
 8001f98:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3714      	adds	r7, #20
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr
 8001fa8:	08001fad 	.word	0x08001fad

08001fac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001fac:	b480      	push	{r7}
 8001fae:	b085      	sub	sp, #20
 8001fb0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001fb6:	4b13      	ldr	r3, [pc, #76]	@ (8002004 <prvTaskExitError+0x58>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fbe:	d00b      	beq.n	8001fd8 <prvTaskExitError+0x2c>
	__asm volatile
 8001fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fc4:	f383 8811 	msr	BASEPRI, r3
 8001fc8:	f3bf 8f6f 	isb	sy
 8001fcc:	f3bf 8f4f 	dsb	sy
 8001fd0:	60fb      	str	r3, [r7, #12]
}
 8001fd2:	bf00      	nop
 8001fd4:	bf00      	nop
 8001fd6:	e7fd      	b.n	8001fd4 <prvTaskExitError+0x28>
	__asm volatile
 8001fd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fdc:	f383 8811 	msr	BASEPRI, r3
 8001fe0:	f3bf 8f6f 	isb	sy
 8001fe4:	f3bf 8f4f 	dsb	sy
 8001fe8:	60bb      	str	r3, [r7, #8]
}
 8001fea:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8001fec:	bf00      	nop
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d0fc      	beq.n	8001fee <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8001ff4:	bf00      	nop
 8001ff6:	bf00      	nop
 8001ff8:	3714      	adds	r7, #20
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	2000000c 	.word	0x2000000c
	...

08002010 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002010:	4b07      	ldr	r3, [pc, #28]	@ (8002030 <pxCurrentTCBConst2>)
 8002012:	6819      	ldr	r1, [r3, #0]
 8002014:	6808      	ldr	r0, [r1, #0]
 8002016:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800201a:	f380 8809 	msr	PSP, r0
 800201e:	f3bf 8f6f 	isb	sy
 8002022:	f04f 0000 	mov.w	r0, #0
 8002026:	f380 8811 	msr	BASEPRI, r0
 800202a:	4770      	bx	lr
 800202c:	f3af 8000 	nop.w

08002030 <pxCurrentTCBConst2>:
 8002030:	20000288 	.word	0x20000288
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002034:	bf00      	nop
 8002036:	bf00      	nop

08002038 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8002038:	4808      	ldr	r0, [pc, #32]	@ (800205c <prvPortStartFirstTask+0x24>)
 800203a:	6800      	ldr	r0, [r0, #0]
 800203c:	6800      	ldr	r0, [r0, #0]
 800203e:	f380 8808 	msr	MSP, r0
 8002042:	f04f 0000 	mov.w	r0, #0
 8002046:	f380 8814 	msr	CONTROL, r0
 800204a:	b662      	cpsie	i
 800204c:	b661      	cpsie	f
 800204e:	f3bf 8f4f 	dsb	sy
 8002052:	f3bf 8f6f 	isb	sy
 8002056:	df00      	svc	0
 8002058:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800205a:	bf00      	nop
 800205c:	e000ed08 	.word	0xe000ed08

08002060 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b086      	sub	sp, #24
 8002064:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002066:	4b47      	ldr	r3, [pc, #284]	@ (8002184 <xPortStartScheduler+0x124>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a47      	ldr	r2, [pc, #284]	@ (8002188 <xPortStartScheduler+0x128>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d10b      	bne.n	8002088 <xPortStartScheduler+0x28>
	__asm volatile
 8002070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002074:	f383 8811 	msr	BASEPRI, r3
 8002078:	f3bf 8f6f 	isb	sy
 800207c:	f3bf 8f4f 	dsb	sy
 8002080:	613b      	str	r3, [r7, #16]
}
 8002082:	bf00      	nop
 8002084:	bf00      	nop
 8002086:	e7fd      	b.n	8002084 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002088:	4b3e      	ldr	r3, [pc, #248]	@ (8002184 <xPortStartScheduler+0x124>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a3f      	ldr	r2, [pc, #252]	@ (800218c <xPortStartScheduler+0x12c>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d10b      	bne.n	80020aa <xPortStartScheduler+0x4a>
	__asm volatile
 8002092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002096:	f383 8811 	msr	BASEPRI, r3
 800209a:	f3bf 8f6f 	isb	sy
 800209e:	f3bf 8f4f 	dsb	sy
 80020a2:	60fb      	str	r3, [r7, #12]
}
 80020a4:	bf00      	nop
 80020a6:	bf00      	nop
 80020a8:	e7fd      	b.n	80020a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80020aa:	4b39      	ldr	r3, [pc, #228]	@ (8002190 <xPortStartScheduler+0x130>)
 80020ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	22ff      	movs	r2, #255	@ 0xff
 80020ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80020c4:	78fb      	ldrb	r3, [r7, #3]
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80020cc:	b2da      	uxtb	r2, r3
 80020ce:	4b31      	ldr	r3, [pc, #196]	@ (8002194 <xPortStartScheduler+0x134>)
 80020d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80020d2:	4b31      	ldr	r3, [pc, #196]	@ (8002198 <xPortStartScheduler+0x138>)
 80020d4:	2207      	movs	r2, #7
 80020d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80020d8:	e009      	b.n	80020ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80020da:	4b2f      	ldr	r3, [pc, #188]	@ (8002198 <xPortStartScheduler+0x138>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	3b01      	subs	r3, #1
 80020e0:	4a2d      	ldr	r2, [pc, #180]	@ (8002198 <xPortStartScheduler+0x138>)
 80020e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80020e4:	78fb      	ldrb	r3, [r7, #3]
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	005b      	lsls	r3, r3, #1
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80020ee:	78fb      	ldrb	r3, [r7, #3]
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020f6:	2b80      	cmp	r3, #128	@ 0x80
 80020f8:	d0ef      	beq.n	80020da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80020fa:	4b27      	ldr	r3, [pc, #156]	@ (8002198 <xPortStartScheduler+0x138>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f1c3 0307 	rsb	r3, r3, #7
 8002102:	2b04      	cmp	r3, #4
 8002104:	d00b      	beq.n	800211e <xPortStartScheduler+0xbe>
	__asm volatile
 8002106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800210a:	f383 8811 	msr	BASEPRI, r3
 800210e:	f3bf 8f6f 	isb	sy
 8002112:	f3bf 8f4f 	dsb	sy
 8002116:	60bb      	str	r3, [r7, #8]
}
 8002118:	bf00      	nop
 800211a:	bf00      	nop
 800211c:	e7fd      	b.n	800211a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800211e:	4b1e      	ldr	r3, [pc, #120]	@ (8002198 <xPortStartScheduler+0x138>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	021b      	lsls	r3, r3, #8
 8002124:	4a1c      	ldr	r2, [pc, #112]	@ (8002198 <xPortStartScheduler+0x138>)
 8002126:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002128:	4b1b      	ldr	r3, [pc, #108]	@ (8002198 <xPortStartScheduler+0x138>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002130:	4a19      	ldr	r2, [pc, #100]	@ (8002198 <xPortStartScheduler+0x138>)
 8002132:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	b2da      	uxtb	r2, r3
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800213c:	4b17      	ldr	r3, [pc, #92]	@ (800219c <xPortStartScheduler+0x13c>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a16      	ldr	r2, [pc, #88]	@ (800219c <xPortStartScheduler+0x13c>)
 8002142:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002146:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002148:	4b14      	ldr	r3, [pc, #80]	@ (800219c <xPortStartScheduler+0x13c>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a13      	ldr	r2, [pc, #76]	@ (800219c <xPortStartScheduler+0x13c>)
 800214e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8002152:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002154:	f000 f8da 	bl	800230c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8002158:	4b11      	ldr	r3, [pc, #68]	@ (80021a0 <xPortStartScheduler+0x140>)
 800215a:	2200      	movs	r2, #0
 800215c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800215e:	f000 f8f9 	bl	8002354 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002162:	4b10      	ldr	r3, [pc, #64]	@ (80021a4 <xPortStartScheduler+0x144>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a0f      	ldr	r2, [pc, #60]	@ (80021a4 <xPortStartScheduler+0x144>)
 8002168:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800216c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800216e:	f7ff ff63 	bl	8002038 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002172:	f7ff fd31 	bl	8001bd8 <vTaskSwitchContext>
	prvTaskExitError();
 8002176:	f7ff ff19 	bl	8001fac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	3718      	adds	r7, #24
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	e000ed00 	.word	0xe000ed00
 8002188:	410fc271 	.word	0x410fc271
 800218c:	410fc270 	.word	0x410fc270
 8002190:	e000e400 	.word	0xe000e400
 8002194:	200003b4 	.word	0x200003b4
 8002198:	200003b8 	.word	0x200003b8
 800219c:	e000ed20 	.word	0xe000ed20
 80021a0:	2000000c 	.word	0x2000000c
 80021a4:	e000ef34 	.word	0xe000ef34

080021a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80021a8:	b480      	push	{r7}
 80021aa:	b083      	sub	sp, #12
 80021ac:	af00      	add	r7, sp, #0
	__asm volatile
 80021ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021b2:	f383 8811 	msr	BASEPRI, r3
 80021b6:	f3bf 8f6f 	isb	sy
 80021ba:	f3bf 8f4f 	dsb	sy
 80021be:	607b      	str	r3, [r7, #4]
}
 80021c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80021c2:	4b10      	ldr	r3, [pc, #64]	@ (8002204 <vPortEnterCritical+0x5c>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	3301      	adds	r3, #1
 80021c8:	4a0e      	ldr	r2, [pc, #56]	@ (8002204 <vPortEnterCritical+0x5c>)
 80021ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80021cc:	4b0d      	ldr	r3, [pc, #52]	@ (8002204 <vPortEnterCritical+0x5c>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2b01      	cmp	r3, #1
 80021d2:	d110      	bne.n	80021f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80021d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002208 <vPortEnterCritical+0x60>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	b2db      	uxtb	r3, r3
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d00b      	beq.n	80021f6 <vPortEnterCritical+0x4e>
	__asm volatile
 80021de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021e2:	f383 8811 	msr	BASEPRI, r3
 80021e6:	f3bf 8f6f 	isb	sy
 80021ea:	f3bf 8f4f 	dsb	sy
 80021ee:	603b      	str	r3, [r7, #0]
}
 80021f0:	bf00      	nop
 80021f2:	bf00      	nop
 80021f4:	e7fd      	b.n	80021f2 <vPortEnterCritical+0x4a>
	}
}
 80021f6:	bf00      	nop
 80021f8:	370c      	adds	r7, #12
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
 8002202:	bf00      	nop
 8002204:	2000000c 	.word	0x2000000c
 8002208:	e000ed04 	.word	0xe000ed04

0800220c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002212:	4b12      	ldr	r3, [pc, #72]	@ (800225c <vPortExitCritical+0x50>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d10b      	bne.n	8002232 <vPortExitCritical+0x26>
	__asm volatile
 800221a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800221e:	f383 8811 	msr	BASEPRI, r3
 8002222:	f3bf 8f6f 	isb	sy
 8002226:	f3bf 8f4f 	dsb	sy
 800222a:	607b      	str	r3, [r7, #4]
}
 800222c:	bf00      	nop
 800222e:	bf00      	nop
 8002230:	e7fd      	b.n	800222e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8002232:	4b0a      	ldr	r3, [pc, #40]	@ (800225c <vPortExitCritical+0x50>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	3b01      	subs	r3, #1
 8002238:	4a08      	ldr	r2, [pc, #32]	@ (800225c <vPortExitCritical+0x50>)
 800223a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800223c:	4b07      	ldr	r3, [pc, #28]	@ (800225c <vPortExitCritical+0x50>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d105      	bne.n	8002250 <vPortExitCritical+0x44>
 8002244:	2300      	movs	r3, #0
 8002246:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800224e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8002250:	bf00      	nop
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr
 800225c:	2000000c 	.word	0x2000000c

08002260 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002260:	f3ef 8009 	mrs	r0, PSP
 8002264:	f3bf 8f6f 	isb	sy
 8002268:	4b15      	ldr	r3, [pc, #84]	@ (80022c0 <pxCurrentTCBConst>)
 800226a:	681a      	ldr	r2, [r3, #0]
 800226c:	f01e 0f10 	tst.w	lr, #16
 8002270:	bf08      	it	eq
 8002272:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002276:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800227a:	6010      	str	r0, [r2, #0]
 800227c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002280:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002284:	f380 8811 	msr	BASEPRI, r0
 8002288:	f3bf 8f4f 	dsb	sy
 800228c:	f3bf 8f6f 	isb	sy
 8002290:	f7ff fca2 	bl	8001bd8 <vTaskSwitchContext>
 8002294:	f04f 0000 	mov.w	r0, #0
 8002298:	f380 8811 	msr	BASEPRI, r0
 800229c:	bc09      	pop	{r0, r3}
 800229e:	6819      	ldr	r1, [r3, #0]
 80022a0:	6808      	ldr	r0, [r1, #0]
 80022a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022a6:	f01e 0f10 	tst.w	lr, #16
 80022aa:	bf08      	it	eq
 80022ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80022b0:	f380 8809 	msr	PSP, r0
 80022b4:	f3bf 8f6f 	isb	sy
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	f3af 8000 	nop.w

080022c0 <pxCurrentTCBConst>:
 80022c0:	20000288 	.word	0x20000288
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80022c4:	bf00      	nop
 80022c6:	bf00      	nop

080022c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
	__asm volatile
 80022ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022d2:	f383 8811 	msr	BASEPRI, r3
 80022d6:	f3bf 8f6f 	isb	sy
 80022da:	f3bf 8f4f 	dsb	sy
 80022de:	607b      	str	r3, [r7, #4]
}
 80022e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80022e2:	f7ff fbbf 	bl	8001a64 <xTaskIncrementTick>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d003      	beq.n	80022f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80022ec:	4b06      	ldr	r3, [pc, #24]	@ (8002308 <xPortSysTickHandler+0x40>)
 80022ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80022f2:	601a      	str	r2, [r3, #0]
 80022f4:	2300      	movs	r3, #0
 80022f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	f383 8811 	msr	BASEPRI, r3
}
 80022fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8002300:	bf00      	nop
 8002302:	3708      	adds	r7, #8
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}
 8002308:	e000ed04 	.word	0xe000ed04

0800230c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800230c:	b480      	push	{r7}
 800230e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002310:	4b0b      	ldr	r3, [pc, #44]	@ (8002340 <vPortSetupTimerInterrupt+0x34>)
 8002312:	2200      	movs	r2, #0
 8002314:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002316:	4b0b      	ldr	r3, [pc, #44]	@ (8002344 <vPortSetupTimerInterrupt+0x38>)
 8002318:	2200      	movs	r2, #0
 800231a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800231c:	4b0a      	ldr	r3, [pc, #40]	@ (8002348 <vPortSetupTimerInterrupt+0x3c>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a0a      	ldr	r2, [pc, #40]	@ (800234c <vPortSetupTimerInterrupt+0x40>)
 8002322:	fba2 2303 	umull	r2, r3, r2, r3
 8002326:	099b      	lsrs	r3, r3, #6
 8002328:	4a09      	ldr	r2, [pc, #36]	@ (8002350 <vPortSetupTimerInterrupt+0x44>)
 800232a:	3b01      	subs	r3, #1
 800232c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800232e:	4b04      	ldr	r3, [pc, #16]	@ (8002340 <vPortSetupTimerInterrupt+0x34>)
 8002330:	2207      	movs	r2, #7
 8002332:	601a      	str	r2, [r3, #0]
}
 8002334:	bf00      	nop
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	e000e010 	.word	0xe000e010
 8002344:	e000e018 	.word	0xe000e018
 8002348:	20000000 	.word	0x20000000
 800234c:	10624dd3 	.word	0x10624dd3
 8002350:	e000e014 	.word	0xe000e014

08002354 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8002354:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8002364 <vPortEnableVFP+0x10>
 8002358:	6801      	ldr	r1, [r0, #0]
 800235a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800235e:	6001      	str	r1, [r0, #0]
 8002360:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8002362:	bf00      	nop
 8002364:	e000ed88 	.word	0xe000ed88

08002368 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b08a      	sub	sp, #40	@ 0x28
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002370:	2300      	movs	r3, #0
 8002372:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002374:	f7ff faca 	bl	800190c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002378:	4b5c      	ldr	r3, [pc, #368]	@ (80024ec <pvPortMalloc+0x184>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d101      	bne.n	8002384 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002380:	f000 f924 	bl	80025cc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002384:	4b5a      	ldr	r3, [pc, #360]	@ (80024f0 <pvPortMalloc+0x188>)
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	4013      	ands	r3, r2
 800238c:	2b00      	cmp	r3, #0
 800238e:	f040 8095 	bne.w	80024bc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d01e      	beq.n	80023d6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8002398:	2208      	movs	r2, #8
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4413      	add	r3, r2
 800239e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	f003 0307 	and.w	r3, r3, #7
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d015      	beq.n	80023d6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	f023 0307 	bic.w	r3, r3, #7
 80023b0:	3308      	adds	r3, #8
 80023b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	f003 0307 	and.w	r3, r3, #7
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d00b      	beq.n	80023d6 <pvPortMalloc+0x6e>
	__asm volatile
 80023be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023c2:	f383 8811 	msr	BASEPRI, r3
 80023c6:	f3bf 8f6f 	isb	sy
 80023ca:	f3bf 8f4f 	dsb	sy
 80023ce:	617b      	str	r3, [r7, #20]
}
 80023d0:	bf00      	nop
 80023d2:	bf00      	nop
 80023d4:	e7fd      	b.n	80023d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d06f      	beq.n	80024bc <pvPortMalloc+0x154>
 80023dc:	4b45      	ldr	r3, [pc, #276]	@ (80024f4 <pvPortMalloc+0x18c>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d86a      	bhi.n	80024bc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80023e6:	4b44      	ldr	r3, [pc, #272]	@ (80024f8 <pvPortMalloc+0x190>)
 80023e8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80023ea:	4b43      	ldr	r3, [pc, #268]	@ (80024f8 <pvPortMalloc+0x190>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80023f0:	e004      	b.n	80023fc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80023f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80023f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80023fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	687a      	ldr	r2, [r7, #4]
 8002402:	429a      	cmp	r2, r3
 8002404:	d903      	bls.n	800240e <pvPortMalloc+0xa6>
 8002406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d1f1      	bne.n	80023f2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800240e:	4b37      	ldr	r3, [pc, #220]	@ (80024ec <pvPortMalloc+0x184>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002414:	429a      	cmp	r2, r3
 8002416:	d051      	beq.n	80024bc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002418:	6a3b      	ldr	r3, [r7, #32]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	2208      	movs	r2, #8
 800241e:	4413      	add	r3, r2
 8002420:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	6a3b      	ldr	r3, [r7, #32]
 8002428:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800242a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800242c:	685a      	ldr	r2, [r3, #4]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	1ad2      	subs	r2, r2, r3
 8002432:	2308      	movs	r3, #8
 8002434:	005b      	lsls	r3, r3, #1
 8002436:	429a      	cmp	r2, r3
 8002438:	d920      	bls.n	800247c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800243a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4413      	add	r3, r2
 8002440:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002442:	69bb      	ldr	r3, [r7, #24]
 8002444:	f003 0307 	and.w	r3, r3, #7
 8002448:	2b00      	cmp	r3, #0
 800244a:	d00b      	beq.n	8002464 <pvPortMalloc+0xfc>
	__asm volatile
 800244c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002450:	f383 8811 	msr	BASEPRI, r3
 8002454:	f3bf 8f6f 	isb	sy
 8002458:	f3bf 8f4f 	dsb	sy
 800245c:	613b      	str	r3, [r7, #16]
}
 800245e:	bf00      	nop
 8002460:	bf00      	nop
 8002462:	e7fd      	b.n	8002460 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002466:	685a      	ldr	r2, [r3, #4]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	1ad2      	subs	r2, r2, r3
 800246c:	69bb      	ldr	r3, [r7, #24]
 800246e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002476:	69b8      	ldr	r0, [r7, #24]
 8002478:	f000 f90a 	bl	8002690 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800247c:	4b1d      	ldr	r3, [pc, #116]	@ (80024f4 <pvPortMalloc+0x18c>)
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	4a1b      	ldr	r2, [pc, #108]	@ (80024f4 <pvPortMalloc+0x18c>)
 8002488:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800248a:	4b1a      	ldr	r3, [pc, #104]	@ (80024f4 <pvPortMalloc+0x18c>)
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	4b1b      	ldr	r3, [pc, #108]	@ (80024fc <pvPortMalloc+0x194>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	429a      	cmp	r2, r3
 8002494:	d203      	bcs.n	800249e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002496:	4b17      	ldr	r3, [pc, #92]	@ (80024f4 <pvPortMalloc+0x18c>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a18      	ldr	r2, [pc, #96]	@ (80024fc <pvPortMalloc+0x194>)
 800249c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800249e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a0:	685a      	ldr	r2, [r3, #4]
 80024a2:	4b13      	ldr	r3, [pc, #76]	@ (80024f0 <pvPortMalloc+0x188>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	431a      	orrs	r2, r3
 80024a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024aa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80024ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ae:	2200      	movs	r2, #0
 80024b0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80024b2:	4b13      	ldr	r3, [pc, #76]	@ (8002500 <pvPortMalloc+0x198>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	3301      	adds	r3, #1
 80024b8:	4a11      	ldr	r2, [pc, #68]	@ (8002500 <pvPortMalloc+0x198>)
 80024ba:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80024bc:	f7ff fa34 	bl	8001928 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	f003 0307 	and.w	r3, r3, #7
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d00b      	beq.n	80024e2 <pvPortMalloc+0x17a>
	__asm volatile
 80024ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024ce:	f383 8811 	msr	BASEPRI, r3
 80024d2:	f3bf 8f6f 	isb	sy
 80024d6:	f3bf 8f4f 	dsb	sy
 80024da:	60fb      	str	r3, [r7, #12]
}
 80024dc:	bf00      	nop
 80024de:	bf00      	nop
 80024e0:	e7fd      	b.n	80024de <pvPortMalloc+0x176>
	return pvReturn;
 80024e2:	69fb      	ldr	r3, [r7, #28]
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3728      	adds	r7, #40	@ 0x28
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	20003fc4 	.word	0x20003fc4
 80024f0:	20003fd8 	.word	0x20003fd8
 80024f4:	20003fc8 	.word	0x20003fc8
 80024f8:	20003fbc 	.word	0x20003fbc
 80024fc:	20003fcc 	.word	0x20003fcc
 8002500:	20003fd0 	.word	0x20003fd0

08002504 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b086      	sub	sp, #24
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d04f      	beq.n	80025b6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002516:	2308      	movs	r3, #8
 8002518:	425b      	negs	r3, r3
 800251a:	697a      	ldr	r2, [r7, #20]
 800251c:	4413      	add	r3, r2
 800251e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	685a      	ldr	r2, [r3, #4]
 8002528:	4b25      	ldr	r3, [pc, #148]	@ (80025c0 <vPortFree+0xbc>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4013      	ands	r3, r2
 800252e:	2b00      	cmp	r3, #0
 8002530:	d10b      	bne.n	800254a <vPortFree+0x46>
	__asm volatile
 8002532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002536:	f383 8811 	msr	BASEPRI, r3
 800253a:	f3bf 8f6f 	isb	sy
 800253e:	f3bf 8f4f 	dsb	sy
 8002542:	60fb      	str	r3, [r7, #12]
}
 8002544:	bf00      	nop
 8002546:	bf00      	nop
 8002548:	e7fd      	b.n	8002546 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d00b      	beq.n	800256a <vPortFree+0x66>
	__asm volatile
 8002552:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002556:	f383 8811 	msr	BASEPRI, r3
 800255a:	f3bf 8f6f 	isb	sy
 800255e:	f3bf 8f4f 	dsb	sy
 8002562:	60bb      	str	r3, [r7, #8]
}
 8002564:	bf00      	nop
 8002566:	bf00      	nop
 8002568:	e7fd      	b.n	8002566 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	685a      	ldr	r2, [r3, #4]
 800256e:	4b14      	ldr	r3, [pc, #80]	@ (80025c0 <vPortFree+0xbc>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4013      	ands	r3, r2
 8002574:	2b00      	cmp	r3, #0
 8002576:	d01e      	beq.n	80025b6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d11a      	bne.n	80025b6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	685a      	ldr	r2, [r3, #4]
 8002584:	4b0e      	ldr	r3, [pc, #56]	@ (80025c0 <vPortFree+0xbc>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	43db      	mvns	r3, r3
 800258a:	401a      	ands	r2, r3
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002590:	f7ff f9bc 	bl	800190c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	685a      	ldr	r2, [r3, #4]
 8002598:	4b0a      	ldr	r3, [pc, #40]	@ (80025c4 <vPortFree+0xc0>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4413      	add	r3, r2
 800259e:	4a09      	ldr	r2, [pc, #36]	@ (80025c4 <vPortFree+0xc0>)
 80025a0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80025a2:	6938      	ldr	r0, [r7, #16]
 80025a4:	f000 f874 	bl	8002690 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80025a8:	4b07      	ldr	r3, [pc, #28]	@ (80025c8 <vPortFree+0xc4>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	3301      	adds	r3, #1
 80025ae:	4a06      	ldr	r2, [pc, #24]	@ (80025c8 <vPortFree+0xc4>)
 80025b0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80025b2:	f7ff f9b9 	bl	8001928 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80025b6:	bf00      	nop
 80025b8:	3718      	adds	r7, #24
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	20003fd8 	.word	0x20003fd8
 80025c4:	20003fc8 	.word	0x20003fc8
 80025c8:	20003fd4 	.word	0x20003fd4

080025cc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80025d2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80025d6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80025d8:	4b27      	ldr	r3, [pc, #156]	@ (8002678 <prvHeapInit+0xac>)
 80025da:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f003 0307 	and.w	r3, r3, #7
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d00c      	beq.n	8002600 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	3307      	adds	r3, #7
 80025ea:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	f023 0307 	bic.w	r3, r3, #7
 80025f2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80025f4:	68ba      	ldr	r2, [r7, #8]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	4a1f      	ldr	r2, [pc, #124]	@ (8002678 <prvHeapInit+0xac>)
 80025fc:	4413      	add	r3, r2
 80025fe:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002604:	4a1d      	ldr	r2, [pc, #116]	@ (800267c <prvHeapInit+0xb0>)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800260a:	4b1c      	ldr	r3, [pc, #112]	@ (800267c <prvHeapInit+0xb0>)
 800260c:	2200      	movs	r2, #0
 800260e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	68ba      	ldr	r2, [r7, #8]
 8002614:	4413      	add	r3, r2
 8002616:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002618:	2208      	movs	r2, #8
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	1a9b      	subs	r3, r3, r2
 800261e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f023 0307 	bic.w	r3, r3, #7
 8002626:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	4a15      	ldr	r2, [pc, #84]	@ (8002680 <prvHeapInit+0xb4>)
 800262c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800262e:	4b14      	ldr	r3, [pc, #80]	@ (8002680 <prvHeapInit+0xb4>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	2200      	movs	r2, #0
 8002634:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002636:	4b12      	ldr	r3, [pc, #72]	@ (8002680 <prvHeapInit+0xb4>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	2200      	movs	r2, #0
 800263c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	68fa      	ldr	r2, [r7, #12]
 8002646:	1ad2      	subs	r2, r2, r3
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800264c:	4b0c      	ldr	r3, [pc, #48]	@ (8002680 <prvHeapInit+0xb4>)
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	4a0a      	ldr	r2, [pc, #40]	@ (8002684 <prvHeapInit+0xb8>)
 800265a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	4a09      	ldr	r2, [pc, #36]	@ (8002688 <prvHeapInit+0xbc>)
 8002662:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002664:	4b09      	ldr	r3, [pc, #36]	@ (800268c <prvHeapInit+0xc0>)
 8002666:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800266a:	601a      	str	r2, [r3, #0]
}
 800266c:	bf00      	nop
 800266e:	3714      	adds	r7, #20
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr
 8002678:	200003bc 	.word	0x200003bc
 800267c:	20003fbc 	.word	0x20003fbc
 8002680:	20003fc4 	.word	0x20003fc4
 8002684:	20003fcc 	.word	0x20003fcc
 8002688:	20003fc8 	.word	0x20003fc8
 800268c:	20003fd8 	.word	0x20003fd8

08002690 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002690:	b480      	push	{r7}
 8002692:	b085      	sub	sp, #20
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002698:	4b28      	ldr	r3, [pc, #160]	@ (800273c <prvInsertBlockIntoFreeList+0xac>)
 800269a:	60fb      	str	r3, [r7, #12]
 800269c:	e002      	b.n	80026a4 <prvInsertBlockIntoFreeList+0x14>
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	60fb      	str	r3, [r7, #12]
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d8f7      	bhi.n	800269e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	68ba      	ldr	r2, [r7, #8]
 80026b8:	4413      	add	r3, r2
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	429a      	cmp	r2, r3
 80026be:	d108      	bne.n	80026d2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	685a      	ldr	r2, [r3, #4]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	441a      	add	r2, r3
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	68ba      	ldr	r2, [r7, #8]
 80026dc:	441a      	add	r2, r3
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	429a      	cmp	r2, r3
 80026e4:	d118      	bne.n	8002718 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	4b15      	ldr	r3, [pc, #84]	@ (8002740 <prvInsertBlockIntoFreeList+0xb0>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d00d      	beq.n	800270e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	685a      	ldr	r2, [r3, #4]
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	441a      	add	r2, r3
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	601a      	str	r2, [r3, #0]
 800270c:	e008      	b.n	8002720 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800270e:	4b0c      	ldr	r3, [pc, #48]	@ (8002740 <prvInsertBlockIntoFreeList+0xb0>)
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	601a      	str	r2, [r3, #0]
 8002716:	e003      	b.n	8002720 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002720:	68fa      	ldr	r2, [r7, #12]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	429a      	cmp	r2, r3
 8002726:	d002      	beq.n	800272e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800272e:	bf00      	nop
 8002730:	3714      	adds	r7, #20
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	20003fbc 	.word	0x20003fbc
 8002740:	20003fc4 	.word	0x20003fc4

08002744 <memset>:
 8002744:	4402      	add	r2, r0
 8002746:	4603      	mov	r3, r0
 8002748:	4293      	cmp	r3, r2
 800274a:	d100      	bne.n	800274e <memset+0xa>
 800274c:	4770      	bx	lr
 800274e:	f803 1b01 	strb.w	r1, [r3], #1
 8002752:	e7f9      	b.n	8002748 <memset+0x4>

08002754 <__libc_init_array>:
 8002754:	b570      	push	{r4, r5, r6, lr}
 8002756:	4d0d      	ldr	r5, [pc, #52]	@ (800278c <__libc_init_array+0x38>)
 8002758:	4c0d      	ldr	r4, [pc, #52]	@ (8002790 <__libc_init_array+0x3c>)
 800275a:	1b64      	subs	r4, r4, r5
 800275c:	10a4      	asrs	r4, r4, #2
 800275e:	2600      	movs	r6, #0
 8002760:	42a6      	cmp	r6, r4
 8002762:	d109      	bne.n	8002778 <__libc_init_array+0x24>
 8002764:	4d0b      	ldr	r5, [pc, #44]	@ (8002794 <__libc_init_array+0x40>)
 8002766:	4c0c      	ldr	r4, [pc, #48]	@ (8002798 <__libc_init_array+0x44>)
 8002768:	f000 f818 	bl	800279c <_init>
 800276c:	1b64      	subs	r4, r4, r5
 800276e:	10a4      	asrs	r4, r4, #2
 8002770:	2600      	movs	r6, #0
 8002772:	42a6      	cmp	r6, r4
 8002774:	d105      	bne.n	8002782 <__libc_init_array+0x2e>
 8002776:	bd70      	pop	{r4, r5, r6, pc}
 8002778:	f855 3b04 	ldr.w	r3, [r5], #4
 800277c:	4798      	blx	r3
 800277e:	3601      	adds	r6, #1
 8002780:	e7ee      	b.n	8002760 <__libc_init_array+0xc>
 8002782:	f855 3b04 	ldr.w	r3, [r5], #4
 8002786:	4798      	blx	r3
 8002788:	3601      	adds	r6, #1
 800278a:	e7f2      	b.n	8002772 <__libc_init_array+0x1e>
 800278c:	080027fc 	.word	0x080027fc
 8002790:	080027fc 	.word	0x080027fc
 8002794:	080027fc 	.word	0x080027fc
 8002798:	08002800 	.word	0x08002800

0800279c <_init>:
 800279c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800279e:	bf00      	nop
 80027a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027a2:	bc08      	pop	{r3}
 80027a4:	469e      	mov	lr, r3
 80027a6:	4770      	bx	lr

080027a8 <_fini>:
 80027a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027aa:	bf00      	nop
 80027ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027ae:	bc08      	pop	{r3}
 80027b0:	469e      	mov	lr, r3
 80027b2:	4770      	bx	lr
