/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_1c3f4d65248e4316bc87d3abc99a0ed7.v:1.2-8.14" *)
module AND_GATE_3IN_1OUT(A, B, C, Y);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_1c3f4d65248e4316bc87d3abc99a0ed7.v:2.13-2.14" *)
  input A;
  wire A;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_1c3f4d65248e4316bc87d3abc99a0ed7.v:3.13-3.14" *)
  input B;
  wire B;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_1c3f4d65248e4316bc87d3abc99a0ed7.v:4.13-4.14" *)
  input C;
  wire C;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_1c3f4d65248e4316bc87d3abc99a0ed7.v:5.14-5.15" *)
  output Y;
  wire Y;
  \$_NOT_  _05_ (
    .A(A),
    .Y(_00_)
  );
  \$_NOT_  _06_ (
    .A(B),
    .Y(_01_)
  );
  \$_NOT_  _07_ (
    .A(C),
    .Y(_02_)
  );
  \$_NOR_  _08_ (
    .A(_00_),
    .B(_01_),
    .Y(_03_)
  );
  \$_NOT_  _09_ (
    .A(_03_),
    .Y(_04_)
  );
  \$_NOR_  _10_ (
    .A(_02_),
    .B(_04_),
    .Y(Y)
  );
endmodule
