Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Jan 26 23:52:13 2025
| Host         : BOOK-SA9USV77NK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MODEM_control_sets_placed.rpt
| Design       : MODEM
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             282 |           63 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               7 |            1 |
| Yes          | No                    | Yes                    |               9 |            3 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------------------------+----------------------------------+------------------+----------------+--------------+
|    Clock Signal    |          Enable Signal          |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+---------------------------------+----------------------------------+------------------+----------------+--------------+
|  CLK_inp_IBUF_BUFG | DEMODU/Modulated_sig[6]_i_1_n_0 |                                  |                1 |              7 |         7.00 |
|  CLK_inp_IBUF_BUFG | MODU/Modulated_sig0             | RST_inp_IBUF                     |                3 |              9 |         3.00 |
|  CLK_inp_IBUF_BUFG |                                 | MODU/CARRIER_GEN/RST_carrier_sig |                6 |             17 |         2.83 |
|  CLK_inp_IBUF_BUFG | MODU/Counter_sig0__10           | MODU/Counter_sig[0]_i_1_n_0      |                8 |             32 |         4.00 |
|  CLK_inp_IBUF_BUFG |                                 | RST_inp_IBUF                     |               57 |            265 |         4.65 |
+--------------------+---------------------------------+----------------------------------+------------------+----------------+--------------+


