#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Wed Sep  9 15:06:50 2020
# Process ID: 20626
# Current directory: /mnt/500GB/home/steve/TCN/ultra
# Command line: vivado -mode batch -source build_bitstream.tcl -notrace
# Log file: /mnt/500GB/home/steve/TCN/ultra/vivado.log
# Journal file: /mnt/500GB/home/steve/TCN/ultra/vivado.jou
#-----------------------------------------------------------
source build_bitstream.tcl -notrace
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1563.734 ; gain = 96.703 ; free physical = 106249 ; free virtual = 125505
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - ps_e_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psr_clk0_150
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psr_clk1_300
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psr_clk2_75
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psr_clk3_100
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psr_clk4_200
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psr_clk5_400
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psr_clk6_600
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Successfully read diagram <ultra> from BD file <./ultra/ultra.srcs/sources_1/bd/ultra/ultra.bd>
INFO: [BD 41-1662] The design 'ultra.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/synth/ultra.v
VHDL Output written to : /mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/sim/ultra.v
VHDL Output written to : /mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/hdl/ultra_wrapper.v
INFO: [BD 41-1662] The design 'ultra.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/synth/ultra.v
VHDL Output written to : /mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/sim/ultra.v
VHDL Output written to : /mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/hdl/ultra_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block psr_clk0_150 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block psr_clk1_300 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block psr_clk2_75 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block psr_clk3_100 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block psr_clk4_200 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block psr_clk5_400 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block psr_clk6_600 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/hw_handoff/ultra.hwh
Generated Block Design Tcl file /mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/hw_handoff/ultra_bd.tcl
Generated Hardware Definition File /mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/synth/ultra.hwdef
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Wed Sep  9 15:07:17 2020] Launched ultra_psr_clk2_75_0_synth_1, ultra_psr_clk3_100_0_synth_1, ultra_psr_clk6_600_0_synth_1, ultra_psr_clk5_400_0_synth_1, ultra_psr_clk4_200_0_synth_1, ultra_psr_clk1_300_0_synth_1, ultra_ps_e_0_0_synth_1, ultra_psr_clk0_150_0_synth_1, ultra_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
ultra_psr_clk2_75_0_synth_1: /mnt/500GB/home/steve/TCN/ultra/ultra/ultra.runs/ultra_psr_clk2_75_0_synth_1/runme.log
ultra_psr_clk3_100_0_synth_1: /mnt/500GB/home/steve/TCN/ultra/ultra/ultra.runs/ultra_psr_clk3_100_0_synth_1/runme.log
ultra_psr_clk6_600_0_synth_1: /mnt/500GB/home/steve/TCN/ultra/ultra/ultra.runs/ultra_psr_clk6_600_0_synth_1/runme.log
ultra_psr_clk5_400_0_synth_1: /mnt/500GB/home/steve/TCN/ultra/ultra/ultra.runs/ultra_psr_clk5_400_0_synth_1/runme.log
ultra_psr_clk4_200_0_synth_1: /mnt/500GB/home/steve/TCN/ultra/ultra/ultra.runs/ultra_psr_clk4_200_0_synth_1/runme.log
ultra_psr_clk1_300_0_synth_1: /mnt/500GB/home/steve/TCN/ultra/ultra/ultra.runs/ultra_psr_clk1_300_0_synth_1/runme.log
ultra_ps_e_0_0_synth_1: /mnt/500GB/home/steve/TCN/ultra/ultra/ultra.runs/ultra_ps_e_0_0_synth_1/runme.log
ultra_psr_clk0_150_0_synth_1: /mnt/500GB/home/steve/TCN/ultra/ultra/ultra.runs/ultra_psr_clk0_150_0_synth_1/runme.log
ultra_clk_wiz_0_0_synth_1: /mnt/500GB/home/steve/TCN/ultra/ultra/ultra.runs/ultra_clk_wiz_0_0_synth_1/runme.log
synth_1: /mnt/500GB/home/steve/TCN/ultra/ultra/ultra.runs/synth_1/runme.log
[Wed Sep  9 15:07:17 2020] Launched impl_1...
Run output will be captured here: /mnt/500GB/home/steve/TCN/ultra/ultra/ultra.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2109.152 ; gain = 230.020 ; free physical = 106027 ; free virtual = 125321
[Wed Sep  9 15:07:17 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log ultra_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ultra_wrapper.tcl -notrace


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ultra_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top ultra_wrapper -part xczu3eg-sbva484-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-454] Reading design checkpoint '/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_clk_wiz_0_0/ultra_clk_wiz_0_0.dcp' for cell 'ultra_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_ps_e_0_0/ultra_ps_e_0_0.dcp' for cell 'ultra_i/ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk0_150_0/ultra_psr_clk0_150_0.dcp' for cell 'ultra_i/psr_clk0_150'
INFO: [Project 1-454] Reading design checkpoint '/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk1_300_0/ultra_psr_clk1_300_0.dcp' for cell 'ultra_i/psr_clk1_300'
INFO: [Project 1-454] Reading design checkpoint '/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk2_75_0/ultra_psr_clk2_75_0.dcp' for cell 'ultra_i/psr_clk2_75'
INFO: [Project 1-454] Reading design checkpoint '/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk3_100_0/ultra_psr_clk3_100_0.dcp' for cell 'ultra_i/psr_clk3_100'
INFO: [Project 1-454] Reading design checkpoint '/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk4_200_0/ultra_psr_clk4_200_0.dcp' for cell 'ultra_i/psr_clk4_200'
INFO: [Project 1-454] Reading design checkpoint '/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk5_400_0/ultra_psr_clk5_400_0.dcp' for cell 'ultra_i/psr_clk5_400'
INFO: [Project 1-454] Reading design checkpoint '/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk6_600_0/ultra_psr_clk6_600_0.dcp' for cell 'ultra_i/psr_clk6_600'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2398.449 ; gain = 0.000 ; free physical = 104460 ; free virtual = 124109
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. ultra_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'ultra_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_clk_wiz_0_0/ultra_clk_wiz_0_0_board.xdc] for cell 'ultra_i/clk_wiz_0/inst'
Finished Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_clk_wiz_0_0/ultra_clk_wiz_0_0_board.xdc] for cell 'ultra_i/clk_wiz_0/inst'
Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_clk_wiz_0_0/ultra_clk_wiz_0_0.xdc] for cell 'ultra_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_clk_wiz_0_0/ultra_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_clk_wiz_0_0/ultra_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3197.484 ; gain = 367.734 ; free physical = 103507 ; free virtual = 123211
Finished Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_clk_wiz_0_0/ultra_clk_wiz_0_0.xdc] for cell 'ultra_i/clk_wiz_0/inst'
Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_ps_e_0_0/ultra_ps_e_0_0.xdc] for cell 'ultra_i/ps_e_0/inst'
Finished Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_ps_e_0_0/ultra_ps_e_0_0.xdc] for cell 'ultra_i/ps_e_0/inst'
Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk0_150_0/ultra_psr_clk0_150_0_board.xdc] for cell 'ultra_i/psr_clk0_150/U0'
Finished Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk0_150_0/ultra_psr_clk0_150_0_board.xdc] for cell 'ultra_i/psr_clk0_150/U0'
Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk0_150_0/ultra_psr_clk0_150_0.xdc] for cell 'ultra_i/psr_clk0_150/U0'
Finished Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk0_150_0/ultra_psr_clk0_150_0.xdc] for cell 'ultra_i/psr_clk0_150/U0'
Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk1_300_0/ultra_psr_clk1_300_0_board.xdc] for cell 'ultra_i/psr_clk1_300/U0'
Finished Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk1_300_0/ultra_psr_clk1_300_0_board.xdc] for cell 'ultra_i/psr_clk1_300/U0'
Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk1_300_0/ultra_psr_clk1_300_0.xdc] for cell 'ultra_i/psr_clk1_300/U0'
Finished Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk1_300_0/ultra_psr_clk1_300_0.xdc] for cell 'ultra_i/psr_clk1_300/U0'
Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk2_75_0/ultra_psr_clk2_75_0_board.xdc] for cell 'ultra_i/psr_clk2_75/U0'
Finished Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk2_75_0/ultra_psr_clk2_75_0_board.xdc] for cell 'ultra_i/psr_clk2_75/U0'
Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk2_75_0/ultra_psr_clk2_75_0.xdc] for cell 'ultra_i/psr_clk2_75/U0'
Finished Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk2_75_0/ultra_psr_clk2_75_0.xdc] for cell 'ultra_i/psr_clk2_75/U0'
Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk3_100_0/ultra_psr_clk3_100_0_board.xdc] for cell 'ultra_i/psr_clk3_100/U0'
Finished Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk3_100_0/ultra_psr_clk3_100_0_board.xdc] for cell 'ultra_i/psr_clk3_100/U0'
Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk3_100_0/ultra_psr_clk3_100_0.xdc] for cell 'ultra_i/psr_clk3_100/U0'
Finished Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk3_100_0/ultra_psr_clk3_100_0.xdc] for cell 'ultra_i/psr_clk3_100/U0'
Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk4_200_0/ultra_psr_clk4_200_0_board.xdc] for cell 'ultra_i/psr_clk4_200/U0'
Finished Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk4_200_0/ultra_psr_clk4_200_0_board.xdc] for cell 'ultra_i/psr_clk4_200/U0'
Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk4_200_0/ultra_psr_clk4_200_0.xdc] for cell 'ultra_i/psr_clk4_200/U0'
Finished Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk4_200_0/ultra_psr_clk4_200_0.xdc] for cell 'ultra_i/psr_clk4_200/U0'
Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk5_400_0/ultra_psr_clk5_400_0_board.xdc] for cell 'ultra_i/psr_clk5_400/U0'
Finished Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk5_400_0/ultra_psr_clk5_400_0_board.xdc] for cell 'ultra_i/psr_clk5_400/U0'
Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk5_400_0/ultra_psr_clk5_400_0.xdc] for cell 'ultra_i/psr_clk5_400/U0'
Finished Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk5_400_0/ultra_psr_clk5_400_0.xdc] for cell 'ultra_i/psr_clk5_400/U0'
Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk6_600_0/ultra_psr_clk6_600_0_board.xdc] for cell 'ultra_i/psr_clk6_600/U0'
Finished Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk6_600_0/ultra_psr_clk6_600_0_board.xdc] for cell 'ultra_i/psr_clk6_600/U0'
Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk6_600_0/ultra_psr_clk6_600_0.xdc] for cell 'ultra_i/psr_clk6_600/U0'
Finished Parsing XDC File [/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.srcs/sources_1/bd/ultra/ip/ultra_psr_clk6_600_0/ultra_psr_clk6_600_0.xdc] for cell 'ultra_i/psr_clk6_600/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3357.562 ; gain = 0.000 ; free physical = 103476 ; free virtual = 123193
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 3357.562 ; gain = 1781.770 ; free physical = 103476 ; free virtual = 123193
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3357.562 ; gain = 0.000 ; free physical = 103458 ; free virtual = 123179

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15cc16c02

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3357.562 ; gain = 0.000 ; free physical = 103455 ; free virtual = 123176

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 43 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b5428ca0

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3397.062 ; gain = 0.000 ; free physical = 103308 ; free virtual = 123029
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 286 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 138e9c038

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3397.062 ; gain = 0.000 ; free physical = 103308 ; free virtual = 123029
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f503a212

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3397.062 ; gain = 0.000 ; free physical = 103831 ; free virtual = 123371
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 581 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: f503a212

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3397.062 ; gain = 0.000 ; free physical = 103977 ; free virtual = 123371
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f503a212

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3397.062 ; gain = 0.000 ; free physical = 104049 ; free virtual = 123377
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f503a212

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3397.062 ; gain = 0.000 ; free physical = 104099 ; free virtual = 123378
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |             286  |                                              0  |
|  Constant propagation         |               0  |               2  |                                              0  |
|  Sweep                        |               0  |             581  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3397.062 ; gain = 0.000 ; free physical = 104230 ; free virtual = 123380
Ending Logic Optimization Task | Checksum: 7486c3d4

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3397.062 ; gain = 0.000 ; free physical = 104229 ; free virtual = 123379

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7486c3d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3397.062 ; gain = 0.000 ; free physical = 104198 ; free virtual = 123363

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7486c3d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3397.062 ; gain = 0.000 ; free physical = 104196 ; free virtual = 123362

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3397.062 ; gain = 0.000 ; free physical = 104196 ; free virtual = 123362
Ending Netlist Obfuscation Task | Checksum: 7486c3d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3397.062 ; gain = 0.000 ; free physical = 104194 ; free virtual = 123361
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3397.062 ; gain = 0.000 ; free physical = 104117 ; free virtual = 123322
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.runs/impl_1/ultra_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ultra_wrapper_drc_opted.rpt -pb ultra_wrapper_drc_opted.pb -rpx ultra_wrapper_drc_opted.rpx
Command: report_drc -file ultra_wrapper_drc_opted.rpt -pb ultra_wrapper_drc_opted.pb -rpx ultra_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/500GB/home/steve/TCN/ultra/ultra/ultra.runs/impl_1/ultra_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 103422 ; free virtual = 123085
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 103422 ; free virtual = 123084
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 103422 ; free virtual = 123084

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9a35c62d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4406.648 ; gain = 919.102 ; free physical = 102714 ; free virtual = 122540

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 197b350de

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4438.664 ; gain = 951.117 ; free physical = 102715 ; free virtual = 122543

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 197b350de

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4438.664 ; gain = 951.117 ; free physical = 102716 ; free virtual = 122544
Phase 1 Placer Initialization | Checksum: 197b350de

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4438.664 ; gain = 951.117 ; free physical = 102716 ; free virtual = 122545

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102715 ; free virtual = 122544
Phase 2 Final Placement Cleanup | Checksum: 197b350de

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4438.664 ; gain = 951.117 ; free physical = 102716 ; free virtual = 122544
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 9a35c62d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4438.664 ; gain = 951.117 ; free physical = 102715 ; free virtual = 122544
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 4438.664 ; gain = 951.117 ; free physical = 102718 ; free virtual = 122546
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102718 ; free virtual = 122546
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102706 ; free virtual = 122539
INFO: [Common 17-1381] The checkpoint '/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.runs/impl_1/ultra_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ultra_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102697 ; free virtual = 122527
INFO: [runtcl-4] Executing : report_utilization -file ultra_wrapper_utilization_placed.rpt -pb ultra_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ultra_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102708 ; free virtual = 122539
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102707 ; free virtual = 122538
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102698 ; free virtual = 122532
INFO: [Common 17-1381] The checkpoint '/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.runs/impl_1/ultra_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9a35c62d ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e5e0c497

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102527 ; free virtual = 122369
Post Restoration Checksum: NetGraph: ceaee1d9 NumContArr: 1731e2be Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e5e0c497

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102526 ; free virtual = 122369

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e5e0c497

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102490 ; free virtual = 122333

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e5e0c497

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102490 ; free virtual = 122333

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: e5e0c497

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102489 ; free virtual = 122332

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: e5e0c497

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102489 ; free virtual = 122332
Phase 2 Router Initialization | Checksum: e5e0c497

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102489 ; free virtual = 122332

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 1114d136b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102478 ; free virtual = 122321

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 1114d136b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102475 ; free virtual = 122319

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1114d136b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102475 ; free virtual = 122318
Phase 4 Rip-up And Reroute | Checksum: 1114d136b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102475 ; free virtual = 122318

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1114d136b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102476 ; free virtual = 122319

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1114d136b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102476 ; free virtual = 122319
Phase 5 Delay and Skew Optimization | Checksum: 1114d136b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102476 ; free virtual = 122319

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1114d136b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102477 ; free virtual = 122320
Phase 6.1 Hold Fix Iter | Checksum: 1114d136b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102476 ; free virtual = 122319
Phase 6 Post Hold Fix | Checksum: 1114d136b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102476 ; free virtual = 122319

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00266205 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1114d136b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102478 ; free virtual = 122321

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1114d136b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102477 ; free virtual = 122321

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1114d136b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102479 ; free virtual = 122322

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1114d136b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102480 ; free virtual = 122323
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102527 ; free virtual = 122370

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102527 ; free virtual = 122370
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102527 ; free virtual = 122370
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4438.664 ; gain = 0.000 ; free physical = 102520 ; free virtual = 122367
INFO: [Common 17-1381] The checkpoint '/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.runs/impl_1/ultra_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ultra_wrapper_drc_routed.rpt -pb ultra_wrapper_drc_routed.pb -rpx ultra_wrapper_drc_routed.rpx
Command: report_drc -file ultra_wrapper_drc_routed.rpt -pb ultra_wrapper_drc_routed.pb -rpx ultra_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/500GB/home/steve/TCN/ultra/ultra/ultra.runs/impl_1/ultra_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ultra_wrapper_methodology_drc_routed.rpt -pb ultra_wrapper_methodology_drc_routed.pb -rpx ultra_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ultra_wrapper_methodology_drc_routed.rpt -pb ultra_wrapper_methodology_drc_routed.pb -rpx ultra_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /mnt/500GB/home/steve/TCN/ultra/ultra/ultra.runs/impl_1/ultra_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ultra_wrapper_power_routed.rpt -pb ultra_wrapper_power_summary_routed.pb -rpx ultra_wrapper_power_routed.rpx
Command: report_power -file ultra_wrapper_power_routed.rpt -pb ultra_wrapper_power_summary_routed.pb -rpx ultra_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
93 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ultra_wrapper_route_status.rpt -pb ultra_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ultra_wrapper_timing_summary_routed.rpt -pb ultra_wrapper_timing_summary_routed.pb -rpx ultra_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ultra_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ultra_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ultra_wrapper_bus_skew_routed.rpt -pb ultra_wrapper_bus_skew_routed.pb -rpx ultra_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ultra_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ultra_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/mnt/500GB/home/steve/TCN/ultra/ultra/ultra.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Sep  9 15:14:00 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 4462.703 ; gain = 0.000 ; free physical = 102452 ; free virtual = 122322
INFO: [Common 17-206] Exiting Vivado at Wed Sep  9 15:14:00 2020...
[Wed Sep  9 15:14:05 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:07:31 ; elapsed = 00:06:48 . Memory (MB): peak = 2109.152 ; gain = 0.000 ; free physical = 105128 ; free virtual = 124996
INFO: [Vivado 12-4895] Creating Hardware Platform: ./ultra.xsa ...
CRITICAL WARNING: [Project 1-655] Project does not have Board Part set. Board related data may be missing or incomplete in the generated Hardware Platform.
WARNING: [Project 1-646] Board name, vendor and part not set in Hardware Platform.
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Hsi 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2019.2/data/embeddedsw) loading 0 seconds
INFO: [Project 1-1042] Successfully generated hpfm file
write_project_tcl: Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 2109.152 ; gain = 0.000 ; free physical = 105040 ; free virtual = 124955
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /mnt/500GB/home/steve/TCN/ultra/ultra.xsa
write_hw_platform: Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2109.152 ; gain = 0.000 ; free physical = 105037 ; free virtual = 124937
INFO: [Vivado 12-6074] Validating Hardware Platform: './ultra.xsa'
INFO: [Vivado 12-8115] Found XML metadata file: xsa.xml
INFO: [Vivado 12-6078] Validating platform properties...
INFO: [Vivado 12-6079] Validating unified platform...
INFO: [Vivado 12-6073] Validating 'pre_synth' platform state...
INFO: [Vivado 12-6077] Validating platform files...
INFO: [Vivado 12-6067] Found file 'emu/emu.xml' of type 'EMU_XML' in the Hardware Platform.
INFO: [Vivado 12-6067] Found file 'ultra.hpfm' of type 'HPFM' in the Hardware Platform.
INFO: [Vivado 12-6067] Found file 'prj/rebuild.tcl' of type 'REBUILD_TCL' in the Hardware Platform.
INFO: [Vivado 12-6066] Finished running validate_dsa for file: './ultra.xsa'
INFO: [Common 17-206] Exiting Vivado at Wed Sep  9 15:14:18 2020...
