read_verilog ../verilog/top.v
read_verilog ../verilog/VexRiscv_Lite.v
synth_xilinx -edif top.edif
