\hypertarget{group___s_r_a_m___exported___functions___group2}{}\doxysection{Input Output and memory control functions}
\label{group___s_r_a_m___exported___functions___group2}\index{Input Output and memory control functions@{Input Output and memory control functions}}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gaa397cd69f463cdaef60620dc504221ee}{HAL\+\_\+\+SRAM\+\_\+\+Read\+\_\+8b}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram, uint32\+\_\+t $\ast$p\+Address, uint8\+\_\+t $\ast$p\+Dst\+Buffer, uint32\+\_\+t Buffer\+Size)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga1ae829a51e3be3af706e864b87253919}{HAL\+\_\+\+SRAM\+\_\+\+Write\+\_\+8b}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram, uint32\+\_\+t $\ast$p\+Address, uint8\+\_\+t $\ast$p\+Src\+Buffer, uint32\+\_\+t Buffer\+Size)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga671719ff18c1897edd9c29718f6d4f0a}{HAL\+\_\+\+SRAM\+\_\+\+Read\+\_\+16b}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram, uint32\+\_\+t $\ast$p\+Address, uint16\+\_\+t $\ast$p\+Dst\+Buffer, uint32\+\_\+t Buffer\+Size)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga6c57c8dff53c8bd9fcbadeeb3572d799}{HAL\+\_\+\+SRAM\+\_\+\+Write\+\_\+16b}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram, uint32\+\_\+t $\ast$p\+Address, uint16\+\_\+t $\ast$p\+Src\+Buffer, uint32\+\_\+t Buffer\+Size)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gaecd5d8df61a34b1b59e3f18157ddf2b8}{HAL\+\_\+\+SRAM\+\_\+\+Read\+\_\+32b}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram, uint32\+\_\+t $\ast$p\+Address, uint32\+\_\+t $\ast$p\+Dst\+Buffer, uint32\+\_\+t Buffer\+Size)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga7adf2d13d0cd9906e3054a6ef712c068}{HAL\+\_\+\+SRAM\+\_\+\+Write\+\_\+32b}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram, uint32\+\_\+t $\ast$p\+Address, uint32\+\_\+t $\ast$p\+Src\+Buffer, uint32\+\_\+t Buffer\+Size)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gac33cd97247fe18d437544895b83acf04}{HAL\+\_\+\+SRAM\+\_\+\+Read\+\_\+\+DMA}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram, uint32\+\_\+t $\ast$p\+Address, uint32\+\_\+t $\ast$p\+Dst\+Buffer, uint32\+\_\+t Buffer\+Size)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga00d6551fd89c7a5b0ce068a0b4e42840}{HAL\+\_\+\+SRAM\+\_\+\+Write\+\_\+\+DMA}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram, uint32\+\_\+t $\ast$p\+Address, uint32\+\_\+t $\ast$p\+Src\+Buffer, uint32\+\_\+t Buffer\+Size)
\item 
void \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gaec7130a319918e8ddb9c8f3b77a4e00e}{HAL\+\_\+\+SRAM\+\_\+\+DMA\+\_\+\+Xfer\+Cplt\+Callback}} (\mbox{\hyperlink{group___m_d_m_a___exported___types_gae8e2befd2f94de51db90261afd6bf701}{MDMA\+\_\+\+Handle\+Type\+Def}} $\ast$hmdma)
\item 
void \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga852fe4b5391b22059a394dd82c086ae2}{HAL\+\_\+\+SRAM\+\_\+\+DMA\+\_\+\+Xfer\+Error\+Callback}} (\mbox{\hyperlink{group___m_d_m_a___exported___types_gae8e2befd2f94de51db90261afd6bf701}{MDMA\+\_\+\+Handle\+Type\+Def}} $\ast$hmdma)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group___s_r_a_m___exported___functions___group2_gaec7130a319918e8ddb9c8f3b77a4e00e}\label{group___s_r_a_m___exported___functions___group2_gaec7130a319918e8ddb9c8f3b77a4e00e}} 
\index{Input Output and memory control functions@{Input Output and memory control functions}!HAL\_SRAM\_DMA\_XferCpltCallback@{HAL\_SRAM\_DMA\_XferCpltCallback}}
\index{HAL\_SRAM\_DMA\_XferCpltCallback@{HAL\_SRAM\_DMA\_XferCpltCallback}!Input Output and memory control functions@{Input Output and memory control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_SRAM\_DMA\_XferCpltCallback()}{HAL\_SRAM\_DMA\_XferCpltCallback()}}
{\footnotesize\ttfamily void HAL\+\_\+\+SRAM\+\_\+\+DMA\+\_\+\+Xfer\+Cplt\+Callback (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___m_d_m_a___exported___types_gae8e2befd2f94de51db90261afd6bf701}{MDMA\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hmdma }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_r_a_m___exported___functions___group2_ga852fe4b5391b22059a394dd82c086ae2}\label{group___s_r_a_m___exported___functions___group2_ga852fe4b5391b22059a394dd82c086ae2}} 
\index{Input Output and memory control functions@{Input Output and memory control functions}!HAL\_SRAM\_DMA\_XferErrorCallback@{HAL\_SRAM\_DMA\_XferErrorCallback}}
\index{HAL\_SRAM\_DMA\_XferErrorCallback@{HAL\_SRAM\_DMA\_XferErrorCallback}!Input Output and memory control functions@{Input Output and memory control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_SRAM\_DMA\_XferErrorCallback()}{HAL\_SRAM\_DMA\_XferErrorCallback()}}
{\footnotesize\ttfamily void HAL\+\_\+\+SRAM\+\_\+\+DMA\+\_\+\+Xfer\+Error\+Callback (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___m_d_m_a___exported___types_gae8e2befd2f94de51db90261afd6bf701}{MDMA\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hmdma }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_r_a_m___exported___functions___group2_ga671719ff18c1897edd9c29718f6d4f0a}\label{group___s_r_a_m___exported___functions___group2_ga671719ff18c1897edd9c29718f6d4f0a}} 
\index{Input Output and memory control functions@{Input Output and memory control functions}!HAL\_SRAM\_Read\_16b@{HAL\_SRAM\_Read\_16b}}
\index{HAL\_SRAM\_Read\_16b@{HAL\_SRAM\_Read\_16b}!Input Output and memory control functions@{Input Output and memory control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_SRAM\_Read\_16b()}{HAL\_SRAM\_Read\_16b()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+SRAM\+\_\+\+Read\+\_\+16b (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hsram,  }\item[{uint32\+\_\+t $\ast$}]{p\+Address,  }\item[{uint16\+\_\+t $\ast$}]{p\+Dst\+Buffer,  }\item[{uint32\+\_\+t}]{Buffer\+Size }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_r_a_m___exported___functions___group2_gaecd5d8df61a34b1b59e3f18157ddf2b8}\label{group___s_r_a_m___exported___functions___group2_gaecd5d8df61a34b1b59e3f18157ddf2b8}} 
\index{Input Output and memory control functions@{Input Output and memory control functions}!HAL\_SRAM\_Read\_32b@{HAL\_SRAM\_Read\_32b}}
\index{HAL\_SRAM\_Read\_32b@{HAL\_SRAM\_Read\_32b}!Input Output and memory control functions@{Input Output and memory control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_SRAM\_Read\_32b()}{HAL\_SRAM\_Read\_32b()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+SRAM\+\_\+\+Read\+\_\+32b (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hsram,  }\item[{uint32\+\_\+t $\ast$}]{p\+Address,  }\item[{uint32\+\_\+t $\ast$}]{p\+Dst\+Buffer,  }\item[{uint32\+\_\+t}]{Buffer\+Size }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_r_a_m___exported___functions___group2_gaa397cd69f463cdaef60620dc504221ee}\label{group___s_r_a_m___exported___functions___group2_gaa397cd69f463cdaef60620dc504221ee}} 
\index{Input Output and memory control functions@{Input Output and memory control functions}!HAL\_SRAM\_Read\_8b@{HAL\_SRAM\_Read\_8b}}
\index{HAL\_SRAM\_Read\_8b@{HAL\_SRAM\_Read\_8b}!Input Output and memory control functions@{Input Output and memory control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_SRAM\_Read\_8b()}{HAL\_SRAM\_Read\_8b()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+SRAM\+\_\+\+Read\+\_\+8b (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hsram,  }\item[{uint32\+\_\+t $\ast$}]{p\+Address,  }\item[{uint8\+\_\+t $\ast$}]{p\+Dst\+Buffer,  }\item[{uint32\+\_\+t}]{Buffer\+Size }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_r_a_m___exported___functions___group2_gac33cd97247fe18d437544895b83acf04}\label{group___s_r_a_m___exported___functions___group2_gac33cd97247fe18d437544895b83acf04}} 
\index{Input Output and memory control functions@{Input Output and memory control functions}!HAL\_SRAM\_Read\_DMA@{HAL\_SRAM\_Read\_DMA}}
\index{HAL\_SRAM\_Read\_DMA@{HAL\_SRAM\_Read\_DMA}!Input Output and memory control functions@{Input Output and memory control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_SRAM\_Read\_DMA()}{HAL\_SRAM\_Read\_DMA()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+SRAM\+\_\+\+Read\+\_\+\+DMA (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hsram,  }\item[{uint32\+\_\+t $\ast$}]{p\+Address,  }\item[{uint32\+\_\+t $\ast$}]{p\+Dst\+Buffer,  }\item[{uint32\+\_\+t}]{Buffer\+Size }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_r_a_m___exported___functions___group2_ga6c57c8dff53c8bd9fcbadeeb3572d799}\label{group___s_r_a_m___exported___functions___group2_ga6c57c8dff53c8bd9fcbadeeb3572d799}} 
\index{Input Output and memory control functions@{Input Output and memory control functions}!HAL\_SRAM\_Write\_16b@{HAL\_SRAM\_Write\_16b}}
\index{HAL\_SRAM\_Write\_16b@{HAL\_SRAM\_Write\_16b}!Input Output and memory control functions@{Input Output and memory control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_SRAM\_Write\_16b()}{HAL\_SRAM\_Write\_16b()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+SRAM\+\_\+\+Write\+\_\+16b (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hsram,  }\item[{uint32\+\_\+t $\ast$}]{p\+Address,  }\item[{uint16\+\_\+t $\ast$}]{p\+Src\+Buffer,  }\item[{uint32\+\_\+t}]{Buffer\+Size }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_r_a_m___exported___functions___group2_ga7adf2d13d0cd9906e3054a6ef712c068}\label{group___s_r_a_m___exported___functions___group2_ga7adf2d13d0cd9906e3054a6ef712c068}} 
\index{Input Output and memory control functions@{Input Output and memory control functions}!HAL\_SRAM\_Write\_32b@{HAL\_SRAM\_Write\_32b}}
\index{HAL\_SRAM\_Write\_32b@{HAL\_SRAM\_Write\_32b}!Input Output and memory control functions@{Input Output and memory control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_SRAM\_Write\_32b()}{HAL\_SRAM\_Write\_32b()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+SRAM\+\_\+\+Write\+\_\+32b (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hsram,  }\item[{uint32\+\_\+t $\ast$}]{p\+Address,  }\item[{uint32\+\_\+t $\ast$}]{p\+Src\+Buffer,  }\item[{uint32\+\_\+t}]{Buffer\+Size }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_r_a_m___exported___functions___group2_ga1ae829a51e3be3af706e864b87253919}\label{group___s_r_a_m___exported___functions___group2_ga1ae829a51e3be3af706e864b87253919}} 
\index{Input Output and memory control functions@{Input Output and memory control functions}!HAL\_SRAM\_Write\_8b@{HAL\_SRAM\_Write\_8b}}
\index{HAL\_SRAM\_Write\_8b@{HAL\_SRAM\_Write\_8b}!Input Output and memory control functions@{Input Output and memory control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_SRAM\_Write\_8b()}{HAL\_SRAM\_Write\_8b()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+SRAM\+\_\+\+Write\+\_\+8b (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hsram,  }\item[{uint32\+\_\+t $\ast$}]{p\+Address,  }\item[{uint8\+\_\+t $\ast$}]{p\+Src\+Buffer,  }\item[{uint32\+\_\+t}]{Buffer\+Size }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_r_a_m___exported___functions___group2_ga00d6551fd89c7a5b0ce068a0b4e42840}\label{group___s_r_a_m___exported___functions___group2_ga00d6551fd89c7a5b0ce068a0b4e42840}} 
\index{Input Output and memory control functions@{Input Output and memory control functions}!HAL\_SRAM\_Write\_DMA@{HAL\_SRAM\_Write\_DMA}}
\index{HAL\_SRAM\_Write\_DMA@{HAL\_SRAM\_Write\_DMA}!Input Output and memory control functions@{Input Output and memory control functions}}
\doxysubsubsection{\texorpdfstring{HAL\_SRAM\_Write\_DMA()}{HAL\_SRAM\_Write\_DMA()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+SRAM\+\_\+\+Write\+\_\+\+DMA (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hsram,  }\item[{uint32\+\_\+t $\ast$}]{p\+Address,  }\item[{uint32\+\_\+t $\ast$}]{p\+Src\+Buffer,  }\item[{uint32\+\_\+t}]{Buffer\+Size }\end{DoxyParamCaption})}

