

================================================================
== Vivado HLS Report for 'loadPCL'
================================================================
* Date:           Sat May 13 19:59:12 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.146|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1538|  1538|  1538|  1538|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1536|  1536|         2|          1|          1|  1536|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     117|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|     128|     192|
|Multiplexer      |        -|      -|       -|     166|
|Register         |        -|      -|      57|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     185|     475|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |pcl_V_0_U      |loadPCL_pcl_V_0      |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_10416_U  |loadPCL_pcl_V_10416  |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_11417_U  |loadPCL_pcl_V_11417  |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_12418_U  |loadPCL_pcl_V_12418  |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_13419_U  |loadPCL_pcl_V_13419  |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_1415_U   |loadPCL_pcl_V_1415   |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_14420_U  |loadPCL_pcl_V_14420  |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_15421_U  |loadPCL_pcl_V_15421  |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_2422_U   |loadPCL_pcl_V_2422   |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_3423_U   |loadPCL_pcl_V_3423   |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_4424_U   |loadPCL_pcl_V_4424   |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_5425_U   |loadPCL_pcl_V_5425   |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_6426_U   |loadPCL_pcl_V_6426   |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_7427_U   |loadPCL_pcl_V_7427   |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_8428_U   |loadPCL_pcl_V_8428   |        0|  8|  12|    96|    8|     1|          768|
    |pcl_V_9429_U   |loadPCL_pcl_V_9429   |        0|  8|  12|    96|    8|     1|          768|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                     |        0|128| 192|  1536|  128|    16|        12288|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_422_p2                     |     +    |      0|  0|  18|          11|           1|
    |next_mul_fu_428_p2                |     +    |      0|  0|  30|          23|          12|
    |next_urem_fu_464_p2               |     +    |      0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_158                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_528                  |    and   |      0|  0|   2|           1|           1|
    |tmp_2_fu_470_p2                   |   icmp   |      0|  0|  13|          11|           7|
    |tmp_fu_416_p2                     |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |idx_urem_fu_476_p3                |  select  |      0|  0|  11|           1|          11|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 117|          76|          51|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |PCL_V_V_blk_n                     |   9|          2|    1|          2|
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |  15|          3|    1|          3|
    |ap_phi_mux_temp_V_phi_fu_365_p32  |  85|         17|    8|        136|
    |i_reg_329                         |   9|          2|   11|         22|
    |phi_mul_reg_340                   |   9|          2|   23|         46|
    |phi_urem_reg_351                  |   9|          2|   11|         22|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 166|         34|   57|        237|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_reg_329                |  11|   0|   11|          0|
    |phi_mul_reg_340          |  23|   0|   23|          0|
    |phi_urem_reg_351         |  11|   0|   11|          0|
    |tmp_1_reg_498            |   5|   0|    5|          0|
    |tmp_reg_484              |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  57|   0|   57|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    loadPCL   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    loadPCL   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    loadPCL   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    loadPCL   | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |    loadPCL   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    loadPCL   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    loadPCL   | return value |
|PCL_V_V_din     | out |    8|   ap_fifo  |    PCL_V_V   |    pointer   |
|PCL_V_V_full_n  |  in |    1|   ap_fifo  |    PCL_V_V   |    pointer   |
|PCL_V_V_write   | out |    1|   ap_fifo  |    PCL_V_V   |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

