{
	"author": ["Anselme Vignon", "Stefan Cosemans", "Wim Dehaene", "Pol Marchal", "Marco Facchini"],
	"booktitle": "DATE",
	"crossref": "conf/date/2009",
	"dblpkey": "conf/date/VignonCDMF09",
	"ee": "http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=5090609&arnumber=5090798&count=326&index=184",
	"pages": "929-933",
	"publisher": "IEEE",
	"stemmed": ["a", "novel", "dram", "architectur", "as", "a", "low", "leakag", "altern", "for", "sram", "cach", "in", "a", "d", "interconnect", "context"],
	"tag": ["3d", "architecture", "novel"],
	"title": "A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2009
}