#
## Location constraints go here
#

# !!! WARNING !!!
#
#  These constraints are for test only, they do not map to the VCU128 FMCp connector
#
# !!! WARNING !!!

#  QUAD MXFE 1

set_property  PACKAGE_PIN  AV43  [get_ports  qmxfe_0_ref_clk_n[0]]  ;#  Bank  124  -  MGTREFCLK0N_124
set_property  PACKAGE_PIN  AV42  [get_ports  qmxfe_0_ref_clk_p[0]]  ;#  Bank  124  -  MGTREFCLK0P_124
set_property  PACKAGE_PIN  BC54  [get_ports  m2c_0_n[0]]            ;#  Bank  124  -  MGTYRXN0_124
set_property  PACKAGE_PIN  BB52  [get_ports  m2c_0_n[1]]            ;#  Bank  124  -  MGTYRXN1_124
set_property  PACKAGE_PIN  BA54  [get_ports  m2c_0_n[2]]            ;#  Bank  124  -  MGTYRXN2_124
set_property  PACKAGE_PIN  BA50  [get_ports  m2c_0_n[3]]            ;#  Bank  124  -  MGTYRXN3_124
set_property  PACKAGE_PIN  BC53  [get_ports  m2c_0_p[0]]            ;#  Bank  124  -  MGTYRXP0_124
set_property  PACKAGE_PIN  BB51  [get_ports  m2c_0_p[1]]            ;#  Bank  124  -  MGTYRXP1_124
set_property  PACKAGE_PIN  BA53  [get_ports  m2c_0_p[2]]            ;#  Bank  124  -  MGTYRXP2_124
set_property  PACKAGE_PIN  BA49  [get_ports  m2c_0_p[3]]            ;#  Bank  124  -  MGTYRXP3_124
set_property  PACKAGE_PIN  BC49  [get_ports  c2m_0_n[0]]            ;#  Bank  124  -  MGTYTXN0_124
set_property  PACKAGE_PIN  BC45  [get_ports  c2m_0_n[1]]            ;#  Bank  124  -  MGTYTXN1_124
set_property  PACKAGE_PIN  BB47  [get_ports  c2m_0_n[2]]            ;#  Bank  124  -  MGTYTXN2_124
set_property  PACKAGE_PIN  BA45  [get_ports  c2m_0_n[3]]            ;#  Bank  124  -  MGTYTXN3_124
set_property  PACKAGE_PIN  BC48  [get_ports  c2m_0_p[0]]            ;#  Bank  124  -  MGTYTXP0_124
set_property  PACKAGE_PIN  BC44  [get_ports  c2m_0_p[1]]            ;#  Bank  124  -  MGTYTXP1_124
set_property  PACKAGE_PIN  BB46  [get_ports  c2m_0_p[2]]            ;#  Bank  124  -  MGTYTXP2_124
set_property  PACKAGE_PIN  BA44  [get_ports  c2m_0_p[3]]            ;#  Bank  124  -  MGTYTXP3_124

set_property  PACKAGE_PIN  AR41  [get_ports  qmxfe_0_ref_clk_n[1]]  ;#  Bank  125  -  MGTREFCLK0N_125
set_property  PACKAGE_PIN  AR40  [get_ports  qmxfe_0_ref_clk_p[1]]  ;#  Bank  125  -  MGTREFCLK0P_125
set_property  PACKAGE_PIN  AY52  [get_ports  m2c_0_n[4]]            ;#  Bank  125  -  MGTYRXN0_125
set_property  PACKAGE_PIN  AW54  [get_ports  m2c_0_n[5]]            ;#  Bank  125  -  MGTYRXN1_125
set_property  PACKAGE_PIN  AW50  [get_ports  m2c_0_n[6]]            ;#  Bank  125  -  MGTYRXN2_125
set_property  PACKAGE_PIN  AV52  [get_ports  m2c_0_n[7]]            ;#  Bank  125  -  MGTYRXN3_125
set_property  PACKAGE_PIN  AY51  [get_ports  m2c_0_p[4]]            ;#  Bank  125  -  MGTYRXP0_125
set_property  PACKAGE_PIN  AW53  [get_ports  m2c_0_p[5]]            ;#  Bank  125  -  MGTYRXP1_125
set_property  PACKAGE_PIN  AW49  [get_ports  m2c_0_p[6]]            ;#  Bank  125  -  MGTYRXP2_125
set_property  PACKAGE_PIN  AV51  [get_ports  m2c_0_p[7]]            ;#  Bank  125  -  MGTYRXP3_125
set_property  PACKAGE_PIN  AY47  [get_ports  c2m_0_n[4]]            ;#  Bank  125  -  MGTYTXN0_125
set_property  PACKAGE_PIN  AW45  [get_ports  c2m_0_n[5]]            ;#  Bank  125  -  MGTYTXN1_125
set_property  PACKAGE_PIN  AV47  [get_ports  c2m_0_n[6]]            ;#  Bank  125  -  MGTYTXN2_125
set_property  PACKAGE_PIN  AU45  [get_ports  c2m_0_n[7]]            ;#  Bank  125  -  MGTYTXN3_125
set_property  PACKAGE_PIN  AY46  [get_ports  c2m_0_p[4]]            ;#  Bank  125  -  MGTYTXP0_125
set_property  PACKAGE_PIN  AW44  [get_ports  c2m_0_p[5]]            ;#  Bank  125  -  MGTYTXP1_125
set_property  PACKAGE_PIN  AV46  [get_ports  c2m_0_p[6]]            ;#  Bank  125  -  MGTYTXP2_125
set_property  PACKAGE_PIN  AU44  [get_ports  c2m_0_p[7]]            ;#  Bank  125  -  MGTYTXP3_125

set_property  PACKAGE_PIN  AN41  [get_ports  qmxfe_0_ref_clk_n[2]]  ;#  Bank  126  -  MGTREFCLK0N_126
set_property  PACKAGE_PIN  AN40  [get_ports  qmxfe_0_ref_clk_p[2]]  ;#  Bank  126  -  MGTREFCLK0P_126
set_property  PACKAGE_PIN  AU54  [get_ports  m2c_0_n[8]]            ;#  Bank  126  -  MGTYRXN0_126
set_property  PACKAGE_PIN  AT52  [get_ports  m2c_0_n[9]]            ;#  Bank  126  -  MGTYRXN1_126
set_property  PACKAGE_PIN  AR54  [get_ports  m2c_0_n[10]]           ;#  Bank  126  -  MGTYRXN2_126
set_property  PACKAGE_PIN  AP52  [get_ports  m2c_0_n[11]]           ;#  Bank  126  -  MGTYRXN3_126
set_property  PACKAGE_PIN  AU53  [get_ports  m2c_0_p[8]]            ;#  Bank  126  -  MGTYRXP0_126
set_property  PACKAGE_PIN  AT51  [get_ports  m2c_0_p[9]]            ;#  Bank  126  -  MGTYRXP1_126
set_property  PACKAGE_PIN  AR53  [get_ports  m2c_0_p[10]]           ;#  Bank  126  -  MGTYRXP2_126
set_property  PACKAGE_PIN  AP51  [get_ports  m2c_0_p[11]]           ;#  Bank  126  -  MGTYRXP3_126
set_property  PACKAGE_PIN  AU49  [get_ports  c2m_0_n[8]]            ;#  Bank  126  -  MGTYTXN0_126
set_property  PACKAGE_PIN  AT47  [get_ports  c2m_0_n[9]]            ;#  Bank  126  -  MGTYTXN1_126
set_property  PACKAGE_PIN  AR49  [get_ports  c2m_0_n[10]]           ;#  Bank  126  -  MGTYTXN2_126
set_property  PACKAGE_PIN  AR45  [get_ports  c2m_0_n[11]]           ;#  Bank  126  -  MGTYTXN3_126
set_property  PACKAGE_PIN  AU48  [get_ports  c2m_0_p[8]]            ;#  Bank  126  -  MGTYTXP0_126
set_property  PACKAGE_PIN  AT46  [get_ports  c2m_0_p[9]]            ;#  Bank  126  -  MGTYTXP1_126
set_property  PACKAGE_PIN  AR48  [get_ports  c2m_0_p[10]]           ;#  Bank  126  -  MGTYTXP2_126
set_property  PACKAGE_PIN  AR44  [get_ports  c2m_0_p[11]]           ;#  Bank  126  -  MGTYTXP3_126

set_property  PACKAGE_PIN  AL41  [get_ports  qmxfe_0_ref_clk_n[3]]  ;#  Bank  127  -  MGTREFCLK0N_127
set_property  PACKAGE_PIN  AL40  [get_ports  qmxfe_0_ref_clk_p[3]]  ;#  Bank  127  -  MGTREFCLK0P_127
set_property  PACKAGE_PIN  AN54  [get_ports  m2c_0_n[12]]           ;#  Bank  127  -  MGTYRXN0_127
set_property  PACKAGE_PIN  AN50  [get_ports  m2c_0_n[13]]           ;#  Bank  127  -  MGTYRXN1_127
set_property  PACKAGE_PIN  AM52  [get_ports  m2c_0_n[14]]           ;#  Bank  127  -  MGTYRXN2_127
set_property  PACKAGE_PIN  AL54  [get_ports  m2c_0_n[15]]           ;#  Bank  127  -  MGTYRXN3_127
set_property  PACKAGE_PIN  AN53  [get_ports  m2c_0_p[12]]           ;#  Bank  127  -  MGTYRXP0_127
set_property  PACKAGE_PIN  AN49  [get_ports  m2c_0_p[13]]           ;#  Bank  127  -  MGTYRXP1_127
set_property  PACKAGE_PIN  AM51  [get_ports  m2c_0_p[14]]           ;#  Bank  127  -  MGTYRXP2_127
set_property  PACKAGE_PIN  AL53  [get_ports  m2c_0_p[15]]           ;#  Bank  127  -  MGTYRXP3_127
set_property  PACKAGE_PIN  AP47  [get_ports  c2m_0_n[12]]           ;#  Bank  127  -  MGTYTXN0_127
set_property  PACKAGE_PIN  AN45  [get_ports  c2m_0_n[13]]           ;#  Bank  127  -  MGTYTXN1_127
set_property  PACKAGE_PIN  AM47  [get_ports  c2m_0_n[14]]           ;#  Bank  127  -  MGTYTXN2_127
set_property  PACKAGE_PIN  AL45  [get_ports  c2m_0_n[15]]           ;#  Bank  127  -  MGTYTXN3_127
set_property  PACKAGE_PIN  AP46  [get_ports  c2m_0_p[12]]           ;#  Bank  127  -  MGTYTXP0_127
set_property  PACKAGE_PIN  AN44  [get_ports  c2m_0_p[13]]           ;#  Bank  127  -  MGTYTXP1_127
set_property  PACKAGE_PIN  AM46  [get_ports  c2m_0_p[14]]           ;#  Bank  127  -  MGTYTXP2_127
set_property  PACKAGE_PIN  AL44  [get_ports  c2m_0_p[15]]           ;#  Bank  127  -  MGTYTXP3_127

#  QUAD MXFE 1

set_property  PACKAGE_PIN  AT12  [get_ports  qmxfe_1_ref_clk_n[0]]  ;#  Bank  224  -  MGTREFCLK1N_224
set_property  PACKAGE_PIN  AT13  [get_ports  qmxfe_1_ref_clk_p[0]]  ;#  Bank  224  -  MGTREFCLK1P_224
set_property  PACKAGE_PIN  BC1   [get_ports  m2c_1_n[0]]            ;#  Bank  224  -  MGTYRXN0_224
set_property  PACKAGE_PIN  BB3   [get_ports  m2c_1_n[1]]            ;#  Bank  224  -  MGTYRXN1_224
set_property  PACKAGE_PIN  BA1   [get_ports  m2c_1_n[2]]            ;#  Bank  224  -  MGTYRXN2_224
set_property  PACKAGE_PIN  BA5   [get_ports  m2c_1_n[3]]            ;#  Bank  224  -  MGTYRXN3_224
set_property  PACKAGE_PIN  BC2   [get_ports  m2c_1_p[0]]            ;#  Bank  224  -  MGTYRXP0_224
set_property  PACKAGE_PIN  BB4   [get_ports  m2c_1_p[1]]            ;#  Bank  224  -  MGTYRXP1_224
set_property  PACKAGE_PIN  BA2   [get_ports  m2c_1_p[2]]            ;#  Bank  224  -  MGTYRXP2_224
set_property  PACKAGE_PIN  BA6   [get_ports  m2c_1_p[3]]            ;#  Bank  224  -  MGTYRXP3_224
set_property  PACKAGE_PIN  BC6   [get_ports  c2m_1_n[0]]            ;#  Bank  224  -  MGTYTXN0_224
set_property  PACKAGE_PIN  BC10  [get_ports  c2m_1_n[1]]            ;#  Bank  224  -  MGTYTXN1_224
set_property  PACKAGE_PIN  BB8   [get_ports  c2m_1_n[2]]            ;#  Bank  224  -  MGTYTXN2_224
set_property  PACKAGE_PIN  BA10  [get_ports  c2m_1_n[3]]            ;#  Bank  224  -  MGTYTXN3_224
set_property  PACKAGE_PIN  BC7   [get_ports  c2m_1_p[0]]            ;#  Bank  224  -  MGTYTXP0_224
set_property  PACKAGE_PIN  BC11  [get_ports  c2m_1_p[1]]            ;#  Bank  224  -  MGTYTXP1_224
set_property  PACKAGE_PIN  BB9   [get_ports  c2m_1_p[2]]            ;#  Bank  224  -  MGTYTXP2_224
set_property  PACKAGE_PIN  BA11  [get_ports  c2m_1_p[3]]            ;#  Bank  224  -  MGTYTXP3_224

set_property  PACKAGE_PIN  AR14  [get_ports  qmxfe_1_ref_clk_n[1]]  ;#  Bank  225  -  MGTREFCLK0N_225
set_property  PACKAGE_PIN  AR15  [get_ports  qmxfe_1_ref_clk_p[1]]  ;#  Bank  225  -  MGTREFCLK0P_225
set_property  PACKAGE_PIN  AY3   [get_ports  m2c_1_n[4]]            ;#  Bank  225  -  MGTYRXN0_225
set_property  PACKAGE_PIN  AW1   [get_ports  m2c_1_n[5]]            ;#  Bank  225  -  MGTYRXN1_225
set_property  PACKAGE_PIN  AW5   [get_ports  m2c_1_n[6]]            ;#  Bank  225  -  MGTYRXN2_225
set_property  PACKAGE_PIN  AV3   [get_ports  m2c_1_n[7]]            ;#  Bank  225  -  MGTYRXN3_225
set_property  PACKAGE_PIN  AY4   [get_ports  m2c_1_p[4]]            ;#  Bank  225  -  MGTYRXP0_225
set_property  PACKAGE_PIN  AW2   [get_ports  m2c_1_p[5]]            ;#  Bank  225  -  MGTYRXP1_225
set_property  PACKAGE_PIN  AW6   [get_ports  m2c_1_p[6]]            ;#  Bank  225  -  MGTYRXP2_225
set_property  PACKAGE_PIN  AV4   [get_ports  m2c_1_p[7]]            ;#  Bank  225  -  MGTYRXP3_225
set_property  PACKAGE_PIN  AY8   [get_ports  c2m_1_n[4]]            ;#  Bank  225  -  MGTYTXN0_225
set_property  PACKAGE_PIN  AW10  [get_ports  c2m_1_n[5]]            ;#  Bank  225  -  MGTYTXN1_225
set_property  PACKAGE_PIN  AV8   [get_ports  c2m_1_n[6]]            ;#  Bank  225  -  MGTYTXN2_225
set_property  PACKAGE_PIN  AU6   [get_ports  c2m_1_n[7]]            ;#  Bank  225  -  MGTYTXN3_225
set_property  PACKAGE_PIN  AY9   [get_ports  c2m_1_p[4]]            ;#  Bank  225  -  MGTYTXP0_225
set_property  PACKAGE_PIN  AW11  [get_ports  c2m_1_p[5]]            ;#  Bank  225  -  MGTYTXP1_225
set_property  PACKAGE_PIN  AV9   [get_ports  c2m_1_p[6]]            ;#  Bank  225  -  MGTYTXP2_225
set_property  PACKAGE_PIN  AU7   [get_ports  c2m_1_p[7]]            ;#  Bank  225  -  MGTYTXP3_225

set_property  PACKAGE_PIN  AN14  [get_ports  qmxfe_1_ref_clk_n[2]]  ;#  Bank  226  -  MGTREFCLK0N_226
set_property  PACKAGE_PIN  AN15  [get_ports  qmxfe_1_ref_clk_p[2]]  ;#  Bank  226  -  MGTREFCLK0P_226
set_property  PACKAGE_PIN  AU1   [get_ports  m2c_1_n[8]]            ;#  Bank  226  -  MGTYRXN0_226
set_property  PACKAGE_PIN  AT3   [get_ports  m2c_1_n[9]]            ;#  Bank  226  -  MGTYRXN1_226
set_property  PACKAGE_PIN  AR1   [get_ports  m2c_1_n[10]]           ;#  Bank  226  -  MGTYRXN2_226
set_property  PACKAGE_PIN  AP3   [get_ports  m2c_1_n[11]]           ;#  Bank  226  -  MGTYRXN3_226
set_property  PACKAGE_PIN  AU2   [get_ports  m2c_1_p[8]]            ;#  Bank  226  -  MGTYRXP0_226
set_property  PACKAGE_PIN  AT4   [get_ports  m2c_1_p[9]]            ;#  Bank  226  -  MGTYRXP1_226
set_property  PACKAGE_PIN  AR2   [get_ports  m2c_1_p[10]]           ;#  Bank  226  -  MGTYRXP2_226
set_property  PACKAGE_PIN  AP4   [get_ports  m2c_1_p[11]]           ;#  Bank  226  -  MGTYRXP3_226
set_property  PACKAGE_PIN  AU10  [get_ports  c2m_1_n[8]]            ;#  Bank  226  -  MGTYTXN0_226
set_property  PACKAGE_PIN  AT8   [get_ports  c2m_1_n[9]]            ;#  Bank  226  -  MGTYTXN1_226
set_property  PACKAGE_PIN  AR6   [get_ports  c2m_1_n[10]]           ;#  Bank  226  -  MGTYTXN2_226
set_property  PACKAGE_PIN  AR10  [get_ports  c2m_1_n[11]]           ;#  Bank  226  -  MGTYTXN3_226
set_property  PACKAGE_PIN  AU11  [get_ports  c2m_1_p[8]]            ;#  Bank  226  -  MGTYTXP0_226
set_property  PACKAGE_PIN  AT9   [get_ports  c2m_1_p[9]]            ;#  Bank  226  -  MGTYTXP1_226
set_property  PACKAGE_PIN  AR7   [get_ports  c2m_1_p[10]]           ;#  Bank  226  -  MGTYTXP2_226
set_property  PACKAGE_PIN  AR11  [get_ports  c2m_1_p[11]]           ;#  Bank  226  -  MGTYTXP3_226

set_property  PACKAGE_PIN  AL14  [get_ports  qmxfe_1_ref_clk_n[3]]  ;#  Bank  227  -  MGTREFCLK0N_227
set_property  PACKAGE_PIN  AL15  [get_ports  qmxfe_1_ref_clk_p[3]]  ;#  Bank  227  -  MGTREFCLK0P_227
set_property  PACKAGE_PIN  AN1   [get_ports  m2c_1_n[12]]           ;#  Bank  227  -  MGTYRXN0_227
set_property  PACKAGE_PIN  AN5   [get_ports  m2c_1_n[13]]           ;#  Bank  227  -  MGTYRXN1_227
set_property  PACKAGE_PIN  AM3   [get_ports  m2c_1_n[14]]           ;#  Bank  227  -  MGTYRXN2_227
set_property  PACKAGE_PIN  AL1   [get_ports  m2c_1_n[15]]           ;#  Bank  227  -  MGTYRXN3_227
set_property  PACKAGE_PIN  AN2   [get_ports  m2c_1_p[12]]           ;#  Bank  227  -  MGTYRXP0_227
set_property  PACKAGE_PIN  AN6   [get_ports  m2c_1_p[13]]           ;#  Bank  227  -  MGTYRXP1_227
set_property  PACKAGE_PIN  AM4   [get_ports  m2c_1_p[14]]           ;#  Bank  227  -  MGTYRXP2_227
set_property  PACKAGE_PIN  AL2   [get_ports  m2c_1_p[15]]           ;#  Bank  227  -  MGTYRXP3_227
set_property  PACKAGE_PIN  AP8   [get_ports  c2m_1_n[12]]           ;#  Bank  227  -  MGTYTXN0_227
set_property  PACKAGE_PIN  AN10  [get_ports  c2m_1_n[13]]           ;#  Bank  227  -  MGTYTXN1_227
set_property  PACKAGE_PIN  AM8   [get_ports  c2m_1_n[14]]           ;#  Bank  227  -  MGTYTXN2_227
set_property  PACKAGE_PIN  AL10  [get_ports  c2m_1_n[15]]           ;#  Bank  227  -  MGTYTXN3_227
set_property  PACKAGE_PIN  AP9   [get_ports  c2m_1_p[12]]           ;#  Bank  227  -  MGTYTXP0_227
set_property  PACKAGE_PIN  AN11  [get_ports  c2m_1_p[13]]           ;#  Bank  227  -  MGTYTXP1_227
set_property  PACKAGE_PIN  AM9   [get_ports  c2m_1_p[14]]           ;#  Bank  227  -  MGTYTXP2_227
set_property  PACKAGE_PIN  AL11  [get_ports  c2m_1_p[15]]           ;#  Bank  227  -  MGTYTXP3_227

#  QUAD MXFE 2

set_property  PACKAGE_PIN  AJ41  [get_ports  qmxfe_2_ref_clk_n[0]]  ;#  Bank  128  -  MGTREFCLK0N_128
set_property  PACKAGE_PIN  AJ40  [get_ports  qmxfe_2_ref_clk_p[0]]  ;#  Bank  128  -  MGTREFCLK0P_128
set_property  PACKAGE_PIN  AL50  [get_ports  m2c_2_n[0]]            ;#  Bank  128  -  MGTYRXN0_128
set_property  PACKAGE_PIN  AK52  [get_ports  m2c_2_n[1]]            ;#  Bank  128  -  MGTYRXN1_128
set_property  PACKAGE_PIN  AJ54  [get_ports  m2c_2_n[2]]            ;#  Bank  128  -  MGTYRXN2_128
set_property  PACKAGE_PIN  AH52  [get_ports  m2c_2_n[3]]            ;#  Bank  128  -  MGTYRXN3_128
set_property  PACKAGE_PIN  AL49  [get_ports  m2c_2_p[0]]            ;#  Bank  128  -  MGTYRXP0_128
set_property  PACKAGE_PIN  AK51  [get_ports  m2c_2_p[1]]            ;#  Bank  128  -  MGTYRXP1_128
set_property  PACKAGE_PIN  AJ53  [get_ports  m2c_2_p[2]]            ;#  Bank  128  -  MGTYRXP2_128
set_property  PACKAGE_PIN  AH51  [get_ports  m2c_2_p[3]]            ;#  Bank  128  -  MGTYRXP3_128
set_property  PACKAGE_PIN  AK47  [get_ports  c2m_2_n[0]]            ;#  Bank  128  -  MGTYTXN0_128
set_property  PACKAGE_PIN  AJ49  [get_ports  c2m_2_n[1]]            ;#  Bank  128  -  MGTYTXN1_128
set_property  PACKAGE_PIN  AJ45  [get_ports  c2m_2_n[2]]            ;#  Bank  128  -  MGTYTXN2_128
set_property  PACKAGE_PIN  AH47  [get_ports  c2m_2_n[3]]            ;#  Bank  128  -  MGTYTXN3_128
set_property  PACKAGE_PIN  AK46  [get_ports  c2m_2_p[0]]            ;#  Bank  128  -  MGTYTXP0_128
set_property  PACKAGE_PIN  AJ48  [get_ports  c2m_2_p[1]]            ;#  Bank  128  -  MGTYTXP1_128
set_property  PACKAGE_PIN  AJ44  [get_ports  c2m_2_p[2]]            ;#  Bank  128  -  MGTYTXP2_128
set_property  PACKAGE_PIN  AH46  [get_ports  c2m_2_p[3]]            ;#  Bank  128  -  MGTYTXP3_128

set_property  PACKAGE_PIN  AG41  [get_ports  qmxfe_2_ref_clk_n[1]]  ;#  Bank  129  -  MGTREFCLK0N_129
set_property  PACKAGE_PIN  AG40  [get_ports  qmxfe_2_ref_clk_p[1]]  ;#  Bank  129  -  MGTREFCLK0P_129
set_property  PACKAGE_PIN  AG54  [get_ports  m2c_2_n[4]]            ;#  Bank  129  -  MGTYRXN0_129
set_property  PACKAGE_PIN  AF52  [get_ports  m2c_2_n[5]]            ;#  Bank  129  -  MGTYRXN1_129
set_property  PACKAGE_PIN  AE54  [get_ports  m2c_2_n[6]]            ;#  Bank  129  -  MGTYRXN2_129
set_property  PACKAGE_PIN  AE50  [get_ports  m2c_2_n[7]]            ;#  Bank  129  -  MGTYRXN3_129
set_property  PACKAGE_PIN  AG53  [get_ports  m2c_2_p[4]]            ;#  Bank  129  -  MGTYRXP0_129
set_property  PACKAGE_PIN  AF51  [get_ports  m2c_2_p[5]]            ;#  Bank  129  -  MGTYRXP1_129
set_property  PACKAGE_PIN  AE53  [get_ports  m2c_2_p[6]]            ;#  Bank  129  -  MGTYRXP2_129
set_property  PACKAGE_PIN  AE49  [get_ports  m2c_2_p[7]]            ;#  Bank  129  -  MGTYRXP3_129
set_property  PACKAGE_PIN  AG49  [get_ports  c2m_2_n[4]]            ;#  Bank  129  -  MGTYTXN0_129
set_property  PACKAGE_PIN  AG45  [get_ports  c2m_2_n[5]]            ;#  Bank  129  -  MGTYTXN1_129
set_property  PACKAGE_PIN  AF47  [get_ports  c2m_2_n[6]]            ;#  Bank  129  -  MGTYTXN2_129
set_property  PACKAGE_PIN  AE45  [get_ports  c2m_2_n[7]]            ;#  Bank  129  -  MGTYTXN3_129
set_property  PACKAGE_PIN  AG48  [get_ports  c2m_2_p[4]]            ;#  Bank  129  -  MGTYTXP0_129
set_property  PACKAGE_PIN  AG44  [get_ports  c2m_2_p[5]]            ;#  Bank  129  -  MGTYTXP1_129
set_property  PACKAGE_PIN  AF46  [get_ports  c2m_2_p[6]]            ;#  Bank  129  -  MGTYTXP2_129
set_property  PACKAGE_PIN  AE44  [get_ports  c2m_2_p[7]]            ;#  Bank  129  -  MGTYTXP3_129

set_property  PACKAGE_PIN  AD43  [get_ports  qmxfe_2_ref_clk_n[2]]  ;#  Bank  130  -  MGTREFCLK0N_130
set_property  PACKAGE_PIN  AD42  [get_ports  qmxfe_2_ref_clk_p[2]]  ;#  Bank  130  -  MGTREFCLK0P_130
set_property  PACKAGE_PIN  AD52  [get_ports  m2c_2_n[8]]            ;#  Bank  130  -  MGTYRXN0_130
set_property  PACKAGE_PIN  AC54  [get_ports  m2c_2_n[9]]            ;#  Bank  130  -  MGTYRXN1_130
set_property  PACKAGE_PIN  AC50  [get_ports  m2c_2_n[10]]           ;#  Bank  130  -  MGTYRXN2_130
set_property  PACKAGE_PIN  AB52  [get_ports  m2c_2_n[11]]           ;#  Bank  130  -  MGTYRXN3_130
set_property  PACKAGE_PIN  AD51  [get_ports  m2c_2_p[8]]            ;#  Bank  130  -  MGTYRXP0_130
set_property  PACKAGE_PIN  AC53  [get_ports  m2c_2_p[9]]            ;#  Bank  130  -  MGTYRXP1_130
set_property  PACKAGE_PIN  AC49  [get_ports  m2c_2_p[10]]           ;#  Bank  130  -  MGTYRXP2_130
set_property  PACKAGE_PIN  AB51  [get_ports  m2c_2_p[11]]           ;#  Bank  130  -  MGTYRXP3_130
set_property  PACKAGE_PIN  AD47  [get_ports  c2m_2_n[8]]            ;#  Bank  130  -  MGTYTXN0_130
set_property  PACKAGE_PIN  AC45  [get_ports  c2m_2_n[9]]            ;#  Bank  130  -  MGTYTXN1_130
set_property  PACKAGE_PIN  AB47  [get_ports  c2m_2_n[10]]           ;#  Bank  130  -  MGTYTXN2_130
set_property  PACKAGE_PIN  AA49  [get_ports  c2m_2_n[11]]           ;#  Bank  130  -  MGTYTXN3_130
set_property  PACKAGE_PIN  AD46  [get_ports  c2m_2_p[8]]            ;#  Bank  130  -  MGTYTXP0_130
set_property  PACKAGE_PIN  AC44  [get_ports  c2m_2_p[9]]            ;#  Bank  130  -  MGTYTXP1_130
set_property  PACKAGE_PIN  AB46  [get_ports  c2m_2_p[10]]           ;#  Bank  130  -  MGTYTXP2_130
set_property  PACKAGE_PIN  AA48  [get_ports  c2m_2_p[11]]           ;#  Bank  130  -  MGTYTXP3_130

set_property  PACKAGE_PIN  AB43  [get_ports  qmxfe_2_ref_clk_n[3]]  ;#  Bank  131  -  MGTREFCLK0N_131
set_property  PACKAGE_PIN  AB42  [get_ports  qmxfe_2_ref_clk_p[3]]  ;#  Bank  131  -  MGTREFCLK0P_131
set_property  PACKAGE_PIN  AA54  [get_ports  m2c_2_n[12]]           ;#  Bank  131  -  MGTYRXN0_131
set_property  PACKAGE_PIN  Y52   [get_ports  m2c_2_n[13]]           ;#  Bank  131  -  MGTYRXN1_131
set_property  PACKAGE_PIN  W54   [get_ports  m2c_2_n[14]]           ;#  Bank  131  -  MGTYRXN2_131
set_property  PACKAGE_PIN  V52   [get_ports  m2c_2_n[15]]           ;#  Bank  131  -  MGTYRXN3_131
set_property  PACKAGE_PIN  AA53  [get_ports  m2c_2_p[12]]           ;#  Bank  131  -  MGTYRXP0_131
set_property  PACKAGE_PIN  Y51   [get_ports  m2c_2_p[13]]           ;#  Bank  131  -  MGTYRXP1_131
set_property  PACKAGE_PIN  W53   [get_ports  m2c_2_p[14]]           ;#  Bank  131  -  MGTYRXP2_131
set_property  PACKAGE_PIN  V51   [get_ports  m2c_2_p[15]]           ;#  Bank  131  -  MGTYRXP3_131
set_property  PACKAGE_PIN  AA45  [get_ports  c2m_2_n[12]]           ;#  Bank  131  -  MGTYTXN0_131
set_property  PACKAGE_PIN  Y47   [get_ports  c2m_2_n[13]]           ;#  Bank  131  -  MGTYTXN1_131
set_property  PACKAGE_PIN  W49   [get_ports  c2m_2_n[14]]           ;#  Bank  131  -  MGTYTXN2_131
set_property  PACKAGE_PIN  W45   [get_ports  c2m_2_n[15]]           ;#  Bank  131  -  MGTYTXN3_131
set_property  PACKAGE_PIN  AA44  [get_ports  c2m_2_p[12]]           ;#  Bank  131  -  MGTYTXP0_131
set_property  PACKAGE_PIN  Y46   [get_ports  c2m_2_p[13]]           ;#  Bank  131  -  MGTYTXP1_131
set_property  PACKAGE_PIN  W48   [get_ports  c2m_2_p[14]]           ;#  Bank  131  -  MGTYTXP2_131
set_property  PACKAGE_PIN  W44   [get_ports  c2m_2_p[15]]           ;#  Bank  131  -  MGTYTXP3_131

# QUAD MXFE  3

set_property  PACKAGE_PIN  AJ14  [get_ports  qmxfe_3_ref_clk_n[0]]  ;#  Bank  228  -  MGTREFCLK0N_228
set_property  PACKAGE_PIN  AJ15  [get_ports  qmxfe_3_ref_clk_p[0]]  ;#  Bank  228  -  MGTREFCLK0P_228
set_property  PACKAGE_PIN  AL5   [get_ports  m2c_3_n[0]]            ;#  Bank  228  -  MGTYRXN0_228
set_property  PACKAGE_PIN  AK3   [get_ports  m2c_3_n[1]]            ;#  Bank  228  -  MGTYRXN1_228
set_property  PACKAGE_PIN  AJ1   [get_ports  m2c_3_n[2]]            ;#  Bank  228  -  MGTYRXN2_228
set_property  PACKAGE_PIN  AH3   [get_ports  m2c_3_n[3]]            ;#  Bank  228  -  MGTYRXN3_228
set_property  PACKAGE_PIN  AL6   [get_ports  m2c_3_p[0]]            ;#  Bank  228  -  MGTYRXP0_228
set_property  PACKAGE_PIN  AK4   [get_ports  m2c_3_p[1]]            ;#  Bank  228  -  MGTYRXP1_228
set_property  PACKAGE_PIN  AJ2   [get_ports  m2c_3_p[2]]            ;#  Bank  228  -  MGTYRXP2_228
set_property  PACKAGE_PIN  AH4   [get_ports  m2c_3_p[3]]            ;#  Bank  228  -  MGTYRXP3_228
set_property  PACKAGE_PIN  AK8   [get_ports  c2m_3_n[0]]            ;#  Bank  228  -  MGTYTXN0_228
set_property  PACKAGE_PIN  AJ6   [get_ports  c2m_3_n[1]]            ;#  Bank  228  -  MGTYTXN1_228
set_property  PACKAGE_PIN  AJ10  [get_ports  c2m_3_n[2]]            ;#  Bank  228  -  MGTYTXN2_228
set_property  PACKAGE_PIN  AH8   [get_ports  c2m_3_n[3]]            ;#  Bank  228  -  MGTYTXN3_228
set_property  PACKAGE_PIN  AK9   [get_ports  c2m_3_p[0]]            ;#  Bank  228  -  MGTYTXP0_228
set_property  PACKAGE_PIN  AJ7   [get_ports  c2m_3_p[1]]            ;#  Bank  228  -  MGTYTXP1_228
set_property  PACKAGE_PIN  AJ11  [get_ports  c2m_3_p[2]]            ;#  Bank  228  -  MGTYTXP2_228
set_property  PACKAGE_PIN  AH9   [get_ports  c2m_3_p[3]]            ;#  Bank  228  -  MGTYTXP3_228

set_property  PACKAGE_PIN  AG14  [get_ports  qmxfe_3_ref_clk_n[1]]  ;#  Bank  229  -  MGTREFCLK0N_229
set_property  PACKAGE_PIN  AG15  [get_ports  qmxfe_3_ref_clk_p[1]]  ;#  Bank  229  -  MGTREFCLK0P_229
set_property  PACKAGE_PIN  AG1   [get_ports  m2c_3_n[4]]            ;#  Bank  229  -  MGTYRXN0_229
set_property  PACKAGE_PIN  AF3   [get_ports  m2c_3_n[5]]            ;#  Bank  229  -  MGTYRXN1_229
set_property  PACKAGE_PIN  AE1   [get_ports  m2c_3_n[6]]            ;#  Bank  229  -  MGTYRXN2_229
set_property  PACKAGE_PIN  AE5   [get_ports  m2c_3_n[7]]            ;#  Bank  229  -  MGTYRXN3_229
set_property  PACKAGE_PIN  AG2   [get_ports  m2c_3_p[4]]            ;#  Bank  229  -  MGTYRXP0_229
set_property  PACKAGE_PIN  AF4   [get_ports  m2c_3_p[5]]            ;#  Bank  229  -  MGTYRXP1_229
set_property  PACKAGE_PIN  AE2   [get_ports  m2c_3_p[6]]            ;#  Bank  229  -  MGTYRXP2_229
set_property  PACKAGE_PIN  AE6   [get_ports  m2c_3_p[7]]            ;#  Bank  229  -  MGTYRXP3_229
set_property  PACKAGE_PIN  AG6   [get_ports  c2m_3_n[4]]            ;#  Bank  229  -  MGTYTXN0_229
set_property  PACKAGE_PIN  AG10  [get_ports  c2m_3_n[5]]            ;#  Bank  229  -  MGTYTXN1_229
set_property  PACKAGE_PIN  AF8   [get_ports  c2m_3_n[6]]            ;#  Bank  229  -  MGTYTXN2_229
set_property  PACKAGE_PIN  AE10  [get_ports  c2m_3_n[7]]            ;#  Bank  229  -  MGTYTXN3_229
set_property  PACKAGE_PIN  AG7   [get_ports  c2m_3_p[4]]            ;#  Bank  229  -  MGTYTXP0_229
set_property  PACKAGE_PIN  AG11  [get_ports  c2m_3_p[5]]            ;#  Bank  229  -  MGTYTXP1_229
set_property  PACKAGE_PIN  AF9   [get_ports  c2m_3_p[6]]            ;#  Bank  229  -  MGTYTXP2_229
set_property  PACKAGE_PIN  AE11  [get_ports  c2m_3_p[7]]            ;#  Bank  229  -  MGTYTXP3_229

set_property  PACKAGE_PIN  AD12  [get_ports  qmxfe_3_ref_clk_n[2]]  ;#  Bank  230  -  MGTREFCLK0N_230
set_property  PACKAGE_PIN  AD13  [get_ports  qmxfe_3_ref_clk_p[2]]  ;#  Bank  230  -  MGTREFCLK0P_230
set_property  PACKAGE_PIN  AD3   [get_ports  m2c_3_n[8]]            ;#  Bank  230  -  MGTYRXN0_230
set_property  PACKAGE_PIN  AC1   [get_ports  m2c_3_n[9]]            ;#  Bank  230  -  MGTYRXN1_230
set_property  PACKAGE_PIN  AC5   [get_ports  m2c_3_n[10]]           ;#  Bank  230  -  MGTYRXN2_230
set_property  PACKAGE_PIN  AB3   [get_ports  m2c_3_n[11]]           ;#  Bank  230  -  MGTYRXN3_230
set_property  PACKAGE_PIN  AD4   [get_ports  m2c_3_p[8]]            ;#  Bank  230  -  MGTYRXP0_230
set_property  PACKAGE_PIN  AC2   [get_ports  m2c_3_p[9]]            ;#  Bank  230  -  MGTYRXP1_230
set_property  PACKAGE_PIN  AC6   [get_ports  m2c_3_p[10]]           ;#  Bank  230  -  MGTYRXP2_230
set_property  PACKAGE_PIN  AB4   [get_ports  m2c_3_p[11]]           ;#  Bank  230  -  MGTYRXP3_230
set_property  PACKAGE_PIN  AD8   [get_ports  c2m_3_n[8]]            ;#  Bank  230  -  MGTYTXN0_230
set_property  PACKAGE_PIN  AC10  [get_ports  c2m_3_n[9]]            ;#  Bank  230  -  MGTYTXN1_230
set_property  PACKAGE_PIN  AB8   [get_ports  c2m_3_n[10]]           ;#  Bank  230  -  MGTYTXN2_230
set_property  PACKAGE_PIN  AA6   [get_ports  c2m_3_n[11]]           ;#  Bank  230  -  MGTYTXN3_230
set_property  PACKAGE_PIN  AD9   [get_ports  c2m_3_p[8]]            ;#  Bank  230  -  MGTYTXP0_230
set_property  PACKAGE_PIN  AC11  [get_ports  c2m_3_p[9]]            ;#  Bank  230  -  MGTYTXP1_230
set_property  PACKAGE_PIN  AB9   [get_ports  c2m_3_p[10]]           ;#  Bank  230  -  MGTYTXP2_230
set_property  PACKAGE_PIN  AA7   [get_ports  c2m_3_p[11]]           ;#  Bank  230  -  MGTYTXP3_230

set_property  PACKAGE_PIN  AB12  [get_ports  qmxfe_3_ref_clk_n[3]]  ;#  Bank  231  -  MGTREFCLK0N_231
set_property  PACKAGE_PIN  AB13  [get_ports  qmxfe_3_ref_clk_p[3]]  ;#  Bank  231  -  MGTREFCLK0P_231
set_property  PACKAGE_PIN  AA1   [get_ports  m2c_3_n[12]]           ;#  Bank  231  -  MGTYRXN0_231
set_property  PACKAGE_PIN  Y3    [get_ports  m2c_3_n[13]]           ;#  Bank  231  -  MGTYRXN1_231
set_property  PACKAGE_PIN  W1    [get_ports  m2c_3_n[14]]           ;#  Bank  231  -  MGTYRXN2_231
set_property  PACKAGE_PIN  V3    [get_ports  m2c_3_n[15]]           ;#  Bank  231  -  MGTYRXN3_231
set_property  PACKAGE_PIN  AA2   [get_ports  m2c_3_p[12]]           ;#  Bank  231  -  MGTYRXP0_231
set_property  PACKAGE_PIN  Y4    [get_ports  m2c_3_p[13]]           ;#  Bank  231  -  MGTYRXP1_231
set_property  PACKAGE_PIN  W2    [get_ports  m2c_3_p[14]]           ;#  Bank  231  -  MGTYRXP2_231
set_property  PACKAGE_PIN  V4    [get_ports  m2c_3_p[15]]           ;#  Bank  231  -  MGTYRXP3_231
set_property  PACKAGE_PIN  AA10  [get_ports  c2m_3_n[12]]           ;#  Bank  231  -  MGTYTXN0_231
set_property  PACKAGE_PIN  Y8    [get_ports  c2m_3_n[13]]           ;#  Bank  231  -  MGTYTXN1_231
set_property  PACKAGE_PIN  W6    [get_ports  c2m_3_n[14]]           ;#  Bank  231  -  MGTYTXN2_231
set_property  PACKAGE_PIN  W10   [get_ports  c2m_3_n[15]]           ;#  Bank  231  -  MGTYTXN3_231
set_property  PACKAGE_PIN  AA11  [get_ports  c2m_3_p[12]]           ;#  Bank  231  -  MGTYTXP0_231
set_property  PACKAGE_PIN  Y9    [get_ports  c2m_3_p[13]]           ;#  Bank  231  -  MGTYTXP1_231
set_property  PACKAGE_PIN  W7    [get_ports  c2m_3_p[14]]           ;#  Bank  231  -  MGTYTXP2_231
set_property  PACKAGE_PIN  W11   [get_ports  c2m_3_p[15]]           ;#  Bank  231  -  MGTYTXP3_231


set_property  -dict {PACKAGE_PIN  BJ52   IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports  device_clk_p]
set_property  -dict {PACKAGE_PIN  BJ53   IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports  device_clk_n]

set_property  -dict {PACKAGE_PIN  BP23   IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports  sysref_p]
set_property  -dict {PACKAGE_PIN  BP22   IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports  sysref_n]

set_property  -dict {PACKAGE_PIN BF22   IOSTANDARD LVDS                           } [get_ports qmxfe_0_sync_inb_p[0]        ]
set_property  -dict {PACKAGE_PIN BH21   IOSTANDARD LVDS                           } [get_ports qmxfe_0_sync_inb_p[1]        ]
set_property  -dict {PACKAGE_PIN BK24   IOSTANDARD LVDS                           } [get_ports qmxfe_0_sync_inb_p[2]        ]
set_property  -dict {PACKAGE_PIN BJ24   IOSTANDARD LVDS                           } [get_ports qmxfe_0_sync_inb_p[3]        ]

set_property  -dict {PACKAGE_PIN BM25   IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports qmxfe_0_sync_outb_p[0]       ]
set_property  -dict {PACKAGE_PIN BH10   IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports qmxfe_0_sync_outb_p[1]       ]
set_property  -dict {PACKAGE_PIN BH15   IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports qmxfe_0_sync_outb_p[2]       ]
set_property  -dict {PACKAGE_PIN BJ13   IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports qmxfe_0_sync_outb_p[3]       ]

set_property  -dict {PACKAGE_PIN  BH26  IOSTANDARD LVDS                           } [get_ports qmxfe_1_sync_inb_p[0]        ]
set_property  -dict {PACKAGE_PIN  BJ26  IOSTANDARD LVDS                           } [get_ports qmxfe_1_sync_inb_p[1]        ]
set_property  -dict {PACKAGE_PIN  BK26  IOSTANDARD LVDS                           } [get_ports qmxfe_1_sync_inb_p[2]        ]
set_property  -dict {PACKAGE_PIN  BJ28  IOSTANDARD LVDS                           } [get_ports qmxfe_1_sync_inb_p[3]        ]

set_property  -dict {PACKAGE_PIN  BN24  IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports qmxfe_1_sync_outb_p[0]       ]
set_property  -dict {PACKAGE_PIN  BJ11  IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports qmxfe_1_sync_outb_p[1]       ]
set_property  -dict {PACKAGE_PIN  BK10  IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports qmxfe_1_sync_outb_p[2]       ]
set_property  -dict {PACKAGE_PIN  BK15  IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports qmxfe_1_sync_outb_p[3]       ]

set_property  -dict {PACKAGE_PIN  BL27  IOSTANDARD LVDS                           } [get_ports qmxfe_2_sync_inb_p[0]        ]
set_property  -dict {PACKAGE_PIN  BM22  IOSTANDARD LVDS                           } [get_ports qmxfe_2_sync_inb_p[1]        ]
set_property  -dict {PACKAGE_PIN  BE10  IOSTANDARD LVDS                           } [get_ports qmxfe_2_sync_inb_p[2]        ]
set_property  -dict {PACKAGE_PIN  BM24  IOSTANDARD LVDS                           } [get_ports qmxfe_2_sync_inb_p[3]        ]

set_property  -dict {PACKAGE_PIN  BH47  IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports qmxfe_2_sync_outb_p[0]       ]
set_property  -dict {PACKAGE_PIN  BL13  IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports qmxfe_2_sync_outb_p[1]       ]
set_property  -dict {PACKAGE_PIN  BL15  IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports qmxfe_2_sync_outb_p[2]       ]
set_property  -dict {PACKAGE_PIN  BM12  IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports qmxfe_2_sync_outb_p[3]       ]

set_property  -dict {PACKAGE_PIN  BE11  IOSTANDARD LVDS                           } [get_ports qmxfe_3_sync_inb_p[0]        ]
set_property  -dict {PACKAGE_PIN  BF12  IOSTANDARD LVDS                           } [get_ports qmxfe_3_sync_inb_p[1]        ]
set_property  -dict {PACKAGE_PIN  BG10  IOSTANDARD LVDS                           } [get_ports qmxfe_3_sync_inb_p[2]        ]
set_property  -dict {PACKAGE_PIN  BG13  IOSTANDARD LVDS                           } [get_ports qmxfe_3_sync_inb_p[3]        ]

set_property  -dict {PACKAGE_PIN  BJ48  IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports qmxfe_3_sync_outb_p[0]       ]
set_property  -dict {PACKAGE_PIN  BJ9   IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports qmxfe_3_sync_outb_p[1]       ]
set_property  -dict {PACKAGE_PIN  BL8   IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports qmxfe_3_sync_outb_p[2]       ]
set_property  -dict {PACKAGE_PIN  BM9   IOSTANDARD LVDS     DIFF_TERM_ADV TERM_100} [get_ports qmxfe_3_sync_outb_p[3]       ]

