#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov  7 10:20:03 2019
# Process ID: 26640
# Current directory: C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35492 C:\Users\Julian\Documents\Work\CSE 100\Lab 5\Lab 5\Lab 5.xpr
# Log file: C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/vivado.log
# Journal file: C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 729.371 ; gain = 99.957
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  7 10:21:12 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.runs/synth_1/runme.log
[Thu Nov  7 10:21:13 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  7 10:23:57 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.runs/synth_1/runme.log
[Thu Nov  7 10:23:57 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA654BA
set_property PROGRAM.FILE {C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.runs/impl_1/toppo.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.runs/impl_1/toppo.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  7 11:39:15 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.runs/synth_1/runme.log
[Thu Nov  7 11:39:15 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.runs/impl_1/toppo.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  7 11:51:19 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.runs/synth_1/runme.log
[Thu Nov  7 11:51:19 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  7 11:52:58 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.runs/synth_1/runme.log
[Thu Nov  7 11:52:58 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.runs/impl_1/toppo.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA654BA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183AA654BA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2837CA
set_property PROGRAM.FILE {C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.runs/impl_1/toppo.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.runs/impl_1/toppo.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A2837CA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2837CA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.runs/impl_1/toppo.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A2837CA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov  7 12:53:03 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.runs/synth_1/runme.log
[Thu Nov  7 12:53:03 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/Lab 5.runs/impl_1/runme.log
archive_project {C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5.xpr.zip} -temp_dir {C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/.Xil/Vivado-26640-JULIAN-SURFACE} -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/.Xil/Vivado-26640-JULIAN-SURFACE' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5/.Xil/Vivado-26640-JULIAN-SURFACE/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2034.473 ; gain = 0.605
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 08:33:21 2019...
