// Seed: 181055711
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input wor id_2,
    input wire id_3,
    output uwire id_4,
    output tri0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    input wire id_8,
    input supply1 id_9,
    output supply1 id_10,
    output wand id_11,
    input wor id_12,
    input tri id_13
);
  assign id_7 = 1;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2
    , id_7,
    output wire id_3,
    input uwire id_4,
    inout uwire id_5
);
  uwire id_8, id_9 = 1'h0;
  logic [7:0] id_10;
  assign id_10[1-(1&~1)]  = 1'b0;
  assign id_7[1|1 : 1'b0] = id_8;
  wire id_11;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_1,
      id_1,
      id_3,
      id_5,
      id_5,
      id_5,
      id_2,
      id_5,
      id_3,
      id_5,
      id_5,
      id_2
  );
  assign modCall_1.id_13 = 0;
endmodule
