

================================================================
== Vitis HLS Report for 'cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:44:18 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.624 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |        5|        6|  20.000 ns|  24.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- cacheDataDR_LOverRLooP  |        5|        5|         3|          1|          1|     4|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3 = alloca i32 1"   --->   Operation 5 'alloca' 'temp_M_imag_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_15 = alloca i32 1"   --->   Operation 6 'alloca' 'temp_M_imag_V_3_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_16 = alloca i32 1"   --->   Operation 7 'alloca' 'temp_M_imag_V_3_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_17 = alloca i32 1"   --->   Operation 8 'alloca' 'temp_M_imag_V_3_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%temp_M_real_V_3 = alloca i32 1"   --->   Operation 9 'alloca' 'temp_M_real_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_15 = alloca i32 1"   --->   Operation 10 'alloca' 'temp_M_real_V_3_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_16 = alloca i32 1"   --->   Operation 11 'alloca' 'temp_M_real_V_3_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_17 = alloca i32 1"   --->   Operation 12 'alloca' 'temp_M_real_V_3_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_inData_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_inData_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_inData_0_0_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_inData_0_0_0_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_inData_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_inData_0_1_0_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_inData_0_1_0_0_05, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_inData_0_1_0_0_06, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%br_ln171 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 21 'br' 'br_ln171' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.38>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void, i1 0, void %.split43475..split4_crit_edge, i1 1, void"   --->   Operation 22 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%r53 = phi i2 0, void, i2 %r, void %.split43475..split4_crit_edge, i2 0, void"   --->   Operation 23 'phi' 'r53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split4, void %rewind_init"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_inData_0_0_0_0_0, i32 %p_inData_0_0_0_0_01, i32 %p_inData_0_0_0_0_02, i32 %p_inData_0_0_0_0_03, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_inData_0_1_0_0_0, i32 %p_inData_0_1_0_0_04, i32 %p_inData_0_1_0_0_05, i32 %p_inData_0_1_0_0_06, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln171 = br void %.split4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 27 'br' 'br_ln171' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.38ns)   --->   "%empty_390 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i32P0A.i32P0A, i32 %p_inData_0_0_0_0_0, i32 %p_inData_0_1_0_0_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'read' 'empty_390' <Predicate = true> <Delay = 1.38> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%temp_M_real_V_0 = extractvalue i64 %empty_390" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'extractvalue' 'temp_M_real_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%temp_M_imag_V_0 = extractvalue i64 %empty_390" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'extractvalue' 'temp_M_imag_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.43ns)   --->   "%r = add i2 %r53, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 31 'add' 'r' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.38ns)   --->   "%empty_391 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i32P0A.i32P0A, i32 %p_inData_0_0_0_0_01, i32 %p_inData_0_1_0_0_04" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'read' 'empty_391' <Predicate = true> <Delay = 1.38> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%temp_M_real_V_0_7 = extractvalue i64 %empty_391" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'extractvalue' 'temp_M_real_V_0_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%temp_M_imag_V_0_7 = extractvalue i64 %empty_391" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'extractvalue' 'temp_M_imag_V_0_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.34ns)   --->   "%icmp_ln171 = icmp_eq  i2 %r53, i2 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 35 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %.split43475..split4_crit_edge, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 36 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln171 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 37 'br' 'br_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln191 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:191]   --->   Operation 38 'br' 'br_ln191' <Predicate = (icmp_ln171)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.62>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_load = load i32 %temp_M_imag_V_3"   --->   Operation 39 'load' 'temp_M_imag_V_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_15_load = load i32 %temp_M_imag_V_3_15"   --->   Operation 40 'load' 'temp_M_imag_V_3_15_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_16_load = load i32 %temp_M_imag_V_3_16"   --->   Operation 41 'load' 'temp_M_imag_V_3_16_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_17_load = load i32 %temp_M_imag_V_3_17"   --->   Operation 42 'load' 'temp_M_imag_V_3_17_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_load = load i32 %temp_M_real_V_3"   --->   Operation 43 'load' 'temp_M_real_V_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_15_load = load i32 %temp_M_real_V_3_15"   --->   Operation 44 'load' 'temp_M_real_V_3_15_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_16_load = load i32 %temp_M_real_V_3_16"   --->   Operation 45 'load' 'temp_M_real_V_3_16_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_17_load = load i32 %temp_M_real_V_3_17"   --->   Operation 46 'load' 'temp_M_real_V_3_17_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln174 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:174]   --->   Operation 48 'specpipeline' 'specpipeline_ln174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:174]   --->   Operation 49 'specloopname' 'specloopname_ln174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.65ns)   --->   "%switch_ln145 = switch i2 %r53, void %branch15, i2 0, void %.split449, i2 1, void %branch13, i2 2, void %branch14" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'switch' 'switch_ln145' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split449" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'br' 'br_ln145' <Predicate = (r53 == 2)> <Delay = 0.38>
ST_3 : Operation 52 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split449" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'br' 'br_ln145' <Predicate = (r53 == 1)> <Delay = 0.38>
ST_3 : Operation 53 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split449" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'br' 'br_ln145' <Predicate = (r53 == 3)> <Delay = 0.38>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_1 = phi i32 %temp_M_real_V_0, void %branch15, i32 %temp_M_real_V_3_load, void %branch14, i32 %temp_M_real_V_3_load, void %branch13, i32 %temp_M_real_V_3_load, void %.split4"   --->   Operation 54 'phi' 'temp_M_real_V_3_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%temp_M_real_V_2_1 = phi i32 %temp_M_real_V_3_15_load, void %branch15, i32 %temp_M_real_V_0, void %branch14, i32 %temp_M_real_V_3_15_load, void %branch13, i32 %temp_M_real_V_3_15_load, void %.split4"   --->   Operation 55 'phi' 'temp_M_real_V_2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%temp_M_real_V_1_1 = phi i32 %temp_M_real_V_3_16_load, void %branch15, i32 %temp_M_real_V_3_16_load, void %branch14, i32 %temp_M_real_V_0, void %branch13, i32 %temp_M_real_V_3_16_load, void %.split4"   --->   Operation 56 'phi' 'temp_M_real_V_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%temp_M_real_V_0_1 = phi i32 %temp_M_real_V_3_17_load, void %branch15, i32 %temp_M_real_V_3_17_load, void %branch14, i32 %temp_M_real_V_3_17_load, void %branch13, i32 %temp_M_real_V_0, void %.split4"   --->   Operation 57 'phi' 'temp_M_real_V_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.65ns)   --->   "%switch_ln145 = switch i2 %r53, void %branch31, i2 0, void %.split44993, i2 1, void %branch29, i2 2, void %branch30" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'switch' 'switch_ln145' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 59 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split44993" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'br' 'br_ln145' <Predicate = (r53 == 2)> <Delay = 0.38>
ST_3 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split44993" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'br' 'br_ln145' <Predicate = (r53 == 1)> <Delay = 0.38>
ST_3 : Operation 61 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split44993" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'br' 'br_ln145' <Predicate = (r53 == 3)> <Delay = 0.38>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_1 = phi i32 %temp_M_imag_V_0, void %branch31, i32 %temp_M_imag_V_3_load, void %branch30, i32 %temp_M_imag_V_3_load, void %branch29, i32 %temp_M_imag_V_3_load, void %.split449"   --->   Operation 62 'phi' 'temp_M_imag_V_3_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%temp_M_imag_V_2_1 = phi i32 %temp_M_imag_V_3_15_load, void %branch31, i32 %temp_M_imag_V_0, void %branch30, i32 %temp_M_imag_V_3_15_load, void %branch29, i32 %temp_M_imag_V_3_15_load, void %.split449"   --->   Operation 63 'phi' 'temp_M_imag_V_2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%temp_M_imag_V_1_1 = phi i32 %temp_M_imag_V_3_16_load, void %branch31, i32 %temp_M_imag_V_3_16_load, void %branch30, i32 %temp_M_imag_V_0, void %branch29, i32 %temp_M_imag_V_3_16_load, void %.split449"   --->   Operation 64 'phi' 'temp_M_imag_V_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%temp_M_imag_V_0_1 = phi i32 %temp_M_imag_V_3_17_load, void %branch31, i32 %temp_M_imag_V_3_17_load, void %branch30, i32 %temp_M_imag_V_3_17_load, void %branch29, i32 %temp_M_imag_V_0, void %.split449"   --->   Operation 65 'phi' 'temp_M_imag_V_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.65ns)   --->   "%switch_ln145 = switch i2 %r53, void %branch11, i2 3, void %.split444, i2 0, void %branch9, i2 1, void %branch10" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'switch' 'switch_ln145' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 67 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split444" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 67 'br' 'br_ln145' <Predicate = (r53 == 1)> <Delay = 0.38>
ST_3 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split444" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 68 'br' 'br_ln145' <Predicate = (r53 == 0)> <Delay = 0.38>
ST_3 : Operation 69 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split444" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'br' 'br_ln145' <Predicate = (r53 == 2)> <Delay = 0.38>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_2 = phi i32 %temp_M_real_V_0_7, void %branch11, i32 %temp_M_real_V_3_1, void %branch10, i32 %temp_M_real_V_3_1, void %branch9, i32 %temp_M_real_V_3_1, void %.split44993"   --->   Operation 70 'phi' 'temp_M_real_V_3_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%temp_M_real_V_2_2 = phi i32 %temp_M_real_V_2_1, void %branch11, i32 %temp_M_real_V_0_7, void %branch10, i32 %temp_M_real_V_2_1, void %branch9, i32 %temp_M_real_V_2_1, void %.split44993"   --->   Operation 71 'phi' 'temp_M_real_V_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%temp_M_real_V_1_2 = phi i32 %temp_M_real_V_1_1, void %branch11, i32 %temp_M_real_V_1_1, void %branch10, i32 %temp_M_real_V_0_7, void %branch9, i32 %temp_M_real_V_1_1, void %.split44993"   --->   Operation 72 'phi' 'temp_M_real_V_1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%temp_M_real_V_0_2 = phi i32 %temp_M_real_V_0_1, void %branch11, i32 %temp_M_real_V_0_1, void %branch10, i32 %temp_M_real_V_0_1, void %branch9, i32 %temp_M_real_V_0_7, void %.split44993"   --->   Operation 73 'phi' 'temp_M_real_V_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.65ns)   --->   "%switch_ln145 = switch i2 %r53, void %branch27, i2 3, void %.split44487, i2 0, void %branch25, i2 1, void %branch26" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 74 'switch' 'switch_ln145' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 75 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split44487" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 75 'br' 'br_ln145' <Predicate = (r53 == 1)> <Delay = 0.38>
ST_3 : Operation 76 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split44487" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 76 'br' 'br_ln145' <Predicate = (r53 == 0)> <Delay = 0.38>
ST_3 : Operation 77 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split44487" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 77 'br' 'br_ln145' <Predicate = (r53 == 2)> <Delay = 0.38>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_2 = phi i32 %temp_M_imag_V_0_7, void %branch27, i32 %temp_M_imag_V_3_1, void %branch26, i32 %temp_M_imag_V_3_1, void %branch25, i32 %temp_M_imag_V_3_1, void %.split444"   --->   Operation 78 'phi' 'temp_M_imag_V_3_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%temp_M_imag_V_2_2 = phi i32 %temp_M_imag_V_2_1, void %branch27, i32 %temp_M_imag_V_0_7, void %branch26, i32 %temp_M_imag_V_2_1, void %branch25, i32 %temp_M_imag_V_2_1, void %.split444"   --->   Operation 79 'phi' 'temp_M_imag_V_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%temp_M_imag_V_1_2 = phi i32 %temp_M_imag_V_1_1, void %branch27, i32 %temp_M_imag_V_1_1, void %branch26, i32 %temp_M_imag_V_0_7, void %branch25, i32 %temp_M_imag_V_1_1, void %.split444"   --->   Operation 80 'phi' 'temp_M_imag_V_1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%temp_M_imag_V_0_2 = phi i32 %temp_M_imag_V_0_1, void %branch27, i32 %temp_M_imag_V_0_1, void %branch26, i32 %temp_M_imag_V_0_1, void %branch25, i32 %temp_M_imag_V_0_7, void %.split444"   --->   Operation 81 'phi' 'temp_M_imag_V_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.12ns)   --->   "%xor_ln184 = xor i2 %r53, i2 2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:184]   --->   Operation 82 'xor' 'xor_ln184' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.38ns)   --->   "%empty_392 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i32P0A.i32P0A, i32 %p_inData_0_0_0_0_02, i32 %p_inData_0_1_0_0_05" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'read' 'empty_392' <Predicate = true> <Delay = 1.38> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%temp_M_real_V_0_8 = extractvalue i64 %empty_392" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 84 'extractvalue' 'temp_M_real_V_0_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%temp_M_imag_V_0_8 = extractvalue i64 %empty_392" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 85 'extractvalue' 'temp_M_imag_V_0_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.65ns)   --->   "%switch_ln145 = switch i2 %xor_ln184, void %branch7, i2 0, void %.split439, i2 1, void %branch5, i2 2, void %branch6" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 86 'switch' 'switch_ln145' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 87 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split439" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'br' 'br_ln145' <Predicate = (xor_ln184 == 2)> <Delay = 0.38>
ST_3 : Operation 88 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split439" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 88 'br' 'br_ln145' <Predicate = (xor_ln184 == 1)> <Delay = 0.38>
ST_3 : Operation 89 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split439" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 89 'br' 'br_ln145' <Predicate = (xor_ln184 == 3)> <Delay = 0.38>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_3 = phi i32 %temp_M_real_V_0_8, void %branch7, i32 %temp_M_real_V_3_2, void %branch6, i32 %temp_M_real_V_3_2, void %branch5, i32 %temp_M_real_V_3_2, void %.split44487"   --->   Operation 90 'phi' 'temp_M_real_V_3_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%temp_M_real_V_2_3 = phi i32 %temp_M_real_V_2_2, void %branch7, i32 %temp_M_real_V_0_8, void %branch6, i32 %temp_M_real_V_2_2, void %branch5, i32 %temp_M_real_V_2_2, void %.split44487"   --->   Operation 91 'phi' 'temp_M_real_V_2_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%temp_M_real_V_1_3 = phi i32 %temp_M_real_V_1_2, void %branch7, i32 %temp_M_real_V_1_2, void %branch6, i32 %temp_M_real_V_0_8, void %branch5, i32 %temp_M_real_V_1_2, void %.split44487"   --->   Operation 92 'phi' 'temp_M_real_V_1_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%temp_M_real_V_0_3 = phi i32 %temp_M_real_V_0_2, void %branch7, i32 %temp_M_real_V_0_2, void %branch6, i32 %temp_M_real_V_0_2, void %branch5, i32 %temp_M_real_V_0_8, void %.split44487"   --->   Operation 93 'phi' 'temp_M_real_V_0_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.65ns)   --->   "%switch_ln145 = switch i2 %xor_ln184, void %branch23, i2 0, void %.split43981, i2 1, void %branch21, i2 2, void %branch22" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 94 'switch' 'switch_ln145' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 95 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split43981" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'br' 'br_ln145' <Predicate = (xor_ln184 == 2)> <Delay = 0.38>
ST_3 : Operation 96 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split43981" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 96 'br' 'br_ln145' <Predicate = (xor_ln184 == 1)> <Delay = 0.38>
ST_3 : Operation 97 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split43981" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'br' 'br_ln145' <Predicate = (xor_ln184 == 3)> <Delay = 0.38>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_3 = phi i32 %temp_M_imag_V_0_8, void %branch23, i32 %temp_M_imag_V_3_2, void %branch22, i32 %temp_M_imag_V_3_2, void %branch21, i32 %temp_M_imag_V_3_2, void %.split439"   --->   Operation 98 'phi' 'temp_M_imag_V_3_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%temp_M_imag_V_2_3 = phi i32 %temp_M_imag_V_2_2, void %branch23, i32 %temp_M_imag_V_0_8, void %branch22, i32 %temp_M_imag_V_2_2, void %branch21, i32 %temp_M_imag_V_2_2, void %.split439"   --->   Operation 99 'phi' 'temp_M_imag_V_2_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%temp_M_imag_V_1_3 = phi i32 %temp_M_imag_V_1_2, void %branch23, i32 %temp_M_imag_V_1_2, void %branch22, i32 %temp_M_imag_V_0_8, void %branch21, i32 %temp_M_imag_V_1_2, void %.split439"   --->   Operation 100 'phi' 'temp_M_imag_V_1_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%temp_M_imag_V_0_3 = phi i32 %temp_M_imag_V_0_2, void %branch23, i32 %temp_M_imag_V_0_2, void %branch22, i32 %temp_M_imag_V_0_2, void %branch21, i32 %temp_M_imag_V_0_8, void %.split439"   --->   Operation 101 'phi' 'temp_M_imag_V_0_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.38ns)   --->   "%empty_393 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i32P0A.i32P0A, i32 %p_inData_0_0_0_0_03, i32 %p_inData_0_1_0_0_06" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 102 'read' 'empty_393' <Predicate = true> <Delay = 1.38> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%temp_M_real_V_0_9 = extractvalue i64 %empty_393" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'extractvalue' 'temp_M_real_V_0_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%temp_M_imag_V_0_9 = extractvalue i64 %empty_393" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 104 'extractvalue' 'temp_M_imag_V_0_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.65ns)   --->   "%switch_ln145 = switch i2 %r53, void %branch3, i2 1, void %.split434, i2 2, void %branch1, i2 3, void %branch2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'switch' 'switch_ln145' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 106 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split434" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 106 'br' 'br_ln145' <Predicate = (r53 == 3)> <Delay = 0.38>
ST_3 : Operation 107 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split434" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 107 'br' 'br_ln145' <Predicate = (r53 == 2)> <Delay = 0.38>
ST_3 : Operation 108 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split434" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 108 'br' 'br_ln145' <Predicate = (r53 == 0)> <Delay = 0.38>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_4 = phi i32 %temp_M_real_V_0_9, void %branch3, i32 %temp_M_real_V_3_3, void %branch2, i32 %temp_M_real_V_3_3, void %branch1, i32 %temp_M_real_V_3_3, void %.split43981"   --->   Operation 109 'phi' 'temp_M_real_V_3_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%temp_M_real_V_2_4 = phi i32 %temp_M_real_V_2_3, void %branch3, i32 %temp_M_real_V_0_9, void %branch2, i32 %temp_M_real_V_2_3, void %branch1, i32 %temp_M_real_V_2_3, void %.split43981"   --->   Operation 110 'phi' 'temp_M_real_V_2_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%temp_M_real_V_1_4 = phi i32 %temp_M_real_V_1_3, void %branch3, i32 %temp_M_real_V_1_3, void %branch2, i32 %temp_M_real_V_0_9, void %branch1, i32 %temp_M_real_V_1_3, void %.split43981"   --->   Operation 111 'phi' 'temp_M_real_V_1_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%temp_M_real_V_0_4 = phi i32 %temp_M_real_V_0_3, void %branch3, i32 %temp_M_real_V_0_3, void %branch2, i32 %temp_M_real_V_0_3, void %branch1, i32 %temp_M_real_V_0_9, void %.split43981"   --->   Operation 112 'phi' 'temp_M_real_V_0_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.65ns)   --->   "%switch_ln145 = switch i2 %r53, void %branch19, i2 1, void %.split43475, i2 2, void %branch17, i2 3, void %branch18" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 113 'switch' 'switch_ln145' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 114 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split43475" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 114 'br' 'br_ln145' <Predicate = (r53 == 3)> <Delay = 0.38>
ST_3 : Operation 115 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split43475" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'br' 'br_ln145' <Predicate = (r53 == 2)> <Delay = 0.38>
ST_3 : Operation 116 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split43475" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 116 'br' 'br_ln145' <Predicate = (r53 == 0)> <Delay = 0.38>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_4 = phi i32 %temp_M_imag_V_0_9, void %branch19, i32 %temp_M_imag_V_3_3, void %branch18, i32 %temp_M_imag_V_3_3, void %branch17, i32 %temp_M_imag_V_3_3, void %.split434"   --->   Operation 117 'phi' 'temp_M_imag_V_3_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%temp_M_imag_V_2_4 = phi i32 %temp_M_imag_V_2_3, void %branch19, i32 %temp_M_imag_V_0_9, void %branch18, i32 %temp_M_imag_V_2_3, void %branch17, i32 %temp_M_imag_V_2_3, void %.split434"   --->   Operation 118 'phi' 'temp_M_imag_V_2_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%temp_M_imag_V_1_4 = phi i32 %temp_M_imag_V_1_3, void %branch19, i32 %temp_M_imag_V_1_3, void %branch18, i32 %temp_M_imag_V_0_9, void %branch17, i32 %temp_M_imag_V_1_3, void %.split434"   --->   Operation 119 'phi' 'temp_M_imag_V_1_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%temp_M_imag_V_0_4 = phi i32 %temp_M_imag_V_0_3, void %branch19, i32 %temp_M_imag_V_0_3, void %branch18, i32 %temp_M_imag_V_0_3, void %branch17, i32 %temp_M_imag_V_0_9, void %.split434"   --->   Operation 120 'phi' 'temp_M_imag_V_0_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln171 = store i32 %temp_M_real_V_0_4, i32 %temp_M_real_V_3_17" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 121 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln171 = store i32 %temp_M_real_V_1_4, i32 %temp_M_real_V_3_16" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 122 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln171 = store i32 %temp_M_real_V_2_4, i32 %temp_M_real_V_3_15" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 123 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln171 = store i32 %temp_M_real_V_3_4, i32 %temp_M_real_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 124 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln171 = store i32 %temp_M_imag_V_0_4, i32 %temp_M_imag_V_3_17" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 125 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln171 = store i32 %temp_M_imag_V_1_4, i32 %temp_M_imag_V_3_16" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 126 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln171 = store i32 %temp_M_imag_V_2_4, i32 %temp_M_imag_V_3_15" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 127 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln171 = store i32 %temp_M_imag_V_3_4, i32 %temp_M_imag_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 128 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i2 %r53" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 129 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_real_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_real, i64 0, i64 %zext_ln171" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 130 'getelementptr' 'p_digitReseversedOutputBuff_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_imag_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_imag, i64 0, i64 %zext_ln171" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 131 'getelementptr' 'p_digitReseversedOutputBuff_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.69ns)   --->   "%store_ln188 = store i32 %temp_M_real_V_0_4, i2 %p_digitReseversedOutputBuff_M_real_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 132 'store' 'store_ln188' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 133 [1/1] (0.69ns)   --->   "%store_ln188 = store i32 %temp_M_imag_V_0_4, i2 %p_digitReseversedOutputBuff_M_imag_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 133 'store' 'store_ln188' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_real7_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_real7, i64 0, i64 %zext_ln171" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 134 'getelementptr' 'p_digitReseversedOutputBuff_M_real7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_imag10_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_imag10, i64 0, i64 %zext_ln171" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 135 'getelementptr' 'p_digitReseversedOutputBuff_M_imag10_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.69ns)   --->   "%store_ln188 = store i32 %temp_M_real_V_1_4, i2 %p_digitReseversedOutputBuff_M_real7_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 136 'store' 'store_ln188' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 137 [1/1] (0.69ns)   --->   "%store_ln188 = store i32 %temp_M_imag_V_1_4, i2 %p_digitReseversedOutputBuff_M_imag10_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 137 'store' 'store_ln188' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_real8_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_real8, i64 0, i64 %zext_ln171" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 138 'getelementptr' 'p_digitReseversedOutputBuff_M_real8_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_imag11_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_imag11, i64 0, i64 %zext_ln171" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 139 'getelementptr' 'p_digitReseversedOutputBuff_M_imag11_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.69ns)   --->   "%store_ln188 = store i32 %temp_M_real_V_2_4, i2 %p_digitReseversedOutputBuff_M_real8_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 140 'store' 'store_ln188' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 141 [1/1] (0.69ns)   --->   "%store_ln188 = store i32 %temp_M_imag_V_2_4, i2 %p_digitReseversedOutputBuff_M_imag11_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 141 'store' 'store_ln188' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_real9_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_real9, i64 0, i64 %zext_ln171" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 142 'getelementptr' 'p_digitReseversedOutputBuff_M_real9_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_imag12_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_imag12, i64 0, i64 %zext_ln171" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 143 'getelementptr' 'p_digitReseversedOutputBuff_M_imag12_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.69ns)   --->   "%store_ln188 = store i32 %temp_M_real_V_3_4, i2 %p_digitReseversedOutputBuff_M_real9_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 144 'store' 'store_ln188' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 145 [1/1] (0.69ns)   --->   "%store_ln188 = store i32 %temp_M_imag_V_3_4, i2 %p_digitReseversedOutputBuff_M_imag12_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 145 'store' 'store_ln188' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%return_ln191 = return void @_ssdm_op_Return" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:191]   --->   Operation 146 'return' 'return_ln191' <Predicate = (icmp_ln171)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [35]  (0.387 ns)

 <State 2>: 1.38ns
The critical path consists of the following:
	fifo read operation ('empty_391', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'p_inData_0_0_0_0_01' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [82]  (1.38 ns)

 <State 3>: 2.62ns
The critical path consists of the following:
	'load' operation ('temp_M_real_V_3_load') on local variable 'temp._M_real.V[3]' [47]  (0 ns)
	multiplexor before 'phi' operation ('temp._M_real.V[3]') with incoming values : ('temp_M_real_V_3_load') ('temp._M_real.V[0]', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [66]  (0.656 ns)
	'phi' operation ('temp._M_real.V[3]') with incoming values : ('temp_M_real_V_3_load') ('temp._M_real.V[0]', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [66]  (0 ns)
	multiplexor before 'phi' operation ('temp._M_real.V[3]') with incoming values : ('temp_M_real_V_3_load') ('temp._M_real.V[0]', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [93]  (0.656 ns)
	'phi' operation ('temp._M_real.V[3]') with incoming values : ('temp_M_real_V_3_load') ('temp._M_real.V[0]', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [93]  (0 ns)
	multiplexor before 'phi' operation ('temp._M_real.V[3]') with incoming values : ('temp_M_real_V_3_load') ('temp._M_real.V[0]', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [121]  (0.656 ns)
	'phi' operation ('temp._M_real.V[3]') with incoming values : ('temp_M_real_V_3_load') ('temp._M_real.V[0]', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [121]  (0 ns)
	multiplexor before 'phi' operation ('temp._M_real.V[3]') with incoming values : ('temp_M_real_V_3_load') ('temp._M_real.V[0]', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [148]  (0.656 ns)
	'phi' operation ('temp._M_real.V[3]') with incoming values : ('temp_M_real_V_3_load') ('temp._M_real.V[0]', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [148]  (0 ns)

 <State 4>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('p_digitReseversedOutputBuff_M_real_addr', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188) [165]  (0 ns)
	'store' operation ('store_ln188', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188) of variable 'temp._M_real.V[0]' on array 'p_digitReseversedOutputBuff_M_real' [167]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
