design002
=========

Initial design of 1-bit frontent circuit. Need to simulate:-

- Clock frequency of 50MHz
- input noise with sinusoids (500 kHz - 10.7MHz), 20mVpp signal level 
- Make sure output is as expected

Check for all process corners.

Use a python script to extract results.
