#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Jan  3 09:37:03 2023
# Process ID: 27936
# Current directory: C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/V1/Jan_23_30082_1/Jan_23_30082_1.runs/synth_1
# Command line: vivado.exe -log SigGenTop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SigGenTop.tcl
# Log file: C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/V1/Jan_23_30082_1/Jan_23_30082_1.runs/synth_1/SigGenTop.vds
# Journal file: C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/V1/Jan_23_30082_1/Jan_23_30082_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SigGenTop.tcl -notrace
Command: synth_design -top SigGenTop -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26796
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1035.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SigGenTop' [C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/V1/Jan_23_30082_1/SigGenTop.vhd:43]
INFO: [Synth 8-638] synthesizing module 'DivClk' [C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/V1/Jan_23_30082_1/DivClk.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'DivClk' (1#1) [C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/V1/Jan_23_30082_1/DivClk.vhd:14]
INFO: [Synth 8-638] synthesizing module 'SigGenControl' [C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/V1/Jan_23_30082_1/SigGenControl.vhd:39]
INFO: [Synth 8-3491] module 'BTNdb' declared at 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/V1/Jan_23_30082_1/BTNdb.vhd:30' bound to instance 'Deb1' of component 'BTNdb' [C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/V1/Jan_23_30082_1/SigGenControl.vhd:159]
INFO: [Synth 8-638] synthesizing module 'BTNdb' [C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/V1/Jan_23_30082_1/BTNdb.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'BTNdb' (2#1) [C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/V1/Jan_23_30082_1/BTNdb.vhd:36]
INFO: [Synth 8-3491] module 'BTNdb' declared at 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/V1/Jan_23_30082_1/BTNdb.vhd:30' bound to instance 'Deb2' of component 'BTNdb' [C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/V1/Jan_23_30082_1/SigGenControl.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'SigGenControl' (3#1) [C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/V1/Jan_23_30082_1/SigGenControl.vhd:39]
ERROR: [Synth 8-549] port width mismatch for port 'Shape': port width = 2, actual width = 8 [C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/V1/Jan_23_30082_1/SigGenTop.vhd:59]
ERROR: [Synth 8-549] port width mismatch for port 'Shape': port width = 2, actual width = 8 [C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/V1/Jan_23_30082_1/SigGenTop.vhd:59]
ERROR: [Synth 8-285] failed synthesizing module 'SigGenTop' [C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/V1/Jan_23_30082_1/SigGenTop.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1038.898 ; gain = 2.945
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Jan  3 09:37:17 2023...
