
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003305                       # Number of seconds simulated
sim_ticks                                  3304719996                       # Number of ticks simulated
final_tick                               574807643115                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 163974                       # Simulator instruction rate (inst/s)
host_op_rate                                   215065                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 257143                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892572                       # Number of bytes of host memory used
host_seconds                                 12851.67                       # Real time elapsed on the host
sim_insts                                  2107341088                       # Number of instructions simulated
sim_ops                                    2763948431                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       204416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        84736                       # Number of bytes read from this memory
system.physmem.bytes_read::total               293248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        78848                       # Number of bytes written to this memory
system.physmem.bytes_written::total             78848                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1597                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          662                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2291                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             616                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  616                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       619720                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     61855770                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       619720                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     25640902                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                88736111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       619720                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       619720                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1239439                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          23859207                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               23859207                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          23859207                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       619720                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     61855770                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       619720                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     25640902                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              112595318                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7924989                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2875486                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2511383                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185272                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1408134                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374077                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207136                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5822                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3380944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15980144                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2875486                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581213                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3288725                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         908076                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        392005                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1666910                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74198                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7783458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.365213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.173871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4494733     57.75%     57.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164112      2.11%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          297389      3.82%     63.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280080      3.60%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456494      5.86%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475495      6.11%     79.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113738      1.46%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86808      1.12%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1414609     18.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7783458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362838                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.016425                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3490457                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       378799                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3180338                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12797                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        721057                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       314499                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          723                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17879538                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        721057                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3639934                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         131975                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        43130                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3042399                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       204954                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17395938                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69487                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        83592                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23114751                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79180425                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79180425                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8201701                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2044                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1003                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           550274                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2666815                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       581760                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9949                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       229419                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16447431                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2003                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13839539                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18580                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5017404                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13755783                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7783458                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.778071                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.838594                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2717181     34.91%     34.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1438574     18.48%     53.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1276941     16.41%     69.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       772344      9.92%     79.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       800635     10.29%     90.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472104      6.07%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211028      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56385      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38266      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7783458                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54684     66.17%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17952     21.72%     87.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10008     12.11%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10861737     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109634      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2374150     17.15%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493018      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13839539                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.746316                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82644                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005972                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35563759                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21466884                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13379772                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13922183                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        35146                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       781861                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       142819                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        721057                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          71158                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5979                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16449437                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19751                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2666815                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       581760                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1003                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3084                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97155                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110710                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207865                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13575764                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2280110                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       263774                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2761389                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2049847                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481279                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.713033                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13395359                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13379772                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8218672                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20086363                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.688302                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409167                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5077715                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185566                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7062401                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.610186                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.308767                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3266159     46.25%     46.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494241     21.16%     67.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       832073     11.78%     79.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       284273      4.03%     83.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272807      3.86%     87.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115002      1.63%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       299772      4.24%     92.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88890      1.26%     94.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       409184      5.79%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7062401                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       409184                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23102710                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33620671                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3085                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 141531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.792499                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.792499                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.261832                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.261832                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62773262                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17551253                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18405342                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7924989                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2980032                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2433317                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199885                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1238537                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1171598                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          306238                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8795                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3080206                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16177733                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2980032                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1477836                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3504414                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1040131                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        474560                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1499609                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        77380                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7897805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.532041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.337445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4393391     55.63%     55.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          285425      3.61%     59.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          432387      5.47%     64.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          297396      3.77%     68.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          209563      2.65%     71.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          203356      2.57%     73.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          123045      1.56%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          264061      3.34%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1689181     21.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7897805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376030                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.041357                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3169331                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       495860                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3345326                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48867                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        838408                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       499961                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19362003                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        838408                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3348115                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          46899                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       191896                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3211892                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       260584                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18779553                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        108777                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        88729                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26351151                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87396265                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87396265                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16180352                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10170763                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3354                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1611                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           777378                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1719949                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       877545                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10515                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       206006                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17493527                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3217                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13961885                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27967                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5852762                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17897554                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7897805                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767818                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.920574                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2847240     36.05%     36.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1593597     20.18%     56.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1104597     13.99%     70.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       751667      9.52%     79.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       772755      9.78%     89.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       364728      4.62%     94.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       326788      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62759      0.79%     99.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73674      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7897805                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          75624     70.58%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15072     14.07%     84.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16456     15.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11676949     83.63%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       176182      1.26%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1607      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1371106      9.82%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       736041      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13961885                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.761754                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             107152                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007675                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35956693                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23349541                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13573079                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14069037                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        44071                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       668526                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          627                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       208845                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        838408                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          24397                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4628                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17496746                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63022                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1719949                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       877545                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1611                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3892                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       120758                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       109718                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       230476                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13703640                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1281654                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       258244                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1999142                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1947580                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            717488                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.729168                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13579124                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13573079                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8787974                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24966512                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.712694                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351990                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9407449                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11596174                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5900580                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3212                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       201294                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7059397                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.642658                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174751                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2717923     38.50%     38.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2015391     28.55%     67.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       763094     10.81%     77.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       426898      6.05%     83.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       356102      5.04%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       160219      2.27%     91.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       152223      2.16%     93.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       105316      1.49%     94.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       362231      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7059397                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9407449                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11596174                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1720122                       # Number of memory references committed
system.switch_cpus1.commit.loads              1051423                       # Number of loads committed
system.switch_cpus1.commit.membars               1606                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1682422                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10439629                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       239867                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       362231                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24193920                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35832502                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1624                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  27184                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9407449                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11596174                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9407449                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842416                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842416                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.187061                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.187061                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61545445                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18879554                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17806091                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3212                       # number of misc regfile writes
system.l2.replacements                           2291                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           271128                       # Total number of references to valid blocks.
system.l2.sampled_refs                          10483                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.863589                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks                  108                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.492708                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    814.360008                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.723941                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    325.720438                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4582.863056                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2329.839849                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013184                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001891                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.099409                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001919                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.039761                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.559432                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.284404                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3435                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2454                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5889                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1611                       # number of Writeback hits
system.l2.Writeback_hits::total                  1611                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3435                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2454                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5889                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3435                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2454                       # number of overall hits
system.l2.overall_hits::total                    5889                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1597                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          662                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2291                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1597                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          662                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2291                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1597                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          662                       # number of overall misses
system.l2.overall_misses::total                  2291                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       835947                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    100153739                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       841251                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     41636929                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       143467866                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       835947                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    100153739                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       841251                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     41636929                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        143467866                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       835947                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    100153739                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       841251                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     41636929                       # number of overall miss cycles
system.l2.overall_miss_latency::total       143467866                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5032                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3116                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                8180                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1611                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1611                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5032                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3116                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8180                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5032                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3116                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8180                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.317369                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.212452                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.280073                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.317369                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.212452                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.280073                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.317369                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.212452                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.280073                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 52246.687500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62713.675016                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 52578.187500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 62895.663142                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62622.377128                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 52246.687500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62713.675016                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 52578.187500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 62895.663142                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62622.377128                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 52246.687500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62713.675016                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 52578.187500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 62895.663142                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62622.377128                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  616                       # number of writebacks
system.l2.writebacks::total                       616                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1597                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          662                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2291                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1597                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          662                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2291                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1597                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          662                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2291                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       745202                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     90908772                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       748897                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     37819425                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    130222296                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       745202                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     90908772                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       748897                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     37819425                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    130222296                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       745202                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     90908772                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       748897                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     37819425                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    130222296                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.317369                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.212452                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.280073                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.317369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.212452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.280073                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.317369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.212452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.280073                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46575.125000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56924.716343                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46806.062500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57129.040785                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56840.810127                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 46575.125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56924.716343                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 46806.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 57129.040785                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56840.810127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 46575.125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56924.716343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 46806.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 57129.040785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56840.810127                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.492680                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001699005                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844749.548803                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.492680                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1666891                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1666891                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1666891                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1666891                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1666891                       # number of overall hits
system.cpu0.icache.overall_hits::total        1666891                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1018516                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1018516                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1018516                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1018516                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1018516                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1018516                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1666910                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1666910                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1666910                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1666910                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1666910                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1666910                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53606.105263                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53606.105263                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53606.105263                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53606.105263                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53606.105263                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53606.105263                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       855574                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       855574                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       855574                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       855574                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       855574                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       855574                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53473.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53473.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53473.375000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53473.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53473.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53473.375000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5032                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223935403                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5288                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42347.844743                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.055874                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.944126                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777562                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222438                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2067044                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2067044                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1003                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1003                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2503984                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2503984                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2503984                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2503984                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16125                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16125                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16125                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16125                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16125                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16125                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    751134850                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    751134850                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    751134850                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    751134850                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    751134850                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    751134850                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2083169                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2083169                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2520109                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2520109                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2520109                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2520109                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007741                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007741                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006399                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006399                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006399                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006399                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 46582.006202                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46582.006202                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46582.006202                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46582.006202                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46582.006202                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46582.006202                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          901                       # number of writebacks
system.cpu0.dcache.writebacks::total              901                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11093                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11093                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11093                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11093                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11093                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11093                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5032                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5032                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5032                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5032                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5032                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5032                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    126543394                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    126543394                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    126543394                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    126543394                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    126543394                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    126543394                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002416                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002416                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001997                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001997                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001997                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001997                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25147.733307                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25147.733307                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25147.733307                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25147.733307                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25147.733307                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25147.733307                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.723912                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1089440877                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2358097.136364                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.723912                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025199                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.739942                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1499590                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1499590                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1499590                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1499590                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1499590                       # number of overall hits
system.cpu1.icache.overall_hits::total        1499590                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1093179                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1093179                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1093179                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1093179                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1093179                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1093179                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1499609                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1499609                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1499609                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1499609                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1499609                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1499609                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 57535.736842                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57535.736842                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 57535.736842                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57535.736842                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 57535.736842                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57535.736842                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       860410                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       860410                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       860410                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       860410                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       860410                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       860410                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53775.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53775.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53775.625000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53775.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53775.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53775.625000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3116                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               161229708                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3372                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              47814.266904                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.684815                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.315185                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830800                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169200                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       975337                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         975337                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       665486                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        665486                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1610                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1610                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1606                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1606                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1640823                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1640823                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1640823                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1640823                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6323                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6323                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6323                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6323                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6323                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6323                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    192362704                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    192362704                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    192362704                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    192362704                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    192362704                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    192362704                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       981660                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       981660                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       665486                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       665486                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1606                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1606                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1647146                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1647146                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1647146                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1647146                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006441                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006441                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003839                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003839                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003839                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003839                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30422.695556                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30422.695556                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30422.695556                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30422.695556                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30422.695556                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30422.695556                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          710                       # number of writebacks
system.cpu1.dcache.writebacks::total              710                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3207                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3207                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3207                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3207                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3207                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3207                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3116                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3116                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3116                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3116                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3116                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3116                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     61733398                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     61733398                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     61733398                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     61733398                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     61733398                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     61733398                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001892                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001892                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001892                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001892                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19811.745186                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19811.745186                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19811.745186                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19811.745186                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19811.745186                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19811.745186                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
