Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Aug 15 15:12:15 2023
| Host         : Dilay running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file serialport_control_sets_placed.rpt
| Design       : serialport
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              29 |            9 |
| Yes          | No                    | No                     |              64 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             126 |           34 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |               Enable Signal               |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  inst_UART_RX_CTRL_BT/DATA_reg[0]_1 |                                           | inst_UART_RX_CTRL_BT/DATA_reg[0]_0     |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                      | inst_UART_RX_CTRL_BT/DATA[7]_i_1__0_n_0   |                                        |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG                      | inst_UART_RX_CTRL_BT/byte[7]_i_1__0_n_0   |                                        |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                      | inst_UART_TX_CTRL/E[0]                    |                                        |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                      | inst_UART_TX_CTRL_BT/E[0]                 |                                        |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                      | send_data_reg_n_0                         |                                        |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                      | send_data_bt_reg_n_0                      |                                        |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG                      | inst_UART_RX_CTRL/byte[7]_i_1_n_0         |                                        |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG                      | inst_UART_RX_CTRL/DATA[7]_i_1_n_0         |                                        |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                      |                                           | inst_UART_TX_CTRL/bitTmr               |                4 |             14 |         3.50 |
|  CLK_IBUF_BUFG                      |                                           | inst_UART_TX_CTRL_BT/bitTmr            |                4 |             14 |         3.50 |
|  CLK_IBUF_BUFG                      |                                           |                                        |                7 |             16 |         2.29 |
|  CLK_IBUF_BUFG                      | inst_UART_RX_CTRL_BT/count[31]_i_2__0_n_0 | inst_UART_RX_CTRL_BT/count[31]_i_1_n_0 |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG                      | inst_UART_RX_CTRL/count0                  | inst_UART_RX_CTRL/count[31]_i_1_n_0    |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG                      | inst_UART_TX_CTRL/bitIndex                | inst_UART_TX_CTRL/READY                |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG                      | inst_UART_TX_CTRL_BT/bitIndex             | inst_UART_TX_CTRL_BT/tx_is_ready_bt    |                9 |             32 |         3.56 |
+-------------------------------------+-------------------------------------------+----------------------------------------+------------------+----------------+--------------+


