<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/8319F78A-DCBD-49F6-BE00-78E1CD75CDA9"><gtr:id>8319F78A-DCBD-49F6-BE00-78E1CD75CDA9</gtr:id><gtr:name>University of York</gtr:name><gtr:department>Computer Science</gtr:department><gtr:address><gtr:line1>Heslington</gtr:line1><gtr:line4>York</gtr:line4><gtr:line5>North Yorkshire</gtr:line5><gtr:postCode>YO10 5DD</gtr:postCode><gtr:region>Yorkshire and The Humber</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/8319F78A-DCBD-49F6-BE00-78E1CD75CDA9"><gtr:id>8319F78A-DCBD-49F6-BE00-78E1CD75CDA9</gtr:id><gtr:name>University of York</gtr:name><gtr:address><gtr:line1>Heslington</gtr:line1><gtr:line4>York</gtr:line4><gtr:line5>North Yorkshire</gtr:line5><gtr:postCode>YO10 5DD</gtr:postCode><gtr:region>Yorkshire and The Humber</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/F9D7B764-DC5F-48CD-9266-DCF605CECC6B"><gtr:id>F9D7B764-DC5F-48CD-9266-DCF605CECC6B</gtr:id><gtr:firstName>Leandro</gtr:firstName><gtr:surname>Soares Indrusiak</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FJ003662%2F1"><gtr:id>AA886021-5E2F-4DD3-BE78-F1F8E4E6B2D9</gtr:id><gtr:title>LowPowNoC - Evaluation and reduction of power dissipation in multicore systems based on Networks-on-Chip</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/J003662/1</gtr:grantReference><gtr:abstractText>Multicore chips are currently the norm in enterprise, scientific and desktop computing and have already made inroads into mobile and embedded computing. One of the major problems faced by multicore system designers is to achieve maximum performance and functionality while respecting the power dissipation budget, which limits how much energy the system can take from mains or batteries. The power budget should be set as low as possible, because of energy costs, impact on the environment, battery lifetime, cooling costs, among other factors. This project aims to investigate and develop design techniques to optimise multicores in such a way that they can perform the same functionality with the same level of performance, while dissipating less power. The main focus of the techniques addressed by this project is the on-chip communication infrastructure, which was introduced to allow the multiple processing cores to exchange data and can account for up to 30% of the total power dissipated by the chip. To maximise the impact of this research to the UK and European economy, the project will address system-level techniques which are available to local system design and integration companies, rather than technology-specific techniques that require control of the chip fabrication process, which is often outsourced.</gtr:abstractText><gtr:potentialImpactText>The ultimate goal of this project is to reduce human's energy usage (and consequently carbon footprint). At least two percent of the total energy generated in the world today is consumed by computers. This means that every year, several hundreds of terawatt hour are consumed by desktop, enterprise, embedded and mobile computing, at a cost that approaches 100 billion pounds. Tackling that problem can be seen as a very bold goal for a small project that addresses a specific type of computing system, namely multicores based on networks-on-chip. There is evidence, however, that this particular type of computing system will be the dominant platform for enterprise, desktop and embedded computing within the next decade, so this is the reason for selecting this platform as the main focus of this project. The goal is that the advances in low power multicore computing achieved within this project could potentially result in savings at the order of millions of pounds, even for a rather modest adoption by industry. The ideal scenario, however, would be to benefit a large portion of the world's population by reducing spending on energy consumed by the computing infrastructure as well as on related infrastructure such as cooling and thermal insulation. Additionally, as the applications of computing to increase modern society's energy efficiency becomes more widespread (e.g. building automation, intelligent transportation systems, smart grids), the energy overhead of the computing infrastructure itself becomes critical to the success of those initiatives, therefore the need for solutions such as this one is even more evident.As academic researchers, the project team has no direct control over the energy demand of IT users, so the project focuses instead on the previous links of the chain that provide the users with IT infrastructure: IT systems industry, supported by the design automation and semiconductors industries. The immediate goal of the project is therefore to provide those industries with techniques and tools that can facilitate the design and production of power-efficient computing devices, which would then contribute to the achievement of the project's ultimate goal. The specific impact to those industries that can be directly affected by the project outcomes include cost reductions (for instance, by reducing battery capacity, heat insulation or cooling) and increased functionality (due to efficient use of the power budget) on the IT products they develop, which should increase their competitiveness in the global market. The project's focus on system-level techniques will potentially increase industry's design productivity and shorten its time-to-market, as it will enable evaluation and optimisation of power consumption at earlier stages of the design process.Finally, the project will have an impact to the academic research community, by proposing new low power techniques and by delivering an evaluation framework that can quantitatively evaluate the impact of those techniques to the power consumption in multicores based on networks-on-chip.</gtr:potentialImpactText><gtr:fund><gtr:end>2013-12-25</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2012-03-26</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>99685</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>Extended lsi.noc framework used within an EU-funded project and internal educational activities (MEng projects).</gtr:description><gtr:firstYearOfImpact>2013</gtr:firstYearOfImpact><gtr:id>EB822887-C9EC-4874-8939-B010BCB6AC92</gtr:id><gtr:impactTypes><gtr:impactType>Economic</gtr:impactType></gtr:impactTypes><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>The first workpackage of the project demonstrated that the new and modified transaction-level simulation models can retain high accuracy while being very fast, with a speed improvement of two to three orders of magnitude compared to cycle-accurate simulations. For the majority of packets in real and synthetic application case studies simulated, the latency simulation produced results accurate to within several flits. Results also showed that the aggregate power consumption from the TLM models is also accurate to within 2-3% of the values obtained from the cycle-accurate simulations. The second work package showed that non-preemptive NoCs with dynamic task remapping can reduce power consumption and latency 30-40% compared to a static initial mapping in a priority preemptive NoC. This result was obtained in simulation with a real application case study. The third work package showed that coding-aware task mappers can reduce overall power consumption in NoCs compared to the conventional approach of separate mapping and coding, with a 15% power reduction demonstrated in simulation with synthetic traffic patterns.</gtr:description><gtr:exploitationPathways>Use of the lsi.noc framework and its underlying models, which was used as the basis for the evaluation platforms used in the EU-funded DreamCloud project, under the technical lead of LowPowNoC's PI.</gtr:exploitationPathways><gtr:id>91A49FC6-4138-4A19-BAA5-A98A1E9C34B2</gtr:id><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:sectors><gtr:url>https://sites.google.com/a/york.ac.uk/lowpownoc/</gtr:url></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/F2456664-7DB9-437E-96C1-C8F90F8F5971"><gtr:id>F2456664-7DB9-437E-96C1-C8F90F8F5971</gtr:id><gtr:title>Energy-Aware Resource Allocation in Multi-mode Automotive Applications with Hard Real-Time Constraints</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/83301b910cd47f64436af311ec2d5951"><gtr:id>83301b910cd47f64436af311ec2d5951</gtr:id><gtr:otherNames>Dziurzanski P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/FB1A8A79-F094-4783-8E36-D2743CC3F062"><gtr:id>FB1A8A79-F094-4783-8E36-D2743CC3F062</gtr:id><gtr:title>Comparative analysis of dynamic task mapping heuristics in heterogeneous NoC-based MPSoCs</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/2d8ef779dc5c8a9bf5dccb07718cec6a"><gtr:id>2d8ef779dc5c8a9bf5dccb07718cec6a</gtr:id><gtr:otherNames>Moller L</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-2895-1</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/FF87E935-06DB-4EAB-87B9-8C71829ED2EE"><gtr:id>FF87E935-06DB-4EAB-87B9-8C71829ED2EE</gtr:id><gtr:title>PFT - A low overhead predictability enhancement technique for non-preemptive NoCs</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/861df646002b40be07490693a419d20c"><gtr:id>861df646002b40be07490693a419d20c</gtr:id><gtr:otherNames>Sudev B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/129D1929-9E7E-4A27-A473-2557C5FC8471"><gtr:id>129D1929-9E7E-4A27-A473-2557C5FC8471</gtr:id><gtr:title>Fast transaction-level dynamic power consumption modelling in priority preemptive wormhole switching networks on chip</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ef55e1d1174762cc9b58e3b9f7d841ae"><gtr:id>ef55e1d1174762cc9b58e3b9f7d841ae</gtr:id><gtr:otherNames>Harbin J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/38F90343-3148-4F1B-A62B-252C4A90CA23"><gtr:id>38F90343-3148-4F1B-A62B-252C4A90CA23</gtr:id><gtr:title>Fine-Grained Link Locking Within Power and Latency Transaction Level Modelling in Wormhole Switching Non-Preemptive Networks On Chip</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ef55e1d1174762cc9b58e3b9f7d841ae"><gtr:id>ef55e1d1174762cc9b58e3b9f7d841ae</gtr:id><gtr:otherNames>Harbin J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:isbn>9781450326070</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/7E63F81C-155F-4A43-A93F-D9198E0EF9F3"><gtr:id>7E63F81C-155F-4A43-A93F-D9198E0EF9F3</gtr:id><gtr:title>Real-time low-power task mapping in Networks-on-Chip</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/622f85c122a580cfee959b2c3954ee17"><gtr:id>622f85c122a580cfee959b2c3954ee17</gtr:id><gtr:otherNames>Sayuti M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/B5989FE4-18A7-42F0-8503-22D7A143EAAB"><gtr:id>B5989FE4-18A7-42F0-8503-22D7A143EAAB</gtr:id><gtr:title>Network-on-Chip packet prioritisation based on instantaneous slack awareness</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/861df646002b40be07490693a419d20c"><gtr:id>861df646002b40be07490693a419d20c</gtr:id><gtr:otherNames>Sudev B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/46579B3B-5DAF-41E4-87DF-DA6BF49855CE"><gtr:id>46579B3B-5DAF-41E4-87DF-DA6BF49855CE</gtr:id><gtr:title>Fast Simulation of Networks-on-Chip with Priority-Preemptive Arbitration</gtr:title><gtr:parentPublicationTitle>ACM Transactions on Design Automation of Electronic Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/e82134b3b090ddf38cf04b661eb74d1b"><gtr:id>e82134b3b090ddf38cf04b661eb74d1b</gtr:id><gtr:otherNames>Indrusiak L</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/59624D42-12C9-4503-A641-8B6EB5112122"><gtr:id>59624D42-12C9-4503-A641-8B6EB5112122</gtr:id><gtr:title>Power-aware dynamic mapping heuristics for NoC-based MPSoCs using a unified model-based approach</gtr:title><gtr:parentPublicationTitle>ACM Transactions on Embedded Computing Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/dac4d71c17e2d402d4d88bf38143b7c3"><gtr:id>dac4d71c17e2d402d4d88bf38143b7c3</gtr:id><gtr:otherNames>Ost L</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/CB1FBE8B-CFE4-4421-B921-36E14602FCA2"><gtr:id>CB1FBE8B-CFE4-4421-B921-36E14602FCA2</gtr:id><gtr:title>Dynamic task remapping for power and latency performance improvement in priority-based non-preemptive Networks On Chip</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ef55e1d1174762cc9b58e3b9f7d841ae"><gtr:id>ef55e1d1174762cc9b58e3b9f7d841ae</gtr:id><gtr:otherNames>Harbin J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:isbn>978-1-4673-6180-4</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/85270F7D-2C10-4AD7-82D9-D675653236A6"><gtr:id>85270F7D-2C10-4AD7-82D9-D675653236A6</gtr:id><gtr:title>Low overhead predictability enhancement in non-preemptive network-on-chip routers using Priority Forwarded Packet Splitting</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/861df646002b40be07490693a419d20c"><gtr:id>861df646002b40be07490693a419d20c</gtr:id><gtr:otherNames>Sudev B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/C05C64CE-87EF-4CDA-A071-F034FAF64065"><gtr:id>C05C64CE-87EF-4CDA-A071-F034FAF64065</gtr:id><gtr:title>An optimisation algorithm for minimising energy dissipation in NoC-based hard real-time embedded systems</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/0d6aa3676431156c84d737ebe4d22523"><gtr:id>0d6aa3676431156c84d737ebe4d22523</gtr:id><gtr:otherNames>Sham M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:isbn>9781450320580</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/40D7C9AD-CA69-47D5-8BE1-A5CACFCC3A8D"><gtr:id>40D7C9AD-CA69-47D5-8BE1-A5CACFCC3A8D</gtr:id><gtr:title>Predictability enhancement in non-preemptive NoCs using selective packet splitting</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/861df646002b40be07490693a419d20c"><gtr:id>861df646002b40be07490693a419d20c</gtr:id><gtr:otherNames>Sudev B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/61CF7424-33BA-4D3D-A0E2-DB927A5071BA"><gtr:id>61CF7424-33BA-4D3D-A0E2-DB927A5071BA</gtr:id><gtr:title>Comparative performance evaluation of latency and link dynamic power consumption modelling algorithms in wormhole switching networks on chip</gtr:title><gtr:parentPublicationTitle>Journal of Systems Architecture</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ef55e1d1174762cc9b58e3b9f7d841ae"><gtr:id>ef55e1d1174762cc9b58e3b9f7d841ae</gtr:id><gtr:otherNames>Harbin J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/73C0D4FE-5C26-4774-A76F-56FD69F5EA8E"><gtr:id>73C0D4FE-5C26-4774-A76F-56FD69F5EA8E</gtr:id><gtr:title>A Function for Hard Real-Time System Search-Based Task Mapping Optimisation</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/622f85c122a580cfee959b2c3954ee17"><gtr:id>622f85c122a580cfee959b2c3954ee17</gtr:id><gtr:otherNames>Sayuti M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/J003662/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>01AC56BC-45B4-434D-B015-7C879327F09F</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>Parallel Computing</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>1E31C833-3A35-4F54-A499-31D0C245B5D5</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>System on Chip</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>