#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f77140 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f772d0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1f692d0 .functor NOT 1, L_0x1fccec0, C4<0>, C4<0>, C4<0>;
L_0x1fcc680 .functor XOR 2, L_0x1fccc40, L_0x1fccce0, C4<00>, C4<00>;
L_0x1fcc790 .functor XOR 2, L_0x1fcc680, L_0x1fccd80, C4<00>, C4<00>;
v0x1fc70d0_0 .net *"_ivl_10", 1 0, L_0x1fccd80;  1 drivers
v0x1fc71d0_0 .net *"_ivl_12", 1 0, L_0x1fcc790;  1 drivers
v0x1fc72b0_0 .net *"_ivl_2", 1 0, L_0x1fccba0;  1 drivers
v0x1fc7370_0 .net *"_ivl_4", 1 0, L_0x1fccc40;  1 drivers
v0x1fc7450_0 .net *"_ivl_6", 1 0, L_0x1fccce0;  1 drivers
v0x1fc7580_0 .net *"_ivl_8", 1 0, L_0x1fcc680;  1 drivers
v0x1fc7660_0 .net "a", 0 0, v0x1fc2fa0_0;  1 drivers
v0x1fc7700_0 .net "b", 0 0, v0x1fc3040_0;  1 drivers
v0x1fc77a0_0 .net "c", 0 0, v0x1fc30e0_0;  1 drivers
v0x1fc7840_0 .var "clk", 0 0;
v0x1fc78e0_0 .net "d", 0 0, v0x1fc3220_0;  1 drivers
v0x1fc7980_0 .net "out_pos_dut", 0 0, L_0x1fcca10;  1 drivers
v0x1fc7a20_0 .net "out_pos_ref", 0 0, L_0x1fc8f50;  1 drivers
v0x1fc7ac0_0 .net "out_sop_dut", 0 0, L_0x1fcaec0;  1 drivers
v0x1fc7b60_0 .net "out_sop_ref", 0 0, L_0x1f9d750;  1 drivers
v0x1fc7c00_0 .var/2u "stats1", 223 0;
v0x1fc7ca0_0 .var/2u "strobe", 0 0;
v0x1fc7d40_0 .net "tb_match", 0 0, L_0x1fccec0;  1 drivers
v0x1fc7e10_0 .net "tb_mismatch", 0 0, L_0x1f692d0;  1 drivers
v0x1fc7eb0_0 .net "wavedrom_enable", 0 0, v0x1fc34f0_0;  1 drivers
v0x1fc7f80_0 .net "wavedrom_title", 511 0, v0x1fc3590_0;  1 drivers
L_0x1fccba0 .concat [ 1 1 0 0], L_0x1fc8f50, L_0x1f9d750;
L_0x1fccc40 .concat [ 1 1 0 0], L_0x1fc8f50, L_0x1f9d750;
L_0x1fccce0 .concat [ 1 1 0 0], L_0x1fcca10, L_0x1fcaec0;
L_0x1fccd80 .concat [ 1 1 0 0], L_0x1fc8f50, L_0x1f9d750;
L_0x1fccec0 .cmp/eeq 2, L_0x1fccba0, L_0x1fcc790;
S_0x1f77460 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1f772d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f696b0 .functor AND 1, v0x1fc30e0_0, v0x1fc3220_0, C4<1>, C4<1>;
L_0x1f69a90 .functor NOT 1, v0x1fc2fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1f69e70 .functor NOT 1, v0x1fc3040_0, C4<0>, C4<0>, C4<0>;
L_0x1f6a0f0 .functor AND 1, L_0x1f69a90, L_0x1f69e70, C4<1>, C4<1>;
L_0x1f81de0 .functor AND 1, L_0x1f6a0f0, v0x1fc30e0_0, C4<1>, C4<1>;
L_0x1f9d750 .functor OR 1, L_0x1f696b0, L_0x1f81de0, C4<0>, C4<0>;
L_0x1fc83d0 .functor NOT 1, v0x1fc3040_0, C4<0>, C4<0>, C4<0>;
L_0x1fc8440 .functor OR 1, L_0x1fc83d0, v0x1fc3220_0, C4<0>, C4<0>;
L_0x1fc8550 .functor AND 1, v0x1fc30e0_0, L_0x1fc8440, C4<1>, C4<1>;
L_0x1fc8610 .functor NOT 1, v0x1fc2fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1fc86e0 .functor OR 1, L_0x1fc8610, v0x1fc3040_0, C4<0>, C4<0>;
L_0x1fc8750 .functor AND 1, L_0x1fc8550, L_0x1fc86e0, C4<1>, C4<1>;
L_0x1fc88d0 .functor NOT 1, v0x1fc3040_0, C4<0>, C4<0>, C4<0>;
L_0x1fc8940 .functor OR 1, L_0x1fc88d0, v0x1fc3220_0, C4<0>, C4<0>;
L_0x1fc8860 .functor AND 1, v0x1fc30e0_0, L_0x1fc8940, C4<1>, C4<1>;
L_0x1fc8ad0 .functor NOT 1, v0x1fc2fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1fc8bd0 .functor OR 1, L_0x1fc8ad0, v0x1fc3220_0, C4<0>, C4<0>;
L_0x1fc8c90 .functor AND 1, L_0x1fc8860, L_0x1fc8bd0, C4<1>, C4<1>;
L_0x1fc8e40 .functor XNOR 1, L_0x1fc8750, L_0x1fc8c90, C4<0>, C4<0>;
v0x1f68c00_0 .net *"_ivl_0", 0 0, L_0x1f696b0;  1 drivers
v0x1f69000_0 .net *"_ivl_12", 0 0, L_0x1fc83d0;  1 drivers
v0x1f693e0_0 .net *"_ivl_14", 0 0, L_0x1fc8440;  1 drivers
v0x1f697c0_0 .net *"_ivl_16", 0 0, L_0x1fc8550;  1 drivers
v0x1f69ba0_0 .net *"_ivl_18", 0 0, L_0x1fc8610;  1 drivers
v0x1f69f80_0 .net *"_ivl_2", 0 0, L_0x1f69a90;  1 drivers
v0x1f6a200_0 .net *"_ivl_20", 0 0, L_0x1fc86e0;  1 drivers
v0x1fc1510_0 .net *"_ivl_24", 0 0, L_0x1fc88d0;  1 drivers
v0x1fc15f0_0 .net *"_ivl_26", 0 0, L_0x1fc8940;  1 drivers
v0x1fc16d0_0 .net *"_ivl_28", 0 0, L_0x1fc8860;  1 drivers
v0x1fc17b0_0 .net *"_ivl_30", 0 0, L_0x1fc8ad0;  1 drivers
v0x1fc1890_0 .net *"_ivl_32", 0 0, L_0x1fc8bd0;  1 drivers
v0x1fc1970_0 .net *"_ivl_36", 0 0, L_0x1fc8e40;  1 drivers
L_0x7fd0b6b0a018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1fc1a30_0 .net *"_ivl_38", 0 0, L_0x7fd0b6b0a018;  1 drivers
v0x1fc1b10_0 .net *"_ivl_4", 0 0, L_0x1f69e70;  1 drivers
v0x1fc1bf0_0 .net *"_ivl_6", 0 0, L_0x1f6a0f0;  1 drivers
v0x1fc1cd0_0 .net *"_ivl_8", 0 0, L_0x1f81de0;  1 drivers
v0x1fc1db0_0 .net "a", 0 0, v0x1fc2fa0_0;  alias, 1 drivers
v0x1fc1e70_0 .net "b", 0 0, v0x1fc3040_0;  alias, 1 drivers
v0x1fc1f30_0 .net "c", 0 0, v0x1fc30e0_0;  alias, 1 drivers
v0x1fc1ff0_0 .net "d", 0 0, v0x1fc3220_0;  alias, 1 drivers
v0x1fc20b0_0 .net "out_pos", 0 0, L_0x1fc8f50;  alias, 1 drivers
v0x1fc2170_0 .net "out_sop", 0 0, L_0x1f9d750;  alias, 1 drivers
v0x1fc2230_0 .net "pos0", 0 0, L_0x1fc8750;  1 drivers
v0x1fc22f0_0 .net "pos1", 0 0, L_0x1fc8c90;  1 drivers
L_0x1fc8f50 .functor MUXZ 1, L_0x7fd0b6b0a018, L_0x1fc8750, L_0x1fc8e40, C4<>;
S_0x1fc2470 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1f772d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1fc2fa0_0 .var "a", 0 0;
v0x1fc3040_0 .var "b", 0 0;
v0x1fc30e0_0 .var "c", 0 0;
v0x1fc3180_0 .net "clk", 0 0, v0x1fc7840_0;  1 drivers
v0x1fc3220_0 .var "d", 0 0;
v0x1fc3310_0 .var/2u "fail", 0 0;
v0x1fc33b0_0 .var/2u "fail1", 0 0;
v0x1fc3450_0 .net "tb_match", 0 0, L_0x1fccec0;  alias, 1 drivers
v0x1fc34f0_0 .var "wavedrom_enable", 0 0;
v0x1fc3590_0 .var "wavedrom_title", 511 0;
E_0x1f75ab0/0 .event negedge, v0x1fc3180_0;
E_0x1f75ab0/1 .event posedge, v0x1fc3180_0;
E_0x1f75ab0 .event/or E_0x1f75ab0/0, E_0x1f75ab0/1;
S_0x1fc27a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1fc2470;
 .timescale -12 -12;
v0x1fc29e0_0 .var/2s "i", 31 0;
E_0x1f75950 .event posedge, v0x1fc3180_0;
S_0x1fc2ae0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1fc2470;
 .timescale -12 -12;
v0x1fc2ce0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fc2dc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1fc2470;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fc3770 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1f772d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1fc9100 .functor NOT 1, v0x1fc2fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1fc9190 .functor NOT 1, v0x1fc3040_0, C4<0>, C4<0>, C4<0>;
L_0x1fc9330 .functor AND 1, L_0x1fc9100, L_0x1fc9190, C4<1>, C4<1>;
L_0x1fc9440 .functor NOT 1, v0x1fc30e0_0, C4<0>, C4<0>, C4<0>;
L_0x1fc95f0 .functor AND 1, L_0x1fc9330, L_0x1fc9440, C4<1>, C4<1>;
L_0x1fc9700 .functor NOT 1, v0x1fc3220_0, C4<0>, C4<0>, C4<0>;
L_0x1fc98c0 .functor AND 1, L_0x1fc95f0, L_0x1fc9700, C4<1>, C4<1>;
L_0x1fc99d0 .functor NOT 1, v0x1fc2fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1fc9ba0 .functor NOT 1, v0x1fc3040_0, C4<0>, C4<0>, C4<0>;
L_0x1fc9c10 .functor AND 1, L_0x1fc99d0, L_0x1fc9ba0, C4<1>, C4<1>;
L_0x1fc9d80 .functor AND 1, L_0x1fc9c10, v0x1fc30e0_0, C4<1>, C4<1>;
L_0x1fc9df0 .functor NOT 1, v0x1fc3220_0, C4<0>, C4<0>, C4<0>;
L_0x1fc9ed0 .functor AND 1, L_0x1fc9d80, L_0x1fc9df0, C4<1>, C4<1>;
L_0x1fc9fe0 .functor OR 1, L_0x1fc98c0, L_0x1fc9ed0, C4<0>, C4<0>;
L_0x1fc9e60 .functor NOT 1, v0x1fc2fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1fca170 .functor AND 1, L_0x1fc9e60, v0x1fc3040_0, C4<1>, C4<1>;
L_0x1fca2c0 .functor NOT 1, v0x1fc30e0_0, C4<0>, C4<0>, C4<0>;
L_0x1fca330 .functor AND 1, L_0x1fca170, L_0x1fca2c0, C4<1>, C4<1>;
L_0x1fca4e0 .functor NOT 1, v0x1fc3220_0, C4<0>, C4<0>, C4<0>;
L_0x1fca550 .functor AND 1, L_0x1fca330, L_0x1fca4e0, C4<1>, C4<1>;
L_0x1fca710 .functor OR 1, L_0x1fc9fe0, L_0x1fca550, C4<0>, C4<0>;
L_0x1fca820 .functor NOT 1, v0x1fc3040_0, C4<0>, C4<0>, C4<0>;
L_0x1fca950 .functor AND 1, v0x1fc2fa0_0, L_0x1fca820, C4<1>, C4<1>;
L_0x1fcaa10 .functor NOT 1, v0x1fc30e0_0, C4<0>, C4<0>, C4<0>;
L_0x1fcab50 .functor AND 1, L_0x1fca950, L_0x1fcaa10, C4<1>, C4<1>;
L_0x1fcac60 .functor NOT 1, v0x1fc3220_0, C4<0>, C4<0>, C4<0>;
L_0x1fcadb0 .functor AND 1, L_0x1fcab50, L_0x1fcac60, C4<1>, C4<1>;
L_0x1fcaec0 .functor OR 1, L_0x1fca710, L_0x1fcadb0, C4<0>, C4<0>;
L_0x1fcb110 .functor NOT 1, v0x1fc2fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1fcb360 .functor NOT 1, v0x1fc3040_0, C4<0>, C4<0>, C4<0>;
L_0x1fcb570 .functor NOT 1, v0x1fc3220_0, C4<0>, C4<0>, C4<0>;
L_0x1fcb810 .functor NOT 1, v0x1fc2fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1fcbc50 .functor NOT 1, v0x1fc30e0_0, C4<0>, C4<0>, C4<0>;
L_0x1fcbe00 .functor NOT 1, v0x1fc3220_0, C4<0>, C4<0>, C4<0>;
L_0x1fcc0d0 .functor NOT 1, v0x1fc2fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1fcc330 .functor NOT 1, v0x1fc3040_0, C4<0>, C4<0>, C4<0>;
L_0x1fcc570 .functor NOT 1, v0x1fc30e0_0, C4<0>, C4<0>, C4<0>;
v0x1fc3930_0 .net *"_ivl_0", 0 0, L_0x1fc9100;  1 drivers
v0x1fc3a10_0 .net *"_ivl_10", 0 0, L_0x1fc9700;  1 drivers
v0x1fc3af0_0 .net *"_ivl_100", 0 0, L_0x1fcc8a0;  1 drivers
v0x1fc3be0_0 .net *"_ivl_12", 0 0, L_0x1fc98c0;  1 drivers
v0x1fc3cc0_0 .net *"_ivl_14", 0 0, L_0x1fc99d0;  1 drivers
v0x1fc3df0_0 .net *"_ivl_16", 0 0, L_0x1fc9ba0;  1 drivers
v0x1fc3ed0_0 .net *"_ivl_18", 0 0, L_0x1fc9c10;  1 drivers
v0x1fc3fb0_0 .net *"_ivl_2", 0 0, L_0x1fc9190;  1 drivers
v0x1fc4090_0 .net *"_ivl_20", 0 0, L_0x1fc9d80;  1 drivers
v0x1fc4200_0 .net *"_ivl_22", 0 0, L_0x1fc9df0;  1 drivers
v0x1fc42e0_0 .net *"_ivl_24", 0 0, L_0x1fc9ed0;  1 drivers
v0x1fc43c0_0 .net *"_ivl_26", 0 0, L_0x1fc9fe0;  1 drivers
v0x1fc44a0_0 .net *"_ivl_28", 0 0, L_0x1fc9e60;  1 drivers
v0x1fc4580_0 .net *"_ivl_30", 0 0, L_0x1fca170;  1 drivers
v0x1fc4660_0 .net *"_ivl_32", 0 0, L_0x1fca2c0;  1 drivers
v0x1fc4740_0 .net *"_ivl_34", 0 0, L_0x1fca330;  1 drivers
v0x1fc4820_0 .net *"_ivl_36", 0 0, L_0x1fca4e0;  1 drivers
v0x1fc4a10_0 .net *"_ivl_38", 0 0, L_0x1fca550;  1 drivers
v0x1fc4af0_0 .net *"_ivl_4", 0 0, L_0x1fc9330;  1 drivers
v0x1fc4bd0_0 .net *"_ivl_40", 0 0, L_0x1fca710;  1 drivers
v0x1fc4cb0_0 .net *"_ivl_42", 0 0, L_0x1fca820;  1 drivers
v0x1fc4d90_0 .net *"_ivl_44", 0 0, L_0x1fca950;  1 drivers
v0x1fc4e70_0 .net *"_ivl_46", 0 0, L_0x1fcaa10;  1 drivers
v0x1fc4f50_0 .net *"_ivl_48", 0 0, L_0x1fcab50;  1 drivers
v0x1fc5030_0 .net *"_ivl_50", 0 0, L_0x1fcac60;  1 drivers
v0x1fc5110_0 .net *"_ivl_52", 0 0, L_0x1fcadb0;  1 drivers
v0x1fc51f0_0 .net *"_ivl_56", 0 0, L_0x1fca440;  1 drivers
v0x1fc52d0_0 .net *"_ivl_58", 0 0, L_0x1fcb180;  1 drivers
v0x1fc53b0_0 .net *"_ivl_6", 0 0, L_0x1fc9440;  1 drivers
v0x1fc5490_0 .net *"_ivl_60", 0 0, L_0x1fcb270;  1 drivers
v0x1fc5570_0 .net *"_ivl_62", 0 0, L_0x1fcb110;  1 drivers
v0x1fc5650_0 .net *"_ivl_64", 0 0, L_0x1fcb360;  1 drivers
v0x1fc5730_0 .net *"_ivl_66", 0 0, L_0x1fcb4d0;  1 drivers
v0x1fc5a20_0 .net *"_ivl_68", 0 0, L_0x1fcb680;  1 drivers
v0x1fc5b00_0 .net *"_ivl_70", 0 0, L_0x1fcb570;  1 drivers
v0x1fc5be0_0 .net *"_ivl_72", 0 0, L_0x1fcb770;  1 drivers
v0x1fc5cc0_0 .net *"_ivl_75", 0 0, L_0x1fcb960;  1 drivers
v0x1fc5da0_0 .net *"_ivl_76", 0 0, L_0x1fcb810;  1 drivers
v0x1fc5e80_0 .net *"_ivl_78", 0 0, L_0x1fcbbb0;  1 drivers
v0x1fc5f60_0 .net *"_ivl_8", 0 0, L_0x1fc95f0;  1 drivers
v0x1fc6040_0 .net *"_ivl_80", 0 0, L_0x1fcbc50;  1 drivers
v0x1fc6120_0 .net *"_ivl_82", 0 0, L_0x1fcbd60;  1 drivers
v0x1fc6200_0 .net *"_ivl_84", 0 0, L_0x1fcbe00;  1 drivers
v0x1fc62e0_0 .net *"_ivl_86", 0 0, L_0x1fcc030;  1 drivers
v0x1fc63c0_0 .net *"_ivl_89", 0 0, L_0x1fcc240;  1 drivers
v0x1fc64a0_0 .net *"_ivl_90", 0 0, L_0x1fcc0d0;  1 drivers
v0x1fc6580_0 .net *"_ivl_92", 0 0, L_0x1fcc330;  1 drivers
v0x1fc6660_0 .net *"_ivl_94", 0 0, L_0x1fcc4d0;  1 drivers
v0x1fc6740_0 .net *"_ivl_96", 0 0, L_0x1fcc570;  1 drivers
v0x1fc6820_0 .net *"_ivl_98", 0 0, L_0x1fcc6f0;  1 drivers
v0x1fc6900_0 .net "a", 0 0, v0x1fc2fa0_0;  alias, 1 drivers
v0x1fc69a0_0 .net "b", 0 0, v0x1fc3040_0;  alias, 1 drivers
v0x1fc6a90_0 .net "c", 0 0, v0x1fc30e0_0;  alias, 1 drivers
v0x1fc6b80_0 .net "d", 0 0, v0x1fc3220_0;  alias, 1 drivers
v0x1fc6c70_0 .net "out_pos", 0 0, L_0x1fcca10;  alias, 1 drivers
v0x1fc6d30_0 .net "out_sop", 0 0, L_0x1fcaec0;  alias, 1 drivers
L_0x1fca440 .arith/sum 1, v0x1fc2fa0_0, v0x1fc3040_0;
L_0x1fcb180 .arith/sum 1, L_0x1fca440, v0x1fc30e0_0;
L_0x1fcb270 .arith/sum 1, L_0x1fcb180, v0x1fc3220_0;
L_0x1fcb4d0 .arith/sum 1, L_0x1fcb110, L_0x1fcb360;
L_0x1fcb680 .arith/sum 1, L_0x1fcb4d0, v0x1fc30e0_0;
L_0x1fcb770 .arith/sum 1, L_0x1fcb680, L_0x1fcb570;
L_0x1fcb960 .arith/mult 1, L_0x1fcb270, L_0x1fcb770;
L_0x1fcbbb0 .arith/sum 1, L_0x1fcb810, v0x1fc3040_0;
L_0x1fcbd60 .arith/sum 1, L_0x1fcbbb0, L_0x1fcbc50;
L_0x1fcc030 .arith/sum 1, L_0x1fcbd60, L_0x1fcbe00;
L_0x1fcc240 .arith/mult 1, L_0x1fcb960, L_0x1fcc030;
L_0x1fcc4d0 .arith/sum 1, L_0x1fcc0d0, L_0x1fcc330;
L_0x1fcc6f0 .arith/sum 1, L_0x1fcc4d0, L_0x1fcc570;
L_0x1fcc8a0 .arith/sum 1, L_0x1fcc6f0, v0x1fc3220_0;
L_0x1fcca10 .arith/mult 1, L_0x1fcc240, L_0x1fcc8a0;
S_0x1fc6eb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1f772d0;
 .timescale -12 -12;
E_0x1f5e9f0 .event anyedge, v0x1fc7ca0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fc7ca0_0;
    %nor/r;
    %assign/vec4 v0x1fc7ca0_0, 0;
    %wait E_0x1f5e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fc2470;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fc3310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fc33b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1fc2470;
T_4 ;
    %wait E_0x1f75ab0;
    %load/vec4 v0x1fc3450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fc3310_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1fc2470;
T_5 ;
    %wait E_0x1f75950;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc3220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc30e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc3040_0, 0;
    %assign/vec4 v0x1fc2fa0_0, 0;
    %wait E_0x1f75950;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc3220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc30e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc3040_0, 0;
    %assign/vec4 v0x1fc2fa0_0, 0;
    %wait E_0x1f75950;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc3220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc30e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc3040_0, 0;
    %assign/vec4 v0x1fc2fa0_0, 0;
    %wait E_0x1f75950;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc3220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc30e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc3040_0, 0;
    %assign/vec4 v0x1fc2fa0_0, 0;
    %wait E_0x1f75950;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc3220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc30e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc3040_0, 0;
    %assign/vec4 v0x1fc2fa0_0, 0;
    %wait E_0x1f75950;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc3220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc30e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc3040_0, 0;
    %assign/vec4 v0x1fc2fa0_0, 0;
    %wait E_0x1f75950;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc3220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc30e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc3040_0, 0;
    %assign/vec4 v0x1fc2fa0_0, 0;
    %wait E_0x1f75950;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc3220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc30e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc3040_0, 0;
    %assign/vec4 v0x1fc2fa0_0, 0;
    %wait E_0x1f75950;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc3220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc30e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc3040_0, 0;
    %assign/vec4 v0x1fc2fa0_0, 0;
    %wait E_0x1f75950;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc3220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc30e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc3040_0, 0;
    %assign/vec4 v0x1fc2fa0_0, 0;
    %wait E_0x1f75950;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc3220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc30e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc3040_0, 0;
    %assign/vec4 v0x1fc2fa0_0, 0;
    %wait E_0x1f75950;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc3220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc30e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc3040_0, 0;
    %assign/vec4 v0x1fc2fa0_0, 0;
    %wait E_0x1f75950;
    %load/vec4 v0x1fc3310_0;
    %store/vec4 v0x1fc33b0_0, 0, 1;
    %fork t_1, S_0x1fc27a0;
    %jmp t_0;
    .scope S_0x1fc27a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1fc29e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1fc29e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1f75950;
    %load/vec4 v0x1fc29e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc3220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc30e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc3040_0, 0;
    %assign/vec4 v0x1fc2fa0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fc29e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1fc29e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1fc2470;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f75ab0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc3220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc30e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc3040_0, 0;
    %assign/vec4 v0x1fc2fa0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1fc3310_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1fc33b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1f772d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fc7840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fc7ca0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1f772d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fc7840_0;
    %inv;
    %store/vec4 v0x1fc7840_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f772d0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fc3180_0, v0x1fc7e10_0, v0x1fc7660_0, v0x1fc7700_0, v0x1fc77a0_0, v0x1fc78e0_0, v0x1fc7b60_0, v0x1fc7ac0_0, v0x1fc7a20_0, v0x1fc7980_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1f772d0;
T_9 ;
    %load/vec4 v0x1fc7c00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1fc7c00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fc7c00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1fc7c00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1fc7c00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fc7c00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1fc7c00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fc7c00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fc7c00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fc7c00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1f772d0;
T_10 ;
    %wait E_0x1f75ab0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fc7c00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fc7c00_0, 4, 32;
    %load/vec4 v0x1fc7d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1fc7c00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fc7c00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fc7c00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fc7c00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1fc7b60_0;
    %load/vec4 v0x1fc7b60_0;
    %load/vec4 v0x1fc7ac0_0;
    %xor;
    %load/vec4 v0x1fc7b60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1fc7c00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fc7c00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1fc7c00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fc7c00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1fc7a20_0;
    %load/vec4 v0x1fc7a20_0;
    %load/vec4 v0x1fc7980_0;
    %xor;
    %load/vec4 v0x1fc7a20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1fc7c00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fc7c00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1fc7c00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fc7c00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/ece241_2013_q2/iter2/response4/top_module.sv";
