abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c880.blif
Line 12: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 13: Skipping line ".default_output_required 0.00 0.00 ".
Line 14: Skipping line ".default_input_drive 0.10 0.10 ".
Line 15: Skipping line ".default_output_load 2.00 ".
Line 16: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc880                          :[0m i/o =   60/   26  lat =    0  nd =   224  edge =    542  area =585.00  delay =24.90  lev = 18
--------------- round 1 ---------------
seed = 3237985936
maxLevel = 4
n244 is replaced by one with estimated error 0.00028
error = 0.002
area = 579
delay = 24.9
#gates = 223
output circuit appNtk/c880_1_0.002_579_24.9.blif
time = 2394470 us
--------------- round 2 ---------------
seed = 4113680278
maxLevel = 4
n159 is replaced by one with estimated error 0.00238
error = 0.00392
area = 570
delay = 24.9
#gates = 219
output circuit appNtk/c880_2_0.00392_570_24.9.blif
time = 4621727 us
--------------- round 3 ---------------
seed = 3064652098
maxLevel = 4
n235 is replaced by one with estimated error 0.00401
error = 0.00401
area = 568
delay = 24.9
#gates = 218
output circuit appNtk/c880_3_0.00401_568_24.9.blif
time = 6691010 us
--------------- round 4 ---------------
seed = 921782331
maxLevel = 4
n155 is replaced by one with estimated error 0.00457
error = 0.00457
area = 560
delay = 24.9
#gates = 215
output circuit appNtk/c880_4_0.00457_560_24.9.blif
time = 8796556 us
--------------- round 5 ---------------
seed = 870379414
maxLevel = 4
n189 is replaced by zero with estimated error 0.00474
error = 0.00474
area = 559
delay = 24.9
#gates = 214
output circuit appNtk/c880_5_0.00474_559_24.9.blif
time = 11774575 us
--------------- round 6 ---------------
seed = 1997721683
maxLevel = 4
n167 is replaced by one with estimated error 0.00521
error = 0.01457
area = 551
delay = 23.9
#gates = 212
output circuit appNtk/c880_6_0.01457_551_23.9.blif
time = 14754221 us
--------------- round 7 ---------------
seed = 42228068
maxLevel = 4
n164 is replaced by n90 with estimated error 0.01948
error = 0.01948
area = 547
delay = 23.9
#gates = 210
output circuit appNtk/c880_7_0.01948_547_23.9.blif
time = 17653922 us
--------------- round 8 ---------------
seed = 886766051
maxLevel = 4
n160 is replaced by one with estimated error 0.02072
error = 0.02641
area = 545
delay = 23.9
#gates = 209
output circuit appNtk/c880_8_0.02641_545_23.9.blif
time = 20809545 us
--------------- round 9 ---------------
seed = 63924028
maxLevel = 4
n259 is replaced by n241 with estimated error 0.03402
error = 0.03402
area = 543
delay = 23.9
#gates = 208
output circuit appNtk/c880_9_0.03402_543_23.9.blif
time = 23683574 us
--------------- round 10 ---------------
seed = 4004889580
maxLevel = 4
exceed error bound
