\hypertarget{struct_r_c_c___clk_init_type_def}{}\doxysection{RCC\+\_\+\+Clk\+Init\+Type\+Def Struct Reference}
\label{struct_r_c_c___clk_init_type_def}\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}


RCC System, AHB and APB busses clock configuration structure definition.  




{\ttfamily \#include $<$stm32h7xx\+\_\+hal\+\_\+rcc.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{Clock\+Type}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{SYSCLKSource}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a48b92ad9cf7689a8a3a5d3ef8e61c789}{SYSCLKDivider}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_af332d27fb41b049e7daa96fd6d07e7e8}{APB3\+CLKDivider}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1\+CLKDivider}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2\+CLKDivider}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_aae8dd6a48095356f2054f3da6507ce94}{APB4\+CLKDivider}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RCC System, AHB and APB busses clock configuration structure definition. 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00124}{124}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}\label{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!AHBCLKDivider@{AHBCLKDivider}}
\index{AHBCLKDivider@{AHBCLKDivider}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{AHBCLKDivider}{AHBCLKDivider}}
{\footnotesize\ttfamily uint32\+\_\+t AHBCLKDivider}

The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK). This parameter can be a value of \mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source}{RCC HCLK Clock Source}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00135}{135}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}\label{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!APB1CLKDivider@{APB1CLKDivider}}
\index{APB1CLKDivider@{APB1CLKDivider}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{APB1CLKDivider}{APB1CLKDivider}}
{\footnotesize\ttfamily uint32\+\_\+t APB1\+CLKDivider}

The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK). This parameter can be a value of \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source}{RCC APB1 Clock Source}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00141}{141}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}\label{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!APB2CLKDivider@{APB2CLKDivider}}
\index{APB2CLKDivider@{APB2CLKDivider}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{APB2CLKDivider}{APB2CLKDivider}}
{\footnotesize\ttfamily uint32\+\_\+t APB2\+CLKDivider}

The APB2 clock (PCLK2) divider. This clock is derived from the AHB clock (HCLK). This parameter can be a value of \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___source}{RCC APB2 Clock Source}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00143}{143}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___clk_init_type_def_af332d27fb41b049e7daa96fd6d07e7e8}\label{struct_r_c_c___clk_init_type_def_af332d27fb41b049e7daa96fd6d07e7e8}} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!APB3CLKDivider@{APB3CLKDivider}}
\index{APB3CLKDivider@{APB3CLKDivider}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{APB3CLKDivider}{APB3CLKDivider}}
{\footnotesize\ttfamily uint32\+\_\+t APB3\+CLKDivider}

The APB3 clock (D1\+PCLK1) divider. This clock is derived from the AHB clock (HCLK). This parameter can be a value of \mbox{\hyperlink{group___r_c_c___a_p_b3___clock___source}{RCC APB3 Clock Source}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00138}{138}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___clk_init_type_def_aae8dd6a48095356f2054f3da6507ce94}\label{struct_r_c_c___clk_init_type_def_aae8dd6a48095356f2054f3da6507ce94}} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!APB4CLKDivider@{APB4CLKDivider}}
\index{APB4CLKDivider@{APB4CLKDivider}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{APB4CLKDivider}{APB4CLKDivider}}
{\footnotesize\ttfamily uint32\+\_\+t APB4\+CLKDivider}

The APB4 clock (D3\+PCLK1) divider. This clock is derived from the AHB clock (HCLK). This parameter can be a value of \mbox{\hyperlink{group___r_c_c___a_p_b4___clock___source}{RCC APB4 Clock Source}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00145}{145}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}\label{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!ClockType@{ClockType}}
\index{ClockType@{ClockType}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{ClockType}{ClockType}}
{\footnotesize\ttfamily uint32\+\_\+t Clock\+Type}

The clock to be configured. This parameter can be a value of \mbox{\hyperlink{group___r_c_c___system___clock___type}{RCC System Clock Type}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00126}{126}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___clk_init_type_def_a48b92ad9cf7689a8a3a5d3ef8e61c789}\label{struct_r_c_c___clk_init_type_def_a48b92ad9cf7689a8a3a5d3ef8e61c789}} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!SYSCLKDivider@{SYSCLKDivider}}
\index{SYSCLKDivider@{SYSCLKDivider}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{SYSCLKDivider}{SYSCLKDivider}}
{\footnotesize\ttfamily uint32\+\_\+t SYSCLKDivider}

The system clock divider. This parameter can be a value of \mbox{\hyperlink{group___r_c_c___s_y_s___clock___source}{RCC SYS Clock Source}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00132}{132}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}\label{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!SYSCLKSource@{SYSCLKSource}}
\index{SYSCLKSource@{SYSCLKSource}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{SYSCLKSource}{SYSCLKSource}}
{\footnotesize\ttfamily uint32\+\_\+t SYSCLKSource}

The clock source (SYSCLKS) used as system clock. This parameter can be a value of \mbox{\hyperlink{group___r_c_c___system___clock___source}{RCC System Clock Source}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00129}{129}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32h7xx__hal__rcc_8h}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}\end{DoxyCompactItemize}
