\hypertarget{structLPC__GPIO__T}{}\section{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T Struct Reference}
\label{structLPC__GPIO__T}\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}


G\+P\+IO port (G\+P\+I\+O\+\_\+\+P\+O\+RT) for L\+P\+C175x\+\_\+6x, L\+P\+C177x\+\_\+8x and L\+P\+C407x\+\_\+8x.  




{\ttfamily \#include $<$gpio\+\_\+17xx\+\_\+40xx.\+h$>$}



Collaboration diagram for L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T\+:
% FIG 0
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structLPC__GPIO__T_aba8161f685588a1ca79702207083e6ab}{C\+LR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__GPIO__T_a753957fa7e1c261e57255c1db8d62bb7}{D\+IR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__GPIO__T_a5b0ae096141efd7298aad95ca7b3370e}{M\+A\+SK}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__GPIO__T_a1311cc8cf63279d1bdfca5d48c6ccf0a}{P\+IN}
\item 
uint32\+\_\+t \hyperlink{structLPC__GPIO__T_a292d7fd1269aebf1bf53d6df324319a3}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__GPIO__T_aaafd15e2c4eb4665f7a546dfeea25954}{S\+ET}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
G\+P\+IO port (G\+P\+I\+O\+\_\+\+P\+O\+RT) for L\+P\+C175x\+\_\+6x, L\+P\+C177x\+\_\+8x and L\+P\+C407x\+\_\+8x. 

Definition at line 50 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



\subsection{Member Data Documentation}
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!C\+LR@{C\+LR}}
\index{C\+LR@{C\+LR}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+LR}{CLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T\+::\+C\+LR}\hypertarget{structLPC__GPIO__T_aba8161f685588a1ca79702207083e6ab}{}\label{structLPC__GPIO__T_aba8161f685588a1ca79702207083e6ab}
Offset 0x001C\+: Output Clear register using F\+I\+O\+M\+A\+SK 

Definition at line 56 of file gpio\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!D\+IR@{D\+IR}}
\index{D\+IR@{D\+IR}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+IR}{DIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T\+::\+D\+IR}\hypertarget{structLPC__GPIO__T_a753957fa7e1c261e57255c1db8d62bb7}{}\label{structLPC__GPIO__T_a753957fa7e1c261e57255c1db8d62bb7}
Offset 0x0000\+: G\+P\+IO Port Direction control register 

Definition at line 51 of file gpio\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!M\+A\+SK@{M\+A\+SK}}
\index{M\+A\+SK@{M\+A\+SK}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection[{\texorpdfstring{M\+A\+SK}{MASK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T\+::\+M\+A\+SK}\hypertarget{structLPC__GPIO__T_a5b0ae096141efd7298aad95ca7b3370e}{}\label{structLPC__GPIO__T_a5b0ae096141efd7298aad95ca7b3370e}
Offset 0x0010\+: G\+P\+IO Mask register 

Definition at line 53 of file gpio\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!P\+IN@{P\+IN}}
\index{P\+IN@{P\+IN}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection[{\texorpdfstring{P\+IN}{PIN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T\+::\+P\+IN}\hypertarget{structLPC__GPIO__T_a1311cc8cf63279d1bdfca5d48c6ccf0a}{}\label{structLPC__GPIO__T_a1311cc8cf63279d1bdfca5d48c6ccf0a}
Offset 0x0014\+: Pin value register using F\+I\+O\+M\+A\+SK 

Definition at line 54 of file gpio\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}3\mbox{]}}\hypertarget{structLPC__GPIO__T_a292d7fd1269aebf1bf53d6df324319a3}{}\label{structLPC__GPIO__T_a292d7fd1269aebf1bf53d6df324319a3}


Definition at line 52 of file gpio\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!S\+ET@{S\+ET}}
\index{S\+ET@{S\+ET}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+ET}{SET}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T\+::\+S\+ET}\hypertarget{structLPC__GPIO__T_aaafd15e2c4eb4665f7a546dfeea25954}{}\label{structLPC__GPIO__T_aaafd15e2c4eb4665f7a546dfeea25954}
Offset 0x0018\+: Output Set register using F\+I\+O\+M\+A\+SK 

Definition at line 55 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{gpio__17xx__40xx_8h}{gpio\+\_\+17xx\+\_\+40xx.\+h}\end{DoxyCompactItemize}
