// Flash-decoding (KV-split) attention for decode.
//
// The plain decode kernel parallelizes only over (seq, kv_head) — e.g. 4 blocks
// for Qwen3-30B-A3B, leaving all but 4 SMs idle (166 of 170 on the RTX 5090 this
// tree targets; the figure here read "184 of 188" from whatever card it was first
// written against, which is not one this repo builds for). Flash-decoding instead splits
// the KV sequence into n_splits chunks and runs one block per (seq, q_head,
// split): each computes a partial online-softmax (m, l, acc) over its chunk, then
// a combine pass merges the partials with the standard log-sum-exp rescale. This
// fills the GPU at decode AND scales to long context (work grows with KV length,
// spread across many blocks). Grid is fixed (independent of seq_len, read in
// kernel), so it stays CUDA-graph capturable.
//
// One warp per block. HEAD_DIM-generic and instantiated for BOTH 128 (Qwen3 GQA) and 256
// (Qwen3.6/Qwen3.8 full-attention layers, bf16 KV, GQA-8 shared-KV tile) -- see the head_dim == 256
// dispatch in launch. head_dim=512 lives in flash_decode_global_hd512.cu, not here.
// Portable CUDA — sm_89/90/100/120, the set CMAKE_CUDA_ARCHITECTURES builds; sm_121 is excluded.

#include <cuda_bf16.h>
#include <cuda_fp16.h>
#include <climits>
#include <type_traits>
#include "sparkinfer/kernels/kv_quant.cuh"
#ifndef SPARKINFER_NVRTC_DEVICE_ONLY
#include <cuda_runtime.h>
#include <cuda_pipeline.h>
#endif

namespace sparkinfer {
namespace kernels {

__device__ __forceinline__ float fa_to_f(__nv_bfloat16 x) { return __bfloat162float(x); }
__device__ __forceinline__ float fa_wsum(float v) {
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) v += __shfl_xor_sync(0xffffffff, v, m);
    return v;
}

// int8_kv: k_pool/v_pool hold int8 and k_scale/v_scale one __half per (token, kv_head) head vector.
template <int HEAD_DIM>
__global__ void fa_split_kernel(
    const __nv_bfloat16* __restrict__ q, const void* __restrict__ k_pool,
    const void* __restrict__ v_pool, const int* __restrict__ block_table,
    const int* __restrict__ seq_lens,
    float* __restrict__ part_m, float* __restrict__ part_l, float* __restrict__ part_acc,
    float scale, int num_q_heads, int num_kv_heads, int block_size, int max_blocks, int n_splits,
    const __half* __restrict__ k_scale, const __half* __restrict__ v_scale, int int8_kv
) {
    constexpr int ELEMS = HEAD_DIM / 32;
    const int seq   = blockIdx.y;
    const int split = blockIdx.x % n_splits;
    const int qh    = blockIdx.x / n_splits;
    const int lane  = threadIdx.x;
    const int kvh   = qh / (num_q_heads / num_kv_heads);
    const __nv_bfloat16* kb = reinterpret_cast<const __nv_bfloat16*>(k_pool);
    const __nv_bfloat16* vb = reinterpret_cast<const __nv_bfloat16*>(v_pool);
    const signed char* ki = reinterpret_cast<const signed char*>(k_pool);
    const signed char* vi = reinterpret_cast<const signed char*>(v_pool);

    float qr[ELEMS];
    const __nv_bfloat16* qp = q + (size_t)(seq * num_q_heads + qh) * HEAD_DIM;
    #pragma unroll
    for (int e = 0; e < ELEMS; e++) qr[e] = fa_to_f(qp[lane + e * 32]);

    const int sl    = seq_lens[seq];
    const int chunk = (sl + n_splits - 1) / n_splits;
    const int start = split * chunk;
    const int end   = min(sl, start + chunk);

    float m = -1e30f, l = 0.f, acc[ELEMS];
    #pragma unroll
    for (int e = 0; e < ELEMS; e++) acc[e] = 0.f;

    for (int t = start; t < end; t++) {
        const int blk = t / block_size, within = t % block_size;
        const int phys = block_table[seq * max_blocks + blk];
        const size_t base = ((size_t)(phys * block_size + within) * num_kv_heads + kvh) * HEAD_DIM;
        const float ks = int8_kv ? __half2float(k_scale[base / HEAD_DIM]) : 0.f;
        const float vs = int8_kv ? __half2float(v_scale[base / HEAD_DIM]) : 0.f;
        float p = 0.f;
        #pragma unroll
        for (int e = 0; e < ELEMS; e++)
            p += qr[e] * (int8_kv ? kvq_load1(int8_kv, ki, base + lane + e * 32, HEAD_DIM, ks) : fa_to_f(kb[base + lane + e * 32]));
        const float score = fa_wsum(p) * scale;
        const float mn = fmaxf(m, score), corr = __expf(m - mn), pe = __expf(score - mn);
        l = l * corr + pe;
        #pragma unroll
        for (int e = 0; e < ELEMS; e++)
            acc[e] = acc[e] * corr + pe * (int8_kv ? kvq_load1(int8_kv, vi, base + lane + e * 32, HEAD_DIM, vs) : fa_to_f(vb[base + lane + e * 32]));
        m = mn;
    }

    const int idx = (seq * num_q_heads + qh) * n_splits + split;
    if (lane == 0) { part_m[idx] = m; part_l[idx] = l; }
    #pragma unroll
    for (int e = 0; e < ELEMS; e++) part_acc[(size_t)idx * HEAD_DIM + lane + e * 32] = acc[e];
}

// GQA-shared split: one block per (seq, kv_head, split) with GQA warps (one per
// q-head in the group). The block stages a KV tile once into shared memory, then
// all GQA warps reuse it. For Qwen's 8:1 GQA this cuts long-context KV global
// reads in the split pass by up to 8x while preserving the same per-q-head
// partials consumed by the existing combine kernel.
// SEQ is how many verify rows one CTA answers. The K/V tile is staged in shared memory once per
// CTA, so at SEQ=1 (decode, and the shipped verify) every row re-streams the whole KV: measured at
// 4k, one launch costs 6.3 + 7.83*rows us, i.e. 88% of it is per-row at 6 rows. Folding S rows into
// a CTA divides the KV traffic by S; the cost is S extra accumulators per thread, which is why the
// fold has to stay narrow.

// Double-buffered KV staging with cp.async. Identical mathematics to fa_split_gqa_kernel below --
// same q registers, same per-token online-softmax update, same partials layout -- but the next
// tile's global->shared copy is issued BEFORE the current tile is consumed, so the load overlaps
// the compute instead of the block stalling on it at every barrier.
//
// Why: the synchronous kernel runs stage -> __syncthreads -> compute -> __syncthreads, so DRAM
// latency is exposed once per tile. At n_splits=1 and 4k that is hundreds of tiles per block, and
// the block sustains only ~7.5 GB/s. Deepening the tile put more loads in flight per barrier
// (+14%) but never overlapped the two phases; this does.
//
// bf16 KV only: cp.async copies bytes verbatim and cannot dequantize, so an int8 pool still needs
// the dequant-into-smem path of the kernel below.
//
// Bit-identical to that kernel: cp.async changes WHEN bytes land in shared memory, not their
// values, and the token walk (start..end, consecutive tiles, per-token update) is unchanged, so
// every row accumulates the same keys in the same order.
template <int HEAD_DIM, int GQA, int TILE, int SEQ = 1>
__global__ void fa_split_gqa_pipe_kernel(
    const __nv_bfloat16* __restrict__ q, const void* __restrict__ k_pool,
    const void* __restrict__ v_pool, const int* __restrict__ block_table,
    const int* __restrict__ seq_lens,
    float* __restrict__ part_m, float* __restrict__ part_l, float* __restrict__ part_acc,
    float scale, int num_q_heads, int num_kv_heads, int block_size, int max_blocks, int n_splits
) {
    constexpr int ELEMS = HEAD_DIM / 32;
    constexpr int TELEMS = TILE * HEAD_DIM;
    const int seq0  = blockIdx.y * SEQ;
    const int split = blockIdx.x % n_splits;
    const int kvh   = blockIdx.x / n_splits;
    const int warp  = threadIdx.x >> 5;
    const int lane  = threadIdx.x & 31;
    const int qh    = kvh * GQA + warp;

    float qr[SEQ][ELEMS];
    #pragma unroll
    for (int v = 0; v < SEQ; v++) {
        const __nv_bfloat16* qp = q + (size_t)((seq0 + v) * num_q_heads + qh) * HEAD_DIM;
        #pragma unroll
        for (int e = 0; e < ELEMS; e++) qr[v][e] = fa_to_f(qp[lane + e * 32]);
    }

    int row_start[SEQ], row_end[SEQ];
    int start = INT_MAX, end = 0;
    #pragma unroll
    for (int v = 0; v < SEQ; v++) {
        const int slv = seq_lens[seq0 + v];
        const int ch  = (slv + n_splits - 1) / n_splits;
        row_start[v] = split * ch;
        row_end[v]   = min(slv, row_start[v] + ch);
        if (row_end[v] > row_start[v]) { start = min(start, row_start[v]); end = max(end, row_end[v]); }
    }
    if (start == INT_MAX) start = end = 0;

    float m[SEQ], l[SEQ], acc[SEQ][ELEMS];
    #pragma unroll
    for (int v = 0; v < SEQ; v++) {
        m[v] = -1e30f; l[v] = 0.f;
        #pragma unroll
        for (int e = 0; e < ELEMS; e++) acc[v][e] = 0.f;
    }

    extern __shared__ __nv_bfloat16 s_kv[];
    __nv_bfloat16* s_k = s_kv;                       // [2][TILE*HEAD_DIM]
    __nv_bfloat16* s_v = s_kv + (size_t)2 * TELEMS;  // [2][TILE*HEAD_DIM]
    __shared__ size_t s_rowbase[2][TILE];
    const __nv_bfloat16* __restrict__ kb = reinterpret_cast<const __nv_bfloat16*>(k_pool);
    const __nv_bfloat16* __restrict__ vb = reinterpret_cast<const __nv_bfloat16*>(v_pool);

    // Resolve one tile's per-token global row bases into s_rowbase[buf]. Same address math as the
    // synchronous kernel, hoisted to one thread per token.
    auto resolve = [&](int buf, int t0v, int validv) {
        if ((int)threadIdx.x < validv) {
            const int t = t0v + threadIdx.x;
            const int blk = t / block_size, wb = t % block_size;
            const int phys = block_table[seq0 * max_blocks + blk];
            const size_t tokrow = (size_t)(phys * block_size + wb) * num_kv_heads + kvh;
            s_rowbase[buf][threadIdx.x] = tokrow * HEAD_DIM;
        }
    };
    // Issue the async copies for one tile. 16 B per thread-item, matching the uint4 load it replaces.
    auto issue = [&](int buf, int validv) {
        __nv_bfloat16* dk = s_k + (size_t)buf * TELEMS;
        __nv_bfloat16* dv = s_v + (size_t)buf * TELEMS;
        for (int i = threadIdx.x * 8; i < validv * HEAD_DIM; i += blockDim.x * 8) {
            const int within = i / HEAD_DIM, d = i % HEAD_DIM;
            const size_t base = s_rowbase[buf][within] + d;
            __pipeline_memcpy_async(dk + i, kb + base, 16);
            __pipeline_memcpy_async(dv + i, vb + base, 16);
        }
        __pipeline_commit();
    };

    if (start >= end) {
        #pragma unroll
        for (int v = 0; v < SEQ; v++) {
            const int idx = ((seq0 + v) * num_q_heads + qh) * n_splits + split;
            if (lane == 0) { part_m[idx] = m[v]; part_l[idx] = l[v]; }
            #pragma unroll
            for (int e = 0; e < ELEMS; e++) part_acc[(size_t)idx * HEAD_DIM + lane + e * 32] = acc[v][e];
        }
        return;
    }

    int buf = 0;
    resolve(0, start, min(TILE, end - start));
    __syncthreads();
    issue(0, min(TILE, end - start));

    for (int t0 = start; t0 < end; t0 += TILE) {
        const int valid = min(TILE, end - t0);
        const int nt0 = t0 + TILE;
        // Uniform across the block (depends only on t0/end), so the guarded barrier below is not
        // divergent.
        const int nvalid = nt0 < end ? min(TILE, end - nt0) : 0;
        if (nvalid > 0) {
            resolve(buf ^ 1, nt0, nvalid);
            __syncthreads();          // s_rowbase[buf^1] visible before its copies read it
            issue(buf ^ 1, nvalid);
        }
        __pipeline_wait_prior(nvalid > 0 ? 1 : 0);
        __syncthreads();
        const __nv_bfloat16* ck = s_k + (size_t)buf * TELEMS;
        const __nv_bfloat16* cv = s_v + (size_t)buf * TELEMS;
        for (int tt = 0; tt < valid; tt++) {
            float kv_k[ELEMS], kv_v[ELEMS];
            #pragma unroll
            for (int e = 0; e < ELEMS; e++) {
                kv_k[e] = fa_to_f(ck[tt * HEAD_DIM + lane + e * 32]);
                kv_v[e] = fa_to_f(cv[tt * HEAD_DIM + lane + e * 32]);
            }
            const int gtok = t0 + tt;
            // SEQ independent QK dots FIRST, then one butterfly pass over all of them, and only
            // then the folds. The shipped shape was dot -> fa_wsum -> softmax -> acc, per row: a
            // 5-deep shfl chain and two MUFU with nothing in flight to cover them, repeated SEQ
            // times. Hoisting the dots exposes SEQ independent reductions to interleave.
            //
            // BIT-IDENTICAL: each row's dot accumulates over e in the same order, each row's
            // butterfly walks the same mask sequence fa_wsum walks (so it is the same tree of the
            // same partials), and the online-softmax fold still runs row by row on the same
            // score. Only the instruction SCHEDULE changes. Measured at ctx 16384, pinned verify
            // width 3, one binary per arm: batched 12.243 -> 12.022 ms/call, tau bit-identical.
            float sc[SEQ];
            #pragma unroll
            for (int v = 0; v < SEQ; v++) {
                float p = 0.f;
                #pragma unroll
                for (int e = 0; e < ELEMS; e++) p += qr[v][e] * kv_k[e];
                sc[v] = p;
            }
            #pragma unroll
            for (int mask = 16; mask > 0; mask >>= 1)
                #pragma unroll
                for (int v = 0; v < SEQ; v++)
                    sc[v] += __shfl_xor_sync(0xffffffff, sc[v], mask);
            #pragma unroll
            for (int v = 0; v < SEQ; v++) {
                if (gtok < row_start[v] || gtok >= row_end[v]) continue;
                const float score = sc[v] * scale;
                const float mn = fmaxf(m[v], score), corr = __expf(m[v] - mn), pe = __expf(score - mn);
                l[v] = l[v] * corr + pe;
                #pragma unroll
                for (int e = 0; e < ELEMS; e++) acc[v][e] = acc[v][e] * corr + pe * kv_v[e];
                m[v] = mn;
            }
        }
        __syncthreads();
        buf ^= 1;
    }

    #pragma unroll
    for (int v = 0; v < SEQ; v++) {
        const int idx = ((seq0 + v) * num_q_heads + qh) * n_splits + split;
        if (lane == 0) { part_m[idx] = m[v]; part_l[idx] = l[v]; }
        #pragma unroll
        for (int e = 0; e < ELEMS; e++) part_acc[(size_t)idx * HEAD_DIM + lane + e * 32] = acc[v][e];
    }
}


// KV-GROUP SPLIT of the cp.async pipeline kernel.
//
// #874 hid the staging latency but left the shape of the grid alone: at a small split count this
// launcher runs dim3(num_kv_heads * n_splits, num_seqs) = ~4 CTAs of GQA*32 = 192 threads, i.e.
// six warps on four SMs of 170. Measured with a skip-probe (mainloop removed) the walk is still
// ~47% of the decode step, so the work is there -- there are simply almost no warps doing it.
//
// Split the block's KV range across KVG warp-groups instead. Each group walks its own contiguous
// stripe with its own double-buffered tile and its own (m, l, acc), and the groups are merged once
// at the end with the standard log-sum-exp rescale. This multiplies warps per SM by KVG WITHOUT
// touching n_splits, the part_m/part_l/part_acc layout, or the combine kernel -- the block still
// emits exactly one split's partials per q-head.
//
// EXACTNESS. Within a stripe the token order is unchanged, and the cross-group merge folds groups
// in ascending index with a fixed formula, so the result is deterministic run to run. It is a
// different summation ORDER than the single-group walk (a partition of the same keys), so it is
// not bit-identical -- it is the same reassociation the existing n_splits>1 combine already
// performs, and acceptance is unaffected because the draft is untouched.
//
// SHARED MEMORY. sm_120 has 128 KB of L1/shared per SM, ~100 KB addressable as dynamic smem --
// NOT the 228 KB of datacenter Blackwell. KVG=2 at TILE=16 needs 4 * 16 * 256 * 2 B * 2 = 64 KB
// of tiles plus KVG*GQA*HEAD_DIM floats of merge scratch (12 KB), which fits; KVG=4 or TILE>=24
// does not. That cap is why this is a 2-group split and not a 4-group one.
template <int HEAD_DIM, int GQA, int TILE, int KVG>
__global__ void fa_split_gqa_pipeg_kernel(
    const __nv_bfloat16* __restrict__ q, const void* __restrict__ k_pool,
    const void* __restrict__ v_pool, const int* __restrict__ block_table,
    const int* __restrict__ seq_lens,
    float* __restrict__ part_m, float* __restrict__ part_l, float* __restrict__ part_acc,
    float scale, int num_q_heads, int num_kv_heads, int block_size, int max_blocks, int n_splits
) {
    constexpr int ELEMS  = HEAD_DIM / 32;
    constexpr int TELEMS = TILE * HEAD_DIM;
    constexpr int GTHR   = GQA * 32;              // threads per KV group
    const int seq0  = blockIdx.y;
    const int split = blockIdx.x % n_splits;
    const int kvh   = blockIdx.x / n_splits;
    const int grp   = threadIdx.x / GTHR;
    const int gtid  = threadIdx.x - grp * GTHR;
    const int warp  = gtid >> 5;
    const int lane  = gtid & 31;
    const int qh    = kvh * GQA + warp;

    float qr[ELEMS];
    {
        const __nv_bfloat16* qp = q + (size_t)(seq0 * num_q_heads + qh) * HEAD_DIM;
        #pragma unroll
        for (int e = 0; e < ELEMS; e++) qr[e] = fa_to_f(qp[lane + e * 32]);
    }

    const int sl    = seq_lens[seq0];
    const int chunk = (sl + n_splits - 1) / n_splits;
    const int start = split * chunk;
    const int end   = min(sl, start + chunk);
    // Every group runs the SAME iteration count so the block-wide barriers stay uniform; a group
    // whose stripe is short simply contributes valid==0 tiles.
    const int span  = end > start ? end - start : 0;
    const int gch   = (span + KVG - 1) / KVG;
    const int gs    = start + grp * gch;
    const int ge    = min(end, gs + gch);
    const int niter = (gch + TILE - 1) / TILE;

    float m = -1e30f, l = 0.f, acc[ELEMS];
    #pragma unroll
    for (int e = 0; e < ELEMS; e++) acc[e] = 0.f;

    extern __shared__ __nv_bfloat16 s_kv[];
    __nv_bfloat16* s_k = s_kv + (size_t)grp * 4 * TELEMS;
    __nv_bfloat16* s_v = s_k  + (size_t)2 * TELEMS;
    __shared__ size_t s_rowbase[KVG][2][TILE];
    __shared__ float  s_mm[KVG][GQA], s_ll[KVG][GQA];
    __shared__ float  s_ac[KVG][GQA][HEAD_DIM];
    const __nv_bfloat16* __restrict__ kb = reinterpret_cast<const __nv_bfloat16*>(k_pool);
    const __nv_bfloat16* __restrict__ vb = reinterpret_cast<const __nv_bfloat16*>(v_pool);

    auto resolve = [&](int buf, int t0v, int validv) {
        if (gtid < validv) {
            const int t = t0v + gtid;
            const int blk = t / block_size, wb = t % block_size;
            const int phys = block_table[seq0 * max_blocks + blk];
            const size_t tokrow = (size_t)(phys * block_size + wb) * num_kv_heads + kvh;
            s_rowbase[grp][buf][gtid] = tokrow * HEAD_DIM;
        }
    };
    auto issue = [&](int buf, int validv) {
        __nv_bfloat16* dk = s_k + (size_t)buf * TELEMS;
        __nv_bfloat16* dv = s_v + (size_t)buf * TELEMS;
        for (int i = gtid * 8; i < validv * HEAD_DIM; i += GTHR * 8) {
            const int within = i / HEAD_DIM, d = i % HEAD_DIM;
            const size_t base = s_rowbase[grp][buf][within] + d;
            __pipeline_memcpy_async(dk + i, kb + base, 16);
            __pipeline_memcpy_async(dv + i, vb + base, 16);
        }
        __pipeline_commit();
    };

    int buf = 0;
    {
        const int v0 = ge > gs ? min(TILE, ge - gs) : 0;
        resolve(0, gs, v0);
        __syncthreads();
        issue(0, v0);            // committed even when v0==0, so the group count stays uniform
    }
    for (int it = 0; it < niter; it++) {
        const int t0 = gs + it * TILE;
        const int valid  = (t0 < ge) ? min(TILE, ge - t0) : 0;
        const int nt0    = t0 + TILE;
        const int nvalid = (nt0 < ge) ? min(TILE, ge - nt0) : 0;
        const bool more  = (it + 1 < niter);
        if (more) {
            resolve(buf ^ 1, nt0, nvalid);
            __syncthreads();
            issue(buf ^ 1, nvalid);
        }
        __pipeline_wait_prior(more ? 1 : 0);
        __syncthreads();
        const __nv_bfloat16* ck = s_k + (size_t)buf * TELEMS;
        const __nv_bfloat16* cv = s_v + (size_t)buf * TELEMS;
        for (int tt = 0; tt < valid; tt++) {
            float kv_k[ELEMS], kv_v[ELEMS];
            #pragma unroll
            for (int e = 0; e < ELEMS; e++) {
                kv_k[e] = fa_to_f(ck[tt * HEAD_DIM + lane + e * 32]);
                kv_v[e] = fa_to_f(cv[tt * HEAD_DIM + lane + e * 32]);
            }
            float p = 0.f;
            #pragma unroll
            for (int e = 0; e < ELEMS; e++) p += qr[e] * kv_k[e];
            const float score = fa_wsum(p) * scale;
            const float mn = fmaxf(m, score), corr = __expf(m - mn), pe = __expf(score - mn);
            l = l * corr + pe;
            #pragma unroll
            for (int e = 0; e < ELEMS; e++) acc[e] = acc[e] * corr + pe * kv_v[e];
            m = mn;
        }
        __syncthreads();
        buf ^= 1;
    }

    // Cross-group merge: ascending group index, fixed formula -> deterministic.
    if (lane == 0) { s_mm[grp][warp] = m; s_ll[grp][warp] = l; }
    #pragma unroll
    for (int e = 0; e < ELEMS; e++) s_ac[grp][warp][lane + e * 32] = acc[e];
    __syncthreads();
    if (grp == 0) {
        float mm = -1e30f;
        #pragma unroll
        for (int g = 0; g < KVG; g++) mm = fmaxf(mm, s_mm[g][warp]);
        float ll = 0.f, aa[ELEMS];
        #pragma unroll
        for (int e = 0; e < ELEMS; e++) aa[e] = 0.f;
        #pragma unroll
        for (int g = 0; g < KVG; g++) {
            const float c = __expf(s_mm[g][warp] - mm);
            ll += s_ll[g][warp] * c;
            #pragma unroll
            for (int e = 0; e < ELEMS; e++) aa[e] += s_ac[g][warp][lane + e * 32] * c;
        }
        const int idx = (seq0 * num_q_heads + qh) * n_splits + split;
        if (lane == 0) { part_m[idx] = mm; part_l[idx] = ll; }
        #pragma unroll
        for (int e = 0; e < ELEMS; e++) part_acc[(size_t)idx * HEAD_DIM + lane + e * 32] = aa[e];
    }
}

// QKH hoists the SEQ per-row QK dots ahead of their warp reductions -- see the compute loop
// below. Only meaningful for SEQ > 1, and bit-identical to the shipped order.
// INT8 is the KV format code (kv_quant.cuh): 0 bf16, 1 int8, 2 fp8 e4m3, 3 nvfp4. The quantized
// formats all dequantize into the same bf16 smem tile, so the dot loop is format-blind.
template <int HEAD_DIM, int GQA, int TILE, int INT8, int SEQ = 1, bool QKH = false>
__global__ void fa_split_gqa_kernel(
    const __nv_bfloat16* __restrict__ q, const void* __restrict__ k_pool,
    const void* __restrict__ v_pool, const int* __restrict__ block_table,
    const int* __restrict__ seq_lens,
    float* __restrict__ part_m, float* __restrict__ part_l, float* __restrict__ part_acc,
    float scale, int num_q_heads, int num_kv_heads, int block_size, int max_blocks, int n_splits,
    const __half* __restrict__ k_scale, const __half* __restrict__ v_scale
) {
    constexpr int ELEMS = HEAD_DIM / 32;
    const int seq0  = blockIdx.y * SEQ;
    const int split = blockIdx.x % n_splits;
    const int kvh   = blockIdx.x / n_splits;
    const int warp  = threadIdx.x >> 5;
    const int lane  = threadIdx.x & 31;
    const int qh    = kvh * GQA + warp;

    float qr[SEQ][ELEMS];
    #pragma unroll
    for (int v = 0; v < SEQ; v++) {
        const __nv_bfloat16* qp = q + (size_t)((seq0 + v) * num_q_heads + qh) * HEAD_DIM;
        #pragma unroll
        for (int e = 0; e < ELEMS; e++) qr[v][e] = fa_to_f(qp[lane + e * 32]);
    }

    // The folded rows differ in length (a verify block's row i ends at start_pos+i+1), so each row
    // keeps its OWN chunk/start/end -- exactly the range the SEQ=1 kernel would give it. The CTA
    // stages the union of those ranges (they differ by at most a token or two) and each row masks
    // itself back to its own bounds, so every row accumulates the same keys in the same order as
    // before: the fold is bit-exact by construction, not by luck.
    int row_start[SEQ], row_end[SEQ];
    int start = INT_MAX, end = 0;
    #pragma unroll
    for (int v = 0; v < SEQ; v++) {
        const int slv = seq_lens[seq0 + v];
        const int ch  = (slv + n_splits - 1) / n_splits;
        row_start[v] = split * ch;
        row_end[v]   = min(slv, row_start[v] + ch);
        if (row_end[v] > row_start[v]) { start = min(start, row_start[v]); end = max(end, row_end[v]); }
    }
    if (start == INT_MAX) start = end = 0;

    float m[SEQ], l[SEQ], acc[SEQ][ELEMS];
    #pragma unroll
    for (int v = 0; v < SEQ; v++) {
        m[v] = -1e30f; l[v] = 0.f;
        #pragma unroll
        for (int e = 0; e < ELEMS; e++) acc[v][e] = 0.f;
    }

    extern __shared__ __nv_bfloat16 s_kv[];
    __nv_bfloat16* s_k = s_kv;
    __nv_bfloat16* s_v = s_kv + (size_t)TILE * HEAD_DIM;
    __shared__ size_t s_rowbase[TILE];   // per-token global row base, resolved once (not per head-dim)
    __shared__ float s_ksc[INT8 ? TILE : 1], s_vsc[INT8 ? TILE : 1];   // int8 only: per-token dequant scales

    for (int t0 = start; t0 < end; t0 += TILE) {
        const int valid = min(TILE, end - t0);
        // Hoist the block-table lookup + address math to ONCE per token (was redundantly
        // recomputed by all HEAD_DIM threads of a token). Byte-identical: same base offsets.
        if ((int)threadIdx.x < valid) {
            const int t = t0 + threadIdx.x;
            const int blk = t / block_size, wb = t % block_size;
            // One staged tile serves every folded row, so the fold requires the rows to share a
            // block table. The verify replicates one table across its rows (launch_broadcast_rows_i32),
            // which is the only caller that folds.
            const int phys = block_table[seq0 * max_blocks + blk];
            const size_t tokrow = (size_t)(phys * block_size + wb) * num_kv_heads + kvh;
            s_rowbase[threadIdx.x] = tokrow * HEAD_DIM;
            if constexpr (INT8) { s_ksc[threadIdx.x] = __half2float(k_scale[tokrow]); s_vsc[threadIdx.x] = __half2float(v_scale[tokrow]); }
        }
        __syncthreads();
        if constexpr (!INT8) {
            // Vectorized load: uint4 (8×bf16) via __ldg into bf16 smem. __restrict__ recast keeps the
            // no-alias load codegen identical to the pre-int8 (main) kernel — bf16 guard contexts unchanged.
            const __nv_bfloat16* __restrict__ kb = reinterpret_cast<const __nv_bfloat16*>(k_pool);
            const __nv_bfloat16* __restrict__ vb = reinterpret_cast<const __nv_bfloat16*>(v_pool);
            for (int i = threadIdx.x * 8; i < valid * HEAD_DIM; i += blockDim.x * 8) {
                const int within = i / HEAD_DIM, d = i % HEAD_DIM;
                const size_t base = s_rowbase[within] + d;
                *reinterpret_cast<uint4*>(s_k + i) = __ldg(reinterpret_cast<const uint4*>(kb + base));
                *reinterpret_cast<uint4*>(s_v + i) = __ldg(reinterpret_cast<const uint4*>(vb + base));
            }
        } else if constexpr (INT8 != 1) {
            // fp8 / nvfp4: 8 elements per thread through kv_quant.cuh, same bf16 smem tile.
            for (int i = threadIdx.x * 8; i < valid * HEAD_DIM; i += blockDim.x * 8) {
                const int within = i / HEAD_DIM, d = i % HEAD_DIM;
                const size_t base = s_rowbase[within] + d;
                float kf8[8], vf8[8];
                kvq_load8<INT8>(k_pool, base, HEAD_DIM, s_ksc[within], kf8);
                kvq_load8<INT8>(v_pool, base, HEAD_DIM, s_vsc[within], vf8);
                #pragma unroll
                for (int j = 0; j < 8; j += 2) {
                    *reinterpret_cast<__nv_bfloat162*>(s_k + i + j) = __floats2bfloat162_rn(kf8[j], kf8[j + 1]);
                    *reinterpret_cast<__nv_bfloat162*>(s_v + i + j) = __floats2bfloat162_rn(vf8[j], vf8[j + 1]);
                }
            }
        } else {
            // int8: load 8 int8 (int2) + per-token scale, dequant to bf16 into smem (dot loop unchanged).
            const signed char* __restrict__ ki = reinterpret_cast<const signed char*>(k_pool);
            const signed char* __restrict__ vi = reinterpret_cast<const signed char*>(v_pool);
            for (int i = threadIdx.x * 8; i < valid * HEAD_DIM; i += blockDim.x * 8) {
                const int within = i / HEAD_DIM, d = i % HEAD_DIM;
                const size_t base = s_rowbase[within] + d;
                const float ks = s_ksc[within], vs = s_vsc[within];
                const int2 kr = __ldg(reinterpret_cast<const int2*>(ki + base));
                const int2 vr = __ldg(reinterpret_cast<const int2*>(vi + base));
                const signed char* kc = reinterpret_cast<const signed char*>(&kr);
                const signed char* vc = reinterpret_cast<const signed char*>(&vr);
                #pragma unroll
                for (int j = 0; j < 8; j++) {
                    s_k[i + j] = __float2bfloat16((float)kc[j] * ks);
                    s_v[i + j] = __float2bfloat16((float)vc[j] * vs);
                }
            }
        }
        __syncthreads();
        for (int tt = 0; tt < valid; tt++) {
            // One shared-memory K/V read serves every folded row.
            float kv_k[ELEMS], kv_v[ELEMS];
            #pragma unroll
            for (int e = 0; e < ELEMS; e++) {
                kv_k[e] = fa_to_f(s_k[tt * HEAD_DIM + lane + e * 32]);
                kv_v[e] = fa_to_f(s_v[tt * HEAD_DIM + lane + e * 32]);
            }
            const int gtok = t0 + tt;
            if constexpr (QKH && SEQ > 1) {
                // SEQ independent QK dots FIRST, then one butterfly pass over all of them, and
                // only then the folds. The shipped shape is dot -> fa_wsum -> softmax, per row: a
                // 5-deep shfl chain and two MUFU with nothing in flight to cover them, repeated
                // SEQ times. Hoisting the dots exposes SEQ independent reductions to interleave.
                //
                // This is the same transform #931 applied to fa_split_gqa_pipe_kernel, where it
                // measured batched 12.243 -> 12.022 ms/call at ctx 16384 with tau bit-identical.
                // It was only ever applied to the cp.async kernel; 8557dcd made that path opt-in,
                // so the batched verify now runs THIS kernel and lost the transform with it.
                //
                // BIT-IDENTICAL: each row's dot accumulates over e in the same order, and the
                // butterfly below walks exactly the mask sequence fa_wsum walks (m = 16..1,
                // __shfl_xor_sync over the full mask), so it is the same tree of the same
                // partials. The range test is warp-uniform (gtok and row_start/row_end do not
                // depend on lane), so hoisting the dots above it cannot change which lanes
                // participate in a shuffle. Only the instruction SCHEDULE changes.
                float sc[SEQ];
                #pragma unroll
                for (int v = 0; v < SEQ; v++) {
                    float p = 0.f;
                    #pragma unroll
                    for (int e = 0; e < ELEMS; e++) p += qr[v][e] * kv_k[e];
                    sc[v] = p;
                }
                #pragma unroll
                for (int mask = 16; mask > 0; mask >>= 1)
                    #pragma unroll
                    for (int v = 0; v < SEQ; v++)
                        sc[v] += __shfl_xor_sync(0xffffffff, sc[v], mask);
                #pragma unroll
                for (int v = 0; v < SEQ; v++) {
                    if (gtok < row_start[v] || gtok >= row_end[v]) continue;   // this row's own range
                    const float score = sc[v] * scale;
                    const float mn = fmaxf(m[v], score), corr = __expf(m[v] - mn), pe = __expf(score - mn);
                    l[v] = l[v] * corr + pe;
                    #pragma unroll
                    for (int e = 0; e < ELEMS; e++) acc[v][e] = acc[v][e] * corr + pe * kv_v[e];
                    m[v] = mn;
                }
            } else {
                #pragma unroll
                for (int v = 0; v < SEQ; v++) {
                    if (gtok < row_start[v] || gtok >= row_end[v]) continue;   // this row's own range
                    float p = 0.f;
                    #pragma unroll
                    for (int e = 0; e < ELEMS; e++) p += qr[v][e] * kv_k[e];
                    const float score = fa_wsum(p) * scale;
                    const float mn = fmaxf(m[v], score), corr = __expf(m[v] - mn), pe = __expf(score - mn);
                    l[v] = l[v] * corr + pe;
                    #pragma unroll
                    for (int e = 0; e < ELEMS; e++) acc[v][e] = acc[v][e] * corr + pe * kv_v[e];
                    m[v] = mn;
                }
            }
        }
        __syncthreads();
    }

    #pragma unroll
    for (int v = 0; v < SEQ; v++) {
        const int idx = ((seq0 + v) * num_q_heads + qh) * n_splits + split;
        if (lane == 0) { part_m[idx] = m[v]; part_l[idx] = l[v]; }
        #pragma unroll
        for (int e = 0; e < ELEMS; e++) part_acc[(size_t)idx * HEAD_DIM + lane + e * 32] = acc[v][e];
    }
}

// llama Q8_1 activation block (matches si_block_q8_1 used by the int8 MMVQ O-projection).
struct fa_block_q8_1 { __half2 ds; signed char qs[32]; };

// Combine the split partials with DG x NW parallelism over the 1-block-per-head
// original (which idled at ~2% occupancy with a serial n_splits loop). DG head-dim
// groups -> DG x more blocks; NW warps per block each fold a 1/NW stripe of the
// splits, then a shared-memory log-sum-exp merge across warps. grid=(heads*DG,seqs).
// When out_q8 != nullptr AND ELEMS==1 (DG*32==HEAD_DIM), each (qh,dg) block's warp 0 also
// emits the Q8_1 block for attn dims [qh*HEAD_DIM + dg*32, +32) from the bf16-rounded output,
// so the O-projection MMVQ skips its standalone attn-quantize node (bit-identical to running
// the quantizer on `out` afterwards). Q8_1 block index = qh*(HEAD_DIM/32) + dg.
template <int HEAD_DIM, int DG, int NW>
__global__ void fa_combine_kernel(
    const float* __restrict__ part_m, const float* __restrict__ part_l,
    const float* __restrict__ part_acc, __nv_bfloat16* __restrict__ out,
    int num_q_heads, int n_splits, fa_block_q8_1* __restrict__ out_q8 = nullptr
) {
    constexpr int ELEMS = HEAD_DIM / (32 * DG);
    const int seq = blockIdx.y, qh = blockIdx.x / DG, dg = blockIdx.x % DG;
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int idxbase = (seq * num_q_heads + qh) * n_splits;
    const int doff = dg * (HEAD_DIM / DG) + lane;     // first head-dim this lane owns

    // per-warp local combine over its split stripe (local max -> weighted l/acc)
    float lm = -1e30f;
    for (int s = warp; s < n_splits; s += NW) lm = fmaxf(lm, part_m[idxbase + s]);
    float ll = 0.f, lacc[ELEMS];
    #pragma unroll
    for (int e = 0; e < ELEMS; e++) lacc[e] = 0.f;
    for (int s = warp; s < n_splits; s += NW) {
        const float sc = __expf(part_m[idxbase + s] - lm);
        ll += part_l[idxbase + s] * sc;
        #pragma unroll
        for (int e = 0; e < ELEMS; e++) lacc[e] += sc * part_acc[(size_t)(idxbase + s) * HEAD_DIM + doff + e * 32];
    }

    __shared__ float s_m[NW], s_l[NW], s_acc[NW][32 * ELEMS];
    if (lane == 0) { s_m[warp] = lm; s_l[warp] = ll; }
    #pragma unroll
    for (int e = 0; e < ELEMS; e++) s_acc[warp][lane * ELEMS + e] = lacc[e];
    __syncthreads();
    if (warp != 0) return;

    float gm = -1e30f;
    #pragma unroll
    for (int w = 0; w < NW; w++) gm = fmaxf(gm, s_m[w]);
    float gl = 0.f, acc[ELEMS];
    #pragma unroll
    for (int e = 0; e < ELEMS; e++) acc[e] = 0.f;
    #pragma unroll
    for (int w = 0; w < NW; w++) {
        const float sc = __expf(s_m[w] - gm);
        gl += s_l[w] * sc;
        #pragma unroll
        for (int e = 0; e < ELEMS; e++) acc[e] += sc * s_acc[w][lane * ELEMS + e];
    }
    const float inv = (gl > 0.f) ? (1.f / gl) : 0.f;
    __nv_bfloat16* op = out + (size_t)(seq * num_q_heads + qh) * HEAD_DIM;
    #pragma unroll
    for (int e = 0; e < ELEMS; e++) op[doff + e * 32] = __float2bfloat16(acc[e] * inv);

    // Fused Q8_1(attn) emit for the O-projection MMVQ (only the DG*32==HEAD_DIM layout, ELEMS==1,
    // where warp 0's 32 lanes hold exactly the 32 elements of one Q8_1 block).
    if (out_q8 != nullptr && ELEMS == 1) {
        const float bv = __bfloat162float(__float2bfloat16(acc[0] * inv));   // bf16-rounded, as `out`
        float amax = fabsf(bv);
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) amax = fmaxf(amax, __shfl_xor_sync(0xffffffffu, amax, m));
        const float d = amax / 127.0f;
        const int qi = (amax == 0.0f) ? 0 : (int)roundf(bv / d);
        const int blk = (seq * num_q_heads + qh) * (HEAD_DIM / 32) + dg;
        out_q8[blk].qs[lane] = (signed char)qi;
        int s = qi;
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) s += __shfl_xor_sync(0xffffffffu, s, m);
        if (lane == 0) out_q8[blk].ds = __floats2half2_rn(d, d * (float)s);
    }
}

// hd256 gated-Q: fold mul_sigmoid + O-proj Q8_1 quant into the combine tail (distinct from a
// standalone mul_sigmoid_q8 kernel — gate is applied inside the split-fold, per-dim).
template <int HEAD_DIM, int DG, int NW>
__global__ void fa_combine_gated_q8_kernel(
    const float* __restrict__ part_m, const float* __restrict__ part_l,
    const float* __restrict__ part_acc, __nv_bfloat16* __restrict__ out,
    const __nv_bfloat16* __restrict__ gate, int num_q_heads, int n_splits,
    fa_block_q8_1* __restrict__ out_q8
) {
    constexpr int ELEMS = HEAD_DIM / (32 * DG);
    const int seq = blockIdx.y, qh = blockIdx.x / DG, dg = blockIdx.x % DG;
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int idxbase = (seq * num_q_heads + qh) * n_splits;
    const int doff = dg * (HEAD_DIM / DG) + lane;

    float lm = -1e30f;
    for (int s = warp; s < n_splits; s += NW) lm = fmaxf(lm, part_m[idxbase + s]);
    float ll = 0.f, lacc[ELEMS];
    #pragma unroll
    for (int e = 0; e < ELEMS; e++) lacc[e] = 0.f;
    for (int s = warp; s < n_splits; s += NW) {
        const float sc = __expf(part_m[idxbase + s] - lm);
        ll += part_l[idxbase + s] * sc;
        #pragma unroll
        for (int e = 0; e < ELEMS; e++) lacc[e] += sc * part_acc[(size_t)(idxbase + s) * HEAD_DIM + doff + e * 32];
    }
    __shared__ float s_m[NW], s_l[NW], s_acc[NW][32 * ELEMS];
    if (lane == 0) { s_m[warp] = lm; s_l[warp] = ll; }
    #pragma unroll
    for (int e = 0; e < ELEMS; e++) s_acc[warp][lane * ELEMS + e] = lacc[e];
    __syncthreads();
    if (warp != 0) return;

    float gm = -1e30f;
    #pragma unroll
    for (int w = 0; w < NW; w++) gm = fmaxf(gm, s_m[w]);
    float gl = 0.f, acc[ELEMS];
    #pragma unroll
    for (int e = 0; e < ELEMS; e++) acc[e] = 0.f;
    #pragma unroll
    for (int w = 0; w < NW; w++) {
        const float sc = __expf(s_m[w] - gm);
        gl += s_l[w] * sc;
        #pragma unroll
        for (int e = 0; e < ELEMS; e++) acc[e] += sc * s_acc[w][lane * ELEMS + e];
    }
    const float inv = (gl > 0.f) ? (1.f / gl) : 0.f;
    const size_t hbase = (size_t)(seq * num_q_heads + qh) * HEAD_DIM;
    __nv_bfloat16* op = out + hbase;
    #pragma unroll
    for (int e = 0; e < ELEMS; e++) {
        const int di = doff + e * 32;
        const float gated = __bfloat162float(__float2bfloat16(acc[e] * inv))
                          * (1.f / (1.f + __expf(-__bfloat162float(gate[hbase + di]))));
        const float bv = __bfloat162float(__float2bfloat16(gated));
        op[di] = __float2bfloat16(bv);
        float amax = fabsf(bv);
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) amax = fmaxf(amax, __shfl_xor_sync(0xffffffffu, amax, m));
        const float d = amax / 127.0f;
        const int qi = (amax == 0.0f) ? 0 : (int)roundf(bv / d);
        const int blk = (seq * num_q_heads + qh) * (HEAD_DIM / 32) + di / 32;
        out_q8[blk].qs[lane] = (signed char)qi;
        int ssum = qi;
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) ssum += __shfl_xor_sync(0xffffffffu, ssum, m);
        if (lane == 0) out_q8[blk].ds = __floats2half2_rn(d, d * (float)ssum);
    }
}

#ifndef FA_COMBINE_DG
#define FA_COMBINE_DG 4     // head-dim groups (DG x blocks); sweepable
#endif
#ifndef FA_COMBINE_NW
#define FA_COMBINE_NW 4     // warps/block folding the split stripes; sweepable
#endif
#ifndef FA_GQA_TILE
#define FA_GQA_TILE 14      // bf16 smem + uint4 ldg sweet spot at n_splits=128
#endif
#ifndef FA_GQA6_TILE
#define FA_GQA6_TILE 8     // Qwen3.8-27B hd256 GQA-6 (24Q/4KV); independently sweepable
#endif
// Deep tile for the SMALL-split regime. FA_GQA6_TILE above is a sweet spot at n_splits=128, where a
// block walks seqlen/n_splits ~= 32 keys and the staging loop runs two or three times. When the
// split count is small the same block walks the WHOLE range instead: at 4k with n_splits=1 that is
// 512 stage/sync/compute/sync cycles, each issuing only blockDim*16 B of loads before its barrier,
// so DRAM latency is exposed every iteration -- measured 1.11 ms/call, ~30 GB/s across 4 CTAs
// (~7.5 GB/s each) against a 18.7 us roofline for the bytes it reads. Staging a deeper tile puts
// proportionally more independent loads in flight per barrier and cuts the barrier count by the
// same factor. Capped by dynamic smem: 2 * TILE * 256 * 2 B = 1024*TILE, and this launcher never
// opts in past the 48 KB default, so 32 -> 32 KB is safe and 48 would not be.
#ifndef FA_GQA6_TILE_DEEP
#define FA_GQA6_TILE_DEEP 32
#endif
#ifndef FA_GQA4_TILE
#define FA_GQA4_TILE 8     // Qwythos hd256 GQA-4 (16Q/4KV); independently sweepable
#endif
#ifndef _MSC_VER
template __global__ void fa_split_kernel<128>(const __nv_bfloat16*, const void*, const void*,
    const int*, const int*, float*, float*, float*, float, int, int, int, int, int, const __half*, const __half*, int);
#endif
#ifndef _MSC_VER
template __global__ void fa_split_gqa_kernel<128, 8, FA_GQA_TILE, false>(const __nv_bfloat16*, const void*, const void*,
    const int*, const int*, float*, float*, float*, float, int, int, int, int, int, const __half*, const __half*);
#endif
#ifndef _MSC_VER
template __global__ void fa_split_gqa_kernel<128, 8, FA_GQA_TILE, true>(const __nv_bfloat16*, const void*, const void*,
    const int*, const int*, float*, float*, float*, float, int, int, int, int, int, const __half*, const __half*);
#endif
// Muse Glimmer is 32 q-heads over 2 kv-heads -- a 16:1 group, the widest in the tree. It never
// reached any shared-KV tile: the hd256 dispatch covers GQA 4/6/8 and the hd128 one only GQA 8,
// so Muse fell through to the per-q-head kernel and re-read the same KV sixteen times. At 64k its
// 13 global layers hold 436 MB of int8 KV, far past L2, so that redundancy is DRAM traffic.
#ifndef _MSC_VER
template __global__ void fa_split_gqa_kernel<128, 16, FA_GQA_TILE, false>(const __nv_bfloat16*, const void*, const void*,
    const int*, const int*, float*, float*, float*, float, int, int, int, int, int, const __half*, const __half*);
#endif
#ifndef _MSC_VER
template __global__ void fa_split_gqa_kernel<128, 16, FA_GQA_TILE, true>(const __nv_bfloat16*, const void*, const void*,
    const int*, const int*, float*, float*, float*, float, int, int, int, int, int, const __half*, const __half*);
#endif
#ifndef _MSC_VER
template __global__ void fa_combine_kernel<128, FA_COMBINE_DG, FA_COMBINE_NW>(const float*, const float*, const float*, __nv_bfloat16*, int, int, fa_block_q8_1*);
#endif
#ifndef _MSC_VER
template __global__ void fa_combine_kernel<128, FA_COMBINE_DG, 8>(const float*, const float*, const float*, __nv_bfloat16*, int, int, fa_block_q8_1*);
#endif
#ifndef _MSC_VER
template __global__ void fa_combine_kernel<128, FA_COMBINE_DG, 16>(const float*, const float*, const float*, __nv_bfloat16*, int, int, fa_block_q8_1*);
#endif
// Qwen3.6 full-attention head_dim=256 (bf16 KV): GQA-8 split + scalar fallback.
#ifndef _MSC_VER
template __global__ void fa_split_kernel<256>(const __nv_bfloat16*, const void*, const void*,
    const int*, const int*, float*, float*, float*, float, int, int, int, int, int, const __half*, const __half*, int);
#endif
#ifndef _MSC_VER
template __global__ void fa_split_gqa_kernel<256, 8, FA_GQA_TILE, false>(const __nv_bfloat16*, const void*, const void*,
    const int*, const int*, float*, float*, float*, float, int, int, int, int, int, const __half*, const __half*);
#endif
#ifndef _MSC_VER
template __global__ void fa_split_gqa_kernel<256, 8, FA_GQA_TILE, true>(const __nv_bfloat16*, const void*, const void*,
    const int*, const int*, float*, float*, float*, float, int, int, int, int, int, const __half*, const __half*);
#endif
#ifndef _MSC_VER
template __global__ void fa_split_gqa_kernel<256, 4, FA_GQA4_TILE, false>(const __nv_bfloat16*, const void*, const void*,
    const int*, const int*, float*, float*, float*, float, int, int, int, int, int, const __half*, const __half*);
#endif
#ifndef _MSC_VER
template __global__ void fa_split_gqa_kernel<256, 4, FA_GQA4_TILE, true>(const __nv_bfloat16*, const void*, const void*,
    const int*, const int*, float*, float*, float*, float, int, int, int, int, int, const __half*, const __half*);
#endif
#ifndef _MSC_VER
template __global__ void fa_split_gqa_kernel<256, 4, FA_GQA4_TILE, 2>(const __nv_bfloat16*, const void*, const void*,
    const int*, const int*, float*, float*, float*, float, int, int, int, int, int, const __half*, const __half*);
#endif
#ifndef _MSC_VER
template __global__ void fa_split_gqa_kernel<256, 8, FA_GQA_TILE, 2>(const __nv_bfloat16*, const void*, const void*,
    const int*, const int*, float*, float*, float*, float, int, int, int, int, int, const __half*, const __half*);
#endif
#ifndef _MSC_VER
template __global__ void fa_split_gqa_kernel<128, 8, FA_GQA_TILE, 2>(const __nv_bfloat16*, const void*, const void*,
    const int*, const int*, float*, float*, float*, float, int, int, int, int, int, const __half*, const __half*);
#endif
#ifndef _MSC_VER
template __global__ void fa_split_gqa_kernel<128, 16, FA_GQA_TILE, 2>(const __nv_bfloat16*, const void*, const void*,
    const int*, const int*, float*, float*, float*, float, int, int, int, int, int, const __half*, const __half*);
#endif
#ifndef _MSC_VER
template __global__ void fa_split_gqa_kernel<256, 4, FA_GQA4_TILE, 3>(const __nv_bfloat16*, const void*, const void*,
    const int*, const int*, float*, float*, float*, float, int, int, int, int, int, const __half*, const __half*);
#endif
#ifndef _MSC_VER
template __global__ void fa_split_gqa_kernel<256, 8, FA_GQA_TILE, 3>(const __nv_bfloat16*, const void*, const void*,
    const int*, const int*, float*, float*, float*, float, int, int, int, int, int, const __half*, const __half*);
#endif
#ifndef _MSC_VER
template __global__ void fa_split_gqa_kernel<128, 8, FA_GQA_TILE, 3>(const __nv_bfloat16*, const void*, const void*,
    const int*, const int*, float*, float*, float*, float, int, int, int, int, int, const __half*, const __half*);
#endif
#ifndef _MSC_VER
template __global__ void fa_split_gqa_kernel<128, 16, FA_GQA_TILE, 3>(const __nv_bfloat16*, const void*, const void*,
    const int*, const int*, float*, float*, float*, float, int, int, int, int, int, const __half*, const __half*);
#endif
#ifndef _MSC_VER
template __global__ void fa_combine_kernel<256, FA_COMBINE_DG, FA_COMBINE_NW>(const float*, const float*, const float*, __nv_bfloat16*, int, int, fa_block_q8_1*);
#endif
#ifndef _MSC_VER
template __global__ void fa_combine_kernel<256, FA_COMBINE_DG, 8>(const float*, const float*, const float*, __nv_bfloat16*, int, int, fa_block_q8_1*);
#endif
#ifndef _MSC_VER
template __global__ void fa_combine_kernel<256, FA_COMBINE_DG, 16>(const float*, const float*, const float*, __nv_bfloat16*, int, int, fa_block_q8_1*);
#endif
#ifndef _MSC_VER
template __global__ void fa_combine_gated_q8_kernel<256, FA_COMBINE_DG, FA_COMBINE_NW>(
    const float*, const float*, const float*, __nv_bfloat16*, const __nv_bfloat16*, int, int, fa_block_q8_1*);
#endif
// head_dim=128 gated combine. The kernel is HEAD_DIM-generic (ELEMS = HEAD_DIM/(32*DG) = 1 here);
// only the hd256 architectures had ever been instantiated, which is what kept Muse Glimmer (128)
// on the split path -- a separate sigmoid-gate kernel plus a separate output quantize, two extra
// graph nodes per layer, 104 per step.
#ifndef _MSC_VER
template __global__ void fa_combine_gated_q8_kernel<128, FA_COMBINE_DG, FA_COMBINE_NW>(
    const float*, const float*, const float*, __nv_bfloat16*, const __nv_bfloat16*, int, int, fa_block_q8_1*);
#endif
#ifndef _MSC_VER
template __global__ void fa_combine_gated_q8_kernel<128, FA_COMBINE_DG, 8>(
    const float*, const float*, const float*, __nv_bfloat16*, const __nv_bfloat16*, int, int, fa_block_q8_1*);
#endif
#ifndef _MSC_VER
template __global__ void fa_combine_gated_q8_kernel<128, FA_COMBINE_DG, 16>(
    const float*, const float*, const float*, __nv_bfloat16*, const __nv_bfloat16*, int, int, fa_block_q8_1*);
#endif
#ifndef _MSC_VER
template __global__ void fa_combine_gated_q8_kernel<256, FA_COMBINE_DG, 8>(
    const float*, const float*, const float*, __nv_bfloat16*, const __nv_bfloat16*, int, int, fa_block_q8_1*);
#endif
#ifndef _MSC_VER
template __global__ void fa_combine_gated_q8_kernel<256, FA_COMBINE_DG, 16>(
    const float*, const float*, const float*, __nv_bfloat16*, const __nv_bfloat16*, int, int, fa_block_q8_1*);
#endif
#ifndef SPARKINFER_NVRTC_DEVICE_ONLY
#include "sparkinfer/kernels/attention.h"
#include <mma.h>

// hd256 GQA-4 MMA needs 8 warps (128-token KV groups) even though only 4 q-rows are live.
template <int HEAD_DIM, int GQA> struct fa_mma_block_threads { static constexpr int v = GQA * 32; };
template <> struct fa_mma_block_threads<256, 4> { static constexpr int v = 256; };
template <> struct fa_mma_block_threads<256, 6> { static constexpr int v = 256; };
// The 16:1 group (Muse Glimmer) also pins 8 warps. The block width here is NOT the q-head count:
// every loop below is written for exactly 8 warps -- Q quantize gives each warp rows 2w and 2w+1
// to cover the wmma's 16 M rows, the KV loop walks 8 physical blocks per pass with one warp each
// (s_ks/s_vs are sized [128] = 8*16 for that), and the PV store lays 8 warps across a 128-wide
// slab. GQA*32 would be 16 warps and would run all three off the end of those buffers. Taking 256
// also keeps __launch_bounds__(.., 5) legal: 5*256 = 1280 threads/SM against the 2048 limit, where
// 5*512 = 2560 is what kept this group off the tensor cores.
template <> struct fa_mma_block_threads<128, 16> { static constexpr int v = 256; };

// Blocks/SM to optimise for. This caps the register budget at 65536 / (threads * minb), so a value
// the kernel cannot actually reach spends registers on nothing. hd256 cannot reach five: the
// dynamic shared memory below is 2*16*HEAD_DIM bytes of int8 planes plus (16 + GQA)*HEAD_DIM floats
// plus the scale tail -- 32000 B for the 6:1 group -- and the 5090 has 102400 B of shared memory per
// SM, so THREE blocks is the ceiling. __launch_bounds__(256, 5) capped registers at 51 (ptxas took
// 48) to chase a fifth block that cannot exist. Asking for the three that do fit gives REG:80 at the
// same occupancy, and this kernel is memory-latency bound -- at ctx=262144 it is 48% of the decode
// step and moves 8.66 GB per step at about half of DRAM peak -- so the freed registers go straight
// into loads in flight. Measured on the 24Q/4KV group at ctx=262144: minb 5 -> 50.48 tok/s,
// 4 -> 54.51, 3 -> 55.67, 2 -> 54.61 (2 drops to two blocks/SM and gives the win back).
// Only the shape that was measured is specialized; every other instantiation keeps five.
template <int HEAD_DIM, int GQA> struct fa_mma_min_blocks { static constexpr int v = 5; };
template <> struct fa_mma_min_blocks<256, 6> { static constexpr int v = 3; };
// Muse Glimmer's 16:1 group (hd128). Same leftover #1114 closed for the 6:1 hd256 kernel: five
// blocks cannot fit. Dynamic smem is 2*16*128 B of int8 planes plus (16+16)*128 floats plus the
// scale tail -- 21760 B -- and 5 * 21760 > the 5090's 102400 B/SM, so FOUR is the ceiling.
// __launch_bounds__(256, 5) still pinned ptxas to 51 registers for a fifth block that cannot
// exist. Asking for the four that do fit is the same register trade. SPARKINFER_FAGQA16_MMA=0
// keeps the tile kernel.
template <> struct fa_mma_min_blocks<128, 16> { static constexpr int v = 4; };

// Tensor-core (wmma int8) GQA flash-decode split for long context. The 8 GQA q-heads of a kv-head are
// the batch (M) dim, so S = Q·Kᵀ and O = P·V become small matmuls on the tensor cores, replacing the
// per-lane FMA + 5-shuffle fa_wsum reduction that dominates the scalar kernel at long context. K/V are
// int8 with one fp16 scale per (token, kv_head) head vector. Q is quantized per-q-head and P (with the
// per-token V scale folded in) per-row, so QK and PV run on int8 tensor cores (int32 accumulate); the
// per-token/per-head fp16 scales are applied to the int32 results. This halves the KV global read (the
// bottleneck) and uses 2x-throughput int8 tensor cores. M is padded 8->16; partials (m,l,acc) stay
// byte-compatible with the combine kernel. sm_80+ (wmma). One block per (seq, kv_head, split); 8 warps.
template <int HEAD_DIM, int GQA>
__global__ void __launch_bounds__(fa_mma_block_threads<HEAD_DIM, GQA>::v,
                                 fa_mma_min_blocks<HEAD_DIM, GQA>::v) fa_split_gqa_mma_i8_kernel(
    const __nv_bfloat16* __restrict__ q, const signed char* __restrict__ k_pool,
    const signed char* __restrict__ v_pool, const int* __restrict__ block_table,
    const int* __restrict__ seq_lens,
    float* __restrict__ part_m, float* __restrict__ part_l, float* __restrict__ part_acc,
    float scale, int num_q_heads, int num_kv_heads, int block_size, int max_blocks, int n_splits,
    const __half* __restrict__ k_scale, const __half* __restrict__ v_scale
) {
    using namespace nvcuda::wmma;
    constexpr int KH = HEAD_DIM / 16;
    const int seq = blockIdx.y, split = blockIdx.x % n_splits, kvh = blockIdx.x / n_splits;
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31, tid = threadIdx.x;
    const int sl = seq_lens[seq];
    const int chunk = (sl + n_splits - 1) / n_splits;
    const int start = split * chunk, end = min(sl, start + chunk);
    const size_t KVLD = (size_t)num_kv_heads * HEAD_DIM;   // int8 token stride in the pool
    const int SLD = num_kv_heads;                          // scale stride (one per token, kv_head)

    extern __shared__ char i8smem[];
    signed char* s_qi = reinterpret_cast<signed char*>(i8smem);       // [16][HD] quantized Q
    signed char* s_pi = s_qi + 16 * HEAD_DIM;                         // [16][HD] quantized P'
    float* s_s  = reinterpret_cast<float*>(s_pi + 16 * HEAD_DIM);     // [16][HD] scores / int32 mma scratch
    float* s_o  = s_s + 16 * HEAD_DIM;                                // [GQA][HD] running O (pad rows dropped)
    float* s_qs = s_o + GQA * HEAD_DIM;                               // [16] Q scale
    float* s_ps = s_qs + 16;                                          // [16] P' row scale
    float* s_ks = s_ps + 16;                                          // [128] group K scales
    float* s_vs = s_ks + 128;                                         // [128] group V scales
    float* s_m  = s_vs + 128;                                         // [16]
    float* s_l  = s_m + 16;                                           // [16]

    // Quantize Q per q-head row (warp w owns rows 2w, 2w+1; rows >= GQA are zero pad).
    // EPT spans the whole head vector: 4 elems/lane at hd128, 8 at hd256. Hardcoding 4 left
    // s_qi dims 128..255 uninitialized at hd256 (and computed amax over half the row), so the
    // QK mma k-tiles 8..15 multiplied against stale shared memory.
    constexpr int EPT = HEAD_DIM / 32;
    #pragma unroll
    for (int rr = 0; rr < 2; rr++) {
        const int r = warp * 2 + rr;
        float qv[EPT], amax = 0.f;
        #pragma unroll
        for (int e = 0; e < EPT; e++) {
            qv[e] = (r < GQA) ? __bfloat162float(q[(size_t)(seq * num_q_heads + kvh * GQA + r) * HEAD_DIM + lane + e * 32]) : 0.f;
            amax = fmaxf(amax, fabsf(qv[e]));
        }
        #pragma unroll
        for (int o = 16; o > 0; o >>= 1) amax = fmaxf(amax, __shfl_xor_sync(0xffffffff, amax, o));
        const float d = amax / 127.0f;
        if (lane == 0) s_qs[r] = d;
        #pragma unroll
        for (int e = 0; e < EPT; e++)
            s_qi[r * HEAD_DIM + lane + e * 32] = (signed char)((amax == 0.f) ? 0 : (int)roundf(qv[e] / d));
    }
    for (int i = tid; i < GQA * HEAD_DIM; i += blockDim.x) s_o[i] = 0.f;
    if (tid < 16) { s_m[tid] = -1e30f; s_l[tid] = 0.f; }
    __syncthreads();

    const int first_blk = start / 16;
    const int nblk = (end > start) ? ((end - 1) / 16 - first_blk + 1) : 0;
    for (int g0 = 0; g0 < nblk; g0 += 8) {
        const int gblk = min(8, nblk - g0);
        const int gbase = (first_blk + g0) * 16;
        for (int j = tid; j < gblk * 16; j += blockDim.x) {   // stage per-token K/V scales for the group
            const int lb = first_blk + g0 + j / 16, within = j & 15;
            const int pb = block_table[seq * max_blocks + lb];
            const size_t si = (size_t)(pb * 16 + within) * SLD + kvh;
            s_ks[j] = __half2float(k_scale[si]);
            s_vs[j] = __half2float(v_scale[si]);
        }
        // No barrier: staged s_ks/s_vs are first read in the softmax, fenced by the post-QK-mma
        // __syncthreads below; the QK mma reads only s_qi and global KV, not the staged scales.

        // QK int8 mma -> int32; scale to float scores in s_s.
        if (warp < gblk) {
            const int pb = block_table[seq * max_blocks + first_blk + g0 + warp];
            const signed char* kb = k_pool + ((size_t)pb * 16 * num_kv_heads + kvh) * HEAD_DIM;
            fragment<matrix_a, 16, 16, 16, signed char, row_major> af;
            fragment<matrix_b, 16, 16, 16, signed char, col_major> bf;
            fragment<accumulator, 16, 16, 16, int> cf;
            fill_fragment(cf, 0);
            #pragma unroll
            for (int ks = 0; ks < KH; ks++) {
                load_matrix_sync(af, s_qi + ks * 16, HEAD_DIM);
                load_matrix_sync(bf, kb + ks * 16, KVLD);
                mma_sync(cf, af, bf, cf);
            }
            // ldm = 128: the QK result is a [16 q-rows x up-to-128 tokens] score tile, so its row
            // stride is the group token width (128), not HEAD_DIM — the two only coincide at
            // hd128. With HEAD_DIM as ldm, the hd256 instantiation stored rows 256 apart while
            // the softmax below reads them 128 apart: rows interleave with garbage, and every
            // decoded token past the mma-engagement depth is wrong (verified: 100% argmax
            // divergence vs the exact tile path at >16k on Qwen3.6).
            store_matrix_sync(reinterpret_cast<int*>(s_s) + warp * 16, cf, 128, mem_row_major);
        }
        __syncthreads();
        // Read the raw int32 QK scores directly and apply the per-row/per-token scales inline in the
        // softmax below — this deletes a full 16x128 shared int32->float round-trip and one
        // __syncthreads per KV group (the flash-decode is latency-bound at high n_splits, so a barrier
        // matters). Math is bit-identical: ((int * q_scale) * k_scale) * softmax_scale, same order.
        const int* s_si = reinterpret_cast<const int*>(s_s);

        // Online softmax; fold V scale into P', quantize P' per-row into s_pi.
        #pragma unroll
        for (int rr = 0; rr < 2; rr++) {
            const int r = warp * 2 + rr;
            // Cache this lane's 4 scaled QK scores (t = lane + u*32) once, reuse for max AND exp —
            // avoids reading s_si + re-applying the 3 scales twice. Invalid/masked positions get the
            // -inf sentinel so they drop out of the max and yield p=0 in the exp (no s_vs garbage read).
            float sc[4], mx = -1e30f;
            #pragma unroll
            for (int u = 0; u < 4; u++) {
                const int t = lane + u * 32, gtok = gbase + t;
                sc[u] = (t < gblk * 16 && gtok >= start && gtok < end)
                        ? (float)s_si[r * 128 + t] * s_qs[r] * s_ks[t] * scale : -1e30f;
                mx = fmaxf(mx, sc[u]);
            }
            #pragma unroll
            for (int o = 16; o > 0; o >>= 1) mx = fmaxf(mx, __shfl_xor_sync(0xffffffff, mx, o));
            const float m_old = s_m[r], m_new = fmaxf(m_old, mx), corr = __expf(m_old - m_new);
            float sum = 0.f, pamax = 0.f;
            #pragma unroll
            for (int u = 0; u < 4; u++) {
                const int t = lane + u * 32;
                float pv = 0.f;
                if (sc[u] > -1e29f) {
                    const float p = __expf(sc[u] - m_new);
                    sum += p; pv = p * s_vs[t]; pamax = fmaxf(pamax, fabsf(pv));
                }
                s_s[r * 128 + t] = pv;   // stash P' (score no longer needed for this row)
            }
            #pragma unroll
            for (int o = 16; o > 0; o >>= 1) { sum += __shfl_xor_sync(0xffffffff, sum, o); pamax = fmaxf(pamax, __shfl_xor_sync(0xffffffff, pamax, o)); }
            const float pd = pamax / 127.0f;
            if (lane == 0) { s_m[r] = m_new; s_l[r] = s_l[r] * corr + sum; s_ps[r] = pd; }
            // Only quantize the gblk*16 P' columns the PV mma actually reads (it loops ks < gblk);
            // the tail columns are never loaded, so skipping them trims the per-row roundf work.
            for (int t = lane; t < gblk * 16; t += 32)
                s_pi[r * 128 + t] = (signed char)((pamax == 0.f) ? 0 : (int)roundf(s_s[r * 128 + t] / pd));
            if (r < GQA) for (int c = lane; c < HEAD_DIM; c += 32) s_o[r * HEAD_DIM + c] *= corr;
        }
        __syncthreads();

        // PV int8 mma -> int32; O += int32 * p_scale[m]. The 8 warps cover a 128-wide dim slab
        // per pass (warp*16 each), so hd128 takes one pass and hd256 two (dh = 0, 128). The
        // hd256 instantiation previously ran a single pass with HEAD_DIM strides: it computed
        // only dims 0..127 of O (128..255 stayed at their zero init) and read the 128-stride
        // P' rows at the wrong ldm — both fixed here; ldm for the P' fragment and the int32
        // store is 128 (the token/slab width), which coincided with HEAD_DIM only at hd128.
        for (int dh = 0; dh < HEAD_DIM; dh += 128) {
            fragment<accumulator, 16, 16, 16, int> cf;
            fill_fragment(cf, 0);
            for (int ks = 0; ks < gblk; ks++) {
                const int pb = block_table[seq * max_blocks + first_blk + g0 + ks];
                const signed char* vb = v_pool + ((size_t)pb * 16 * num_kv_heads + kvh) * HEAD_DIM + dh + warp * 16;
                fragment<matrix_a, 16, 16, 16, signed char, row_major> af;
                fragment<matrix_b, 16, 16, 16, signed char, row_major> bf;
                load_matrix_sync(af, s_pi + ks * 16, 128);
                load_matrix_sync(bf, vb, KVLD);
                mma_sync(cf, af, bf, cf);
            }
            store_matrix_sync(reinterpret_cast<int*>(s_s) + warp * 16, cf, 128, mem_row_major);
            __syncthreads();
            // Only the GQA real q-head rows are kept (rows GQA..15 are wmma M-padding, never
            // written to the partials) — accumulate this 128-wide slab into s_o at its dh offset.
            for (int i = tid; i < GQA * 128; i += blockDim.x)
                s_o[(i >> 7) * HEAD_DIM + dh + (i & 127)] += (float)reinterpret_cast<int*>(s_s)[i] * s_ps[i >> 7];
            __syncthreads();
        }
    }

    for (int r = 0; r < GQA; r++) {
        const int qh = kvh * GQA + r;
        const int idx = (seq * num_q_heads + qh) * n_splits + split;
        if (tid == 0) { part_m[idx] = s_m[r]; part_l[idx] = s_l[r]; }
        for (int c = tid; c < HEAD_DIM; c += blockDim.x)
            part_acc[(size_t)idx * HEAD_DIM + c] = s_o[r * HEAD_DIM + c];
    }
}
#ifndef _MSC_VER
template __global__ void fa_split_gqa_mma_i8_kernel<128, 8>(const __nv_bfloat16*, const signed char*,
    const signed char*, const int*, const int*, float*, float*, float*, float, int, int, int, int, int,
    const __half*, const __half*);
#endif
// Muse Glimmer's 16:1 group. This is the one shape where the wmma M tile is FULLY live: the kernel
// pads M to 16 regardless, so GQA=8 spends half of every QK/PV mma on padding rows that are then
// discarded, while GQA=16 fills all sixteen with real q-heads. Same 8 warps and the same KV walk,
// so the 436 MB the 13 global layers read at 64k is read once for twice the useful work.
#ifndef _MSC_VER
template __global__ void fa_split_gqa_mma_i8_kernel<128, 16>(const __nv_bfloat16*, const signed char*,
    const signed char*, const int*, const int*, float*, float*, float*, float, int, int, int, int, int,
    const __half*, const __half*);
#endif
// Qwen3.6 full-attention head_dim=256 (hybrid). The kernel is HEAD_DIM-generic (KH=HEAD_DIM/16); this
// instantiation moves the 10 full-attn layers onto int8-KV tensor cores, halving their KV read at
// long context. i8 smem = ~33 KB (< 48 KB dynamic cap; 5 blocks/SM fits the 5090's ~228 KB).
#ifndef _MSC_VER
template __global__ void fa_split_gqa_mma_i8_kernel<256, 8>(const __nv_bfloat16*, const signed char*,
    const signed char*, const int*, const int*, float*, float*, float*, float, int, int, int, int, int,
    const __half*, const __half*);
#endif
// Qwythos full-attn: 16Q/4KV hd256 — same MMA kernel, 8 warps for 128-wide KV groups.
#ifndef _MSC_VER
template __global__ void fa_split_gqa_mma_i8_kernel<256, 4>(const __nv_bfloat16*, const signed char*,
    const signed char*, const int*, const int*, float*, float*, float*, float, int, int, int, int, int,
    const __half*, const __half*);
#endif
// Qwen3.8-27B full-attn: 24Q/4KV hd256 — same kernel again, M = 6 rows padded to the 16-row mma.
#ifndef _MSC_VER
template __global__ void fa_split_gqa_mma_i8_kernel<256, 6>(const __nv_bfloat16*, const signed char*,
    const signed char*, const int*, const int*, float*, float*, float*, float, int, int, int, int, int,
    const __half*, const __half*);
#endif

// ============================================================================
// fp8 / nvfp4 KV tensor-core flash-decode split (hd256, GQA <= 16). The int8 kernel above runs
// QK and PV on the int8 tensor cores with Q and P' quantized to int8; e4m3 and e2m1 codes are not
// int8, so this twin instead widens the KV codes to f16 in registers (cvt.f16x2.e4m3x2, and a
// byte-permute table for e2m1) and runs mma.sync.m16n8k16 f16 -> f32. Q and P' stay f16 (P' is
// normalized per row to [0,1] like the int8 kernel's P'/pd), so the only quantization left is the
// KV format itself. Same grid, partials and combine as the int8 kernel: one block per
// (seq, kv_head, split), 8 warps, groups of 8 physical 16-token blocks.
//
// Operand layouts. The dims of QK and the tokens of PV are reduction axes, so each k-step may use
// any permutation of them as long as A and B agree; picking "thread c owns physical elements
// [4c, 4c+4) of a 16-wide k-step" turns every fragment into contiguous loads:
//   QK  B = K^T: 8 contiguous bytes of one token row per thread cover two k-steps.
//   PV  B = V:   the warp owns 32 output dims; n-tile j column g is dim 4g+j, so a thread reads
//                dims [4g, 4g+4) of its 4 tokens (4 x LDG.32) and transposes the 4x4 bytes.
// ============================================================================
__device__ __forceinline__ void fa_mma_f16(float c[4], const unsigned a[4], const unsigned b[2]) {
    asm volatile("mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 "
                 "{%0,%1,%2,%3}, {%4,%5,%6,%7}, {%8,%9}, {%0,%1,%2,%3};"
                 : "+f"(c[0]), "+f"(c[1]), "+f"(c[2]), "+f"(c[3])
                 : "r"(a[0]), "r"(a[1]), "r"(a[2]), "r"(a[3]), "r"(b[0]), "r"(b[1]));
}
// Two e4m3 codes (low byte = low half) -> f16x2.
__device__ __forceinline__ unsigned fa_e4m3x2_h2(unsigned v16) {
    const __half2_raw h = __nv_cvt_fp8x2_to_halfraw2((__nv_fp8x2_storage_t)(v16 & 0xffffu), __NV_E4M3);
    return (unsigned)h.x | ((unsigned)h.y << 16);
}
// Four e2m1 nibbles (low nibble first) -> four e4m3 bytes of the same value (exact).
__device__ __forceinline__ unsigned fa_e2m1x4_e4m3x4(unsigned nib16) {
    // magnitude table, e4m3 of 0 .5 1 1.5 | 2 3 4 6
    const unsigned mag = __byte_perm(0x3C383000u, 0x4C484440u, nib16 & 0x7777u);
    const unsigned s = nib16 & 0x8888u;
    const unsigned sign = ((s & 0x8u) << 4) | ((s & 0x80u) << 8) | ((s & 0x800u) << 12) | ((s & 0x8000u) << 16);
    return mag | sign;
}
__device__ __forceinline__ unsigned fa_h2_mul(unsigned a, __half2 b) {
    __half2 x = *reinterpret_cast<__half2*>(&a);
    x = __hmul2(x, b);
    return *reinterpret_cast<unsigned*>(&x);
}

template <int HEAD_DIM, int GQA, int FMT>
__global__ void __launch_bounds__(256, 2) fa_split_gqa_mma_f8_kernel(
    const __nv_bfloat16* __restrict__ q, const unsigned char* __restrict__ k_pool,
    const unsigned char* __restrict__ v_pool, const int* __restrict__ block_table,
    const int* __restrict__ seq_lens,
    float* __restrict__ part_m, float* __restrict__ part_l, float* __restrict__ part_acc,
    float scale, int num_q_heads, int num_kv_heads, int max_blocks, int n_splits,
    const __half* __restrict__ k_scale, const __half* __restrict__ v_scale
) {
    static_assert(HEAD_DIM == 256, "8 warps x 32 output dims");
    static_assert(GQA <= 16, "M tile is 16 q rows");
    const int seq = blockIdx.y, split = blockIdx.x % n_splits, kvh = blockIdx.x / n_splits;
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31, tid = threadIdx.x;
    const int g = lane >> 2, c = lane & 3;
    const int sl = seq_lens[seq];
    const int chunk = (sl + n_splits - 1) / n_splits;
    const int start = split * chunk, end = min(sl, start + chunk);
    // Byte offsets of a (token, kv_head) row go through kvq_bytes (nvfp4 = 9/16 byte/element).
    const int SLD = num_kv_heads;

    __shared__ __align__(16) __half s_q[16][HEAD_DIM];   // Q rows (pad rows zero)
    __shared__ __align__(16) __half s_p[16][128];        // P'/pd for the group, f16 in [0,1]
    __shared__ float s_s[16][128 + 4];                   // scores
    __shared__ float s_ks[128], s_vs[128];
    __shared__ float s_m[16], s_l[16], s_corr[16], s_pd[16];

    for (int i = tid; i < 16 * HEAD_DIM; i += blockDim.x) {
        const int r = i / HEAD_DIM, d = i % HEAD_DIM;
        s_q[r][d] = __float2half(r < GQA ? __bfloat162float(q[(size_t)(seq * num_q_heads + kvh * GQA + r) * HEAD_DIM + d]) : 0.f);
    }
    if (tid < 16) { s_m[tid] = -1e30f; s_l[tid] = 0.f; }
    float o[4][4];
    #pragma unroll
    for (int j = 0; j < 4; j++) { o[j][0] = o[j][1] = o[j][2] = o[j][3] = 0.f; }
    __syncthreads();

    const int first_blk = start / 16;
    const int nblk = (end > start) ? ((end - 1) / 16 - first_blk + 1) : 0;
    for (int g0 = 0; g0 < nblk; g0 += 8) {
        const int gblk = min(8, nblk - g0);
        const int gbase = (first_blk + g0) * 16;
        for (int j = tid; j < gblk * 16; j += blockDim.x) {
            const int pb = block_table[seq * max_blocks + first_blk + g0 + j / 16];
            const size_t si = (size_t)(pb * 16 + (j & 15)) * SLD + kvh;
            s_ks[j] = __half2float(k_scale[si]);
            s_vs[j] = __half2float(v_scale[si]);
        }
        // ---- QK: warp w scores physical block w of the group (16 tokens = 2 n-tiles) ----
        if (warp < gblk) {
            const int pb = block_table[seq * max_blocks + first_blk + g0 + warp];
            float acc[2][4];
            #pragma unroll
            for (int nt = 0; nt < 2; nt++) { acc[nt][0] = acc[nt][1] = acc[nt][2] = acc[nt][3] = 0.f; }
            #pragma unroll
            for (int nt = 0; nt < 2; nt++) {
                const size_t row = ((size_t)(pb * 16 + nt * 8 + g)) * num_kv_heads + kvh;   // token row
                const unsigned char* kr = k_pool + kvq_bytes(FMT, row * HEAD_DIM);
                #pragma unroll 4
                for (int kb = 0; kb < HEAD_DIM; kb += 32) {
                    unsigned bA[2], bB[2];
                    if constexpr (FMT == KVQ_FP8) {
                        const uint2 w = __ldg(reinterpret_cast<const uint2*>(kr + kb + c * 8));
                        bA[0] = fa_e4m3x2_h2(w.x); bA[1] = fa_e4m3x2_h2(w.x >> 16);
                        bB[0] = fa_e4m3x2_h2(w.y); bB[1] = fa_e4m3x2_h2(w.y >> 16);
                    } else {
                        const unsigned w = __ldg(reinterpret_cast<const unsigned*>(kr + ((kb + c * 8) >> 1)));
                        const float bsf = kvq_e4m3f(__ldg(kr + HEAD_DIM / 2 + ((kb + c * 8) >> 4)));
                        const __half2 bs = __float2half2_rn(bsf);
                        const unsigned e0 = fa_e2m1x4_e4m3x4(w & 0xffffu), e1 = fa_e2m1x4_e4m3x4(w >> 16);
                        bA[0] = fa_h2_mul(fa_e4m3x2_h2(e0), bs); bA[1] = fa_h2_mul(fa_e4m3x2_h2(e0 >> 16), bs);
                        bB[0] = fa_h2_mul(fa_e4m3x2_h2(e1), bs); bB[1] = fa_h2_mul(fa_e4m3x2_h2(e1 >> 16), bs);
                    }
                    const uint4 qa = *reinterpret_cast<const uint4*>(&s_q[g][kb + c * 8]);
                    const uint4 qb = *reinterpret_cast<const uint4*>(&s_q[g + 8][kb + c * 8]);
                    const unsigned aA[4] = {qa.x, qb.x, qa.y, qb.y};
                    const unsigned aB[4] = {qa.z, qb.z, qa.w, qb.w};
                    fa_mma_f16(acc[nt], aA, bA);
                    fa_mma_f16(acc[nt], aB, bB);
                }
            }
            #pragma unroll
            for (int nt = 0; nt < 2; nt++) {
                const int col = warp * 16 + nt * 8 + 2 * c;
                s_s[g][col] = acc[nt][0];     s_s[g][col + 1] = acc[nt][1];
                s_s[g + 8][col] = acc[nt][2]; s_s[g + 8][col + 1] = acc[nt][3];
            }
        }
        __syncthreads();
        // ---- online softmax over the group; P' = p * v_scale, normalized per row ----
        #pragma unroll
        for (int rr = 0; rr < 2; rr++) {
            const int r = warp * 2 + rr;
            float sc[4], mx = -1e30f;
            #pragma unroll
            for (int u = 0; u < 4; u++) {
                const int t = lane + u * 32, gtok = gbase + t;
                sc[u] = (t < gblk * 16 && gtok >= start && gtok < end) ? s_s[r][t] * s_ks[t] * scale : -1e30f;
                mx = fmaxf(mx, sc[u]);
            }
            #pragma unroll
            for (int off = 16; off > 0; off >>= 1) mx = fmaxf(mx, __shfl_xor_sync(0xffffffff, mx, off));
            const float m_old = s_m[r], m_new = fmaxf(m_old, mx), corr = __expf(m_old - m_new);
            float pv[4], sum = 0.f, pamax = 0.f;
            #pragma unroll
            for (int u = 0; u < 4; u++) {
                pv[u] = 0.f;
                if (sc[u] > -1e29f) {
                    const float p = __expf(sc[u] - m_new);
                    sum += p; pv[u] = p * s_vs[lane + u * 32]; pamax = fmaxf(pamax, fabsf(pv[u]));
                }
            }
            #pragma unroll
            for (int off = 16; off > 0; off >>= 1) {
                sum += __shfl_xor_sync(0xffffffff, sum, off);
                pamax = fmaxf(pamax, __shfl_xor_sync(0xffffffff, pamax, off));
            }
            const float inv = pamax > 0.f ? 1.f / pamax : 0.f;
            #pragma unroll
            for (int u = 0; u < 4; u++) s_p[r][lane + u * 32] = __float2half(pv[u] * inv);
            if (lane == 0) { s_m[r] = m_new; s_l[r] = s_l[r] * corr + sum; s_corr[r] = corr; s_pd[r] = pamax; }
        }
        __syncthreads();
        // ---- PV: warp owns dims [32w, 32w+32); n-tile j column g = dim 32w + 4g + j ----
        {
            float acc[4][4];
            #pragma unroll
            for (int j = 0; j < 4; j++) { acc[j][0] = acc[j][1] = acc[j][2] = acc[j][3] = 0.f; }
            const int dim0 = warp * 32 + 4 * g;
            for (int kb = 0; kb < gblk; kb++) {
                const int pb = block_table[seq * max_blocks + first_blk + g0 + kb];
                unsigned W[4];
                #pragma unroll
                for (int r = 0; r < 4; r++) {
                    const int tk = c * 4 + r;                  // token within the block
                    const int gtok = gbase + kb * 16 + tk;
                    const size_t row = ((size_t)(pb * 16 + tk)) * num_kv_heads + kvh;
                    unsigned w = 0;
                    if (gtok >= start && gtok < end) {
                        if constexpr (FMT == KVQ_FP8) {
                            w = __ldg(reinterpret_cast<const unsigned*>(v_pool + row * HEAD_DIM + dim0));
                        } else {
                            const unsigned char* vr = v_pool + kvq_bytes(FMT, row * HEAD_DIM);
                            const unsigned nib = __ldg(reinterpret_cast<const unsigned short*>(vr + (dim0 >> 1)));
                            w = fa_e2m1x4_e4m3x4(nib);
                        }
                    }
                    W[r] = w;
                }
                const unsigned lo01 = __byte_perm(W[0], W[1], 0x5140), hi01 = __byte_perm(W[0], W[1], 0x7362);
                const unsigned lo23 = __byte_perm(W[2], W[3], 0x5140), hi23 = __byte_perm(W[2], W[3], 0x7362);
                unsigned b[4][2];
                b[0][0] = fa_e4m3x2_h2(lo01); b[1][0] = fa_e4m3x2_h2(lo01 >> 16);
                b[2][0] = fa_e4m3x2_h2(hi01); b[3][0] = fa_e4m3x2_h2(hi01 >> 16);
                b[0][1] = fa_e4m3x2_h2(lo23); b[1][1] = fa_e4m3x2_h2(lo23 >> 16);
                b[2][1] = fa_e4m3x2_h2(hi23); b[3][1] = fa_e4m3x2_h2(hi23 >> 16);
                if constexpr (FMT == KVQ_NVFP4) {
                    // per-token block scale of dims [dim0, dim0+4) (one 16-block)
                    float bs[4];
                    #pragma unroll
                    for (int r = 0; r < 4; r++) {
                        const int gtok = gbase + kb * 16 + c * 4 + r;
                        const size_t row = ((size_t)(pb * 16 + c * 4 + r)) * num_kv_heads + kvh;
                        // never touch an unwritten row's scale: 0 * NaN would poison the mma
                        bs[r] = (gtok >= start && gtok < end)
                              ? kvq_e4m3f(__ldg(v_pool + kvq_bytes(FMT, row * HEAD_DIM) + HEAD_DIM / 2 + (dim0 >> 4)))
                              : 0.f;
                    }
                    const __half2 s01 = __floats2half2_rn(bs[0], bs[1]), s23 = __floats2half2_rn(bs[2], bs[3]);
                    #pragma unroll
                    for (int j = 0; j < 4; j++) { b[j][0] = fa_h2_mul(b[j][0], s01); b[j][1] = fa_h2_mul(b[j][1], s23); }
                }
                const uint2 pa = *reinterpret_cast<const uint2*>(&s_p[g][kb * 16 + c * 4]);
                const uint2 pc = *reinterpret_cast<const uint2*>(&s_p[g + 8][kb * 16 + c * 4]);
                const unsigned a[4] = {pa.x, pc.x, pa.y, pc.y};
                #pragma unroll
                for (int j = 0; j < 4; j++) fa_mma_f16(acc[j], a, b[j]);
            }
            const float cg = s_corr[g], cg8 = s_corr[g + 8], pg = s_pd[g], pg8 = s_pd[g + 8];
            #pragma unroll
            for (int j = 0; j < 4; j++) {
                o[j][0] = o[j][0] * cg  + acc[j][0] * pg;
                o[j][1] = o[j][1] * cg  + acc[j][1] * pg;
                o[j][2] = o[j][2] * cg8 + acc[j][2] * pg8;
                o[j][3] = o[j][3] * cg8 + acc[j][3] * pg8;
            }
        }
    }

    // ---- partials: thread holds rows g, g+8 at dims 32w + 4*(2c) + j and 32w + 4*(2c+1) + j ----
    #pragma unroll
    for (int half = 0; half < 2; half++) {
        const int r = g + half * 8;
        if (r < GQA) {
            const int idx = (seq * num_q_heads + kvh * GQA + r) * n_splits + split;
            #pragma unroll
            for (int j = 0; j < 4; j++) {
                part_acc[(size_t)idx * HEAD_DIM + warp * 32 + 4 * (2 * c) + j]     = o[j][half * 2];
                part_acc[(size_t)idx * HEAD_DIM + warp * 32 + 4 * (2 * c + 1) + j] = o[j][half * 2 + 1];
            }
        }
    }
    if (tid < GQA) {
        const int idx = (seq * num_q_heads + kvh * GQA + tid) * n_splits + split;
        part_m[idx] = s_m[tid]; part_l[idx] = s_l[tid];
    }
}
template <int NW>
static inline void fa_launch_combine(
    const float* part_m, const float* part_l, const float* part_acc,
    __nv_bfloat16* out, int num_q_heads, int n_splits, fa_block_q8_1* out_q8,
    int num_seqs, cudaStream_t stream
) {
    dim3 g(num_q_heads * FA_COMBINE_DG, num_seqs);
    fa_combine_kernel<128, FA_COMBINE_DG, NW><<<g, NW * 32, 0, stream>>>(
        part_m, part_l, part_acc, out, num_q_heads, n_splits, out_q8);
}

template <int NW>
static inline void fa_launch_combine_gated(
    const float* part_m, const float* part_l, const float* part_acc,
    __nv_bfloat16* out, const __nv_bfloat16* gate, int num_q_heads, int n_splits,
    fa_block_q8_1* out_q8, int num_seqs, cudaStream_t stream
) {
    dim3 g(num_q_heads * FA_COMBINE_DG, num_seqs);
    fa_combine_gated_q8_kernel<128, FA_COMBINE_DG, NW><<<g, NW * 32, 0, stream>>>(
        part_m, part_l, part_acc, out, gate, num_q_heads, n_splits, out_q8);
}

static inline void fa_launch_combine_gated_dispatch(
    const float* part_m, const float* part_l, const float* part_acc,
    __nv_bfloat16* out, const __nv_bfloat16* gate, int num_q_heads, int n_splits,
    fa_block_q8_1* out_q8, int num_seqs, cudaStream_t stream
) {
    if (n_splits >= 128)      fa_launch_combine_gated<16>(part_m, part_l, part_acc, out, gate, num_q_heads, n_splits, out_q8, num_seqs, stream);
    else if (n_splits >= 64)  fa_launch_combine_gated<8>(part_m, part_l, part_acc, out, gate, num_q_heads, n_splits, out_q8, num_seqs, stream);
    else                      fa_launch_combine_gated<FA_COMBINE_NW>(part_m, part_l, part_acc, out, gate, num_q_heads, n_splits, out_q8, num_seqs, stream);
}

static inline void fa_launch_combine_dispatch(
    const float* part_m, const float* part_l, const float* part_acc,
    __nv_bfloat16* out, int num_q_heads, int n_splits, fa_block_q8_1* out_q8,
    int num_seqs, cudaStream_t stream
) {
    if (n_splits >= 128)      fa_launch_combine<16>(part_m, part_l, part_acc, out, num_q_heads, n_splits, out_q8, num_seqs, stream);
    else if (n_splits >= 64)  fa_launch_combine<8>(part_m, part_l, part_acc, out, num_q_heads, n_splits, out_q8, num_seqs, stream);
    else                      fa_launch_combine<FA_COMBINE_NW>(part_m, part_l, part_acc, out, num_q_heads, n_splits, out_q8, num_seqs, stream);
}

template <int NW>
static inline void fa_launch_combine_hd256(
    const float* part_m, const float* part_l, const float* part_acc,
    __nv_bfloat16* out, int num_q_heads, int n_splits, fa_block_q8_1* out_q8,
    int num_seqs, cudaStream_t stream
) {
    dim3 g(num_q_heads * FA_COMBINE_DG, num_seqs);
    fa_combine_kernel<256, FA_COMBINE_DG, NW><<<g, NW * 32, 0, stream>>>(
        part_m, part_l, part_acc, out, num_q_heads, n_splits, out_q8);
}
template <int NW>
static inline void fa_launch_combine_gated_hd256(
    const float* part_m, const float* part_l, const float* part_acc,
    __nv_bfloat16* out, const __nv_bfloat16* gate, int num_q_heads, int n_splits,
    fa_block_q8_1* out_q8, int num_seqs, cudaStream_t stream
) {
    dim3 g(num_q_heads * FA_COMBINE_DG, num_seqs);
    fa_combine_gated_q8_kernel<256, FA_COMBINE_DG, NW><<<g, NW * 32, 0, stream>>>(
        part_m, part_l, part_acc, out, gate, num_q_heads, n_splits, out_q8);
}
static inline void fa_launch_combine_dispatch_hd256(
    const float* part_m, const float* part_l, const float* part_acc,
    __nv_bfloat16* out, int num_q_heads, int n_splits, fa_block_q8_1* out_q8,
    int num_seqs, cudaStream_t stream
) {
    if (n_splits >= 128)      fa_launch_combine_hd256<16>(part_m, part_l, part_acc, out, num_q_heads, n_splits, out_q8, num_seqs, stream);
    else if (n_splits >= 64)  fa_launch_combine_hd256<8>(part_m, part_l, part_acc, out, num_q_heads, n_splits, out_q8, num_seqs, stream);
    else                      fa_launch_combine_hd256<FA_COMBINE_NW>(part_m, part_l, part_acc, out, num_q_heads, n_splits, out_q8, num_seqs, stream);
}
static inline void fa_launch_combine_gated_dispatch_hd256(
    const float* part_m, const float* part_l, const float* part_acc,
    __nv_bfloat16* out, const __nv_bfloat16* gate, int num_q_heads, int n_splits,
    fa_block_q8_1* out_q8, int num_seqs, cudaStream_t stream
) {
    if (n_splits >= 128)      fa_launch_combine_gated_hd256<16>(part_m, part_l, part_acc, out, gate, num_q_heads, n_splits, out_q8, num_seqs, stream);
    else if (n_splits >= 64)  fa_launch_combine_gated_hd256<8>(part_m, part_l, part_acc, out, gate, num_q_heads, n_splits, out_q8, num_seqs, stream);
    else                      fa_launch_combine_gated_hd256<FA_COMBINE_NW>(part_m, part_l, part_acc, out, gate, num_q_heads, n_splits, out_q8, num_seqs, stream);
}

// Standalone hd256 combine (sparse-KV path: split then combine). num_seqs=1 (decode).
// attn_gate: optional per-element sigmoid output gate — same contract as the gated combine
// inside launch_flash_decode_split (gate && out_q8 selects the gated kernel).
void launch_fa_combine_hd256(
    const float* part_m, const float* part_l, const float* part_acc, void* out,
    int num_q_heads, int n_splits, void* out_q8, cudaStream_t stream,
    const void* attn_gate
) {
    const __nv_bfloat16* gate = reinterpret_cast<const __nv_bfloat16*>(attn_gate);
    if (gate && out_q8)
        fa_launch_combine_gated_dispatch_hd256(part_m, part_l, part_acc,
            reinterpret_cast<__nv_bfloat16*>(out), gate, num_q_heads, n_splits,
            reinterpret_cast<fa_block_q8_1*>(out_q8), 1, stream);
    else
        fa_launch_combine_dispatch_hd256(part_m, part_l, part_acc,
            reinterpret_cast<__nv_bfloat16*>(out), num_q_heads, n_splits,
            reinterpret_cast<fa_block_q8_1*>(out_q8), 1, stream);
}

void launch_flash_decode_split(
    const void* q, const void* k_pool, const void* v_pool,
    const int* block_table, const int* seq_lens, void* out,
    float* part_m, float* part_l, float* part_acc,
    int num_seqs, int num_q_heads, int num_kv_heads, int head_dim,
    int block_size, int max_blocks, int n_splits, float scale, cudaStream_t stream,
    void* out_q8, int seqlen, const void* k_scale, const void* v_scale, int int8_kv,
    const void* attn_gate, int gated_combine_hd128
) {
    const __nv_bfloat16* gate = reinterpret_cast<const __nv_bfloat16*>(attn_gate);
    // hd256 already had a gated combine; hd128 only gets one when the caller explicitly opts in,
    // so every pre-existing model keeps byte-for-byte the dispatch it had before.
    const bool gate128 = gated_combine_hd128 && gate && out_q8;
    auto combine_hd256 = [&](void* oq8) {
        if (gate && oq8)
            fa_launch_combine_gated_dispatch_hd256(part_m, part_l, part_acc,
                reinterpret_cast<__nv_bfloat16*>(out), gate, num_q_heads, n_splits,
                reinterpret_cast<fa_block_q8_1*>(oq8), num_seqs, stream);
        else
            fa_launch_combine_dispatch_hd256(part_m, part_l, part_acc,
                reinterpret_cast<__nv_bfloat16*>(out), num_q_heads, n_splits,
                reinterpret_cast<fa_block_q8_1*>(oq8), num_seqs, stream);
    };
    // Qwen3.6 full-attention layers run head_dim=256 (bf16 KV). Use the GQA-8 shared-KV tile
    // path (same 8:1 grouping as Qwen3 hd=128) — cuts KV global reads ~8x vs one-warp-per-q-head.
    if (head_dim == 256) {
        dim3 g2(num_q_heads * FA_COMBINE_DG, num_seqs);
        // int8-KV tensor-core path for hd256 (long context): same gating as the hd128 MMA path
        // (block_size==16 so each warp maps to one physical block, chunk >= 2 blocks to fill the GPU).
        static int famma256 = -1;
        if (famma256 < 0) { const char* e = getenv("SPARKINFER_FAMMA"); famma256 = (e && e[0] == '0') ? 0 : 1; }
        const int mma_chunk256 = (n_splits > 0) ? (seqlen + n_splits - 1) / n_splits : 0;
        const bool mma_ok256 = famma256 && seqlen > 512 && block_size == 16 && mma_chunk256 >= 32;
        // fp8 / nvfp4 KV: the f16 tensor-core twin of the int8 mma kernel, same engagement rule.
        // SPARKINFER_FAMMA_F8=0 keeps those formats on the dequant-to-smem tile kernel.
        static int famma_f8 = -1;
        if (famma_f8 < 0) { const char* e = getenv("SPARKINFER_FAMMA_F8"); famma_f8 = (e && e[0] == '0') ? 0 : 1; }
        auto try_f8_mma = [&](auto gqa_tag) -> bool {
            constexpr int G = decltype(gqa_tag)::value;
            if (!(mma_ok256 && famma_f8 && (int8_kv == 2 || int8_kv == 3))) return false;
            dim3 gq(num_kv_heads * n_splits, num_seqs);
            if (int8_kv == 2)
                fa_split_gqa_mma_f8_kernel<256, G, 2><<<gq, 256, 0, stream>>>(
                    reinterpret_cast<const __nv_bfloat16*>(q), reinterpret_cast<const unsigned char*>(k_pool),
                    reinterpret_cast<const unsigned char*>(v_pool), block_table, seq_lens,
                    part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, max_blocks, n_splits,
                    reinterpret_cast<const __half*>(k_scale), reinterpret_cast<const __half*>(v_scale));
            else
                fa_split_gqa_mma_f8_kernel<256, G, 3><<<gq, 256, 0, stream>>>(
                    reinterpret_cast<const __nv_bfloat16*>(q), reinterpret_cast<const unsigned char*>(k_pool),
                    reinterpret_cast<const unsigned char*>(v_pool), block_table, seq_lens,
                    part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, max_blocks, n_splits,
                    reinterpret_cast<const __half*>(k_scale), reinterpret_cast<const __half*>(v_scale));
            combine_hd256(out_q8);
            return true;
        };
        static int fagqa4 = -1;
        if (fagqa4 < 0) { const char* e = getenv("SPARKINFER_FAGQA4"); fagqa4 = (e && e[0] == '0') ? 0 : 1; }
        if (fagqa4 && num_kv_heads > 0 && num_q_heads == num_kv_heads * 4) {
            // Qwythos-9B: 16Q/4KV full-attn — GQA-4 shared-KV tile; int8 MMA at long ctx (>=8k).
            constexpr int GQA = 4, TILE = FA_GQA4_TILE;
            constexpr int MMA_THREADS = fa_mma_block_threads<256, GQA>::v;
            dim3 gq(num_kv_heads * n_splits, num_seqs);
            if (try_f8_mma(std::integral_constant<int, GQA>{})) return;
            static int famma4 = -1;
            if (famma4 < 0) {
                const char* e = getenv("SPARKINFER_FAMMA4");
                famma4 = (e && e[0] == '0') ? 0 : 1;
            }
            if (mma_ok256 && int8_kv == 1 && famma4) {
                const size_t i8_smem = (size_t)2 * 16 * 256 * sizeof(signed char)
                                     + (size_t)(16 + GQA) * 256 * sizeof(float)
                                     + (size_t)(16 + 16 + 128 + 128 + 16 + 16) * sizeof(float);
                fa_split_gqa_mma_i8_kernel<256, GQA><<<gq, MMA_THREADS, i8_smem, stream>>>(
                    reinterpret_cast<const __nv_bfloat16*>(q), reinterpret_cast<const signed char*>(k_pool),
                    reinterpret_cast<const signed char*>(v_pool), block_table, seq_lens,
                    part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, block_size, max_blocks, n_splits,
                    reinterpret_cast<const __half*>(k_scale), reinterpret_cast<const __half*>(v_scale));
            } else {
                const size_t smem = (size_t)2 * TILE * 256 * sizeof(__nv_bfloat16);
#define SI_FA4_T(F) fa_split_gqa_kernel<256, GQA, TILE, F><<<gq, GQA * 32, smem, stream>>>(                \
                        reinterpret_cast<const __nv_bfloat16*>(q), k_pool, v_pool, block_table, seq_lens,          \
                        part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, block_size, max_blocks, n_splits, \
                        reinterpret_cast<const __half*>(k_scale), reinterpret_cast<const __half*>(v_scale))
                if (int8_kv == 2)      SI_FA4_T(2);
                else if (int8_kv == 3) SI_FA4_T(3);
                else if (int8_kv)      SI_FA4_T(true);
#undef SI_FA4_T
                else
                    fa_split_gqa_kernel<256, GQA, TILE, false><<<gq, GQA * 32, smem, stream>>>(
                        reinterpret_cast<const __nv_bfloat16*>(q), k_pool, v_pool, block_table, seq_lens,
                        part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, block_size, max_blocks, n_splits,
                        reinterpret_cast<const __half*>(k_scale), reinterpret_cast<const __half*>(v_scale));
            }
            combine_hd256(out_q8);
            (void)seqlen;
            return;
        }
        // Qwen3.8-27B: 24Q/4KV full-attn. The shared-KV tile above is instantiated for GQA 4 and
        // 8 only, so a 6:1 group fell through to the scalar one-warp-per-block kernel, where every
        // q-head re-reads its group's K and V from global. At ctx=16384 that is the whole
        // long-context cost of decode: the split pass moves 67.1 MB per layer per token at
        // 635 GB/s, 35% of this part's bandwidth, and 13.8% of the decode step. Staging the tile
        // once per (kv head, split) reads each K/V byte once for all six q-heads instead of six
        // times. Same partials, same layout, same combine pass -- only who reads the KV changes.
        // SPARKINFER_FAGQA6=0 restores the scalar kernel (A/B in ONE binary).
        static int fagqa6 = -1;
        if (fagqa6 < 0) { const char* e = getenv("SPARKINFER_FAGQA6"); fagqa6 = (e && e[0] == '0') ? 0 : 1; }
        if (fagqa6 && num_kv_heads > 0 && num_q_heads == num_kv_heads * 6) {
            constexpr int GQA = 6, TILE = FA_GQA6_TILE;
            dim3 gq(num_kv_heads * n_splits, num_seqs);
            if (try_f8_mma(std::integral_constant<int, GQA>{})) return;
            // int8 tensor-core arm, same as the 4:1 and 8:1 groups already take: Q and P go to
            // int8 so QK and PV run on the int8 tensor cores, and the KV global read halves
            // again. M is the group's 6 q-heads padded to the 16-row mma; blockDim stays 256
            // because the mainloop gives one of its 8 warps to each of 8 KV blocks per iteration,
            // which is independent of GQA. SPARKINFER_FAMMA6=0 keeps the bf16 tile kernel.
            static int famma6 = -1;
            if (famma6 < 0) { const char* e = getenv("SPARKINFER_FAMMA6"); famma6 = (e && e[0] == '0') ? 0 : 1; }
            if (mma_ok256 && int8_kv == 1 && famma6) {
                constexpr int MMA_THREADS = fa_mma_block_threads<256, GQA>::v;
                const size_t i8_smem = (size_t)2 * 16 * 256 * sizeof(signed char)
                                     + (size_t)(16 + GQA) * 256 * sizeof(float)
                                     + (size_t)(16 + 16 + 128 + 128 + 16 + 16) * sizeof(float);
                fa_split_gqa_mma_i8_kernel<256, GQA><<<gq, MMA_THREADS, i8_smem, stream>>>(
                    reinterpret_cast<const __nv_bfloat16*>(q), reinterpret_cast<const signed char*>(k_pool),
                    reinterpret_cast<const signed char*>(v_pool), block_table, seq_lens,
                    part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, block_size, max_blocks, n_splits,
                    reinterpret_cast<const __half*>(k_scale), reinterpret_cast<const __half*>(v_scale));
                combine_hd256(out_q8);
                (void)seqlen;
                return;
            }
            // Fold S verify rows into one CTA so the staged K/V tile is read ONCE for all of
            // them instead of once per row. The 8:1 group has had this since the fold kernel was
            // written; the 6:1 group (Qwen3.8-27B's 24Q/4KV full-attention layers) never got the
            // dispatch, so every batched verify re-streamed the whole KV per row. Measured at
            // ctx=4096, N=4: 57.4 us per layer against 29.2 at N=2 -- exactly linear in rows,
            // i.e. the KV read was being paid four times.
            //
            // Bit-exact for the same reason the 8:1 fold is: each folded row keeps its OWN
            // chunk/start/end (a verify block's row i ends at start_pos+i+1) and masks itself back
            // to that range, so it accumulates the same keys in the same order the SEQ=1 kernel
            // gives it. Only which CTA stages the tile changes.
            //
            // Requires the rows to share one block table, which the verify already guarantees:
            // dflash_verify_short_run replicates its table N times (launch_broadcast_rows_i32)
            // before this call, and is the only caller that passes num_seqs > 1 here.
            static int fa6_fold_env = -1;
            if (fa6_fold_env < 0) {
                const char* e = getenv("SPARKINFER_FA_SEQFOLD");
                fa6_fold_env = e ? atoi(e) : 0;
            }
            // SPARKINFER_FA_PIPE is read again further down for the num_seqs == 1 path; same knob,
            // hoisted so the fold above can honour it too.
            // #874's cp.async path is experimental until its asynchronous shared-memory lifetime
            // is proven under repeated/concurrent launches.  A short losslessness run is not a
            // sufficient race detector: an unset variable must select the synchronous kernel.
            // Keep an explicit opt-in for reproducing and validating the pipeline fix.
            static int fa6_pipe_ok = -1;
            if (fa6_pipe_ok < 0) { const char* e = getenv("SPARKINFER_FA_PIPE");
                                   fa6_pipe_ok = (e && e[0] == '1') ? 1 : 0; }
            // Prefer the NARROWEST fold that divides the row count. Folding trades KV-staging
            // traffic for CTAs -- at 4 kv heads x n_splits the grid is already only a few CTAs
            // per SM -- and this kernel is issue-bound on the per-row softmax, not on the staged
            // read, so the wide fold gives back more parallelism than it saves. Measured at
            // ctx=4k, 4 rows: fold 2 = 14.389 ms per verify against fold 4 = 14.438 and no fold
            // at 14.6, i.e. two rows per CTA takes the whole win.
            const int fa6_fold = fa6_fold_env > 0
                               ? fa6_fold_env
                               : (num_seqs % 2 == 0 ? 2 : (num_seqs % 3 == 0 ? 3 : 1));
            // cp.async DOUBLE BUFFERING FOR THE FOLD. fa_split_gqa_pipe_kernel has carried a SEQ
            // template parameter since it was written and has never been instantiated above 1: the
            // fold below returns before the pipelined/KV-group dispatch further down, and that
            // dispatch is gated on num_seqs == 1 anyway. So the batched verify -- which is where
            // nearly all of this kernel's time is -- has only ever run the SYNCHRONOUS tile, which
            // does stage -> __syncthreads -> compute -> __syncthreads and exposes the global read
            // latency once per tile. At ctx 4k each CTA walks ~32 keys in 4 tiles of 8, so there
            // are four exposed round trips to overlap.
            //
            // Shallow tile deliberately: the pipelined path further down pairs cp.async with a
            // DEEP tile because it runs at long context, where a CTA has hundreds of tiles. Here
            // the chunk is 32 keys, so a deep tile would be one tile and there would be nothing to
            // overlap -- the win is the pipeline, not the tile depth. 4*8*256*2 = 16 KB, under the
            // 48 KB default, so no cudaFuncSetAttribute is needed.
            //
            // Bit-identical to the synchronous fold: cp.async changes WHEN bytes land in shared
            // memory, not their values, and the token walk (start..end, consecutive tiles, the
            // per-token online-softmax update) is unchanged. The experimental arm requires both
            // SPARKINFER_FA_PIPE=1 and SPARKINFER_FA_FOLD_PIPE=1.
            static int fa6_fold_pipe = -1;
            if (fa6_fold_pipe < 0) { const char* e = getenv("SPARKINFER_FA_FOLD_PIPE");
                                     fa6_fold_pipe = (e && e[0] == '1') ? 1 : 0; }
            if (!int8_kv && num_seqs > 1 && fa6_fold > 1 && (num_seqs % fa6_fold) == 0 &&
                fa6_pipe_ok && fa6_fold_pipe) {
                const size_t smp = (size_t)4 * FA_GQA6_TILE * 256 * sizeof(__nv_bfloat16);
                dim3 gqp(num_kv_heads * n_splits, num_seqs / fa6_fold);
#define SI_FA6_FOLD_PIPE(SQ)                                                                      \
                fa_split_gqa_pipe_kernel<256, GQA, FA_GQA6_TILE, (SQ)>                            \
                    <<<gqp, GQA * 32, smp, stream>>>(                                             \
                    reinterpret_cast<const __nv_bfloat16*>(q), k_pool, v_pool, block_table,       \
                    seq_lens, part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads,         \
                    block_size, max_blocks, n_splits)
                if (fa6_fold == 3)      SI_FA6_FOLD_PIPE(3);
                else if (fa6_fold == 4) SI_FA6_FOLD_PIPE(4);
                else                    SI_FA6_FOLD_PIPE(2);
#undef SI_FA6_FOLD_PIPE
                combine_hd256(out_q8);
                (void)seqlen;
                return;
            }
            if (!int8_kv && num_seqs > 1 && fa6_fold > 1 && (num_seqs % fa6_fold) == 0) {
                // Hoist the folded rows' QK dots ahead of their warp reductions -- see this
                // kernel's compute loop. #931 measured the transform on the cp.async twin
                // (fa_split_gqa_pipe_kernel): batched 12.243 -> 12.022 ms/call at ctx=16384, tau
                // bit-identical. It was only ever applied there, and 8557dcd made that twin
                // opt-in, so the batched verify -- which at long context is EVERY step, not a
                // fraction of them -- lost the transform along with cp.async. This restores it on
                // the kernel that now actually runs, with no asynchronous copy and so no
                // shared-memory lifetime for 8557dcd's concern to apply to.
                //
                // Measured on the synchronous kernel, RTX 5090, ctx=16384, ONE binary with the
                // arms alternated, 2 reps each, every arm lossless:
                //     batched  12.1085 -> 11.7975 ms/call  (-2.57%)
                //     decode    113.09 ->  115.77 tok/s    (+2.37%)
                //     tau       1.5238 in every arm, unchanged -- same accepts, same steps
                // SPARKINFER_FA_QKHOIST=0 restores the shipped instruction order.
                static int fa6_qkh = -1;
                if (fa6_qkh < 0) { const char* e = getenv("SPARKINFER_FA_QKHOIST");
                                   fa6_qkh = (e && e[0] == '0') ? 0 : 1; }
                const size_t smf = (size_t)2 * FA_GQA6_TILE * 256 * sizeof(__nv_bfloat16);
                dim3 gqf(num_kv_heads * n_splits, num_seqs / fa6_fold);
#define SI_FA6_FOLD_T(SQ, QK)                                                                     \
                fa_split_gqa_kernel<256, GQA, FA_GQA6_TILE, false, (SQ), (QK)>                    \
                    <<<gqf, GQA * 32, smf, stream>>>(                                             \
                    reinterpret_cast<const __nv_bfloat16*>(q), k_pool, v_pool, block_table,       \
                    seq_lens, part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads,         \
                    block_size, max_blocks, n_splits,                                             \
                    reinterpret_cast<const __half*>(k_scale),                                     \
                    reinterpret_cast<const __half*>(v_scale))
#define SI_FA6_FOLD(SQ)                                                                           \
                do {                                                                              \
                    if (fa6_qkh) SI_FA6_FOLD_T((SQ), true);                                       \
                    else         SI_FA6_FOLD_T((SQ), false);                                      \
                } while (0)
                if (fa6_fold == 3)      SI_FA6_FOLD(3);
                else if (fa6_fold == 4) SI_FA6_FOLD(4);
                else                    SI_FA6_FOLD(2);
#undef SI_FA6_FOLD
#undef SI_FA6_FOLD_T
                combine_hd256(out_q8);
                (void)seqlen;
                return;
            }
            // How many keys ONE block walks -- not the sequence length. This, not seqlen, is what
            // sets the staging-loop iteration count, so it is what picks the tile depth.
            const long fa6_chunk = (long)(seqlen > 0 ? seqlen : 0) /
                                   (long)(n_splits > 0 ? n_splits : 1);
            // SPARKINFER_FA_TILE_DEEP: unset/2 = auto by chunk, 0 = always the shallow tile,
            // 1 = always deep. A/B in ONE binary, which is the only honest way to compare when the
            // kernels live in a shared library.
            static int fa6_deep_env = -1;
            if (fa6_deep_env < 0) {
                const char* e = getenv("SPARKINFER_FA_TILE_DEEP");
                fa6_deep_env = e ? atoi(e) : 2;
            }
            const bool fa6_deep = (fa6_deep_env == 2) ? (fa6_chunk >= 256) : (fa6_deep_env != 0);
            // int8_kv must use the <...,true> instantiation: it dequants int8 -> bf16 into the
            // staged tile, and reading the int8 pool as bf16 would be garbage.
#define SI_FA6_LAUNCH(TL, I8)                                                                     \
            do {                                                                                  \
                const size_t sm6 = (size_t)2 * (TL) * 256 * sizeof(__nv_bfloat16);                \
                fa_split_gqa_kernel<256, GQA, (TL), I8><<<gq, GQA * 32, sm6, stream>>>(           \
                    reinterpret_cast<const __nv_bfloat16*>(q), k_pool, v_pool, block_table,       \
                    seq_lens, part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads,         \
                    block_size, max_blocks, n_splits,                                             \
                    reinterpret_cast<const __half*>(k_scale),                                     \
                    reinterpret_cast<const __half*>(v_scale));                                     \
            } while (0)
            constexpr int TILE_DEEP = FA_GQA6_TILE_DEEP;
            // cp.async pipeline: issue the NEXT tile's global->shared copy before consuming this
            // one, so the load overlaps the compute instead of the block stalling at every barrier.
            // Deepening the tile alone raised loads-in-flight but kept the two phases strictly
            // serial. bf16 KV only -- cp.async copies bytes verbatim and cannot dequantize.
            // Double buffering needs 2x the staging smem (4 * TILE * 256 * 2 B), which is past the
            // 48 KB default, so the kernel opts in once. SPARKINFER_FA_PIPE=1 explicitly enables
            // this experimental path; unset/default uses the synchronous correctness path.
            static int fa6_pipe = -1;
            if (fa6_pipe < 0) { const char* e = getenv("SPARKINFER_FA_PIPE");
                                fa6_pipe = (e && e[0] == '1') ? 1 : 0; }
            // KV-GROUP split: KVG warp-groups per block, each walking its own stripe. Raises
            // warps/SM by KVG without changing n_splits or the combine. Off by default until
            // measured; SPARKINFER_FA_KVG=2 selects it. Tau-neutral -- the draft is untouched.
            static int fa6_kvg = -1;
            if (fa6_kvg < 0) { const char* e = getenv("SPARKINFER_FA_KVG"); fa6_kvg = e ? atoi(e) : 3; }
            // KT (tile per group) is swept independently of KVG: both trade against the same
            // ~100 KB dynamic-smem cap, so the best point is not obvious a priori.
            //   KVG=2 KT=16 -> 64 KB tiles + 13 KB merge = 77 KB
            //   KVG=2 KT=20 -> 80 KB          + 13 KB    = 93 KB
            //   KVG=3 KT=12 -> 72 KB          + 19 KB    = 91 KB
            static int fa6_kt = -1;
            if (fa6_kt < 0) { const char* e = getenv("SPARKINFER_FA_KVG_TILE"); fa6_kt = e ? atoi(e) : 16; }
#define SI_KVG_TRY(KVGV, KTV)                                                                     \
            do {                                                                                  \
                constexpr int KVG = (KVGV), KT = (KTV);                                           \
                const size_t gsm = (size_t)4 * KT * 256 * sizeof(__nv_bfloat16) * KVG;            \
                static int ok_##KVGV##_##KTV = -1;                                                \
                if (ok_##KVGV##_##KTV < 0) {                                                      \
                    ok_##KVGV##_##KTV = (cudaFuncSetAttribute(                                    \
                                  (const void*)fa_split_gqa_pipeg_kernel<256, GQA, KT, KVG>,      \
                                  cudaFuncAttributeMaxDynamicSharedMemorySize,                    \
                                  (int)gsm) == cudaSuccess) ? 1 : 0;                              \
                    if (!ok_##KVGV##_##KTV) cudaGetLastError();                                   \
                }                                                                                 \
                if (ok_##KVGV##_##KTV) {                                                          \
                    fa_split_gqa_pipeg_kernel<256, GQA, KT, KVG>                                  \
                        <<<gq, GQA * 32 * KVG, gsm, stream>>>(                                    \
                        reinterpret_cast<const __nv_bfloat16*>(q), k_pool, v_pool, block_table,   \
                        seq_lens, part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads,     \
                        block_size, max_blocks, n_splits);                                        \
                    combine_hd256(out_q8);                                                        \
                    (void)seqlen;                                                                 \
                    return;                                                                       \
                }                                                                                 \
            } while (0)
            if (fa6_kvg >= 2 && fa6_pipe && !int8_kv && fa6_deep && num_seqs == 1) {
                if (fa6_kvg >= 3)      { SI_KVG_TRY(3, 12); }
                else if (fa6_kt >= 20) { SI_KVG_TRY(2, 20); }
                SI_KVG_TRY(2, 16);
            }
#undef SI_KVG_TRY
            if (fa6_pipe && !int8_kv && fa6_deep) {
                constexpr int PT = FA_GQA6_TILE_DEEP;
                const size_t psm = (size_t)4 * PT * 256 * sizeof(__nv_bfloat16);
                static int pipe_ok = -1;
                if (pipe_ok < 0) {
                    pipe_ok = (cudaFuncSetAttribute(
                                   (const void*)fa_split_gqa_pipe_kernel<256, GQA, PT>,
                                   cudaFuncAttributeMaxDynamicSharedMemorySize,
                                   (int)psm) == cudaSuccess) ? 1 : 0;
                    if (!pipe_ok) cudaGetLastError();   // clear, fall through to the synchronous tile
                }
                if (pipe_ok) {
                    fa_split_gqa_pipe_kernel<256, GQA, PT><<<gq, GQA * 32, psm, stream>>>(
                        reinterpret_cast<const __nv_bfloat16*>(q), k_pool, v_pool, block_table,
                        seq_lens, part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads,
                        block_size, max_blocks, n_splits);
                    combine_hd256(out_q8);
                    (void)seqlen;
                    return;
                }
            }
            if (int8_kv == 2) {          // fp8 KV: same tile, e4m3 dequant into smem
                if (fa6_deep) SI_FA6_LAUNCH(TILE_DEEP, 2);
                else          SI_FA6_LAUNCH(TILE, 2);
            } else if (int8_kv == 3) {   // nvfp4 KV
                if (fa6_deep) SI_FA6_LAUNCH(TILE_DEEP, 3);
                else          SI_FA6_LAUNCH(TILE, 3);
            } else if (int8_kv) {
                if (fa6_deep) SI_FA6_LAUNCH(TILE_DEEP, true);
                else          SI_FA6_LAUNCH(TILE, true);
            } else {
                if (fa6_deep) SI_FA6_LAUNCH(TILE_DEEP, false);
                else          SI_FA6_LAUNCH(TILE, false);
            }
#undef SI_FA6_LAUNCH
            combine_hd256(out_q8);
            (void)seqlen;
            return;
        }
        if (num_kv_heads > 0 && num_q_heads == num_kv_heads * 8) {
            constexpr int GQA = 8, TILE = FA_GQA_TILE;
            dim3 gq(num_kv_heads * n_splits, num_seqs);
            if (try_f8_mma(std::integral_constant<int, GQA>{})) return;
            if (mma_ok256 && int8_kv == 1) {   // int8 tensor-core hd256 — halves the KV read for the 10 full-attn layers
                const size_t i8_smem = (size_t)2 * 16 * 256 * sizeof(signed char)
                                     + (size_t)(16 + GQA) * 256 * sizeof(float)     // s_s[16][256] + s_o[GQA][256]
                                     + (size_t)(16 + 16 + 128 + 128 + 16 + 16) * sizeof(float);
                fa_split_gqa_mma_i8_kernel<256, GQA><<<gq, GQA * 32, i8_smem, stream>>>(
                    reinterpret_cast<const __nv_bfloat16*>(q), reinterpret_cast<const signed char*>(k_pool),
                    reinterpret_cast<const signed char*>(v_pool), block_table, seq_lens,
                    part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, block_size, max_blocks, n_splits,
                    reinterpret_cast<const __half*>(k_scale), reinterpret_cast<const __half*>(v_scale));
                combine_hd256(out_q8);
                (void)seqlen;
                return;
            }
            // Fold S verify rows into one CTA so the staged K/V tile is read once for all of them
            // instead of once per row. Only when S divides num_seqs exactly, so no row is padded.
            static int seqfold = -1;
            // The fold is limited by the extra per-row accumulators it keeps live: 2, 3 and 4 are
            // close in isolation (951.6 / 943.8 us at 32k for 2 and 3) while 6 regresses to
            // 1548.0 us, worse than not folding at all. Since a fold only runs when it divides the
            // row count exactly, the default picks the widest instantiation that does: a 6-row
            // verify folds by 3 and an 8-row verify by 4, each leaving 2 CTAs per (kv head, split).
            // Measured at 32k on an 8-row verify: fold 4 = 518.6 tok/s against fold 2 = 512.4.
            // SPARKINFER_FA_SEQFOLD pins a specific width; 1 restores one row per CTA.
            if (seqfold < 0) { const char* e = getenv("SPARKINFER_FA_SEQFOLD"); seqfold = e ? atoi(e) : 0; }
            const int fold = seqfold > 0 ? seqfold
                           : (num_seqs % 4 == 0 ? 4 : (num_seqs % 3 == 0 ? 3 : (num_seqs % 2 == 0 ? 2 : 1)));
            if (!int8_kv && fold > 1 && num_seqs > 1 && (num_seqs % fold) == 0) {
                const size_t smem = (size_t)2 * TILE * 256 * sizeof(__nv_bfloat16);
                dim3 gqf(num_kv_heads * n_splits, num_seqs / fold);
                if (fold == 2)
                    fa_split_gqa_kernel<256, GQA, TILE, false, 2><<<gqf, GQA * 32, smem, stream>>>(
                        reinterpret_cast<const __nv_bfloat16*>(q), k_pool, v_pool, block_table, seq_lens,
                        part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, block_size, max_blocks,
                        n_splits, reinterpret_cast<const __half*>(k_scale), reinterpret_cast<const __half*>(v_scale));
                else if (fold == 3)
                    fa_split_gqa_kernel<256, GQA, TILE, false, 3><<<gqf, GQA * 32, smem, stream>>>(
                        reinterpret_cast<const __nv_bfloat16*>(q), k_pool, v_pool, block_table, seq_lens,
                        part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, block_size, max_blocks,
                        n_splits, reinterpret_cast<const __half*>(k_scale), reinterpret_cast<const __half*>(v_scale));
                else if (fold == 4)
                    fa_split_gqa_kernel<256, GQA, TILE, false, 4><<<gqf, GQA * 32, smem, stream>>>(
                        reinterpret_cast<const __nv_bfloat16*>(q), k_pool, v_pool, block_table, seq_lens,
                        part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, block_size, max_blocks,
                        n_splits, reinterpret_cast<const __half*>(k_scale), reinterpret_cast<const __half*>(v_scale));
                else
                    fa_split_gqa_kernel<256, GQA, TILE, false, 6><<<gqf, GQA * 32, smem, stream>>>(
                        reinterpret_cast<const __nv_bfloat16*>(q), k_pool, v_pool, block_table, seq_lens,
                        part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, block_size, max_blocks,
                        n_splits, reinterpret_cast<const __half*>(k_scale), reinterpret_cast<const __half*>(v_scale));
                combine_hd256(out_q8);
                (void)seqlen;
                return;
            }
            // Scalar/tile GQA fallback
            // whole run, so when int8_kv is on the tile kernel MUST dequant int8->bf16 in smem (the
            // <256,...,true> instantiation) — reading the int8 pool as bf16 would be garbage.
            const size_t smem = (size_t)2 * TILE * 256 * sizeof(__nv_bfloat16);
#define SI_FA8_T(F) fa_split_gqa_kernel<256, GQA, TILE, F><<<gq, GQA * 32, smem, stream>>>(                \
                    reinterpret_cast<const __nv_bfloat16*>(q), k_pool, v_pool, block_table, seq_lens,          \
                    part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, block_size, max_blocks, n_splits, \
                    reinterpret_cast<const __half*>(k_scale), reinterpret_cast<const __half*>(v_scale))
            if (int8_kv == 2)      SI_FA8_T(2);
            else if (int8_kv == 3) SI_FA8_T(3);
            else if (int8_kv)      SI_FA8_T(true);
#undef SI_FA8_T
            else
                fa_split_gqa_kernel<256, GQA, TILE, false><<<gq, GQA * 32, smem, stream>>>(
                    reinterpret_cast<const __nv_bfloat16*>(q), k_pool, v_pool, block_table, seq_lens,
                    part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, block_size, max_blocks, n_splits,
                    reinterpret_cast<const __half*>(k_scale), reinterpret_cast<const __half*>(v_scale));
        } else {
            dim3 g1(num_q_heads * n_splits, num_seqs);
            fa_split_kernel<256><<<g1, 32, 0, stream>>>(
                reinterpret_cast<const __nv_bfloat16*>(q), k_pool, v_pool, block_table, seq_lens,
                part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, block_size, max_blocks, n_splits,
                reinterpret_cast<const __half*>(k_scale), reinterpret_cast<const __half*>(v_scale), int8_kv);
        }
        combine_hd256(out_q8);
        (void)seqlen;
        return;
    }
    static int fagqa = -1;
    if (fagqa < 0) {
        const char* e = getenv("SPARKINFER_FAGQA");
        fagqa = e ? ((e[0] == '0') ? 0 : 1) : -2;   // -2 = auto: long-context only
    }
    const bool use_gqa = (fagqa == 1) || (fagqa == -2 && n_splits >= 32);
    // Tensor-core (wmma int8) GQA split (SPARKINFER_FAMMA, default on): the 8 GQA q-heads become the
    // mma M dim, moving the QK/PV dot + reduction onto the int8 tensor cores while halving the KV read.
    // The kernel reads each 16-token physical block's fragments straight from the paged pool, so it is
    // only exact when every split's chunk is a multiple of block_size (16), and it needs the int8 cache;
    // otherwise the scalar split runs. bf16 (int8 off) always uses the scalar path (== main).
    static int famma = -1;
    if (famma < 0) { const char* e = getenv("SPARKINFER_FAMMA"); famma = (e && e[0] == '0') ? 0 : 1; }
    // Long-context regime only: requires block_size==16 (each warp maps to one physical block) AND a
    // large-enough per-split chunk (>=2 physical blocks). At tiny chunks the GQA-shared mma has too
    // few blocks/warps to fill the GPU and loses to the high-occupancy scalar split; those short
    // contexts use the scalar path. Robust to any chunk (partial blocks masked).
    const int mma_chunk = (n_splits > 0) ? (seqlen + n_splits - 1) / n_splits : 0;
    const bool mma_aligned = famma && seqlen > 512 && block_size == 16 && mma_chunk >= 32;
    const __half* ksc = reinterpret_cast<const __half*>(k_scale);
    const __half* vsc = reinterpret_cast<const __half*>(v_scale);
    // 16:1 GQA (Muse Glimmer, 32Q/2KV). Same shared-KV tile as the 8:1 branch below: one block per
    // (kv_head, split) stages the K/V tile once and all GQA warps reuse it, instead of one block per
    // q-head each re-reading it. Warp count doubles to 16 (512 threads) and the tile smem is
    // unchanged, so the block is wider but reads 16x less KV. SPARKINFER_FAGQA16=0 restores the
    // per-q-head kernel.
    //
    // The int8 MMA sub-branch WAS unreachable here, for an occupancy reason rather than a
    // correctness one: __launch_bounds__(GQA*32, 5) at 512 threads asks for 2560 threads/SM against
    // a 2048 limit. But GQA is the wmma M dim, not the block width -- the kernel is written for 8
    // warps at any GQA (hd256 already pins 256 threads at GQA 4 and 6 for the same reason), so
    // fa_mma_block_threads<128,16> takes 256 and 5*256 = 1280 fits. SPARKINFER_FAGQA16_MMA=0 keeps
    // the tile kernel for a same-binary A/B.
    static int fagqa16 = -1;
    if (fagqa16 < 0) { const char* e = getenv("SPARKINFER_FAGQA16"); fagqa16 = (e && e[0] == '0') ? 0 : 1; }
    static int fagqa16_mma = -1;
    if (fagqa16_mma < 0) { const char* e = getenv("SPARKINFER_FAGQA16_MMA"); fagqa16_mma = (e && e[0] == '0') ? 0 : 1; }
    if (use_gqa && fagqa16 && num_kv_heads > 0 && num_q_heads == num_kv_heads * 16) {
        constexpr int GQA = 16, TILE = FA_GQA_TILE;
        constexpr int MMA_THREADS = fa_mma_block_threads<128, GQA>::v;
        dim3 gq(num_kv_heads * n_splits, num_seqs);
        if (mma_aligned && int8_kv == 1 && fagqa16_mma) {
            // Same tensor-core split the 8:1 group takes, on 8 warps (see fa_mma_block_threads
            // <128,16>). The tile kernel above already reads each KV byte once per group; what this
            // adds is the QK/PV dot on the int8 tensor cores instead of per-lane FMA plus the
            // 5-shuffle reduction, and at 16:1 it does that with no wasted M rows.
            const size_t i8_smem = (size_t)2 * 16 * 128 * sizeof(signed char)
                                 + (size_t)(16 + GQA) * 128 * sizeof(float)   // s_s[16][HD] + s_o[GQA][HD]
                                 + (size_t)(16 + 16 + 128 + 128 + 16 + 16) * sizeof(float);
            fa_split_gqa_mma_i8_kernel<128, GQA><<<gq, MMA_THREADS, i8_smem, stream>>>(
                reinterpret_cast<const __nv_bfloat16*>(q), reinterpret_cast<const signed char*>(k_pool),
                reinterpret_cast<const signed char*>(v_pool), block_table, seq_lens,
                part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, block_size, max_blocks, n_splits,
                ksc, vsc);
        } else {
            const size_t smem = (size_t)2 * TILE * 128 * sizeof(__nv_bfloat16);
#define SI_FA128_T(F) fa_split_gqa_kernel<128, GQA, TILE, F><<<gq, GQA * 32, smem, stream>>>(              \
                    reinterpret_cast<const __nv_bfloat16*>(q), k_pool, v_pool, block_table, seq_lens,          \
                    part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, block_size, max_blocks, n_splits, \
                    ksc, vsc)
            if (int8_kv == 2)      SI_FA128_T(2);
            else if (int8_kv == 3) SI_FA128_T(3);
            else if (int8_kv)      SI_FA128_T(true);
#undef SI_FA128_T
            else
                fa_split_gqa_kernel<128, GQA, TILE, false><<<gq, GQA * 32, smem, stream>>>(
                    reinterpret_cast<const __nv_bfloat16*>(q), k_pool, v_pool, block_table, seq_lens,
                    part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, block_size, max_blocks, n_splits,
                    ksc, vsc);
        }
        if (cudaPeekAtLastError() != cudaSuccess) goto fa_gqa16_fallthrough;
        if (gate128)
            fa_launch_combine_gated_dispatch(part_m, part_l, part_acc, reinterpret_cast<__nv_bfloat16*>(out),
                                             gate, num_q_heads, n_splits,
                                             reinterpret_cast<fa_block_q8_1*>(out_q8), num_seqs, stream);
        else
            fa_launch_combine_dispatch(part_m, part_l, part_acc, reinterpret_cast<__nv_bfloat16*>(out),
                                       num_q_heads, n_splits, reinterpret_cast<fa_block_q8_1*>(out_q8), num_seqs, stream);
        (void)seqlen;
        return;
    }
    fa_gqa16_fallthrough:
    if (use_gqa && num_kv_heads > 0 && num_q_heads == num_kv_heads * 8) {
        constexpr int GQA = 8, TILE = FA_GQA_TILE;
        dim3 gq(num_kv_heads * n_splits, num_seqs);
        if (mma_aligned && int8_kv == 1) {   // int8 tensor-core (halved KV read) — the long-context win
            const size_t i8_smem = (size_t)2 * 16 * 128 * sizeof(signed char)
                                 + (size_t)(16 + GQA) * 128 * sizeof(float)   // s_s[16][HD] + s_o[GQA][HD]
                                 + (size_t)(16 + 16 + 128 + 128 + 16 + 16) * sizeof(float);
            fa_split_gqa_mma_i8_kernel<128, GQA><<<gq, GQA * 32, i8_smem, stream>>>(
                reinterpret_cast<const __nv_bfloat16*>(q), reinterpret_cast<const signed char*>(k_pool),
                reinterpret_cast<const signed char*>(v_pool), block_table, seq_lens,
                part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, block_size, max_blocks, n_splits,
                ksc, vsc);
        } else {
            // Scalar split. The bf16 instantiation is byte-identical to the pre-int8 (main) kernel, so the
            // guard contexts (128/512/4k, int8 off) match main exactly; the int8 instantiation serves the
            // forced-int8 short/unaligned path (accuracy gate) and never touches the bf16 codegen.
            const size_t smem = (size_t)2 * TILE * 128 * sizeof(__nv_bfloat16);
#define SI_FA128_T(F) fa_split_gqa_kernel<128, GQA, TILE, F><<<gq, GQA * 32, smem, stream>>>(              \
                    reinterpret_cast<const __nv_bfloat16*>(q), k_pool, v_pool, block_table, seq_lens,          \
                    part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, block_size, max_blocks, n_splits, \
                    ksc, vsc)
            if (int8_kv == 2)      SI_FA128_T(2);
            else if (int8_kv == 3) SI_FA128_T(3);
            else if (int8_kv)      SI_FA128_T(true);
#undef SI_FA128_T
            else
                fa_split_gqa_kernel<128, GQA, TILE, false><<<gq, GQA * 32, smem, stream>>>(
                    reinterpret_cast<const __nv_bfloat16*>(q), k_pool, v_pool, block_table, seq_lens,
                    part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, block_size, max_blocks, n_splits,
                    ksc, vsc);
        }
        if (gate128)
            fa_launch_combine_gated_dispatch(part_m, part_l, part_acc, reinterpret_cast<__nv_bfloat16*>(out),
                                             gate, num_q_heads, n_splits,
                                             reinterpret_cast<fa_block_q8_1*>(out_q8), num_seqs, stream);
        else
            fa_launch_combine_dispatch(part_m, part_l, part_acc, reinterpret_cast<__nv_bfloat16*>(out),
                                       num_q_heads, n_splits, reinterpret_cast<fa_block_q8_1*>(out_q8), num_seqs, stream);
        (void)head_dim;
        return;
    }
    dim3 g1(num_q_heads * n_splits, num_seqs);
    fa_split_kernel<128><<<g1, 32, 0, stream>>>(
        reinterpret_cast<const __nv_bfloat16*>(q), k_pool, v_pool, block_table, seq_lens,
        part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, block_size, max_blocks, n_splits,
        ksc, vsc, int8_kv);
    if (gate128)
        fa_launch_combine_gated_dispatch(part_m, part_l, part_acc, reinterpret_cast<__nv_bfloat16*>(out),
                                         gate, num_q_heads, n_splits,
                                         reinterpret_cast<fa_block_q8_1*>(out_q8), num_seqs, stream);
    else
        fa_launch_combine_dispatch(part_m, part_l, part_acc, reinterpret_cast<__nv_bfloat16*>(out),
                                   num_q_heads, n_splits, reinterpret_cast<fa_block_q8_1*>(out_q8), num_seqs, stream);
    (void)head_dim;
}

// ============================================================================
// (plan 07, B1) Verify rows in pairs: the int8 tensor-core split above with TWO rows of one session
// in one CTA. The 6:1 group fills only 6 of the wmma's 16 M rows, so the second row's 6 q-heads ride
// in rows 6..11 for free, and the staged K/V tiles -- the whole cost at long context -- are read once
// for both. Bit-exact against fa_split_gqa_mma_i8_kernel run on each row: every per-row quantity (Q
// quantization, softmax state, P' scale) is per M row, and each row keeps its own split range
// [split * ceil(len / n_splits), ...). Rows whose ranges start together share a pass; a row whose
// chunk differs (its length crossed a multiple of n_splits) gets its own pass, during which the other
// row is masked out entirely and so is an exact no-op (corr = 1, sum 0, P' = 0). A masked key adds an
// exact zero to every accumulator, so the shorter row's extra tail keys change nothing.
// pairs[2 * p], pairs[2 * p + 1]: the rows of CTA column p (the second -1 = none). The two rows must
// share one block table (same session); K/V and scales are read through the first row's.
template <int HEAD_DIM, int GQA>
__global__ void __launch_bounds__(256, 2) fa_split_gqa_mma_i8_pair_kernel(
    const __nv_bfloat16* __restrict__ q, const signed char* __restrict__ k_pool,
    const signed char* __restrict__ v_pool, const int* __restrict__ block_table,
    const int* __restrict__ seq_lens, const int* __restrict__ pairs,
    float* __restrict__ part_m, float* __restrict__ part_l, float* __restrict__ part_acc,
    float scale, int num_q_heads, int num_kv_heads, int block_size, int max_blocks, int n_splits,
    const __half* __restrict__ k_scale, const __half* __restrict__ v_scale
) {
    using namespace nvcuda::wmma;
    static_assert(2 * GQA <= 16, "two rows' q-heads must fit the 16-row mma");
    constexpr int KH = HEAD_DIM / 16;
    constexpr int LR = 2 * GQA;   // M rows that can be live
    const int split = blockIdx.x % n_splits, kvh = blockIdx.x / n_splits;
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31, tid = threadIdx.x;
    const int seqA = pairs[2 * blockIdx.y], seqB = pairs[2 * blockIdx.y + 1];
    const int nrows = seqB >= 0 ? 2 : 1;
    int st[2], en[2];
    #pragma unroll
    for (int v = 0; v < 2; v++) {
        const int sq = v == 0 ? seqA : seqB;
        const int sl = (v < nrows) ? seq_lens[sq] : 0;
        const int chunk = (sl + n_splits - 1) / n_splits;
        st[v] = split * chunk;
        en[v] = (v < nrows) ? min(sl, st[v] + chunk) : 0;
    }
    const size_t KVLD = (size_t)num_kv_heads * HEAD_DIM;
    const int SLD = num_kv_heads;

    extern __shared__ char i8smem[];
    signed char* s_qi = reinterpret_cast<signed char*>(i8smem);       // [16][HD]
    signed char* s_pi = s_qi + 16 * HEAD_DIM;                         // [16][HD]
    float* s_s  = reinterpret_cast<float*>(s_pi + 16 * HEAD_DIM);     // [16][HD]
    float* s_o  = s_s + 16 * HEAD_DIM;                                // [LR][HD]
    float* s_qs = s_o + LR * HEAD_DIM;                                // [16]
    float* s_ps = s_qs + 16;                                          // [16]
    float* s_ks = s_ps + 16;                                          // [128]
    float* s_vs = s_ks + 128;                                         // [128]
    float* s_m  = s_vs + 128;                                         // [16]
    float* s_l  = s_m + 16;                                           // [16]

    constexpr int EPT = HEAD_DIM / 32;
    #pragma unroll
    for (int rr = 0; rr < 2; rr++) {
        const int r = warp * 2 + rr;
        const int v = r / GQA, h = r - v * GQA;
        const bool live = r < LR && v < nrows;
        const int sq = v == 0 ? seqA : seqB;
        float qv[EPT], amax = 0.f;
        #pragma unroll
        for (int e = 0; e < EPT; e++) {
            qv[e] = live ? __bfloat162float(q[(size_t)(sq * num_q_heads + kvh * GQA + h) * HEAD_DIM + lane + e * 32]) : 0.f;
            amax = fmaxf(amax, fabsf(qv[e]));
        }
        #pragma unroll
        for (int o = 16; o > 0; o >>= 1) amax = fmaxf(amax, __shfl_xor_sync(0xffffffff, amax, o));
        const float d = amax / 127.0f;
        if (lane == 0) s_qs[r] = d;
        #pragma unroll
        for (int e = 0; e < EPT; e++)
            s_qi[r * HEAD_DIM + lane + e * 32] = (signed char)((amax == 0.f) ? 0 : (int)roundf(qv[e] / d));
    }
    for (int i = tid; i < LR * HEAD_DIM; i += blockDim.x) s_o[i] = 0.f;
    if (tid < 16) { s_m[tid] = -1e30f; s_l[tid] = 0.f; }
    __syncthreads();

    // One pass per distinct range start (almost always one).
    const int npass = (nrows == 2 && st[1] != st[0]) ? 2 : 1;
    for (int pass = 0; pass < npass; pass++) {
        const int start = st[pass];
        // Rows of this pass: same start. end = the longest of them.
        bool act[2];
        int end = 0;
        #pragma unroll
        for (int v = 0; v < 2; v++) {
            act[v] = v < nrows && st[v] == start && (npass == 1 || v == pass);
            if (act[v] && en[v] > start) end = max(end, en[v]);
        }
        const int first_blk = start / 16;
        const int nblk = (end > start) ? ((end - 1) / 16 - first_blk + 1) : 0;
        for (int g0 = 0; g0 < nblk; g0 += 8) {
            const int gblk = min(8, nblk - g0);
            const int gbase = (first_blk + g0) * 16;
            for (int j = tid; j < gblk * 16; j += blockDim.x) {
                const int lb = first_blk + g0 + j / 16, within = j & 15;
                const int pb = block_table[seqA * max_blocks + lb];
                const size_t si = (size_t)(pb * 16 + within) * SLD + kvh;
                s_ks[j] = __half2float(k_scale[si]);
                s_vs[j] = __half2float(v_scale[si]);
            }
            if (warp < gblk) {
                const int pb = block_table[seqA * max_blocks + first_blk + g0 + warp];
                const signed char* kb = k_pool + ((size_t)pb * 16 * num_kv_heads + kvh) * HEAD_DIM;
                fragment<matrix_a, 16, 16, 16, signed char, row_major> af;
                fragment<matrix_b, 16, 16, 16, signed char, col_major> bf;
                fragment<accumulator, 16, 16, 16, int> cf;
                fill_fragment(cf, 0);
                #pragma unroll
                for (int ks = 0; ks < KH; ks++) {
                    load_matrix_sync(af, s_qi + ks * 16, HEAD_DIM);
                    load_matrix_sync(bf, kb + ks * 16, KVLD);
                    mma_sync(cf, af, bf, cf);
                }
                store_matrix_sync(reinterpret_cast<int*>(s_s) + warp * 16, cf, 128, mem_row_major);
            }
            __syncthreads();
            const int* s_si = reinterpret_cast<const int*>(s_s);
            #pragma unroll
            for (int rr = 0; rr < 2; rr++) {
                const int r = warp * 2 + rr;
                const int v = r / GQA;
                const bool on = r < LR && v < 2 && act[v < 2 ? v : 0];
                const int rs = on ? st[v] : 0, re = on ? en[v] : 0;
                float sc[4], mx = -1e30f;
                #pragma unroll
                for (int u = 0; u < 4; u++) {
                    const int t = lane + u * 32, gtok = gbase + t;
                    sc[u] = (on && t < gblk * 16 && gtok >= rs && gtok < re)
                            ? (float)s_si[r * 128 + t] * s_qs[r] * s_ks[t] * scale : -1e30f;
                    mx = fmaxf(mx, sc[u]);
                }
                #pragma unroll
                for (int o = 16; o > 0; o >>= 1) mx = fmaxf(mx, __shfl_xor_sync(0xffffffff, mx, o));
                const float m_old = s_m[r], m_new = fmaxf(m_old, mx), corr = __expf(m_old - m_new);
                float sum = 0.f, pamax = 0.f;
                #pragma unroll
                for (int u = 0; u < 4; u++) {
                    const int t = lane + u * 32;
                    float pv = 0.f;
                    if (sc[u] > -1e29f) {
                        const float p = __expf(sc[u] - m_new);
                        sum += p; pv = p * s_vs[t]; pamax = fmaxf(pamax, fabsf(pv));
                    }
                    s_s[r * 128 + t] = pv;
                }
                #pragma unroll
                for (int o = 16; o > 0; o >>= 1) { sum += __shfl_xor_sync(0xffffffff, sum, o); pamax = fmaxf(pamax, __shfl_xor_sync(0xffffffff, pamax, o)); }
                const float pd = pamax / 127.0f;
                if (on) {
                    if (lane == 0) { s_m[r] = m_new; s_l[r] = s_l[r] * corr + sum; s_ps[r] = pd; }
                    for (int c = lane; c < HEAD_DIM; c += 32) s_o[r * HEAD_DIM + c] *= corr;
                } else if (lane == 0) {
                    s_ps[r] = 0.f;
                }
                for (int t = lane; t < gblk * 16; t += 32)
                    s_pi[r * 128 + t] = (signed char)((!on || pamax == 0.f) ? 0 : (int)roundf(s_s[r * 128 + t] / pd));
            }
            __syncthreads();
            for (int dh = 0; dh < HEAD_DIM; dh += 128) {
                fragment<accumulator, 16, 16, 16, int> cf;
                fill_fragment(cf, 0);
                for (int ks = 0; ks < gblk; ks++) {
                    const int pb = block_table[seqA * max_blocks + first_blk + g0 + ks];
                    const signed char* vb = v_pool + ((size_t)pb * 16 * num_kv_heads + kvh) * HEAD_DIM + dh + warp * 16;
                    fragment<matrix_a, 16, 16, 16, signed char, row_major> af;
                    fragment<matrix_b, 16, 16, 16, signed char, row_major> bf;
                    load_matrix_sync(af, s_pi + ks * 16, 128);
                    load_matrix_sync(bf, vb, KVLD);
                    mma_sync(cf, af, bf, cf);
                }
                store_matrix_sync(reinterpret_cast<int*>(s_s) + warp * 16, cf, 128, mem_row_major);
                __syncthreads();
                for (int i = tid; i < LR * 128; i += blockDim.x) {
                    const int r = i >> 7, v = r / GQA;
                    if (act[v]) s_o[r * HEAD_DIM + dh + (i & 127)] += (float)reinterpret_cast<int*>(s_s)[i] * s_ps[r];
                }
                __syncthreads();
            }
        }
    }

    for (int r = 0; r < nrows * GQA; r++) {
        const int v = r / GQA, h = r - v * GQA;
        const int sq = v == 0 ? seqA : seqB;
        const int idx = (sq * num_q_heads + kvh * GQA + h) * n_splits + split;
        if (tid == 0) { part_m[idx] = s_m[r]; part_l[idx] = s_l[r]; }
        for (int c = tid; c < HEAD_DIM; c += blockDim.x)
            part_acc[(size_t)idx * HEAD_DIM + c] = s_o[r * HEAD_DIM + c];
    }
}

// (plan 07, B1) fa_split_gqa_mma_f8_kernel with two rows of one session per CTA, as the int8 pair
// kernel above: the second row's q-heads in M rows GQA..2*GQA-1, one K/V read for both, every per-row
// quantity (softmax state, P' scale, O) kept per M row, a row whose split range starts elsewhere in
// its own pass with the other row inert (corr 1, P' 0). V is loaded over the union of the active rows'
// ranges; a token outside one row's range has p = 0 there, so it adds exact zeros to that row.
template <int HEAD_DIM, int GQA, int FMT>
__global__ void __launch_bounds__(256, 2) fa_split_gqa_mma_f8_pair_kernel(
    const __nv_bfloat16* __restrict__ q, const unsigned char* __restrict__ k_pool,
    const unsigned char* __restrict__ v_pool, const int* __restrict__ block_table,
    const int* __restrict__ seq_lens, const int* __restrict__ pairs,
    float* __restrict__ part_m, float* __restrict__ part_l, float* __restrict__ part_acc,
    float scale, int num_q_heads, int num_kv_heads, int max_blocks, int n_splits,
    const __half* __restrict__ k_scale, const __half* __restrict__ v_scale
) {
    static_assert(HEAD_DIM == 256, "8 warps x 32 output dims");
    static_assert(2 * GQA <= 16, "two rows' q-heads must fit the 16-row M tile");
    constexpr int LR = 2 * GQA;
    const int split = blockIdx.x % n_splits, kvh = blockIdx.x / n_splits;
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31, tid = threadIdx.x;
    const int g = lane >> 2, c = lane & 3;
    const int seqA = pairs[2 * blockIdx.y], seqB = pairs[2 * blockIdx.y + 1];
    const int nrows = seqB >= 0 ? 2 : 1;
    int st[2], en[2];
    #pragma unroll
    for (int v = 0; v < 2; v++) {
        const int sl = (v < nrows) ? seq_lens[v == 0 ? seqA : seqB] : 0;
        const int chunk = (sl + n_splits - 1) / n_splits;
        st[v] = split * chunk;
        en[v] = (v < nrows) ? min(sl, st[v] + chunk) : 0;
    }
    const int SLD = num_kv_heads;

    __shared__ __align__(16) __half s_q[16][HEAD_DIM];
    __shared__ __align__(16) __half s_p[16][128];
    __shared__ float s_s[16][128 + 4];
    __shared__ float s_ks[128], s_vs[128];
    __shared__ float s_m[16], s_l[16], s_corr[16], s_pd[16];

    for (int i = tid; i < 16 * HEAD_DIM; i += blockDim.x) {
        const int r = i / HEAD_DIM, d = i % HEAD_DIM;
        const int v = r / GQA, h = r - v * GQA;
        const bool live = r < LR && v < nrows;
        s_q[r][d] = __float2half(live ? __bfloat162float(q[(size_t)((v == 0 ? seqA : seqB) * num_q_heads + kvh * GQA + h) * HEAD_DIM + d]) : 0.f);
    }
    if (tid < 16) { s_m[tid] = -1e30f; s_l[tid] = 0.f; }
    float o[4][4];
    #pragma unroll
    for (int j = 0; j < 4; j++) { o[j][0] = o[j][1] = o[j][2] = o[j][3] = 0.f; }
    __syncthreads();

    const int npass = (nrows == 2 && st[1] != st[0]) ? 2 : 1;
    for (int pass = 0; pass < npass; pass++) {
        const int start = st[pass];
        bool act[2];
        int end = 0;
        #pragma unroll
        for (int v = 0; v < 2; v++) {
            act[v] = v < nrows && st[v] == start && (npass == 1 || v == pass);
            if (act[v] && en[v] > start) end = max(end, en[v]);
        }
        const int first_blk = start / 16;
        const int nblk = (end > start) ? ((end - 1) / 16 - first_blk + 1) : 0;
        for (int g0 = 0; g0 < nblk; g0 += 8) {
            const int gblk = min(8, nblk - g0);
            const int gbase = (first_blk + g0) * 16;
            for (int j = tid; j < gblk * 16; j += blockDim.x) {
                const int pb = block_table[seqA * max_blocks + first_blk + g0 + j / 16];
                const size_t si = (size_t)(pb * 16 + (j & 15)) * SLD + kvh;
                s_ks[j] = __half2float(k_scale[si]);
                s_vs[j] = __half2float(v_scale[si]);
            }
            if (warp < gblk) {
                const int pb = block_table[seqA * max_blocks + first_blk + g0 + warp];
                float acc[2][4];
                #pragma unroll
                for (int nt = 0; nt < 2; nt++) { acc[nt][0] = acc[nt][1] = acc[nt][2] = acc[nt][3] = 0.f; }
                #pragma unroll
                for (int nt = 0; nt < 2; nt++) {
                    const size_t row = ((size_t)(pb * 16 + nt * 8 + g)) * num_kv_heads + kvh;
                    const unsigned char* kr = k_pool + kvq_bytes(FMT, row * HEAD_DIM);
                    #pragma unroll 4
                    for (int kb = 0; kb < HEAD_DIM; kb += 32) {
                        unsigned bA[2], bB[2];
                        if constexpr (FMT == KVQ_FP8) {
                            const uint2 w = __ldg(reinterpret_cast<const uint2*>(kr + kb + c * 8));
                            bA[0] = fa_e4m3x2_h2(w.x); bA[1] = fa_e4m3x2_h2(w.x >> 16);
                            bB[0] = fa_e4m3x2_h2(w.y); bB[1] = fa_e4m3x2_h2(w.y >> 16);
                        } else {
                            const unsigned w = __ldg(reinterpret_cast<const unsigned*>(kr + ((kb + c * 8) >> 1)));
                            const float bsf = kvq_e4m3f(__ldg(kr + HEAD_DIM / 2 + ((kb + c * 8) >> 4)));
                            const __half2 bs = __float2half2_rn(bsf);
                            const unsigned e0 = fa_e2m1x4_e4m3x4(w & 0xffffu), e1 = fa_e2m1x4_e4m3x4(w >> 16);
                            bA[0] = fa_h2_mul(fa_e4m3x2_h2(e0), bs); bA[1] = fa_h2_mul(fa_e4m3x2_h2(e0 >> 16), bs);
                            bB[0] = fa_h2_mul(fa_e4m3x2_h2(e1), bs); bB[1] = fa_h2_mul(fa_e4m3x2_h2(e1 >> 16), bs);
                        }
                        const uint4 qa = *reinterpret_cast<const uint4*>(&s_q[g][kb + c * 8]);
                        const uint4 qb = *reinterpret_cast<const uint4*>(&s_q[g + 8][kb + c * 8]);
                        const unsigned aA[4] = {qa.x, qb.x, qa.y, qb.y};
                        const unsigned aB[4] = {qa.z, qb.z, qa.w, qb.w};
                        fa_mma_f16(acc[nt], aA, bA);
                        fa_mma_f16(acc[nt], aB, bB);
                    }
                }
                #pragma unroll
                for (int nt = 0; nt < 2; nt++) {
                    const int col = warp * 16 + nt * 8 + 2 * c;
                    s_s[g][col] = acc[nt][0];     s_s[g][col + 1] = acc[nt][1];
                    s_s[g + 8][col] = acc[nt][2]; s_s[g + 8][col + 1] = acc[nt][3];
                }
            }
            __syncthreads();
            #pragma unroll
            for (int rr = 0; rr < 2; rr++) {
                const int r = warp * 2 + rr;
                const int v = r / GQA;
                const bool on = r < LR && v < 2 && act[v < 2 ? v : 0];
                const int rs = on ? st[v] : 0, re = on ? en[v] : 0;
                float sc[4], mx = -1e30f;
                #pragma unroll
                for (int u = 0; u < 4; u++) {
                    const int t = lane + u * 32, gtok = gbase + t;
                    sc[u] = (on && t < gblk * 16 && gtok >= rs && gtok < re) ? s_s[r][t] * s_ks[t] * scale : -1e30f;
                    mx = fmaxf(mx, sc[u]);
                }
                #pragma unroll
                for (int off = 16; off > 0; off >>= 1) mx = fmaxf(mx, __shfl_xor_sync(0xffffffff, mx, off));
                const float m_old = s_m[r], m_new = fmaxf(m_old, mx), corr = __expf(m_old - m_new);
                float pv[4], sum = 0.f, pamax = 0.f;
                #pragma unroll
                for (int u = 0; u < 4; u++) {
                    pv[u] = 0.f;
                    if (sc[u] > -1e29f) {
                        const float p = __expf(sc[u] - m_new);
                        sum += p; pv[u] = p * s_vs[lane + u * 32]; pamax = fmaxf(pamax, fabsf(pv[u]));
                    }
                }
                #pragma unroll
                for (int off = 16; off > 0; off >>= 1) {
                    sum += __shfl_xor_sync(0xffffffff, sum, off);
                    pamax = fmaxf(pamax, __shfl_xor_sync(0xffffffff, pamax, off));
                }
                const float inv = pamax > 0.f ? 1.f / pamax : 0.f;
                #pragma unroll
                for (int u = 0; u < 4; u++) s_p[r][lane + u * 32] = __float2half(pv[u] * inv);
                if (lane == 0) {
                    if (on) { s_m[r] = m_new; s_l[r] = s_l[r] * corr + sum; s_corr[r] = corr; s_pd[r] = pamax; }
                    else { s_corr[r] = 1.f; s_pd[r] = 0.f; }
                }
            }
            __syncthreads();
            {
                float acc[4][4];
                #pragma unroll
                for (int j = 0; j < 4; j++) { acc[j][0] = acc[j][1] = acc[j][2] = acc[j][3] = 0.f; }
                const int dim0 = warp * 32 + 4 * g;
                for (int kb = 0; kb < gblk; kb++) {
                    const int pb = block_table[seqA * max_blocks + first_blk + g0 + kb];
                    unsigned W[4];
                    #pragma unroll
                    for (int r = 0; r < 4; r++) {
                        const int tk = c * 4 + r;
                        const int gtok = gbase + kb * 16 + tk;
                        const size_t row = ((size_t)(pb * 16 + tk)) * num_kv_heads + kvh;
                        unsigned w = 0;
                        if (gtok >= start && gtok < end) {
                            if constexpr (FMT == KVQ_FP8) {
                                w = __ldg(reinterpret_cast<const unsigned*>(v_pool + row * HEAD_DIM + dim0));
                            } else {
                                const unsigned char* vr = v_pool + kvq_bytes(FMT, row * HEAD_DIM);
                                const unsigned nib = __ldg(reinterpret_cast<const unsigned short*>(vr + (dim0 >> 1)));
                                w = fa_e2m1x4_e4m3x4(nib);
                            }
                        }
                        W[r] = w;
                    }
                    const unsigned lo01 = __byte_perm(W[0], W[1], 0x5140), hi01 = __byte_perm(W[0], W[1], 0x7362);
                    const unsigned lo23 = __byte_perm(W[2], W[3], 0x5140), hi23 = __byte_perm(W[2], W[3], 0x7362);
                    unsigned b[4][2];
                    b[0][0] = fa_e4m3x2_h2(lo01); b[1][0] = fa_e4m3x2_h2(lo01 >> 16);
                    b[2][0] = fa_e4m3x2_h2(hi01); b[3][0] = fa_e4m3x2_h2(hi01 >> 16);
                    b[0][1] = fa_e4m3x2_h2(lo23); b[1][1] = fa_e4m3x2_h2(lo23 >> 16);
                    b[2][1] = fa_e4m3x2_h2(hi23); b[3][1] = fa_e4m3x2_h2(hi23 >> 16);
                    if constexpr (FMT == KVQ_NVFP4) {
                        float bs[4];
                        #pragma unroll
                        for (int r = 0; r < 4; r++) {
                            const int gtok = gbase + kb * 16 + c * 4 + r;
                            const size_t row = ((size_t)(pb * 16 + c * 4 + r)) * num_kv_heads + kvh;
                            bs[r] = (gtok >= start && gtok < end)
                                  ? kvq_e4m3f(__ldg(v_pool + kvq_bytes(FMT, row * HEAD_DIM) + HEAD_DIM / 2 + (dim0 >> 4)))
                                  : 0.f;
                        }
                        const __half2 s01 = __floats2half2_rn(bs[0], bs[1]), s23 = __floats2half2_rn(bs[2], bs[3]);
                        #pragma unroll
                        for (int j = 0; j < 4; j++) { b[j][0] = fa_h2_mul(b[j][0], s01); b[j][1] = fa_h2_mul(b[j][1], s23); }
                    }
                    const uint2 pa = *reinterpret_cast<const uint2*>(&s_p[g][kb * 16 + c * 4]);
                    const uint2 pc = *reinterpret_cast<const uint2*>(&s_p[g + 8][kb * 16 + c * 4]);
                    const unsigned a[4] = {pa.x, pc.x, pa.y, pc.y};
                    #pragma unroll
                    for (int j = 0; j < 4; j++) fa_mma_f16(acc[j], a, b[j]);
                }
                const float cg = s_corr[g], cg8 = s_corr[g + 8], pg = s_pd[g], pg8 = s_pd[g + 8];
                const bool ag = act[(g / GQA) < 2 ? g / GQA : 0] && g < LR;
                const bool ag8 = (g + 8) < LR && act[(g + 8) / GQA];
                #pragma unroll
                for (int j = 0; j < 4; j++) {
                    if (ag) {
                        o[j][0] = o[j][0] * cg + acc[j][0] * pg;
                        o[j][1] = o[j][1] * cg + acc[j][1] * pg;
                    }
                    if (ag8) {
                        o[j][2] = o[j][2] * cg8 + acc[j][2] * pg8;
                        o[j][3] = o[j][3] * cg8 + acc[j][3] * pg8;
                    }
                }
            }
        }
    }

    #pragma unroll
    for (int half = 0; half < 2; half++) {
        const int r = g + half * 8;
        const int v = r / GQA, h = r - v * GQA;
        if (r < LR && v < nrows) {
            const int idx = ((v == 0 ? seqA : seqB) * num_q_heads + kvh * GQA + h) * n_splits + split;
            #pragma unroll
            for (int j = 0; j < 4; j++) {
                part_acc[(size_t)idx * HEAD_DIM + warp * 32 + 4 * (2 * c) + j]     = o[j][half * 2];
                part_acc[(size_t)idx * HEAD_DIM + warp * 32 + 4 * (2 * c + 1) + j] = o[j][half * 2 + 1];
            }
        }
    }
    if (tid < LR) {
        const int v = tid / GQA, h = tid - v * GQA;
        if (v < nrows) {
            const int idx = ((v == 0 ? seqA : seqB) * num_q_heads + kvh * GQA + h) * n_splits + split;
            part_m[idx] = s_m[tid]; part_l[idx] = s_l[tid];
        }
    }
}

bool launch_flash_decode_split_pairs(
    const void* q, const void* k_pool, const void* v_pool,
    const int* block_table, const int* seq_lens, const int* pairs, int n_pairs, void* out,
    float* part_m, float* part_l, float* part_acc,
    int num_seqs, int num_q_heads, int num_kv_heads, int head_dim,
    int block_size, int max_blocks, int n_splits, float scale, cudaStream_t stream,
    int seqlen, const void* k_scale, const void* v_scale, int kv_format
) {
    // Exactly where launch_flash_decode_split takes fa_split_gqa_mma_i8_kernel<256, 6>, so a
    // paired row computes what that kernel computes for it; anything else declines.
    static int env = -1;
    if (env < 0) { const char* e = getenv("SPARKINFER_FA_PAIRS"); env = (e && e[0] == '0') ? 0 : 1; }
    static int famma256 = -1, famma6 = -1, fagqa6 = -1, famma_f8 = -1;
    if (famma256 < 0) { const char* e = getenv("SPARKINFER_FAMMA"); famma256 = (e && e[0] == '0') ? 0 : 1; }
    if (famma_f8 < 0) { const char* e = getenv("SPARKINFER_FAMMA_F8"); famma_f8 = (e && e[0] == '0') ? 0 : 1; }
    if (famma6 < 0) { const char* e = getenv("SPARKINFER_FAMMA6"); famma6 = (e && e[0] == '0') ? 0 : 1; }
    if (fagqa6 < 0) { const char* e = getenv("SPARKINFER_FAGQA6"); fagqa6 = (e && e[0] == '0') ? 0 : 1; }
    const int mma_chunk = (n_splits > 0) ? (seqlen + n_splits - 1) / n_splits : 0;
    const bool mma_ok = famma256 && seqlen > 512 && block_size == 16 && mma_chunk >= 32;
    if (!(env && head_dim == 256 && fagqa6 && mma_ok && num_kv_heads > 0 &&
          num_q_heads == num_kv_heads * 6 && n_pairs > 0))
        return false;
    constexpr int GQA = 6;
    if (kv_format == 2 || kv_format == 3) {
        // fp8 / nvfp4: launch_flash_decode_split's try_f8_mma, which the 6:1 group tries first.
        if (!famma_f8) return false;
        dim3 gf(num_kv_heads * n_splits, n_pairs);
        if (kv_format == 2)
            fa_split_gqa_mma_f8_pair_kernel<256, GQA, 2><<<gf, 256, 0, stream>>>(
                reinterpret_cast<const __nv_bfloat16*>(q), reinterpret_cast<const unsigned char*>(k_pool),
                reinterpret_cast<const unsigned char*>(v_pool), block_table, seq_lens, pairs,
                part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, max_blocks, n_splits,
                reinterpret_cast<const __half*>(k_scale), reinterpret_cast<const __half*>(v_scale));
        else
            fa_split_gqa_mma_f8_pair_kernel<256, GQA, 3><<<gf, 256, 0, stream>>>(
                reinterpret_cast<const __nv_bfloat16*>(q), reinterpret_cast<const unsigned char*>(k_pool),
                reinterpret_cast<const unsigned char*>(v_pool), block_table, seq_lens, pairs,
                part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, max_blocks, n_splits,
                reinterpret_cast<const __half*>(k_scale), reinterpret_cast<const __half*>(v_scale));
        fa_launch_combine_dispatch_hd256(part_m, part_l, part_acc, reinterpret_cast<__nv_bfloat16*>(out),
                                         num_q_heads, n_splits, nullptr, num_seqs, stream);
        return true;
    }
    if (kv_format != 1 || !famma6) return false;
    const size_t smem = (size_t)2 * 16 * 256 * sizeof(signed char)
                      + (size_t)(16 + 2 * GQA) * 256 * sizeof(float)
                      + (size_t)(16 + 16 + 128 + 128 + 16 + 16) * sizeof(float);
    dim3 g(num_kv_heads * n_splits, n_pairs);
    fa_split_gqa_mma_i8_pair_kernel<256, GQA><<<g, 256, smem, stream>>>(
        reinterpret_cast<const __nv_bfloat16*>(q), reinterpret_cast<const signed char*>(k_pool),
        reinterpret_cast<const signed char*>(v_pool), block_table, seq_lens, pairs,
        part_m, part_l, part_acc, scale, num_q_heads, num_kv_heads, block_size, max_blocks, n_splits,
        reinterpret_cast<const __half*>(k_scale), reinterpret_cast<const __half*>(v_scale));
    fa_launch_combine_dispatch_hd256(part_m, part_l, part_acc, reinterpret_cast<__nv_bfloat16*>(out),
                                     num_q_heads, n_splits, nullptr, num_seqs, stream);
    return true;
}
#endif

} // namespace kernels
} // namespace sparkinfer
