 
set ::env(PROJECT_NAME) deslcore
set ::env(DESIGN_TOP) des_loop
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/deslcore/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/deslcore/rtl/des_loop.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design


