<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAM9X25 Software Package: Registers Access Definitions</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">ATSAM9X25 Software Package 1.0</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<h1>Registers Access Definitions<br/>
<small>
[<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html">AT91SAM9G15 definitions</a>]</small>
</h1>  </div>
</div>
<div class="contents">

<p><div class="dynheader">
Collaboration diagram for Registers Access Definitions:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___a_t91_s_a_m9_g15__reg.gif" border="0" alt="" usemap="#group______a__t91__s__a__m9__g15____reg"/>
<map name="group______a__t91__s__a__m9__g15____reg" id="group______a__t91__s__a__m9__g15____reg">
<area shape="rect" id="node1" href="group___a_t91_s_a_m9_g15__definitions.html" title="AT91SAM9G15 definitions" alt="" coords="7,5,180,35"/></map>
</td></tr></table></center>
</div>
</p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c23a31623e4760313bbd0a179c96d72"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SPI0_CR" ref="ga4c23a31623e4760313bbd0a179c96d72" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4c23a31623e4760313bbd0a179c96d72">REG_SPI0_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF0000000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI0) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga863ceb9295e1405e15a107a72c9c4347"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SPI0_MR" ref="ga863ceb9295e1405e15a107a72c9c4347" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga863ceb9295e1405e15a107a72c9c4347">REG_SPI0_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF0000004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI0) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94214b156727642b5a60beaac0ee4db1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SPI0_RDR" ref="ga94214b156727642b5a60beaac0ee4db1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga94214b156727642b5a60beaac0ee4db1">REG_SPI0_RDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF0000008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI0) Receive Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadd3490dc52cec00d4580cf1d9df36ff6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SPI0_TDR" ref="gadd3490dc52cec00d4580cf1d9df36ff6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gadd3490dc52cec00d4580cf1d9df36ff6">REG_SPI0_TDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF000000CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI0) Transmit Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2652909e853d7069c4b280913342c59c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SPI0_SR" ref="ga2652909e853d7069c4b280913342c59c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2652909e853d7069c4b280913342c59c">REG_SPI0_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF0000010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI0) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga741b0490e044a55a14a25845a49426b8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SPI0_IER" ref="ga741b0490e044a55a14a25845a49426b8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga741b0490e044a55a14a25845a49426b8">REG_SPI0_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF0000014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI0) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a3770961d20c96356666936141551b6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SPI0_IDR" ref="ga1a3770961d20c96356666936141551b6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1a3770961d20c96356666936141551b6">REG_SPI0_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF0000018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI0) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf6d227900208d7fab5786968e659fea0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SPI0_IMR" ref="gaf6d227900208d7fab5786968e659fea0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf6d227900208d7fab5786968e659fea0">REG_SPI0_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF000001CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI0) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf738822f5e6867c87d4dcaa20b0fdf0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SPI0_CSR" ref="gadf738822f5e6867c87d4dcaa20b0fdf0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gadf738822f5e6867c87d4dcaa20b0fdf0">REG_SPI0_CSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF0000030U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI0) Chip Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5516012e8db197f5d8db403797e7874e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SPI0_WPMR" ref="ga5516012e8db197f5d8db403797e7874e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5516012e8db197f5d8db403797e7874e">REG_SPI0_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF00000E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI0) Write Protection Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga899b3d61d281d478b3f31d3bdf2940a3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SPI0_WPSR" ref="ga899b3d61d281d478b3f31d3bdf2940a3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga899b3d61d281d478b3f31d3bdf2940a3">REG_SPI0_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF00000E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI0) Write Protection Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6439c8de62b5bd4ecb4ddf526fdc4cd1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SPI1_CR" ref="ga6439c8de62b5bd4ecb4ddf526fdc4cd1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6439c8de62b5bd4ecb4ddf526fdc4cd1">REG_SPI1_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF0004000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI1) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1bb60625c5d59cc5c887b0a41e202091"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SPI1_MR" ref="ga1bb60625c5d59cc5c887b0a41e202091" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1bb60625c5d59cc5c887b0a41e202091">REG_SPI1_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF0004004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI1) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf686748b4a06fc57d4ae22c4313937bc"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SPI1_RDR" ref="gaf686748b4a06fc57d4ae22c4313937bc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf686748b4a06fc57d4ae22c4313937bc">REG_SPI1_RDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF0004008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI1) Receive Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga43d3e3c1d9486cfd8c8d5969e2a9cb15"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SPI1_TDR" ref="ga43d3e3c1d9486cfd8c8d5969e2a9cb15" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga43d3e3c1d9486cfd8c8d5969e2a9cb15">REG_SPI1_TDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF000400CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI1) Transmit Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5a12dfc8186c12991c654ae11e2f492"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SPI1_SR" ref="gab5a12dfc8186c12991c654ae11e2f492" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab5a12dfc8186c12991c654ae11e2f492">REG_SPI1_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF0004010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI1) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0225a0343eb6ab94fcaa19751bd15a86"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SPI1_IER" ref="ga0225a0343eb6ab94fcaa19751bd15a86" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0225a0343eb6ab94fcaa19751bd15a86">REG_SPI1_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF0004014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI1) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17f5efb712d7b32aa53a89a0ac725fac"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SPI1_IDR" ref="ga17f5efb712d7b32aa53a89a0ac725fac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga17f5efb712d7b32aa53a89a0ac725fac">REG_SPI1_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF0004018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI1) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0681541d80924bb278847e20c7e9173e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SPI1_IMR" ref="ga0681541d80924bb278847e20c7e9173e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0681541d80924bb278847e20c7e9173e">REG_SPI1_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF000401CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI1) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaddebe0b1e0e3d0b2288f31876165c8f6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SPI1_CSR" ref="gaddebe0b1e0e3d0b2288f31876165c8f6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaddebe0b1e0e3d0b2288f31876165c8f6">REG_SPI1_CSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF0004030U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI1) Chip Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1aaa9427693d8b47b885f276f1b6f51b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SPI1_WPMR" ref="ga1aaa9427693d8b47b885f276f1b6f51b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1aaa9427693d8b47b885f276f1b6f51b">REG_SPI1_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF00040E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI1) Write Protection Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac4bcbf9234846090093b920cb6b90364"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SPI1_WPSR" ref="gac4bcbf9234846090093b920cb6b90364" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac4bcbf9234846090093b920cb6b90364">REG_SPI1_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF00040E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI1) Write Protection Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0fea620f73a5acc636f5455d5078b5d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI0_CR" ref="gaf0fea620f73a5acc636f5455d5078b5d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf0fea620f73a5acc636f5455d5078b5d">REG_HSMCI0_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF0008000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI0) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga32756000c18a93dbfd461bd62866d713"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI0_MR" ref="ga32756000c18a93dbfd461bd62866d713" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga32756000c18a93dbfd461bd62866d713">REG_HSMCI0_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF0008004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI0) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacebd4b03ac7e05e209e65db208b78881"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI0_DTOR" ref="gacebd4b03ac7e05e209e65db208b78881" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gacebd4b03ac7e05e209e65db208b78881">REG_HSMCI0_DTOR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF0008008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI0) Data Timeout Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae54a8a88db8c46bff7f65085da190a4a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI0_SDCR" ref="gae54a8a88db8c46bff7f65085da190a4a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae54a8a88db8c46bff7f65085da190a4a">REG_HSMCI0_SDCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF000800CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI0) SD/SDIO Card Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87a82cb3d801728c473b2391d0ec28d4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI0_ARGR" ref="ga87a82cb3d801728c473b2391d0ec28d4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga87a82cb3d801728c473b2391d0ec28d4">REG_HSMCI0_ARGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF0008010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI0) Argument Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga32be655f240cc114d5ce6fc6882bf1e6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI0_CMDR" ref="ga32be655f240cc114d5ce6fc6882bf1e6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga32be655f240cc114d5ce6fc6882bf1e6">REG_HSMCI0_CMDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF0008014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI0) Command Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga998629a5c761dfb63df68431a698d042"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI0_BLKR" ref="ga998629a5c761dfb63df68431a698d042" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga998629a5c761dfb63df68431a698d042">REG_HSMCI0_BLKR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF0008018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI0) Block Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26927365004cd1a58cf7434b588fcb2a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI0_CSTOR" ref="ga26927365004cd1a58cf7434b588fcb2a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga26927365004cd1a58cf7434b588fcb2a">REG_HSMCI0_CSTOR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF000801CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI0) Completion Signal Timeout Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga990711c7db206cea3c7e0e4dfe485800"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI0_RSPR" ref="ga990711c7db206cea3c7e0e4dfe485800" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga990711c7db206cea3c7e0e4dfe485800">REG_HSMCI0_RSPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF0008020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI0) Response Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga244a5b11b13509bb1a8b73701f6d47a0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI0_RDR" ref="ga244a5b11b13509bb1a8b73701f6d47a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga244a5b11b13509bb1a8b73701f6d47a0">REG_HSMCI0_RDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF0008030U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI0) Receive Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga346109ef343dae3ac19ec43f0b577b91"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI0_TDR" ref="ga346109ef343dae3ac19ec43f0b577b91" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga346109ef343dae3ac19ec43f0b577b91">REG_HSMCI0_TDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF0008034U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI0) Transmit Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff2966a3107cda16da5691f1fda1a50b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI0_SR" ref="gaff2966a3107cda16da5691f1fda1a50b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaff2966a3107cda16da5691f1fda1a50b">REG_HSMCI0_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF0008040U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI0) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac57aa890577e1cd50a453e2f6be45713"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI0_IER" ref="gac57aa890577e1cd50a453e2f6be45713" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac57aa890577e1cd50a453e2f6be45713">REG_HSMCI0_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF0008044U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI0) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga587c451fe59e49d43e0938e691033f42"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI0_IDR" ref="ga587c451fe59e49d43e0938e691033f42" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga587c451fe59e49d43e0938e691033f42">REG_HSMCI0_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF0008048U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI0) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga450f8593f63ae36eb55f04ed80674ef1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI0_IMR" ref="ga450f8593f63ae36eb55f04ed80674ef1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga450f8593f63ae36eb55f04ed80674ef1">REG_HSMCI0_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF000804CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI0) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95f1094100dc59ba8fc64c1c8178e529"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI0_DMA" ref="ga95f1094100dc59ba8fc64c1c8178e529" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga95f1094100dc59ba8fc64c1c8178e529">REG_HSMCI0_DMA</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF0008050U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI0) DMA Configuration Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c456cf3f8786c4788c68563dccca70d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI0_CFG" ref="ga6c456cf3f8786c4788c68563dccca70d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6c456cf3f8786c4788c68563dccca70d">REG_HSMCI0_CFG</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF0008054U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI0) Configuration Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4bcde4e6d97b9cfc53ab7e18dfe3206"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI0_WPMR" ref="gad4bcde4e6d97b9cfc53ab7e18dfe3206" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad4bcde4e6d97b9cfc53ab7e18dfe3206">REG_HSMCI0_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF00080E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI0) Write Protection Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa885250de0ab7a8be9ea96b27dc0e52d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI0_WPSR" ref="gaa885250de0ab7a8be9ea96b27dc0e52d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa885250de0ab7a8be9ea96b27dc0e52d">REG_HSMCI0_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF00080E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI0) Write Protection Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37ba08f5998bce569464dbf2d81e7b42"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI0_FIFO" ref="ga37ba08f5998bce569464dbf2d81e7b42" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga37ba08f5998bce569464dbf2d81e7b42">REG_HSMCI0_FIFO</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF0008200U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI0) FIFO Memory Aperture0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10cd3f5edda6dec3a42792f83ba5a40c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI1_CR" ref="ga10cd3f5edda6dec3a42792f83ba5a40c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga10cd3f5edda6dec3a42792f83ba5a40c">REG_HSMCI1_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF000C000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI1) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2badfeee1d4c8b04d858c757e0561d7e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI1_MR" ref="ga2badfeee1d4c8b04d858c757e0561d7e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2badfeee1d4c8b04d858c757e0561d7e">REG_HSMCI1_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF000C004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI1) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga092a9e422d623ffff73e208ebfb21614"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI1_DTOR" ref="ga092a9e422d623ffff73e208ebfb21614" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga092a9e422d623ffff73e208ebfb21614">REG_HSMCI1_DTOR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF000C008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI1) Data Timeout Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab65bf74a7a386e3f19bc53b17898007c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI1_SDCR" ref="gab65bf74a7a386e3f19bc53b17898007c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab65bf74a7a386e3f19bc53b17898007c">REG_HSMCI1_SDCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF000C00CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI1) SD/SDIO Card Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b28eb35c58edb418c06ece457660565"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI1_ARGR" ref="ga1b28eb35c58edb418c06ece457660565" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1b28eb35c58edb418c06ece457660565">REG_HSMCI1_ARGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF000C010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI1) Argument Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3424a412ea387aeb0e588910d40d407c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI1_CMDR" ref="ga3424a412ea387aeb0e588910d40d407c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3424a412ea387aeb0e588910d40d407c">REG_HSMCI1_CMDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF000C014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI1) Command Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c6b20ff0ede6de34751b26afa5035f8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI1_BLKR" ref="ga8c6b20ff0ede6de34751b26afa5035f8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8c6b20ff0ede6de34751b26afa5035f8">REG_HSMCI1_BLKR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF000C018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI1) Block Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace5b008ac9c0227e7f80f46d0c08b2b0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI1_CSTOR" ref="gace5b008ac9c0227e7f80f46d0c08b2b0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gace5b008ac9c0227e7f80f46d0c08b2b0">REG_HSMCI1_CSTOR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF000C01CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI1) Completion Signal Timeout Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae6669c0b6490c7f5887b5d96f94f973f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI1_RSPR" ref="gae6669c0b6490c7f5887b5d96f94f973f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae6669c0b6490c7f5887b5d96f94f973f">REG_HSMCI1_RSPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF000C020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI1) Response Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e1b6d097011fa9e10d72ba84934eff0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI1_RDR" ref="ga7e1b6d097011fa9e10d72ba84934eff0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7e1b6d097011fa9e10d72ba84934eff0">REG_HSMCI1_RDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF000C030U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI1) Receive Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadafe7c7b1661314a3e7503ef531361ab"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI1_TDR" ref="gadafe7c7b1661314a3e7503ef531361ab" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gadafe7c7b1661314a3e7503ef531361ab">REG_HSMCI1_TDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF000C034U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI1) Transmit Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68079be019ca4bf8d4e3b60b2bcca24d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI1_SR" ref="ga68079be019ca4bf8d4e3b60b2bcca24d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga68079be019ca4bf8d4e3b60b2bcca24d">REG_HSMCI1_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF000C040U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI1) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5da1343c62c7a516484a802852ea36ab"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI1_IER" ref="ga5da1343c62c7a516484a802852ea36ab" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5da1343c62c7a516484a802852ea36ab">REG_HSMCI1_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF000C044U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI1) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa7e10d62220a79e638933bf59b5dd50"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI1_IDR" ref="gaaa7e10d62220a79e638933bf59b5dd50" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaaa7e10d62220a79e638933bf59b5dd50">REG_HSMCI1_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF000C048U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI1) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0fcbd57d5fa2187238725f6f8c6bd941"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI1_IMR" ref="ga0fcbd57d5fa2187238725f6f8c6bd941" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0fcbd57d5fa2187238725f6f8c6bd941">REG_HSMCI1_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF000C04CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI1) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf42eafcd9dbf13c9b88bfc5a47bd3bd8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI1_DMA" ref="gaf42eafcd9dbf13c9b88bfc5a47bd3bd8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf42eafcd9dbf13c9b88bfc5a47bd3bd8">REG_HSMCI1_DMA</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF000C050U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI1) DMA Configuration Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabbd5ea2da85823310ff1599eabe1a429"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI1_CFG" ref="gabbd5ea2da85823310ff1599eabe1a429" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabbd5ea2da85823310ff1599eabe1a429">REG_HSMCI1_CFG</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF000C054U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI1) Configuration Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07ab47acefe56270c6305e51be3866a7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI1_WPMR" ref="ga07ab47acefe56270c6305e51be3866a7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga07ab47acefe56270c6305e51be3866a7">REG_HSMCI1_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF000C0E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI1) Write Protection Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf8754f1e4e71499dd3bea4910012e46c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI1_WPSR" ref="gaf8754f1e4e71499dd3bea4910012e46c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf8754f1e4e71499dd3bea4910012e46c">REG_HSMCI1_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF000C0E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI1) Write Protection Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa886ab7c0c8f2ad2a6efdbd033d1dac3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_HSMCI1_FIFO" ref="gaa886ab7c0c8f2ad2a6efdbd033d1dac3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa886ab7c0c8f2ad2a6efdbd033d1dac3">REG_HSMCI1_FIFO</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF000C200U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI1) FIFO Memory Aperture0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b41044069b18dbaece9c26a2651f8f1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SSC_CR" ref="ga6b41044069b18dbaece9c26a2651f8f1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6b41044069b18dbaece9c26a2651f8f1">REG_SSC_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF0010000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1285d7f9962cccdfd5abcd2a995f3164"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SSC_CMR" ref="ga1285d7f9962cccdfd5abcd2a995f3164" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1285d7f9962cccdfd5abcd2a995f3164">REG_SSC_CMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF0010004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Clock Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb459d10663171ae24df3af9edae51ab"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SSC_RCMR" ref="gadb459d10663171ae24df3af9edae51ab" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gadb459d10663171ae24df3af9edae51ab">REG_SSC_RCMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF0010010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Receive Clock Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0785e2f47504baede1a5cc833a4fd695"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SSC_RFMR" ref="ga0785e2f47504baede1a5cc833a4fd695" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0785e2f47504baede1a5cc833a4fd695">REG_SSC_RFMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF0010014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Receive Frame Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b9f2eb9687700c0b0d141e42d5ebe41"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SSC_TCMR" ref="ga4b9f2eb9687700c0b0d141e42d5ebe41" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4b9f2eb9687700c0b0d141e42d5ebe41">REG_SSC_TCMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF0010018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Transmit Clock Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3f4ab406848c1a963a56649ebd0b95b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SSC_TFMR" ref="gab3f4ab406848c1a963a56649ebd0b95b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab3f4ab406848c1a963a56649ebd0b95b">REG_SSC_TFMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF001001CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Transmit Frame Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8df5028a8d0c76896683ddee97f1ed51"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SSC_RHR" ref="ga8df5028a8d0c76896683ddee97f1ed51" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8df5028a8d0c76896683ddee97f1ed51">REG_SSC_RHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF0010020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Receive Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga61092875b49382e1625a47e1d4bb8d89"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SSC_THR" ref="ga61092875b49382e1625a47e1d4bb8d89" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga61092875b49382e1625a47e1d4bb8d89">REG_SSC_THR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF0010024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Transmit Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a151c28c382a383e9d39a65eb565482"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SSC_RSHR" ref="ga7a151c28c382a383e9d39a65eb565482" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7a151c28c382a383e9d39a65eb565482">REG_SSC_RSHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF0010030U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Receive Sync. Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6eb4864e34440120d2be1bf0697af0ac"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SSC_TSHR" ref="ga6eb4864e34440120d2be1bf0697af0ac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6eb4864e34440120d2be1bf0697af0ac">REG_SSC_TSHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF0010034U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Transmit Sync. Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74c9599c84ff65f48b28c3e982b6826f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SSC_RC0R" ref="ga74c9599c84ff65f48b28c3e982b6826f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga74c9599c84ff65f48b28c3e982b6826f">REG_SSC_RC0R</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF0010038U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Receive Compare 0 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3a10fc72352b60216d2513fe26260f4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SSC_RC1R" ref="gab3a10fc72352b60216d2513fe26260f4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab3a10fc72352b60216d2513fe26260f4">REG_SSC_RC1R</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF001003CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Receive Compare 1 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadadc1255877d3331f775ad3560fea001"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SSC_SR" ref="gadadc1255877d3331f775ad3560fea001" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gadadc1255877d3331f775ad3560fea001">REG_SSC_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF0010040U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga491e34460b474d117bdeaa8cd321137c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SSC_IER" ref="ga491e34460b474d117bdeaa8cd321137c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga491e34460b474d117bdeaa8cd321137c">REG_SSC_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF0010044U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad73d6b717fd15bf7ef261e533b6a412"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SSC_IDR" ref="gaad73d6b717fd15bf7ef261e533b6a412" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaad73d6b717fd15bf7ef261e533b6a412">REG_SSC_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF0010048U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4297e02770aa47a094f3a55f9a7293f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SSC_IMR" ref="gad4297e02770aa47a094f3a55f9a7293f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad4297e02770aa47a094f3a55f9a7293f">REG_SSC_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF001004CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b2aa2beb4e232b2cdb22c1951d67c29"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SSC_WPMR" ref="ga7b2aa2beb4e232b2cdb22c1951d67c29" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7b2aa2beb4e232b2cdb22c1951d67c29">REG_SSC_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF00100E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ef35aa64df86a3420e8fd9d09ea1c2d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SSC_WPSR" ref="ga3ef35aa64df86a3420e8fd9d09ea1c2d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3ef35aa64df86a3420e8fd9d09ea1c2d">REG_SSC_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF00100E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd77da2a7fe53873029d604f2bce750f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_CCR0" ref="gafd77da2a7fe53873029d604f2bce750f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafd77da2a7fe53873029d604f2bce750f">REG_TC0_CCR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8008000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Channel Control Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6097c49c51989e4006fea9db06c77d43"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_CMR0" ref="ga6097c49c51989e4006fea9db06c77d43" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6097c49c51989e4006fea9db06c77d43">REG_TC0_CMR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8008004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Channel Mode Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba93fe0a91746d0ec97e6c1679d301ae"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_CV0" ref="gaba93fe0a91746d0ec97e6c1679d301ae" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaba93fe0a91746d0ec97e6c1679d301ae">REG_TC0_CV0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8008010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Counter Value (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd0383e08e1f5bc43aa4552caf14fb6d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_RA0" ref="gafd0383e08e1f5bc43aa4552caf14fb6d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafd0383e08e1f5bc43aa4552caf14fb6d">REG_TC0_RA0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8008014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Register A (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e91f2a08eeec3c0c50925efb9f36287"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_RB0" ref="ga2e91f2a08eeec3c0c50925efb9f36287" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2e91f2a08eeec3c0c50925efb9f36287">REG_TC0_RB0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8008018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Register B (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad705c1a1bd6a595d6499e018b32d5872"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_RC0" ref="gad705c1a1bd6a595d6499e018b32d5872" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad705c1a1bd6a595d6499e018b32d5872">REG_TC0_RC0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF800801CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Register C (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3525b72ad9cd473c4ad5284755af937a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_SR0" ref="ga3525b72ad9cd473c4ad5284755af937a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3525b72ad9cd473c4ad5284755af937a">REG_TC0_SR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8008020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Status Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87df9a1ef7999299d3447e7d47db2840"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_IER0" ref="ga87df9a1ef7999299d3447e7d47db2840" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga87df9a1ef7999299d3447e7d47db2840">REG_TC0_IER0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8008024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Interrupt Enable Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b658605e9b79b26189054daecf64d34"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_IDR0" ref="ga4b658605e9b79b26189054daecf64d34" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4b658605e9b79b26189054daecf64d34">REG_TC0_IDR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8008028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Interrupt Disable Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga32c790cdec966a9844b6812eb5e4a70d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_IMR0" ref="ga32c790cdec966a9844b6812eb5e4a70d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga32c790cdec966a9844b6812eb5e4a70d">REG_TC0_IMR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF800802CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Interrupt Mask Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga570541fc30f4a018a21c43b635f25aed"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_CCR1" ref="ga570541fc30f4a018a21c43b635f25aed" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga570541fc30f4a018a21c43b635f25aed">REG_TC0_CCR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8008040U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Channel Control Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90c7936ccd72c85a08b753e5933f7371"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_CMR1" ref="ga90c7936ccd72c85a08b753e5933f7371" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga90c7936ccd72c85a08b753e5933f7371">REG_TC0_CMR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8008044U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Channel Mode Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ba2a9ac7c0692e915bf376caf4d8df0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_CV1" ref="ga2ba2a9ac7c0692e915bf376caf4d8df0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2ba2a9ac7c0692e915bf376caf4d8df0">REG_TC0_CV1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8008050U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Counter Value (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd01690a3873f91858f3383753bddd3a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_RA1" ref="gabd01690a3873f91858f3383753bddd3a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabd01690a3873f91858f3383753bddd3a">REG_TC0_RA1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8008054U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Register A (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5074b14e0bb997bb4461cb1af7137137"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_RB1" ref="ga5074b14e0bb997bb4461cb1af7137137" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5074b14e0bb997bb4461cb1af7137137">REG_TC0_RB1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8008058U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Register B (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1553cce384fdcc7c77807dc08190f3a0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_RC1" ref="ga1553cce384fdcc7c77807dc08190f3a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1553cce384fdcc7c77807dc08190f3a0">REG_TC0_RC1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF800805CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Register C (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab30834e48b04d22ce3572c8ffd64ab58"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_SR1" ref="gab30834e48b04d22ce3572c8ffd64ab58" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab30834e48b04d22ce3572c8ffd64ab58">REG_TC0_SR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8008060U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Status Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacbfe2cf8ce8b47ee0878f08c39407d89"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_IER1" ref="gacbfe2cf8ce8b47ee0878f08c39407d89" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gacbfe2cf8ce8b47ee0878f08c39407d89">REG_TC0_IER1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8008064U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Interrupt Enable Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ff1121136dbff5ad2183eee1962c59f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_IDR1" ref="ga9ff1121136dbff5ad2183eee1962c59f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9ff1121136dbff5ad2183eee1962c59f">REG_TC0_IDR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8008068U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Interrupt Disable Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10a5a1a6ab961618f78bf6310efebc56"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_IMR1" ref="ga10a5a1a6ab961618f78bf6310efebc56" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga10a5a1a6ab961618f78bf6310efebc56">REG_TC0_IMR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF800806CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Interrupt Mask Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga20ac375d4bbd9ccbd7dfba8b92e8abf3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_CCR2" ref="ga20ac375d4bbd9ccbd7dfba8b92e8abf3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga20ac375d4bbd9ccbd7dfba8b92e8abf3">REG_TC0_CCR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8008080U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Channel Control Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga395faad4889d75ac19567ecbea27b99b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_CMR2" ref="ga395faad4889d75ac19567ecbea27b99b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga395faad4889d75ac19567ecbea27b99b">REG_TC0_CMR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8008084U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Channel Mode Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23bd9b928da08edc64a5525eb350730a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_CV2" ref="ga23bd9b928da08edc64a5525eb350730a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga23bd9b928da08edc64a5525eb350730a">REG_TC0_CV2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8008090U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Counter Value (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga469cbc924a77485694872c178b8c32c3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_RA2" ref="ga469cbc924a77485694872c178b8c32c3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga469cbc924a77485694872c178b8c32c3">REG_TC0_RA2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8008094U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Register A (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab78067296969a5d0d7c02cf287873890"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_RB2" ref="gab78067296969a5d0d7c02cf287873890" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab78067296969a5d0d7c02cf287873890">REG_TC0_RB2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8008098U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Register B (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3abfcdfcc1430b84a83dd3b57cb91040"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_RC2" ref="ga3abfcdfcc1430b84a83dd3b57cb91040" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3abfcdfcc1430b84a83dd3b57cb91040">REG_TC0_RC2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF800809CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Register C (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1556c20cf09830000cd9efca327850bf"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_SR2" ref="ga1556c20cf09830000cd9efca327850bf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1556c20cf09830000cd9efca327850bf">REG_TC0_SR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF80080A0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Status Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77a933171746e6d262f68b559379619a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_IER2" ref="ga77a933171746e6d262f68b559379619a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga77a933171746e6d262f68b559379619a">REG_TC0_IER2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF80080A4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Interrupt Enable Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2f779a5cd4b66111d5b096438173a3d0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_IDR2" ref="ga2f779a5cd4b66111d5b096438173a3d0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2f779a5cd4b66111d5b096438173a3d0">REG_TC0_IDR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF80080A8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Interrupt Disable Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75f2d365547ede943662ed5a001cede3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_IMR2" ref="ga75f2d365547ede943662ed5a001cede3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga75f2d365547ede943662ed5a001cede3">REG_TC0_IMR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF80080ACU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Interrupt Mask Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf096caa1d4bec9dbcd766f11cf6c0e8b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_BCR" ref="gaf096caa1d4bec9dbcd766f11cf6c0e8b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf096caa1d4bec9dbcd766f11cf6c0e8b">REG_TC0_BCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF80080C0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Block Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3fb353a6df3727703a168f2dbca0f58a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC0_BMR" ref="ga3fb353a6df3727703a168f2dbca0f58a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3fb353a6df3727703a168f2dbca0f58a">REG_TC0_BMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80080C4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Block Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a93729d5a56e338ea1bebb720feec99"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_CCR0" ref="ga1a93729d5a56e338ea1bebb720feec99" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1a93729d5a56e338ea1bebb720feec99">REG_TC1_CCR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF800C000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Channel Control Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae1019d4d033bd3ad6de9c0e9b8c2e523"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_CMR0" ref="gae1019d4d033bd3ad6de9c0e9b8c2e523" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae1019d4d033bd3ad6de9c0e9b8c2e523">REG_TC1_CMR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF800C004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Channel Mode Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac1ab1cd5289852c841f0722504faacb7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_CV0" ref="gac1ab1cd5289852c841f0722504faacb7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac1ab1cd5289852c841f0722504faacb7">REG_TC1_CV0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF800C010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Counter Value (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga848465d4f679356adb292eb0987e760e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_RA0" ref="ga848465d4f679356adb292eb0987e760e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga848465d4f679356adb292eb0987e760e">REG_TC1_RA0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF800C014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Register A (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga193b187323c5089397b8ad158f7e4ad8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_RB0" ref="ga193b187323c5089397b8ad158f7e4ad8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga193b187323c5089397b8ad158f7e4ad8">REG_TC1_RB0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF800C018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Register B (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0997e0a0c6757a4a7cc9fa37bbea9cf"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_RC0" ref="gae0997e0a0c6757a4a7cc9fa37bbea9cf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae0997e0a0c6757a4a7cc9fa37bbea9cf">REG_TC1_RC0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF800C01CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Register C (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga935eb8f87892a1104b47550cd90f869a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_SR0" ref="ga935eb8f87892a1104b47550cd90f869a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga935eb8f87892a1104b47550cd90f869a">REG_TC1_SR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF800C020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Status Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga03dd33773f32104f2e0cf249cb9f5bb2"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_IER0" ref="ga03dd33773f32104f2e0cf249cb9f5bb2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga03dd33773f32104f2e0cf249cb9f5bb2">REG_TC1_IER0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF800C024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Interrupt Enable Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24348251ba37c9dd47c36969895ac2ed"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_IDR0" ref="ga24348251ba37c9dd47c36969895ac2ed" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga24348251ba37c9dd47c36969895ac2ed">REG_TC1_IDR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF800C028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Interrupt Disable Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac7d093ed8b165524aac10b595fd3f533"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_IMR0" ref="gac7d093ed8b165524aac10b595fd3f533" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac7d093ed8b165524aac10b595fd3f533">REG_TC1_IMR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF800C02CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Interrupt Mask Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2e8743b8b7da57f9025043100ff759f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_CCR1" ref="gab2e8743b8b7da57f9025043100ff759f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab2e8743b8b7da57f9025043100ff759f">REG_TC1_CCR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF800C040U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Channel Control Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f2d5eff2d32fb28e5698c8317d704dc"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_CMR1" ref="ga9f2d5eff2d32fb28e5698c8317d704dc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9f2d5eff2d32fb28e5698c8317d704dc">REG_TC1_CMR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF800C044U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Channel Mode Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga888be47a2921b9f8630354fb70c517d6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_CV1" ref="ga888be47a2921b9f8630354fb70c517d6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga888be47a2921b9f8630354fb70c517d6">REG_TC1_CV1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF800C050U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Counter Value (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1de01fc17117df52d13686240bce5548"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_RA1" ref="ga1de01fc17117df52d13686240bce5548" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1de01fc17117df52d13686240bce5548">REG_TC1_RA1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF800C054U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Register A (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f79416d7d5c0cbbf227e081f576bd43"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_RB1" ref="ga8f79416d7d5c0cbbf227e081f576bd43" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8f79416d7d5c0cbbf227e081f576bd43">REG_TC1_RB1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF800C058U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Register B (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaafe30889d4a6bfc70eafd8483e1afe28"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_RC1" ref="gaafe30889d4a6bfc70eafd8483e1afe28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaafe30889d4a6bfc70eafd8483e1afe28">REG_TC1_RC1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF800C05CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Register C (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeca34baaced2078bf2fa0992c76f8d37"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_SR1" ref="gaeca34baaced2078bf2fa0992c76f8d37" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaeca34baaced2078bf2fa0992c76f8d37">REG_TC1_SR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF800C060U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Status Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5f9be56aa41be407aa7a2ce374acd15"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_IER1" ref="gac5f9be56aa41be407aa7a2ce374acd15" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac5f9be56aa41be407aa7a2ce374acd15">REG_TC1_IER1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF800C064U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Interrupt Enable Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5a2058863d10887d4a3630c29d3c434"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_IDR1" ref="gad5a2058863d10887d4a3630c29d3c434" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad5a2058863d10887d4a3630c29d3c434">REG_TC1_IDR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF800C068U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Interrupt Disable Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96952d44f697f9d2a9e45595a447f624"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_IMR1" ref="ga96952d44f697f9d2a9e45595a447f624" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga96952d44f697f9d2a9e45595a447f624">REG_TC1_IMR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF800C06CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Interrupt Mask Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77f89550ca23289c16f20cf1399d0501"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_CCR2" ref="ga77f89550ca23289c16f20cf1399d0501" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga77f89550ca23289c16f20cf1399d0501">REG_TC1_CCR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF800C080U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Channel Control Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa654ced5d4436a03a3c010d42ba35f82"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_CMR2" ref="gaa654ced5d4436a03a3c010d42ba35f82" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa654ced5d4436a03a3c010d42ba35f82">REG_TC1_CMR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF800C084U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Channel Mode Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ad2dc55a122e8ee76d5ff1d0f454bac"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_CV2" ref="ga4ad2dc55a122e8ee76d5ff1d0f454bac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4ad2dc55a122e8ee76d5ff1d0f454bac">REG_TC1_CV2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF800C090U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Counter Value (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78f4f20030ee0084744dcfa455bf65dc"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_RA2" ref="ga78f4f20030ee0084744dcfa455bf65dc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga78f4f20030ee0084744dcfa455bf65dc">REG_TC1_RA2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF800C094U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Register A (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad548bb344ae81930954c2ff1dc84e567"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_RB2" ref="gad548bb344ae81930954c2ff1dc84e567" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad548bb344ae81930954c2ff1dc84e567">REG_TC1_RB2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF800C098U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Register B (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d375e430df9b27a2ee47c4e70a244a1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_RC2" ref="ga4d375e430df9b27a2ee47c4e70a244a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4d375e430df9b27a2ee47c4e70a244a1">REG_TC1_RC2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF800C09CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Register C (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62a161c34345cbc0e78f040d3c83948a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_SR2" ref="ga62a161c34345cbc0e78f040d3c83948a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga62a161c34345cbc0e78f040d3c83948a">REG_TC1_SR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF800C0A0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Status Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22a818b2b4f2f72bd6493503bfda7c51"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_IER2" ref="ga22a818b2b4f2f72bd6493503bfda7c51" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga22a818b2b4f2f72bd6493503bfda7c51">REG_TC1_IER2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF800C0A4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Interrupt Enable Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae2f161243b82761caa3188ef33c9a9c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_IDR2" ref="gaae2f161243b82761caa3188ef33c9a9c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaae2f161243b82761caa3188ef33c9a9c">REG_TC1_IDR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF800C0A8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Interrupt Disable Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87b6f07f63b6475d07aa28ea3a743aa6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_IMR2" ref="ga87b6f07f63b6475d07aa28ea3a743aa6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga87b6f07f63b6475d07aa28ea3a743aa6">REG_TC1_IMR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF800C0ACU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Interrupt Mask Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga92a5a9db00bee43f20f84c1394eb43c8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_BCR" ref="ga92a5a9db00bee43f20f84c1394eb43c8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga92a5a9db00bee43f20f84c1394eb43c8">REG_TC1_BCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF800C0C0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Block Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaadf331041d336e4e8e376ab2ae53a58a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TC1_BMR" ref="gaadf331041d336e4e8e376ab2ae53a58a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaadf331041d336e4e8e376ab2ae53a58a">REG_TC1_BMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF800C0C4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Block Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a8a36dd894b71eacb7f38dabe11d5da"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI0_CR" ref="ga4a8a36dd894b71eacb7f38dabe11d5da" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4a8a36dd894b71eacb7f38dabe11d5da">REG_TWI0_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8010000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae85e9f3548443e6a79a50f15fc4c14b5"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI0_MMR" ref="gae85e9f3548443e6a79a50f15fc4c14b5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae85e9f3548443e6a79a50f15fc4c14b5">REG_TWI0_MMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8010004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Master Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef483338ad187e52acfde26325ebaf8e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI0_SMR" ref="gaef483338ad187e52acfde26325ebaf8e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaef483338ad187e52acfde26325ebaf8e">REG_TWI0_SMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8010008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Slave Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab165be18221cdd37b629635d1f007098"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI0_IADR" ref="gab165be18221cdd37b629635d1f007098" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab165be18221cdd37b629635d1f007098">REG_TWI0_IADR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF801000CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Internal Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac6f19258673e46756b64c956704b6f17"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI0_CWGR" ref="gac6f19258673e46756b64c956704b6f17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac6f19258673e46756b64c956704b6f17">REG_TWI0_CWGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8010010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Clock Waveform Generator Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1aab1f5188ce55040b5c92f274b47246"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI0_SR" ref="ga1aab1f5188ce55040b5c92f274b47246" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1aab1f5188ce55040b5c92f274b47246">REG_TWI0_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8010020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22e39292e4e71f86d8dbb549d0ff6012"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI0_IER" ref="ga22e39292e4e71f86d8dbb549d0ff6012" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga22e39292e4e71f86d8dbb549d0ff6012">REG_TWI0_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8010024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5439137e6dfddbe77c0e49c9f08048cb"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI0_IDR" ref="ga5439137e6dfddbe77c0e49c9f08048cb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5439137e6dfddbe77c0e49c9f08048cb">REG_TWI0_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8010028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98147c6587d672dc10d7bd94235bbb9a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI0_IMR" ref="ga98147c6587d672dc10d7bd94235bbb9a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga98147c6587d672dc10d7bd94235bbb9a">REG_TWI0_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF801002CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga72d2b3048d3cee96e38d48f0b8778ef1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI0_RHR" ref="ga72d2b3048d3cee96e38d48f0b8778ef1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga72d2b3048d3cee96e38d48f0b8778ef1">REG_TWI0_RHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8010030U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Receive Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5b72380b81f52fb444a2382f7edfa42"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI0_THR" ref="gaa5b72380b81f52fb444a2382f7edfa42" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa5b72380b81f52fb444a2382f7edfa42">REG_TWI0_THR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8010034U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Transmit Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42b84aaceceeff8042d49a1f46806a1b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI1_CR" ref="ga42b84aaceceeff8042d49a1f46806a1b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga42b84aaceceeff8042d49a1f46806a1b">REG_TWI1_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8014000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62534651ce9cafed5c8b54b877a09b82"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI1_MMR" ref="ga62534651ce9cafed5c8b54b877a09b82" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga62534651ce9cafed5c8b54b877a09b82">REG_TWI1_MMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8014004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Master Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae11aa107a517dce0a8525648ef266af"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI1_SMR" ref="gaae11aa107a517dce0a8525648ef266af" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaae11aa107a517dce0a8525648ef266af">REG_TWI1_SMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8014008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Slave Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9fbb5a1b146444101673bc6f30f23261"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI1_IADR" ref="ga9fbb5a1b146444101673bc6f30f23261" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9fbb5a1b146444101673bc6f30f23261">REG_TWI1_IADR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF801400CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Internal Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab4880f55806a4cd191afe519deb2e4f1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI1_CWGR" ref="gab4880f55806a4cd191afe519deb2e4f1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab4880f55806a4cd191afe519deb2e4f1">REG_TWI1_CWGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8014010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Clock Waveform Generator Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa96e6430df4a8db7b65dd810d2f1668"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI1_SR" ref="gaaa96e6430df4a8db7b65dd810d2f1668" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaaa96e6430df4a8db7b65dd810d2f1668">REG_TWI1_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8014020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga668b2c8284d862be929546fbad8227c4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI1_IER" ref="ga668b2c8284d862be929546fbad8227c4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga668b2c8284d862be929546fbad8227c4">REG_TWI1_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8014024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac844e7f41e25d464af9d07e0d158a73a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI1_IDR" ref="gac844e7f41e25d464af9d07e0d158a73a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac844e7f41e25d464af9d07e0d158a73a">REG_TWI1_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8014028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3f93eab6ba3d9309b23d086da11674f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI1_IMR" ref="gaf3f93eab6ba3d9309b23d086da11674f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf3f93eab6ba3d9309b23d086da11674f">REG_TWI1_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF801402CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5421293151077ae9b7f70b27fa03a386"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI1_RHR" ref="ga5421293151077ae9b7f70b27fa03a386" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5421293151077ae9b7f70b27fa03a386">REG_TWI1_RHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8014030U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Receive Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3d37b092caf36757cb324de80310bd0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI1_THR" ref="gab3d37b092caf36757cb324de80310bd0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab3d37b092caf36757cb324de80310bd0">REG_TWI1_THR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8014034U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Transmit Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac353b7a75ed977889bc95ab95bbdfbb8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI2_CR" ref="gac353b7a75ed977889bc95ab95bbdfbb8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac353b7a75ed977889bc95ab95bbdfbb8">REG_TWI2_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8018000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI2) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga579326f7ac4e0333b172811f818638ea"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI2_MMR" ref="ga579326f7ac4e0333b172811f818638ea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga579326f7ac4e0333b172811f818638ea">REG_TWI2_MMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8018004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI2) Master Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga73c65ab7662d9e584b16f2ba679aaa97"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI2_SMR" ref="ga73c65ab7662d9e584b16f2ba679aaa97" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga73c65ab7662d9e584b16f2ba679aaa97">REG_TWI2_SMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8018008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI2) Slave Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d3856727ea75ed8745df7bd5cd97a4f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI2_IADR" ref="ga2d3856727ea75ed8745df7bd5cd97a4f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2d3856727ea75ed8745df7bd5cd97a4f">REG_TWI2_IADR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF801800CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI2) Internal Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3cefa22ba94eff2e63d598fc4599bce5"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI2_CWGR" ref="ga3cefa22ba94eff2e63d598fc4599bce5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3cefa22ba94eff2e63d598fc4599bce5">REG_TWI2_CWGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8018010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI2) Clock Waveform Generator Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15c34c21846b1d2681d7e213ef9a005c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI2_SR" ref="ga15c34c21846b1d2681d7e213ef9a005c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga15c34c21846b1d2681d7e213ef9a005c">REG_TWI2_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8018020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI2) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad85ed58e49666256afb6cda3b133d5d9"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI2_IER" ref="gad85ed58e49666256afb6cda3b133d5d9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad85ed58e49666256afb6cda3b133d5d9">REG_TWI2_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8018024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI2) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga445384145221d47a9c11818c4a4fd9ea"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI2_IDR" ref="ga445384145221d47a9c11818c4a4fd9ea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga445384145221d47a9c11818c4a4fd9ea">REG_TWI2_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8018028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI2) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ca92fd1565be6093bd028279fc520ce"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI2_IMR" ref="ga6ca92fd1565be6093bd028279fc520ce" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6ca92fd1565be6093bd028279fc520ce">REG_TWI2_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF801802CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI2) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab95270b147ba9189209f28ce50050a15"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI2_RHR" ref="gab95270b147ba9189209f28ce50050a15" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab95270b147ba9189209f28ce50050a15">REG_TWI2_RHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8018030U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI2) Receive Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa3b6bd8cb31bd0551c70cf452b578c9"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_TWI2_THR" ref="gafa3b6bd8cb31bd0551c70cf452b578c9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafa3b6bd8cb31bd0551c70cf452b578c9">REG_TWI2_THR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8018034U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI2) Transmit Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada147ade37266f9a0fc9f84e6c3b5df5"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART0_CR" ref="gada147ade37266f9a0fc9f84e6c3b5df5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gada147ade37266f9a0fc9f84e6c3b5df5">REG_USART0_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF801C000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd12dedbcc2b20a6c17d4eccbcc8b915"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART0_MR" ref="gacd12dedbcc2b20a6c17d4eccbcc8b915" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gacd12dedbcc2b20a6c17d4eccbcc8b915">REG_USART0_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF801C004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab0d103319b8e7cb97109fabf6e74a64d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART0_IER" ref="gab0d103319b8e7cb97109fabf6e74a64d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab0d103319b8e7cb97109fabf6e74a64d">REG_USART0_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF801C008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a2891d797c3626b5eae492aa34cf07b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART0_IDR" ref="ga9a2891d797c3626b5eae492aa34cf07b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9a2891d797c3626b5eae492aa34cf07b">REG_USART0_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF801C00CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1281c2157839ae280b1687dd8f3d7924"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART0_IMR" ref="ga1281c2157839ae280b1687dd8f3d7924" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1281c2157839ae280b1687dd8f3d7924">REG_USART0_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF801C010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3afd1d3c8c37c11e4258ce915e8d5c22"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART0_CSR" ref="ga3afd1d3c8c37c11e4258ce915e8d5c22" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3afd1d3c8c37c11e4258ce915e8d5c22">REG_USART0_CSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF801C014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Channel Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae3074301be31119b62dfd4cb69aa46a3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART0_RHR" ref="gae3074301be31119b62dfd4cb69aa46a3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae3074301be31119b62dfd4cb69aa46a3">REG_USART0_RHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF801C018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Receiver Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae8ee15e0c2bfef889c6913896aa955c3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART0_THR" ref="gae8ee15e0c2bfef889c6913896aa955c3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae8ee15e0c2bfef889c6913896aa955c3">REG_USART0_THR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF801C01CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Transmitter Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga55df9019f1745aff84d2383b186769f3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART0_BRGR" ref="ga55df9019f1745aff84d2383b186769f3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga55df9019f1745aff84d2383b186769f3">REG_USART0_BRGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF801C020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Baud Rate Generator Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46a123e8a7713d61aae093502ee0a20e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART0_RTOR" ref="ga46a123e8a7713d61aae093502ee0a20e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga46a123e8a7713d61aae093502ee0a20e">REG_USART0_RTOR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF801C024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Receiver Time-out Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga43d4805521b8c4f73fd73ad56466d880"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART0_TTGR" ref="ga43d4805521b8c4f73fd73ad56466d880" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga43d4805521b8c4f73fd73ad56466d880">REG_USART0_TTGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF801C028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Transmitter Timeguard Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae20a137cd812296cd1e756dd50c5c96c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART0_FIDI" ref="gae20a137cd812296cd1e756dd50c5c96c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae20a137cd812296cd1e756dd50c5c96c">REG_USART0_FIDI</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF801C040U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) FI DI Ratio Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab94791baa16bbff4d08c2d2699b04151"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART0_NER" ref="gab94791baa16bbff4d08c2d2699b04151" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab94791baa16bbff4d08c2d2699b04151">REG_USART0_NER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF801C044U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Number of Errors Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga710b6bb7e6130b8dc234c2eda47ccbdd"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART0_IF" ref="ga710b6bb7e6130b8dc234c2eda47ccbdd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga710b6bb7e6130b8dc234c2eda47ccbdd">REG_USART0_IF</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF801C04CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) IrDA Filter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga27a0113a18f5cac55899128b8b21de75"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART0_MAN" ref="ga27a0113a18f5cac55899128b8b21de75" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga27a0113a18f5cac55899128b8b21de75">REG_USART0_MAN</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF801C050U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Manchester Encoder Decoder Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaabdaccd1da350007ed2be6138c059170"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART0_LINMR" ref="gaabdaccd1da350007ed2be6138c059170" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaabdaccd1da350007ed2be6138c059170">REG_USART0_LINMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF801C054U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) LIN Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2c1878765172146f916a4a42b187e4a8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART0_LINIR" ref="ga2c1878765172146f916a4a42b187e4a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2c1878765172146f916a4a42b187e4a8">REG_USART0_LINIR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF801C058U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) LIN Identifier Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33523548f4bce97d9e57df7cd8e8c7da"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART0_WPMR" ref="ga33523548f4bce97d9e57df7cd8e8c7da" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga33523548f4bce97d9e57df7cd8e8c7da">REG_USART0_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF801C0E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad2810357a88537d91063a73000efb30"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART0_WPSR" ref="gaad2810357a88537d91063a73000efb30" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaad2810357a88537d91063a73000efb30">REG_USART0_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF801C0E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad285b4117cba43b601bb3a6f5acb6847"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART1_CR" ref="gad285b4117cba43b601bb3a6f5acb6847" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad285b4117cba43b601bb3a6f5acb6847">REG_USART1_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8020000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11cf3c4d9367e3dbc4527eb24e0d2627"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART1_MR" ref="ga11cf3c4d9367e3dbc4527eb24e0d2627" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga11cf3c4d9367e3dbc4527eb24e0d2627">REG_USART1_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8020004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadce9e0fff7bec58a6574fb559b9b7995"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART1_IER" ref="gadce9e0fff7bec58a6574fb559b9b7995" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gadce9e0fff7bec58a6574fb559b9b7995">REG_USART1_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8020008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga19f162611f7b590c6ff4f6b96f61a044"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART1_IDR" ref="ga19f162611f7b590c6ff4f6b96f61a044" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga19f162611f7b590c6ff4f6b96f61a044">REG_USART1_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF802000CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2f0c27f08424d32da7023c9d0ce3a32"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART1_IMR" ref="gaf2f0c27f08424d32da7023c9d0ce3a32" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf2f0c27f08424d32da7023c9d0ce3a32">REG_USART1_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8020010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5346076f114b8cc662433fef7874ed02"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART1_CSR" ref="ga5346076f114b8cc662433fef7874ed02" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5346076f114b8cc662433fef7874ed02">REG_USART1_CSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8020014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Channel Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe2995d1f65294acdeffa4f009c435c9"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART1_RHR" ref="gabe2995d1f65294acdeffa4f009c435c9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabe2995d1f65294acdeffa4f009c435c9">REG_USART1_RHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8020018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Receiver Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84a1b062b199991247602ad2677abdd4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART1_THR" ref="ga84a1b062b199991247602ad2677abdd4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga84a1b062b199991247602ad2677abdd4">REG_USART1_THR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF802001CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Transmitter Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0885aca4709a3a630bbd5a88c45ace6f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART1_BRGR" ref="ga0885aca4709a3a630bbd5a88c45ace6f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0885aca4709a3a630bbd5a88c45ace6f">REG_USART1_BRGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8020020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Baud Rate Generator Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga355bac1d7f9ccc64cc91eeb5045b3068"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART1_RTOR" ref="ga355bac1d7f9ccc64cc91eeb5045b3068" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga355bac1d7f9ccc64cc91eeb5045b3068">REG_USART1_RTOR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8020024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Receiver Time-out Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga58fe05f4dc068815edf64f8486254694"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART1_TTGR" ref="ga58fe05f4dc068815edf64f8486254694" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga58fe05f4dc068815edf64f8486254694">REG_USART1_TTGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8020028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Transmitter Timeguard Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5dbd2aef30d4bcd9d3093ff8d4e3bf84"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART1_FIDI" ref="ga5dbd2aef30d4bcd9d3093ff8d4e3bf84" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5dbd2aef30d4bcd9d3093ff8d4e3bf84">REG_USART1_FIDI</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8020040U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) FI DI Ratio Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac1a65cc0273800916de6e7139b04ae66"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART1_NER" ref="gac1a65cc0273800916de6e7139b04ae66" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac1a65cc0273800916de6e7139b04ae66">REG_USART1_NER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8020044U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Number of Errors Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga60e00cf3ee5a171720d1c7a118c0afa1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART1_IF" ref="ga60e00cf3ee5a171720d1c7a118c0afa1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga60e00cf3ee5a171720d1c7a118c0afa1">REG_USART1_IF</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF802004CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) IrDA Filter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga190a7ce19c5c92efaf1a0260792c3ff9"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART1_MAN" ref="ga190a7ce19c5c92efaf1a0260792c3ff9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga190a7ce19c5c92efaf1a0260792c3ff9">REG_USART1_MAN</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8020050U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Manchester Encoder Decoder Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d5326578be5d8cd63ed55432f18dd77"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART1_LINMR" ref="ga5d5326578be5d8cd63ed55432f18dd77" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5d5326578be5d8cd63ed55432f18dd77">REG_USART1_LINMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8020054U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) LIN Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59f7e5fbb0c957cae754fda44d935acf"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART1_LINIR" ref="ga59f7e5fbb0c957cae754fda44d935acf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga59f7e5fbb0c957cae754fda44d935acf">REG_USART1_LINIR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8020058U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) LIN Identifier Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaddb1c5dd3dc1cdfefd14aa585964e216"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART1_WPMR" ref="gaddb1c5dd3dc1cdfefd14aa585964e216" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaddb1c5dd3dc1cdfefd14aa585964e216">REG_USART1_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80200E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e11ef8628ae303ba8a8157c0b614b1b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART1_WPSR" ref="ga2e11ef8628ae303ba8a8157c0b614b1b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2e11ef8628ae303ba8a8157c0b614b1b">REG_USART1_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF80200E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18195803a810940d88411b18bb83a1eb"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART2_CR" ref="ga18195803a810940d88411b18bb83a1eb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga18195803a810940d88411b18bb83a1eb">REG_USART2_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8024000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART2) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0375443b7f68224ebf72c9ec8069acd2"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART2_MR" ref="ga0375443b7f68224ebf72c9ec8069acd2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0375443b7f68224ebf72c9ec8069acd2">REG_USART2_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8024004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART2) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabfafddd2c7ebb266f0723b5374f4e697"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART2_IER" ref="gabfafddd2c7ebb266f0723b5374f4e697" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabfafddd2c7ebb266f0723b5374f4e697">REG_USART2_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8024008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART2) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga850ee6dc1187f8ca20f1c725d1998fb2"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART2_IDR" ref="ga850ee6dc1187f8ca20f1c725d1998fb2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga850ee6dc1187f8ca20f1c725d1998fb2">REG_USART2_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF802400CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART2) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga219807de9ea90f0aa9976d4b19de22e4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART2_IMR" ref="ga219807de9ea90f0aa9976d4b19de22e4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga219807de9ea90f0aa9976d4b19de22e4">REG_USART2_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8024010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART2) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7552b043ad8aa56d8d78011936345a72"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART2_CSR" ref="ga7552b043ad8aa56d8d78011936345a72" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7552b043ad8aa56d8d78011936345a72">REG_USART2_CSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8024014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART2) Channel Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2afd5d9258c77eb14e2bb1e5971b0535"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART2_RHR" ref="ga2afd5d9258c77eb14e2bb1e5971b0535" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2afd5d9258c77eb14e2bb1e5971b0535">REG_USART2_RHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8024018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART2) Receiver Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafcedf7e841314bb65a475675c0b25005"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART2_THR" ref="gafcedf7e841314bb65a475675c0b25005" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafcedf7e841314bb65a475675c0b25005">REG_USART2_THR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF802401CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART2) Transmitter Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c2fb876aa7f3e8e2c8a30c633de7ecf"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART2_BRGR" ref="ga1c2fb876aa7f3e8e2c8a30c633de7ecf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1c2fb876aa7f3e8e2c8a30c633de7ecf">REG_USART2_BRGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8024020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART2) Baud Rate Generator Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9e322f22b625513f69adf7fdc4ac8ee"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART2_RTOR" ref="gaf9e322f22b625513f69adf7fdc4ac8ee" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf9e322f22b625513f69adf7fdc4ac8ee">REG_USART2_RTOR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8024024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART2) Receiver Time-out Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4dc6717043d286ae9cf9f7d58b7ee5f7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART2_TTGR" ref="ga4dc6717043d286ae9cf9f7d58b7ee5f7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4dc6717043d286ae9cf9f7d58b7ee5f7">REG_USART2_TTGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8024028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART2) Transmitter Timeguard Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaffda364bb1c955c29d560c7a25bce768"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART2_FIDI" ref="gaffda364bb1c955c29d560c7a25bce768" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaffda364bb1c955c29d560c7a25bce768">REG_USART2_FIDI</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8024040U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART2) FI DI Ratio Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad76bee2677a1b9b4f22b54eca25100aa"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART2_NER" ref="gad76bee2677a1b9b4f22b54eca25100aa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad76bee2677a1b9b4f22b54eca25100aa">REG_USART2_NER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8024044U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART2) Number of Errors Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaae0cef1f5054b19bb725856564d7400"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART2_IF" ref="gaaae0cef1f5054b19bb725856564d7400" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaaae0cef1f5054b19bb725856564d7400">REG_USART2_IF</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF802404CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART2) IrDA Filter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e04f92ba486b41cd621b4a26fd24dec"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART2_MAN" ref="ga1e04f92ba486b41cd621b4a26fd24dec" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1e04f92ba486b41cd621b4a26fd24dec">REG_USART2_MAN</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8024050U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART2) Manchester Encoder Decoder Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaede45d4a00fe55b5d460e81eea4ed02d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART2_LINMR" ref="gaede45d4a00fe55b5d460e81eea4ed02d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaede45d4a00fe55b5d460e81eea4ed02d">REG_USART2_LINMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8024054U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART2) LIN Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab88be5717573cc7b59e809bbb32190dc"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART2_LINIR" ref="gab88be5717573cc7b59e809bbb32190dc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab88be5717573cc7b59e809bbb32190dc">REG_USART2_LINIR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8024058U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART2) LIN Identifier Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa5019020fbdc089d156291eac8e7c63"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART2_WPMR" ref="gaaa5019020fbdc089d156291eac8e7c63" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaaa5019020fbdc089d156291eac8e7c63">REG_USART2_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80240E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART2) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4241b43edde7317a8e692e23310a1f92"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_USART2_WPSR" ref="ga4241b43edde7317a8e692e23310a1f92" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4241b43edde7317a8e692e23310a1f92">REG_USART2_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF80240E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART2) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafda13f1cfb5142d0d15a41cd91ae956c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_MR" ref="gafda13f1cfb5142d0d15a41cd91ae956c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafda13f1cfb5142d0d15a41cd91ae956c">REG_PWM_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8034000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga489e33fea31d81ddeb9c85e3e689889b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_ENA" ref="ga489e33fea31d81ddeb9c85e3e689889b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga489e33fea31d81ddeb9c85e3e689889b">REG_PWM_ENA</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8034004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5356507920b8aea9acffe1fdd3af29fd"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_DIS" ref="ga5356507920b8aea9acffe1fdd3af29fd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5356507920b8aea9acffe1fdd3af29fd">REG_PWM_DIS</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8034008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96509d1b92209a9fcbce185dc0000b1a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_SR" ref="ga96509d1b92209a9fcbce185dc0000b1a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga96509d1b92209a9fcbce185dc0000b1a">REG_PWM_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803400CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c90a8aa851c15bc9f4c83a15dba1153"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_IER" ref="ga0c90a8aa851c15bc9f4c83a15dba1153" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0c90a8aa851c15bc9f4c83a15dba1153">REG_PWM_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8034010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb4c082d57ab7defe1aca2a6b2904b0f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_IDR" ref="gafb4c082d57ab7defe1aca2a6b2904b0f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafb4c082d57ab7defe1aca2a6b2904b0f">REG_PWM_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8034014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0dff124846da8295249822b1bb16d787"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_IMR" ref="ga0dff124846da8295249822b1bb16d787" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0dff124846da8295249822b1bb16d787">REG_PWM_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8034018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44b9ebb36a1e4c819f3d4de82d3cd6de"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_ISR" ref="ga44b9ebb36a1e4c819f3d4de82d3cd6de" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga44b9ebb36a1e4c819f3d4de82d3cd6de">REG_PWM_ISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803401CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7aaa552c64a470947c22322a1597fc34"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_CMR0" ref="ga7aaa552c64a470947c22322a1597fc34" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7aaa552c64a470947c22322a1597fc34">REG_PWM_CMR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8034200U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Mode Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef3f5dda35dcfc437e250680fbfa5991"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_CDTY0" ref="gaef3f5dda35dcfc437e250680fbfa5991" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaef3f5dda35dcfc437e250680fbfa5991">REG_PWM_CDTY0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8034204U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad214b38dd1be3d1540b71bf61b5e5ecd"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_CPRD0" ref="gad214b38dd1be3d1540b71bf61b5e5ecd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad214b38dd1be3d1540b71bf61b5e5ecd">REG_PWM_CPRD0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8034208U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Period Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga295a485173f14b96fc38d638a35b145f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_CCNT0" ref="ga295a485173f14b96fc38d638a35b145f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga295a485173f14b96fc38d638a35b145f">REG_PWM_CCNT0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803420CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Counter Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49614019c2284bf3a205eb4ba7aa67b5"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_CUPD0" ref="ga49614019c2284bf3a205eb4ba7aa67b5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga49614019c2284bf3a205eb4ba7aa67b5">REG_PWM_CUPD0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8034210U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Update Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a631749a0ab2532f2994a07d792455c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_CMR1" ref="ga5a631749a0ab2532f2994a07d792455c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5a631749a0ab2532f2994a07d792455c">REG_PWM_CMR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8034220U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Mode Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29325b797c9f6efa7d8d991a536e60f6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_CDTY1" ref="ga29325b797c9f6efa7d8d991a536e60f6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga29325b797c9f6efa7d8d991a536e60f6">REG_PWM_CDTY1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8034224U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga71e4cf068ba0800bf7698d298c145690"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_CPRD1" ref="ga71e4cf068ba0800bf7698d298c145690" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga71e4cf068ba0800bf7698d298c145690">REG_PWM_CPRD1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8034228U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Period Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga283ac3b7795e8b56d1d280be8fe16ffb"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_CCNT1" ref="ga283ac3b7795e8b56d1d280be8fe16ffb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga283ac3b7795e8b56d1d280be8fe16ffb">REG_PWM_CCNT1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803422CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Counter Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe53f155525cbe9ec278ce24aa554bfa"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_CUPD1" ref="gabe53f155525cbe9ec278ce24aa554bfa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabe53f155525cbe9ec278ce24aa554bfa">REG_PWM_CUPD1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8034230U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Update Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c4b25de7f588597245bf3f3288da2f9"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_CMR2" ref="ga6c4b25de7f588597245bf3f3288da2f9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6c4b25de7f588597245bf3f3288da2f9">REG_PWM_CMR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8034240U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Mode Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb2e8483d8431d091f02435ba1baab40"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_CDTY2" ref="gafb2e8483d8431d091f02435ba1baab40" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafb2e8483d8431d091f02435ba1baab40">REG_PWM_CDTY2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8034244U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6012eed5d06bbfc77b469fa8b18f944a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_CPRD2" ref="ga6012eed5d06bbfc77b469fa8b18f944a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6012eed5d06bbfc77b469fa8b18f944a">REG_PWM_CPRD2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8034248U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Period Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7f05970ca555b4875c2bc213cc2b5e65"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_CCNT2" ref="ga7f05970ca555b4875c2bc213cc2b5e65" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7f05970ca555b4875c2bc213cc2b5e65">REG_PWM_CCNT2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803424CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Counter Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0bf70a855c14724b4510da6429fc5b46"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_CUPD2" ref="ga0bf70a855c14724b4510da6429fc5b46" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0bf70a855c14724b4510da6429fc5b46">REG_PWM_CUPD2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8034250U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Update Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80b2c7fa544ce41a4725922908f52226"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_CMR3" ref="ga80b2c7fa544ce41a4725922908f52226" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga80b2c7fa544ce41a4725922908f52226">REG_PWM_CMR3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8034260U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Mode Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08e319f831c5096eea585e9bc099764d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_CDTY3" ref="ga08e319f831c5096eea585e9bc099764d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga08e319f831c5096eea585e9bc099764d">REG_PWM_CDTY3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8034264U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8305b3987b3b505f1ea590490e30c92d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_CPRD3" ref="ga8305b3987b3b505f1ea590490e30c92d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8305b3987b3b505f1ea590490e30c92d">REG_PWM_CPRD3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8034268U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Period Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5aca346e704ef25a251f5dc775b7fc7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_CCNT3" ref="gaa5aca346e704ef25a251f5dc775b7fc7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa5aca346e704ef25a251f5dc775b7fc7">REG_PWM_CCNT3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803426CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Counter Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e6f5129806d74299f8f0791018c47e5"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PWM_CUPD3" ref="ga7e6f5129806d74299f8f0791018c47e5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7e6f5129806d74299f8f0791018c47e5">REG_PWM_CUPD3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8034270U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Update Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0bbaf5181ceb78cab916c3df31d50d2d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_LCDCFG0" ref="ga0bbaf5181ceb78cab916c3df31d50d2d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0bbaf5181ceb78cab916c3df31d50d2d">REG_LCDC_LCDCFG0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) LCD Controller Configuration Register 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3e704a4a52d5d36ad977ad943464baf"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_LCDCFG1" ref="gaf3e704a4a52d5d36ad977ad943464baf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf3e704a4a52d5d36ad977ad943464baf">REG_LCDC_LCDCFG1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) LCD Controller Configuration Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga613ec450a18194914dd44460430ad088"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_LCDCFG2" ref="ga613ec450a18194914dd44460430ad088" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga613ec450a18194914dd44460430ad088">REG_LCDC_LCDCFG2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) LCD Controller Configuration Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9772c74a848b79787725b51578d5c09"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_LCDCFG3" ref="gaa9772c74a848b79787725b51578d5c09" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa9772c74a848b79787725b51578d5c09">REG_LCDC_LCDCFG3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803800CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) LCD Controller Configuration Register 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17f0fed1bb5a9c795a0d7908e132ae28"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_LCDCFG4" ref="ga17f0fed1bb5a9c795a0d7908e132ae28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga17f0fed1bb5a9c795a0d7908e132ae28">REG_LCDC_LCDCFG4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) LCD Controller Configuration Register 4 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga03056a7ee76586091a479de727f0a6c6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_LCDCFG5" ref="ga03056a7ee76586091a479de727f0a6c6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga03056a7ee76586091a479de727f0a6c6">REG_LCDC_LCDCFG5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) LCD Controller Configuration Register 5 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a7ca24b407f51f7c403b56907196606"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_LCDCFG6" ref="ga4a7ca24b407f51f7c403b56907196606" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4a7ca24b407f51f7c403b56907196606">REG_LCDC_LCDCFG6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) LCD Controller Configuration Register 6 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaea7864b0c07f78b6e206e46968b60014"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_LCDEN" ref="gaea7864b0c07f78b6e206e46968b60014" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaea7864b0c07f78b6e206e46968b60014">REG_LCDC_LCDEN</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8038020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) LCD Controller Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4a9ce934c079618f64b76a9d51a86f1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_LCDDIS" ref="gad4a9ce934c079618f64b76a9d51a86f1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad4a9ce934c079618f64b76a9d51a86f1">REG_LCDC_LCDDIS</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8038024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) LCD Controller Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga918d204f5515068afbbde0b57d2ac4d4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_LCDSR" ref="ga918d204f5515068afbbde0b57d2ac4d4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga918d204f5515068afbbde0b57d2ac4d4">REG_LCDC_LCDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8038028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) LCD Controller Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9506c38c15ff84b5e7e796b74b108560"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_LCDIER" ref="ga9506c38c15ff84b5e7e796b74b108560" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9506c38c15ff84b5e7e796b74b108560">REG_LCDC_LCDIER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803802CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) LCD Controller Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga725a519e77d4c7e45a7118c37bb3afd7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_LCDIDR" ref="ga725a519e77d4c7e45a7118c37bb3afd7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga725a519e77d4c7e45a7118c37bb3afd7">REG_LCDC_LCDIDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8038030U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) LCD Controller Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a29398680f8056accb7afc2f5079f28"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_LCDIMR" ref="ga8a29398680f8056accb7afc2f5079f28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8a29398680f8056accb7afc2f5079f28">REG_LCDC_LCDIMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8038034U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) LCD Controller Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga12c7fbc5bef28f1310c7b1d983db199d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_LCDISR" ref="ga12c7fbc5bef28f1310c7b1d983db199d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga12c7fbc5bef28f1310c7b1d983db199d">REG_LCDC_LCDISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8038038U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) LCD Controller Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0426524124e00f714e74b5b4e41b36fc"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_BASECHER" ref="ga0426524124e00f714e74b5b4e41b36fc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0426524124e00f714e74b5b4e41b36fc">REG_LCDC_BASECHER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8038040U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Base Layer Channel Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf61f38133de697915cc09bc319091f73"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_BASECHDR" ref="gaf61f38133de697915cc09bc319091f73" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf61f38133de697915cc09bc319091f73">REG_LCDC_BASECHDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8038044U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Base Layer Channel Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0982234b7172323edabfe1fc8798a5fd"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_BASECHSR" ref="ga0982234b7172323edabfe1fc8798a5fd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0982234b7172323edabfe1fc8798a5fd">REG_LCDC_BASECHSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8038048U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Base Layer Channel Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga16abe405d0558219070b40e7015d12e7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_BASEIER" ref="ga16abe405d0558219070b40e7015d12e7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga16abe405d0558219070b40e7015d12e7">REG_LCDC_BASEIER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803804CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Base Layer Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0a42256f97809815c11cdcf01207e56"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_BASEIDR" ref="gac0a42256f97809815c11cdcf01207e56" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac0a42256f97809815c11cdcf01207e56">REG_LCDC_BASEIDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8038050U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Base Layer Interrupt Disabled Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaefe6314f2bd409192e158a3ef8b56394"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_BASEIMR" ref="gaefe6314f2bd409192e158a3ef8b56394" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaefe6314f2bd409192e158a3ef8b56394">REG_LCDC_BASEIMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8038054U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Base Layer Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15d6b7a375665f729d913b80c39a8aaa"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_BASEISR" ref="ga15d6b7a375665f729d913b80c39a8aaa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga15d6b7a375665f729d913b80c39a8aaa">REG_LCDC_BASEISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8038058U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Base Layer Interrupt status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e68cb41a49bfa4ce26632463562a3e6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_BASEHEAD" ref="ga0e68cb41a49bfa4ce26632463562a3e6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0e68cb41a49bfa4ce26632463562a3e6">REG_LCDC_BASEHEAD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803805CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Base Layer DMA Head Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a6623eca7ac7dcbb683b95ec39c3683"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_BASEADDR" ref="ga6a6623eca7ac7dcbb683b95ec39c3683" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6a6623eca7ac7dcbb683b95ec39c3683">REG_LCDC_BASEADDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038060U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Base Layer DMA Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga706e443861971e8ae15ab65c702a71cc"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_BASECTRL" ref="ga706e443861971e8ae15ab65c702a71cc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga706e443861971e8ae15ab65c702a71cc">REG_LCDC_BASECTRL</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038064U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Base Layer DMA Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18f0f78cac24f52ca4654574c5d685a0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_BASENEXT" ref="ga18f0f78cac24f52ca4654574c5d685a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga18f0f78cac24f52ca4654574c5d685a0">REG_LCDC_BASENEXT</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038068U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Base Layer DMA Next Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga998c9029c53852c8a70b2cdb87c4b40f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_BASECFG0" ref="ga998c9029c53852c8a70b2cdb87c4b40f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga998c9029c53852c8a70b2cdb87c4b40f">REG_LCDC_BASECFG0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803806CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Base Layer Configuration Register 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf8043dfb018aad83d8867e48741c4c9e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_BASECFG1" ref="gaf8043dfb018aad83d8867e48741c4c9e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf8043dfb018aad83d8867e48741c4c9e">REG_LCDC_BASECFG1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038070U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Base Layer Configuration Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae4e238f9df71c4fbb8591b82dd91cfb"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_BASECFG2" ref="gaae4e238f9df71c4fbb8591b82dd91cfb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaae4e238f9df71c4fbb8591b82dd91cfb">REG_LCDC_BASECFG2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038074U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Base Layer Configuration Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2aaee997d017d21a23bbc330276e2800"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_BASECFG3" ref="ga2aaee997d017d21a23bbc330276e2800" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2aaee997d017d21a23bbc330276e2800">REG_LCDC_BASECFG3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038078U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Base Layer Configuration Register 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad795c16a94a3e7e53b4e9e88ca847f77"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_BASECFG4" ref="gad795c16a94a3e7e53b4e9e88ca847f77" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad795c16a94a3e7e53b4e9e88ca847f77">REG_LCDC_BASECFG4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803807CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Base Layer Configuration Register 4 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b85ff89942d6786913f2eaafe058c6e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_OVRCHER1" ref="ga1b85ff89942d6786913f2eaafe058c6e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1b85ff89942d6786913f2eaafe058c6e">REG_LCDC_OVRCHER1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8038100U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Overlay 1 Channel Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga304938c7cc7985932c6e560481b60537"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_OVRCHDR1" ref="ga304938c7cc7985932c6e560481b60537" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga304938c7cc7985932c6e560481b60537">REG_LCDC_OVRCHDR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8038104U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Overlay 1 Channel Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c1ea8e68b188bafefe682e399cb952f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_OVRCHSR1" ref="ga8c1ea8e68b188bafefe682e399cb952f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8c1ea8e68b188bafefe682e399cb952f">REG_LCDC_OVRCHSR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8038108U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Overlay 1 Channel Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab0cfeef8f1d254c941f16e9445777107"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_OVRIER1" ref="gab0cfeef8f1d254c941f16e9445777107" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab0cfeef8f1d254c941f16e9445777107">REG_LCDC_OVRIER1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803810CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Overlay 1 Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8717f557b0cae3430b2039253ecef318"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_OVRIDR1" ref="ga8717f557b0cae3430b2039253ecef318" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8717f557b0cae3430b2039253ecef318">REG_LCDC_OVRIDR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8038110U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Overlay 1 Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5974fd6dca838d29e0e021c42b81b16"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_OVRIMR1" ref="gab5974fd6dca838d29e0e021c42b81b16" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab5974fd6dca838d29e0e021c42b81b16">REG_LCDC_OVRIMR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8038114U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Overlay 1 Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga06f439c6c643ff852f2ab8d34753bcd0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_OVRISR1" ref="ga06f439c6c643ff852f2ab8d34753bcd0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga06f439c6c643ff852f2ab8d34753bcd0">REG_LCDC_OVRISR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8038118U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Overlay 1 Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaefa602f82833f231025cda7ee8bdbef4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_OVRHEAD1" ref="gaefa602f82833f231025cda7ee8bdbef4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaefa602f82833f231025cda7ee8bdbef4">REG_LCDC_OVRHEAD1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803811CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Overlay 1 DMA Head Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00fe2533e85bffa5b102dec001eef2f1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_OVRADDR1" ref="ga00fe2533e85bffa5b102dec001eef2f1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga00fe2533e85bffa5b102dec001eef2f1">REG_LCDC_OVRADDR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038120U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Overlay 1 DMA Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga32c7595a3e4ece56d5d79ac1dc39ea6a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_OVRCTRL1" ref="ga32c7595a3e4ece56d5d79ac1dc39ea6a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga32c7595a3e4ece56d5d79ac1dc39ea6a">REG_LCDC_OVRCTRL1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038124U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Overlay1 DMA Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ede84fc5ac63dfa6e617215e3955b98"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_OVRNEXT1" ref="ga8ede84fc5ac63dfa6e617215e3955b98" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8ede84fc5ac63dfa6e617215e3955b98">REG_LCDC_OVRNEXT1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038128U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Overlay1 DMA Next Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a7312cf9fe07ec53a02157e5119a251"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_OVR1CFG0" ref="ga5a7312cf9fe07ec53a02157e5119a251" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5a7312cf9fe07ec53a02157e5119a251">REG_LCDC_OVR1CFG0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803812CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Overlay 1 Configuration 0 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3963a1065660151077efee005eac7a59"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_OVR1CFG1" ref="ga3963a1065660151077efee005eac7a59" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3963a1065660151077efee005eac7a59">REG_LCDC_OVR1CFG1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038130U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Overlay 1 Configuration 1 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4fe7cec7231fb603ef28cc282d8d0216"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_OVR1CFG2" ref="ga4fe7cec7231fb603ef28cc282d8d0216" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4fe7cec7231fb603ef28cc282d8d0216">REG_LCDC_OVR1CFG2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038134U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Overlay 1 Configuration 2 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf04c63807a9b9cd320e2ca624338f83d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_OVR1CFG3" ref="gaf04c63807a9b9cd320e2ca624338f83d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf04c63807a9b9cd320e2ca624338f83d">REG_LCDC_OVR1CFG3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038138U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Overlay 1 Configuration 3 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e01a2cb5cfeb5e21478cdb1118cb55c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_OVR1CFG4" ref="ga0e01a2cb5cfeb5e21478cdb1118cb55c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0e01a2cb5cfeb5e21478cdb1118cb55c">REG_LCDC_OVR1CFG4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803813CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Overlay 1 Configuration 4 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d8cbee1df33d349e8726f546a0d32c4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_OVR1CFG5" ref="ga0d8cbee1df33d349e8726f546a0d32c4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0d8cbee1df33d349e8726f546a0d32c4">REG_LCDC_OVR1CFG5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038140U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Overlay 1 Configuration 5 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ed6f12657a3533ca9586caebfb48b10"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_OVR1CFG6" ref="ga9ed6f12657a3533ca9586caebfb48b10" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9ed6f12657a3533ca9586caebfb48b10">REG_LCDC_OVR1CFG6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038144U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Overlay 1 Configuration 6 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad04a6bb13f5c64161ad6f9a9d941b68f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_OVR1CFG7" ref="gad04a6bb13f5c64161ad6f9a9d941b68f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad04a6bb13f5c64161ad6f9a9d941b68f">REG_LCDC_OVR1CFG7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038148U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Overlay 1 Configuration 7 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30d28178c1d5e5d8c58ea6c109a627be"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_OVR1CFG8" ref="ga30d28178c1d5e5d8c58ea6c109a627be" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga30d28178c1d5e5d8c58ea6c109a627be">REG_LCDC_OVR1CFG8</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803814CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Overlay 1 Configuration 8 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga892a46684932bf2407004407352215dc"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_OVR1CFG9" ref="ga892a46684932bf2407004407352215dc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga892a46684932bf2407004407352215dc">REG_LCDC_OVR1CFG9</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038150U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Overlay 1 Configuration 9 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada574924e643a2ce82d7f4a570049362"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOCHER" ref="gada574924e643a2ce82d7f4a570049362" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gada574924e643a2ce82d7f4a570049362">REG_LCDC_HEOCHER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8038280U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Channel Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7bbaa49506560208340ded9d3c791a7e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOCHDR" ref="ga7bbaa49506560208340ded9d3c791a7e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7bbaa49506560208340ded9d3c791a7e">REG_LCDC_HEOCHDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8038284U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Channel Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe69876e6f80db26e3aa30378bd2e77e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOCHSR" ref="gafe69876e6f80db26e3aa30378bd2e77e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafe69876e6f80db26e3aa30378bd2e77e">REG_LCDC_HEOCHSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8038288U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Channel Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga786c9142d73fb002df1bf363c4d409d1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOIER" ref="ga786c9142d73fb002df1bf363c4d409d1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga786c9142d73fb002df1bf363c4d409d1">REG_LCDC_HEOIER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803828CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga58bc39bb4a03b95e5213574e05c582be"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOIDR" ref="ga58bc39bb4a03b95e5213574e05c582be" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga58bc39bb4a03b95e5213574e05c582be">REG_LCDC_HEOIDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8038290U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e19b11b0ff5673fa7563ce678714b87"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOIMR" ref="ga5e19b11b0ff5673fa7563ce678714b87" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5e19b11b0ff5673fa7563ce678714b87">REG_LCDC_HEOIMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8038294U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2f09c2bcf1ef766d2216e70022d6ee28"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOISR" ref="ga2f09c2bcf1ef766d2216e70022d6ee28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2f09c2bcf1ef766d2216e70022d6ee28">REG_LCDC_HEOISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8038298U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf993ac973fdf495583da23421af02d82"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOHEAD" ref="gaf993ac973fdf495583da23421af02d82" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf993ac973fdf495583da23421af02d82">REG_LCDC_HEOHEAD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803829CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay DMA Head Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07bb1c78c4e8a00dcd66d972c998ae22"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOADDR" ref="ga07bb1c78c4e8a00dcd66d972c998ae22" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga07bb1c78c4e8a00dcd66d972c998ae22">REG_LCDC_HEOADDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382A0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay DMA Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5471a7761da63ce241f054fc1998bfc2"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOCTRL" ref="ga5471a7761da63ce241f054fc1998bfc2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5471a7761da63ce241f054fc1998bfc2">REG_LCDC_HEOCTRL</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382A4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay DMA Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga34d74e32c01930bc2f469b6e83a04846"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEONEXT" ref="ga34d74e32c01930bc2f469b6e83a04846" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga34d74e32c01930bc2f469b6e83a04846">REG_LCDC_HEONEXT</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382A8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay DMA Next Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae9c8da5ae0aea9d163d3ad8494d2ece4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOUHEAD" ref="gae9c8da5ae0aea9d163d3ad8494d2ece4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae9c8da5ae0aea9d163d3ad8494d2ece4">REG_LCDC_HEOUHEAD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382ACU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay U DMA Head Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf8f54af834676ba59aeb6382e16165a5"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOUADDR" ref="gaf8f54af834676ba59aeb6382e16165a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf8f54af834676ba59aeb6382e16165a5">REG_LCDC_HEOUADDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382B0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay U DMA Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30485c0a15c8e6db3bd0ae44a2afedb2"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOUCTRL" ref="ga30485c0a15c8e6db3bd0ae44a2afedb2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga30485c0a15c8e6db3bd0ae44a2afedb2">REG_LCDC_HEOUCTRL</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382B4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay U DMA Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf4550c753e25841fbb065aa864896abf"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOUNEXT" ref="gaf4550c753e25841fbb065aa864896abf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf4550c753e25841fbb065aa864896abf">REG_LCDC_HEOUNEXT</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382B8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay U DMA Next Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b9d7df6cabb32d22f443444689510d0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOVHEAD" ref="ga2b9d7df6cabb32d22f443444689510d0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2b9d7df6cabb32d22f443444689510d0">REG_LCDC_HEOVHEAD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382BCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay V DMA Head Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef456393415f4205f9114ea06a002f7d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOVADDR" ref="gaef456393415f4205f9114ea06a002f7d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaef456393415f4205f9114ea06a002f7d">REG_LCDC_HEOVADDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382C0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay V DMA Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d94b5ad34e921038ad05c8182b231d6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOVCTRL" ref="ga6d94b5ad34e921038ad05c8182b231d6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6d94b5ad34e921038ad05c8182b231d6">REG_LCDC_HEOVCTRL</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382C4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay V DMA Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d13cad25eb96f835c01995aa3ac927b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOVNEXT" ref="ga1d13cad25eb96f835c01995aa3ac927b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1d13cad25eb96f835c01995aa3ac927b">REG_LCDC_HEOVNEXT</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382C8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay VDMA Next Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0b48898de33c24673788575ce98edc5"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOCFG0" ref="gae0b48898de33c24673788575ce98edc5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae0b48898de33c24673788575ce98edc5">REG_LCDC_HEOCFG0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382CCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Configuration Register 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9cb9efc34403cb1b71f3f86227523b35"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOCFG1" ref="ga9cb9efc34403cb1b71f3f86227523b35" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9cb9efc34403cb1b71f3f86227523b35">REG_LCDC_HEOCFG1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382D0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Configuration Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91d58a7f29d7faa96d7fb85098e949c4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOCFG2" ref="ga91d58a7f29d7faa96d7fb85098e949c4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga91d58a7f29d7faa96d7fb85098e949c4">REG_LCDC_HEOCFG2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382D4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Configuration Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6549e04e45b29e69d1d670dd8788c48e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOCFG3" ref="ga6549e04e45b29e69d1d670dd8788c48e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6549e04e45b29e69d1d670dd8788c48e">REG_LCDC_HEOCFG3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382D8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Configuration Register 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga055ea2e3ba0aabe81e956815d55181f0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOCFG4" ref="ga055ea2e3ba0aabe81e956815d55181f0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga055ea2e3ba0aabe81e956815d55181f0">REG_LCDC_HEOCFG4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382DCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Configuration Register 4 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac35f92f33ec489b70aed7ab7ea961e08"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOCFG5" ref="gac35f92f33ec489b70aed7ab7ea961e08" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac35f92f33ec489b70aed7ab7ea961e08">REG_LCDC_HEOCFG5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382E0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Configuration Register 5 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a1d34a465b9b8b14da6c536eaa74991"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOCFG6" ref="ga0a1d34a465b9b8b14da6c536eaa74991" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0a1d34a465b9b8b14da6c536eaa74991">REG_LCDC_HEOCFG6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Configuration Register 6 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4357765233af9dfa4709469501d1af16"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOCFG7" ref="ga4357765233af9dfa4709469501d1af16" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4357765233af9dfa4709469501d1af16">REG_LCDC_HEOCFG7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Configuration Register 7 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5eb447f7808a5a2868b294bb541e698"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOCFG8" ref="gab5eb447f7808a5a2868b294bb541e698" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab5eb447f7808a5a2868b294bb541e698">REG_LCDC_HEOCFG8</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382ECU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Configuration Register 8 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97c4bb99c1c5a7186f8e27da0a5a24fd"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOCFG9" ref="ga97c4bb99c1c5a7186f8e27da0a5a24fd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga97c4bb99c1c5a7186f8e27da0a5a24fd">REG_LCDC_HEOCFG9</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382F0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Configuration Register 9 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8e3f63da5c6472b5227036fb0c07475"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOCFG10" ref="gac8e3f63da5c6472b5227036fb0c07475" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac8e3f63da5c6472b5227036fb0c07475">REG_LCDC_HEOCFG10</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382F4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Configuration Register 10 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5472103dfac2d76520a8239bd264c456"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOCFG11" ref="ga5472103dfac2d76520a8239bd264c456" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5472103dfac2d76520a8239bd264c456">REG_LCDC_HEOCFG11</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382F8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Configuration Register 11 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabef75f7c57cab2f77a40dfe7507800fe"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOCFG12" ref="gabef75f7c57cab2f77a40dfe7507800fe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabef75f7c57cab2f77a40dfe7507800fe">REG_LCDC_HEOCFG12</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF80382FCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Configuration Register 12 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga863a9b7acc5c6da06b31495be88538b7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOCFG13" ref="ga863a9b7acc5c6da06b31495be88538b7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga863a9b7acc5c6da06b31495be88538b7">REG_LCDC_HEOCFG13</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038300U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Configuration Register 13 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8e7c5790719ca24164d5ec2535357b2"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOCFG14" ref="gab8e7c5790719ca24164d5ec2535357b2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab8e7c5790719ca24164d5ec2535357b2">REG_LCDC_HEOCFG14</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038304U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Configuration Register 14 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabca1a1e569ae647dd8c5c37f2d77b540"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOCFG15" ref="gabca1a1e569ae647dd8c5c37f2d77b540" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabca1a1e569ae647dd8c5c37f2d77b540">REG_LCDC_HEOCFG15</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038308U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Configuration Register 15 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga863f75118bb29859b2807a6df7c4ca05"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOCFG16" ref="ga863f75118bb29859b2807a6df7c4ca05" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga863f75118bb29859b2807a6df7c4ca05">REG_LCDC_HEOCFG16</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803830CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay Configuration Register 16 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga869585727366addd91999d57d1c23e0b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HCRCHER" ref="ga869585727366addd91999d57d1c23e0b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga869585727366addd91999d57d1c23e0b">REG_LCDC_HCRCHER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8038340U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Hardware Cursor Channel Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga588f261fdf0381b58c3b1281a2d7af93"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HCRCHDR" ref="ga588f261fdf0381b58c3b1281a2d7af93" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga588f261fdf0381b58c3b1281a2d7af93">REG_LCDC_HCRCHDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8038344U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Hardware Cursor Channel Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaadbeeb2dbdf06014a4c5314ee378fee4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HCRCHSR" ref="gaadbeeb2dbdf06014a4c5314ee378fee4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaadbeeb2dbdf06014a4c5314ee378fee4">REG_LCDC_HCRCHSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8038348U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Hardware Cursor Channel Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7312c9509ddd99e6a4e6f0978d30f842"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HCRIER" ref="ga7312c9509ddd99e6a4e6f0978d30f842" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7312c9509ddd99e6a4e6f0978d30f842">REG_LCDC_HCRIER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803834CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Hardware Cursor Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf63fc8158c6fee76f86345c09628dff7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HCRIDR" ref="gaf63fc8158c6fee76f86345c09628dff7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf63fc8158c6fee76f86345c09628dff7">REG_LCDC_HCRIDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8038350U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Hardware Cursor Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b2603c1b55a01a04ead65d1266d5b9e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HCRIMR" ref="ga9b2603c1b55a01a04ead65d1266d5b9e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9b2603c1b55a01a04ead65d1266d5b9e">REG_LCDC_HCRIMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8038354U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Hardware Cursor Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac26734f30ba58570670d9e35816e03a8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HCRISR" ref="gac26734f30ba58570670d9e35816e03a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac26734f30ba58570670d9e35816e03a8">REG_LCDC_HCRISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8038358U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Hardware Cursor Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga911bbe51d3eefe6a3409e0efd32d4961"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HCRHEAD" ref="ga911bbe51d3eefe6a3409e0efd32d4961" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga911bbe51d3eefe6a3409e0efd32d4961">REG_LCDC_HCRHEAD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803835CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Hardware Cursor DMA Head Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4b1282840ef81b808d6a80faa68a194"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HCRADDR" ref="gae4b1282840ef81b808d6a80faa68a194" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae4b1282840ef81b808d6a80faa68a194">REG_LCDC_HCRADDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038360U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Hardware cursor DMA Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d3a6cc23d69c659461f5e4626708a42"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HCRCTRL" ref="ga3d3a6cc23d69c659461f5e4626708a42" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3d3a6cc23d69c659461f5e4626708a42">REG_LCDC_HCRCTRL</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038364U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Hardware Cursor DMA Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae9b57ddda18bc531ee550304ee7a43d2"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HCRNEXT" ref="gae9b57ddda18bc531ee550304ee7a43d2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae9b57ddda18bc531ee550304ee7a43d2">REG_LCDC_HCRNEXT</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038368U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Hardware Cursor DMA NExt Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaecb5d30092e44066cba2e42fdb616348"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HCRCFG0" ref="gaecb5d30092e44066cba2e42fdb616348" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaecb5d30092e44066cba2e42fdb616348">REG_LCDC_HCRCFG0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803836CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Hardware Cursor Configuration 0 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6560d7a919de90d5c99d0fa1e86c24b7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HCRCFG1" ref="ga6560d7a919de90d5c99d0fa1e86c24b7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6560d7a919de90d5c99d0fa1e86c24b7">REG_LCDC_HCRCFG1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038370U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Hardware Cursor Configuration 1 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga834dcea532977293859e6010f4c7a2b1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HCRCFG2" ref="ga834dcea532977293859e6010f4c7a2b1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga834dcea532977293859e6010f4c7a2b1">REG_LCDC_HCRCFG2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038374U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Hardware Cursor Configuration 2 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaedcdd71141e73e746e8178b91bd55555"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HCRCFG3" ref="gaedcdd71141e73e746e8178b91bd55555" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaedcdd71141e73e746e8178b91bd55555">REG_LCDC_HCRCFG3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038378U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Hardware Cursor Configuration 3 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae6f679bea50b167e8c8c32183d1c21af"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HCRCFG4" ref="gae6f679bea50b167e8c8c32183d1c21af" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae6f679bea50b167e8c8c32183d1c21af">REG_LCDC_HCRCFG4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803837CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Hardware Cursor Configuration 4 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf36654c74e123b75403f02ccae80f86e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HCRCFG6" ref="gaf36654c74e123b75403f02ccae80f86e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf36654c74e123b75403f02ccae80f86e">REG_LCDC_HCRCFG6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038384U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Hardware Cursor Configuration 6 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga03cab99e3c66a6bb46988a3590d0451a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HCRCFG7" ref="ga03cab99e3c66a6bb46988a3590d0451a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga03cab99e3c66a6bb46988a3590d0451a">REG_LCDC_HCRCFG7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038388U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Hardware Cursor Configuration 7 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ce2587b8a736aaa559cd459df0b53a1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HCRCFG8" ref="ga3ce2587b8a736aaa559cd459df0b53a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3ce2587b8a736aaa559cd459df0b53a1">REG_LCDC_HCRCFG8</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803838CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Hardware Cursor Configuration 8 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef4070b82bfbd5c0c9f94bf115e72cec"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HCRCFG9" ref="gaef4070b82bfbd5c0c9f94bf115e72cec" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaef4070b82bfbd5c0c9f94bf115e72cec">REG_LCDC_HCRCFG9</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038390U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Hardware Cursor Configuration 9 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf432eccab1be76a2d99e64921298607e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_BASECLUT" ref="gaf432eccab1be76a2d99e64921298607e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf432eccab1be76a2d99e64921298607e">REG_LCDC_BASECLUT</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038400U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Base CLUT Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad87b82626db1d39b7c068579580061ba"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_OVR1CLUT" ref="gad87b82626db1d39b7c068579580061ba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad87b82626db1d39b7c068579580061ba">REG_LCDC_OVR1CLUT</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8038800U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Overlay 1 CLUT Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaddbc8ebb20102bdaa1e7488b8f293fe4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HEOCLUT" ref="gaddbc8ebb20102bdaa1e7488b8f293fe4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaddbc8ebb20102bdaa1e7488b8f293fe4">REG_LCDC_HEOCLUT</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8039000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) High End Overlay CLUT Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga381cf6807d15134f6d018b87d8727e89"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_HCRCLUT" ref="ga381cf6807d15134f6d018b87d8727e89" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga381cf6807d15134f6d018b87d8727e89">REG_LCDC_HCRCLUT</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8039400U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Hardware Cursor CLUT Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2cd48ce2042ada96f6f67bb056d23bb"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_ADDRSIZE" ref="gae2cd48ce2042ada96f6f67bb056d23bb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae2cd48ce2042ada96f6f67bb056d23bb">REG_LCDC_ADDRSIZE</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8039FECU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Address Size Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga486939a5c86fd167292860167199247c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_IPNAME" ref="ga486939a5c86fd167292860167199247c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga486939a5c86fd167292860167199247c">REG_LCDC_IPNAME</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8039FF0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) IP Name1 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacea7978ba298968189aa33a69e98c965"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_FEATURES" ref="gacea7978ba298968189aa33a69e98c965" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gacea7978ba298968189aa33a69e98c965">REG_LCDC_FEATURES</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8039FF8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Features Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7f5c62baa1c1cb73fdeb00606da710ab"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_LCDC_VERSION" ref="ga7f5c62baa1c1cb73fdeb00606da710ab" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7f5c62baa1c1cb73fdeb00606da710ab">REG_LCDC_VERSION</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8039FFCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(LCDC) Version Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga103486bda469f828b380b68f335819ea"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_CTRL" ref="ga103486bda469f828b380b68f335819ea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga103486bda469f828b380b68f335819ea">REG_UDPHS_CTRL</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac7d4da9578d64c1815562803cc9c3d35"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_FNUM" ref="gac7d4da9578d64c1815562803cc9c3d35" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac7d4da9578d64c1815562803cc9c3d35">REG_UDPHS_FNUM</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803C004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS Frame Number Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa0196870404ae21fabab0fe9aca6acb"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_IEN" ref="gaaa0196870404ae21fabab0fe9aca6acb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaaa0196870404ae21fabab0fe9aca6acb">REG_UDPHS_IEN</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga785174c0dddfe18a5674209206468063"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_INTSTA" ref="ga785174c0dddfe18a5674209206468063" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga785174c0dddfe18a5674209206468063">REG_UDPHS_INTSTA</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803C014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a9c9b0587f850bd47646a8dbd29ab28"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_CLRINT" ref="ga2a9c9b0587f850bd47646a8dbd29ab28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2a9c9b0587f850bd47646a8dbd29ab28">REG_UDPHS_CLRINT</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS Clear Interrupt Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08451337db73181a9b7a99f8ad4d69b4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTRST" ref="ga08451337db73181a9b7a99f8ad4d69b4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga08451337db73181a9b7a99f8ad4d69b4">REG_UDPHS_EPTRST</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C01CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS Endpoints Reset Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga416a662d49e89c37fe8fe7b086f25e4a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_TST" ref="ga416a662d49e89c37fe8fe7b086f25e4a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga416a662d49e89c37fe8fe7b086f25e4a">REG_UDPHS_TST</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C0E0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS Test Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeeafa19c87aa759db0165137a2276f10"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_IPNAME1" ref="gaeeafa19c87aa759db0165137a2276f10" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaeeafa19c87aa759db0165137a2276f10">REG_UDPHS_IPNAME1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803C0F0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS Name1 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6bb130f79197d5e2609a919e2cc72b73"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_IPNAME2" ref="ga6bb130f79197d5e2609a919e2cc72b73" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6bb130f79197d5e2609a919e2cc72b73">REG_UDPHS_IPNAME2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803C0F4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS Name2 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ba14a2d59b1ef72ed99a6bd87c47102"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_IPFEATURES" ref="ga4ba14a2d59b1ef72ed99a6bd87c47102" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4ba14a2d59b1ef72ed99a6bd87c47102">REG_UDPHS_IPFEATURES</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803C0F8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS Features Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga73d3098889aa28e788438c6b7c198d14"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCFG0" ref="ga73d3098889aa28e788438c6b7c198d14" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga73d3098889aa28e788438c6b7c198d14">REG_UDPHS_EPTCFG0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C100U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Configuration Register (endpoint = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga88e79d5f53e4e8a043dcedf8e9b9414f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCTLENB0" ref="ga88e79d5f53e4e8a043dcedf8e9b9414f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga88e79d5f53e4e8a043dcedf8e9b9414f">REG_UDPHS_EPTCTLENB0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C104U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Control Enable Register (endpoint = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7ea997db49b137f35f2f3db91f2c934"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCTLDIS0" ref="gaa7ea997db49b137f35f2f3db91f2c934" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa7ea997db49b137f35f2f3db91f2c934">REG_UDPHS_EPTCTLDIS0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C108U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Control Disable Register (endpoint = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad2a7ac2c50ac65dc93fc6260a6a08655"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCTL0" ref="gad2a7ac2c50ac65dc93fc6260a6a08655" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad2a7ac2c50ac65dc93fc6260a6a08655">REG_UDPHS_EPTCTL0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803C10CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Control Register (endpoint = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga88ebcff3263f4b548235ac093fad4015"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTSETSTA0" ref="ga88ebcff3263f4b548235ac093fad4015" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga88ebcff3263f4b548235ac093fad4015">REG_UDPHS_EPTSETSTA0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C114U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Set Status Register (endpoint = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c56079be4152265d2f6e558ab0a9a60"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCLRSTA0" ref="ga4c56079be4152265d2f6e558ab0a9a60" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4c56079be4152265d2f6e558ab0a9a60">REG_UDPHS_EPTCLRSTA0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C118U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Clear Status Register (endpoint = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga73e26b9137524ea9b3100bc6adf47117"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTSTA0" ref="ga73e26b9137524ea9b3100bc6adf47117" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga73e26b9137524ea9b3100bc6adf47117">REG_UDPHS_EPTSTA0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803C11CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Status Register (endpoint = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga60aa9437dc9bbc953cc4fa9add884e53"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCFG1" ref="ga60aa9437dc9bbc953cc4fa9add884e53" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga60aa9437dc9bbc953cc4fa9add884e53">REG_UDPHS_EPTCFG1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C120U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Configuration Register (endpoint = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb0b3247b685d5cbe4201b5d7023bedb"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCTLENB1" ref="gabb0b3247b685d5cbe4201b5d7023bedb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabb0b3247b685d5cbe4201b5d7023bedb">REG_UDPHS_EPTCTLENB1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C124U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Control Enable Register (endpoint = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18e12f8ffa9b5c216e58a2490c5b1e13"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCTLDIS1" ref="ga18e12f8ffa9b5c216e58a2490c5b1e13" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga18e12f8ffa9b5c216e58a2490c5b1e13">REG_UDPHS_EPTCTLDIS1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C128U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Control Disable Register (endpoint = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a7c9068aa1077f605041b8ade24e5dc"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCTL1" ref="ga8a7c9068aa1077f605041b8ade24e5dc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8a7c9068aa1077f605041b8ade24e5dc">REG_UDPHS_EPTCTL1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803C12CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Control Register (endpoint = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa62c3d549a922b8aa9e327b27256d992"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTSETSTA1" ref="gaa62c3d549a922b8aa9e327b27256d992" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa62c3d549a922b8aa9e327b27256d992">REG_UDPHS_EPTSETSTA1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C134U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Set Status Register (endpoint = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1426a9d592239a5403eace9d67fbf9a8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCLRSTA1" ref="ga1426a9d592239a5403eace9d67fbf9a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1426a9d592239a5403eace9d67fbf9a8">REG_UDPHS_EPTCLRSTA1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C138U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Clear Status Register (endpoint = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab25fb8dff91004dda31bab267ebc8c8a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTSTA1" ref="gab25fb8dff91004dda31bab267ebc8c8a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab25fb8dff91004dda31bab267ebc8c8a">REG_UDPHS_EPTSTA1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803C13CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Status Register (endpoint = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9878080853659382674e84319c900e3d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCFG2" ref="ga9878080853659382674e84319c900e3d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9878080853659382674e84319c900e3d">REG_UDPHS_EPTCFG2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C140U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Configuration Register (endpoint = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb1caebdda9bbadb3b1470a5967429f4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCTLENB2" ref="gadb1caebdda9bbadb3b1470a5967429f4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gadb1caebdda9bbadb3b1470a5967429f4">REG_UDPHS_EPTCTLENB2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C144U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Control Enable Register (endpoint = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ea91029fa1a1a5c032783b06a3d1677"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCTLDIS2" ref="ga4ea91029fa1a1a5c032783b06a3d1677" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4ea91029fa1a1a5c032783b06a3d1677">REG_UDPHS_EPTCTLDIS2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C148U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Control Disable Register (endpoint = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga596a0b4516fa390fdddfa268dbdd2c0c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCTL2" ref="ga596a0b4516fa390fdddfa268dbdd2c0c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga596a0b4516fa390fdddfa268dbdd2c0c">REG_UDPHS_EPTCTL2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803C14CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Control Register (endpoint = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae71ffb85c7464332858384491636ab7a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTSETSTA2" ref="gae71ffb85c7464332858384491636ab7a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae71ffb85c7464332858384491636ab7a">REG_UDPHS_EPTSETSTA2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C154U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Set Status Register (endpoint = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0274590af4edc936547a427c5a51ef0a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCLRSTA2" ref="ga0274590af4edc936547a427c5a51ef0a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0274590af4edc936547a427c5a51ef0a">REG_UDPHS_EPTCLRSTA2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C158U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Clear Status Register (endpoint = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ded201754e898ed496d2b038e216385"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTSTA2" ref="ga9ded201754e898ed496d2b038e216385" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9ded201754e898ed496d2b038e216385">REG_UDPHS_EPTSTA2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803C15CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Status Register (endpoint = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga69869782a98952b2b999c327fc804d0d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCFG3" ref="ga69869782a98952b2b999c327fc804d0d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga69869782a98952b2b999c327fc804d0d">REG_UDPHS_EPTCFG3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C160U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Configuration Register (endpoint = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1660ffeff75165e73916558c756d1d25"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCTLENB3" ref="ga1660ffeff75165e73916558c756d1d25" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1660ffeff75165e73916558c756d1d25">REG_UDPHS_EPTCTLENB3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C164U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Control Enable Register (endpoint = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab4601da0375e80aa1ac2bf0d845cf834"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCTLDIS3" ref="gab4601da0375e80aa1ac2bf0d845cf834" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab4601da0375e80aa1ac2bf0d845cf834">REG_UDPHS_EPTCTLDIS3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C168U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Control Disable Register (endpoint = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6fd2450e7c05fa2f7eee889a4fd954f2"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCTL3" ref="ga6fd2450e7c05fa2f7eee889a4fd954f2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6fd2450e7c05fa2f7eee889a4fd954f2">REG_UDPHS_EPTCTL3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803C16CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Control Register (endpoint = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga04120256cbca80a72788c59d3f609d8b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTSETSTA3" ref="ga04120256cbca80a72788c59d3f609d8b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga04120256cbca80a72788c59d3f609d8b">REG_UDPHS_EPTSETSTA3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C174U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Set Status Register (endpoint = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8cb9c5018f65321cb21bd386b8e2df87"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCLRSTA3" ref="ga8cb9c5018f65321cb21bd386b8e2df87" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8cb9c5018f65321cb21bd386b8e2df87">REG_UDPHS_EPTCLRSTA3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C178U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Clear Status Register (endpoint = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d32688f1f4458d6ed17d7e765db942c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTSTA3" ref="ga5d32688f1f4458d6ed17d7e765db942c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5d32688f1f4458d6ed17d7e765db942c">REG_UDPHS_EPTSTA3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803C17CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Status Register (endpoint = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79970134e403d572a41acd13afdc2990"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCFG4" ref="ga79970134e403d572a41acd13afdc2990" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga79970134e403d572a41acd13afdc2990">REG_UDPHS_EPTCFG4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C180U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Configuration Register (endpoint = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b8cd5fa27b79db84db7fa04d9af14d3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCTLENB4" ref="ga1b8cd5fa27b79db84db7fa04d9af14d3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1b8cd5fa27b79db84db7fa04d9af14d3">REG_UDPHS_EPTCTLENB4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C184U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Control Enable Register (endpoint = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96b18521c0069295ffc2c10c82eaa8dd"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCTLDIS4" ref="ga96b18521c0069295ffc2c10c82eaa8dd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga96b18521c0069295ffc2c10c82eaa8dd">REG_UDPHS_EPTCTLDIS4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C188U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Control Disable Register (endpoint = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf1294b6a5242bef50cd5a320d0229e6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCTL4" ref="gaaf1294b6a5242bef50cd5a320d0229e6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaaf1294b6a5242bef50cd5a320d0229e6">REG_UDPHS_EPTCTL4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803C18CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Control Register (endpoint = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2bf6887ceac99618cd5875d081ad5c0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTSETSTA4" ref="gab2bf6887ceac99618cd5875d081ad5c0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab2bf6887ceac99618cd5875d081ad5c0">REG_UDPHS_EPTSETSTA4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C194U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Set Status Register (endpoint = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8791b3c0424eead620340dba66936cd4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCLRSTA4" ref="ga8791b3c0424eead620340dba66936cd4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8791b3c0424eead620340dba66936cd4">REG_UDPHS_EPTCLRSTA4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C198U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Clear Status Register (endpoint = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac97d21b9e9cdc1bb1b010a501a45a550"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTSTA4" ref="gac97d21b9e9cdc1bb1b010a501a45a550" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac97d21b9e9cdc1bb1b010a501a45a550">REG_UDPHS_EPTSTA4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803C19CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Status Register (endpoint = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97bc8851625d349ec711a406f35a7d3e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCFG5" ref="ga97bc8851625d349ec711a406f35a7d3e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga97bc8851625d349ec711a406f35a7d3e">REG_UDPHS_EPTCFG5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C1A0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Configuration Register (endpoint = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac978e1c2b02c14c434a19bc8cc0baa49"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCTLENB5" ref="gac978e1c2b02c14c434a19bc8cc0baa49" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac978e1c2b02c14c434a19bc8cc0baa49">REG_UDPHS_EPTCTLENB5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C1A4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Control Enable Register (endpoint = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81ed4d25dfbed77b2909568cf7c13d87"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCTLDIS5" ref="ga81ed4d25dfbed77b2909568cf7c13d87" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga81ed4d25dfbed77b2909568cf7c13d87">REG_UDPHS_EPTCTLDIS5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C1A8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Control Disable Register (endpoint = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07f7ea48e9dff97c7a8022d436db100d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCTL5" ref="ga07f7ea48e9dff97c7a8022d436db100d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga07f7ea48e9dff97c7a8022d436db100d">REG_UDPHS_EPTCTL5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803C1ACU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Control Register (endpoint = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga407be51a77cc1bf4a65fd9d45e347baa"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTSETSTA5" ref="ga407be51a77cc1bf4a65fd9d45e347baa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga407be51a77cc1bf4a65fd9d45e347baa">REG_UDPHS_EPTSETSTA5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C1B4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Set Status Register (endpoint = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24ed2911dc34ee1e759397eedbfa6d2f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCLRSTA5" ref="ga24ed2911dc34ee1e759397eedbfa6d2f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga24ed2911dc34ee1e759397eedbfa6d2f">REG_UDPHS_EPTCLRSTA5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C1B8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Clear Status Register (endpoint = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab8ca7f708629ff4fc1bc56c9835e736"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTSTA5" ref="gaab8ca7f708629ff4fc1bc56c9835e736" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaab8ca7f708629ff4fc1bc56c9835e736">REG_UDPHS_EPTSTA5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803C1BCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Status Register (endpoint = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae22bb133aa7de0454162ec329d0569db"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCFG6" ref="gae22bb133aa7de0454162ec329d0569db" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae22bb133aa7de0454162ec329d0569db">REG_UDPHS_EPTCFG6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C1C0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Configuration Register (endpoint = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1075549eb6d5271cf4bbdd9a5668376c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCTLENB6" ref="ga1075549eb6d5271cf4bbdd9a5668376c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1075549eb6d5271cf4bbdd9a5668376c">REG_UDPHS_EPTCTLENB6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C1C4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Control Enable Register (endpoint = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5db5f2ff1f176779a9feaf9e7710277b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCTLDIS6" ref="ga5db5f2ff1f176779a9feaf9e7710277b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5db5f2ff1f176779a9feaf9e7710277b">REG_UDPHS_EPTCTLDIS6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C1C8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Control Disable Register (endpoint = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5cce07b6988a742fb98bdaf7c1cbca90"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCTL6" ref="ga5cce07b6988a742fb98bdaf7c1cbca90" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5cce07b6988a742fb98bdaf7c1cbca90">REG_UDPHS_EPTCTL6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803C1CCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Control Register (endpoint = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae092acf0d754533f4230d559ff077c6f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTSETSTA6" ref="gae092acf0d754533f4230d559ff077c6f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae092acf0d754533f4230d559ff077c6f">REG_UDPHS_EPTSETSTA6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C1D4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Set Status Register (endpoint = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga746d33b0364da03ade37de048a0d91fa"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTCLRSTA6" ref="ga746d33b0364da03ade37de048a0d91fa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga746d33b0364da03ade37de048a0d91fa">REG_UDPHS_EPTCLRSTA6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF803C1D8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Clear Status Register (endpoint = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ff334c56ef3da2f5efa0f94f7064e95"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_EPTSTA6" ref="ga3ff334c56ef3da2f5efa0f94f7064e95" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3ff334c56ef3da2f5efa0f94f7064e95">REG_UDPHS_EPTSTA6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF803C1DCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS <a class="el" href="struct_endpoint.html">Endpoint</a> Status Register (endpoint = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0ecffd0622b75a3f98b1087e99c87cf"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMANXTDSC0" ref="gac0ecffd0622b75a3f98b1087e99c87cf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac0ecffd0622b75a3f98b1087e99c87cf">REG_UDPHS_DMANXTDSC0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C300U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Next Descriptor Address Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11f358f4d1e570d63bb35e77dddb9353"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMAADDRESS0" ref="ga11f358f4d1e570d63bb35e77dddb9353" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga11f358f4d1e570d63bb35e77dddb9353">REG_UDPHS_DMAADDRESS0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C304U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Channel Address Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1204eb81688838eb6e627d1a61ee20bd"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMACONTROL0" ref="ga1204eb81688838eb6e627d1a61ee20bd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1204eb81688838eb6e627d1a61ee20bd">REG_UDPHS_DMACONTROL0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C308U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Channel Control Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ee61659ed2f9e276cee64b031779f5e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMASTATUS0" ref="ga3ee61659ed2f9e276cee64b031779f5e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3ee61659ed2f9e276cee64b031779f5e">REG_UDPHS_DMASTATUS0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C30CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Channel Status Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga265c29b9ecb8042685aedb2a7df320cb"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMANXTDSC1" ref="ga265c29b9ecb8042685aedb2a7df320cb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga265c29b9ecb8042685aedb2a7df320cb">REG_UDPHS_DMANXTDSC1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C310U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Next Descriptor Address Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacbd4ba63374cddadd98667de3c4e5ef1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMAADDRESS1" ref="gacbd4ba63374cddadd98667de3c4e5ef1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gacbd4ba63374cddadd98667de3c4e5ef1">REG_UDPHS_DMAADDRESS1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C314U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Channel Address Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09f1063d80cfe47f226b1a9ca15401ee"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMACONTROL1" ref="ga09f1063d80cfe47f226b1a9ca15401ee" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga09f1063d80cfe47f226b1a9ca15401ee">REG_UDPHS_DMACONTROL1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C318U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Channel Control Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae713f650d747cd499a0a21ff5d809c88"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMASTATUS1" ref="gae713f650d747cd499a0a21ff5d809c88" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae713f650d747cd499a0a21ff5d809c88">REG_UDPHS_DMASTATUS1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C31CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Channel Status Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1cebb8cadcb74d07f6fe5ba6b2b0627"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMANXTDSC2" ref="gaa1cebb8cadcb74d07f6fe5ba6b2b0627" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa1cebb8cadcb74d07f6fe5ba6b2b0627">REG_UDPHS_DMANXTDSC2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C320U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Next Descriptor Address Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga58598e84971815b3dbcdd05bffd0e7fd"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMAADDRESS2" ref="ga58598e84971815b3dbcdd05bffd0e7fd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga58598e84971815b3dbcdd05bffd0e7fd">REG_UDPHS_DMAADDRESS2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C324U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Channel Address Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1dd265a5c5cf1624b8972d2cfdc65f89"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMACONTROL2" ref="ga1dd265a5c5cf1624b8972d2cfdc65f89" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1dd265a5c5cf1624b8972d2cfdc65f89">REG_UDPHS_DMACONTROL2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C328U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Channel Control Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa14b282b41fe6eda7d21f544ea7b3026"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMASTATUS2" ref="gaa14b282b41fe6eda7d21f544ea7b3026" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa14b282b41fe6eda7d21f544ea7b3026">REG_UDPHS_DMASTATUS2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C32CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Channel Status Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab66e0dcf05a4994869fe052c4c00def2"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMANXTDSC3" ref="gab66e0dcf05a4994869fe052c4c00def2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab66e0dcf05a4994869fe052c4c00def2">REG_UDPHS_DMANXTDSC3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C330U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Next Descriptor Address Register (channel = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1da1eaf6d73109dc818de52ec47f14d4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMAADDRESS3" ref="ga1da1eaf6d73109dc818de52ec47f14d4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1da1eaf6d73109dc818de52ec47f14d4">REG_UDPHS_DMAADDRESS3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C334U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Channel Address Register (channel = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga020f7a4d35f85fd460074aab3f43bff7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMACONTROL3" ref="ga020f7a4d35f85fd460074aab3f43bff7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga020f7a4d35f85fd460074aab3f43bff7">REG_UDPHS_DMACONTROL3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C338U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Channel Control Register (channel = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30937789a1b18535c82dfd42821adb9e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMASTATUS3" ref="ga30937789a1b18535c82dfd42821adb9e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga30937789a1b18535c82dfd42821adb9e">REG_UDPHS_DMASTATUS3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C33CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Channel Status Register (channel = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaedfd5b64e61f2d20c51c2fa9f477836e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMANXTDSC4" ref="gaedfd5b64e61f2d20c51c2fa9f477836e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaedfd5b64e61f2d20c51c2fa9f477836e">REG_UDPHS_DMANXTDSC4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C340U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Next Descriptor Address Register (channel = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad2c2947d7a34054be42efe6713ecf4f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMAADDRESS4" ref="gaad2c2947d7a34054be42efe6713ecf4f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaad2c2947d7a34054be42efe6713ecf4f">REG_UDPHS_DMAADDRESS4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C344U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Channel Address Register (channel = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2a9a851fda42cc86c40b2c7c8350fb6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMACONTROL4" ref="gaf2a9a851fda42cc86c40b2c7c8350fb6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf2a9a851fda42cc86c40b2c7c8350fb6">REG_UDPHS_DMACONTROL4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C348U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Channel Control Register (channel = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11bf8f24fb59c6fccd98302366f34973"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMASTATUS4" ref="ga11bf8f24fb59c6fccd98302366f34973" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga11bf8f24fb59c6fccd98302366f34973">REG_UDPHS_DMASTATUS4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C34CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Channel Status Register (channel = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae371360d0b05a93a43eef2a12d1e1e55"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMANXTDSC5" ref="gae371360d0b05a93a43eef2a12d1e1e55" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae371360d0b05a93a43eef2a12d1e1e55">REG_UDPHS_DMANXTDSC5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C350U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Next Descriptor Address Register (channel = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3aa0662bd21d81704102941bebb8e76"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMAADDRESS5" ref="gaf3aa0662bd21d81704102941bebb8e76" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf3aa0662bd21d81704102941bebb8e76">REG_UDPHS_DMAADDRESS5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C354U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Channel Address Register (channel = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b488bea557767ffe36de5f1b1f81212"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMACONTROL5" ref="ga4b488bea557767ffe36de5f1b1f81212" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4b488bea557767ffe36de5f1b1f81212">REG_UDPHS_DMACONTROL5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C358U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Channel Control Register (channel = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa4f3ce2cddaec22b885f229bb331e22"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UDPHS_DMASTATUS5" ref="gafa4f3ce2cddaec22b885f229bb331e22" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafa4f3ce2cddaec22b885f229bb331e22">REG_UDPHS_DMASTATUS5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF803C35CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDPHS) UDPHS DMA Channel Status Register (channel = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga71e10fa083d51fc0b46758c4238bd19a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UART0_CR" ref="ga71e10fa083d51fc0b46758c4238bd19a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga71e10fa083d51fc0b46758c4238bd19a">REG_UART0_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8040000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5b8d2e113232b2248e9b3818a0d4cf4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UART0_MR" ref="gaa5b8d2e113232b2248e9b3818a0d4cf4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa5b8d2e113232b2248e9b3818a0d4cf4">REG_UART0_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8040004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae20f576d1cdc68cd1237a29d112d0429"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UART0_IER" ref="gae20f576d1cdc68cd1237a29d112d0429" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae20f576d1cdc68cd1237a29d112d0429">REG_UART0_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8040008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabed421a2cc6012cde64ff5e078504344"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UART0_IDR" ref="gabed421a2cc6012cde64ff5e078504344" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabed421a2cc6012cde64ff5e078504344">REG_UART0_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF804000CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4472667a40bef2541fff2362a8ef586"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UART0_IMR" ref="gad4472667a40bef2541fff2362a8ef586" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad4472667a40bef2541fff2362a8ef586">REG_UART0_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8040010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab906cfaf383a08e24d40032282addd9d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UART0_SR" ref="gab906cfaf383a08e24d40032282addd9d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab906cfaf383a08e24d40032282addd9d">REG_UART0_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8040014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga21c9af3ce7efb48026e4ac98220551c3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UART0_RHR" ref="ga21c9af3ce7efb48026e4ac98220551c3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga21c9af3ce7efb48026e4ac98220551c3">REG_UART0_RHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8040018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Receive Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f77835e201e8286aca21475f67af17e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UART0_THR" ref="ga6f77835e201e8286aca21475f67af17e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6f77835e201e8286aca21475f67af17e">REG_UART0_THR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF804001CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Transmit Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga61c37295696b5145a1d477a3ea68157c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UART0_BRGR" ref="ga61c37295696b5145a1d477a3ea68157c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga61c37295696b5145a1d477a3ea68157c">REG_UART0_BRGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8040020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Baud Rate Generator Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ecd346e3a81d8d023fd85248fe065b8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UART1_CR" ref="ga2ecd346e3a81d8d023fd85248fe065b8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2ecd346e3a81d8d023fd85248fe065b8">REG_UART1_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8044000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga989c937631583599cf74ec5459c0a221"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UART1_MR" ref="ga989c937631583599cf74ec5459c0a221" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga989c937631583599cf74ec5459c0a221">REG_UART1_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8044004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e9a596dc3c096cedc93092f4118b4ef"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UART1_IER" ref="ga7e9a596dc3c096cedc93092f4118b4ef" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7e9a596dc3c096cedc93092f4118b4ef">REG_UART1_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF8044008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1170b1012543e53a6c17a552aa2692d4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UART1_IDR" ref="ga1170b1012543e53a6c17a552aa2692d4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1170b1012543e53a6c17a552aa2692d4">REG_UART1_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF804400CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga497b50becf052e59f61443a990ece1b6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UART1_IMR" ref="ga497b50becf052e59f61443a990ece1b6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga497b50becf052e59f61443a990ece1b6">REG_UART1_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8044010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabcc8eae986c2f41bddf7417f7a807a70"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UART1_SR" ref="gabcc8eae986c2f41bddf7417f7a807a70" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabcc8eae986c2f41bddf7417f7a807a70">REG_UART1_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8044014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga734bf64b8edfe0ec0768f09841bd8b48"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UART1_RHR" ref="ga734bf64b8edfe0ec0768f09841bd8b48" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga734bf64b8edfe0ec0768f09841bd8b48">REG_UART1_RHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF8044018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Receive Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e91fb793e33b7c996c0e9ae81612fea"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UART1_THR" ref="ga9e91fb793e33b7c996c0e9ae81612fea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9e91fb793e33b7c996c0e9ae81612fea">REG_UART1_THR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF804401CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Transmit Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa56cab56ec44777642f596f2c82e331d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_UART1_BRGR" ref="gaa56cab56ec44777642f596f2c82e331d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa56cab56ec44777642f596f2c82e331d">REG_UART1_BRGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF8044020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Baud Rate Generator Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga06132fc9629bcf0ac46cec661b73452f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_ADC_CR" ref="ga06132fc9629bcf0ac46cec661b73452f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga06132fc9629bcf0ac46cec661b73452f">REG_ADC_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF804C000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3eda1acb468833b43216b7807d13d002"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_ADC_MR" ref="ga3eda1acb468833b43216b7807d13d002" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3eda1acb468833b43216b7807d13d002">REG_ADC_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF804C004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30f97cb19ae9d98d1e778c3ba9790b0a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_ADC_SEQR1" ref="ga30f97cb19ae9d98d1e778c3ba9790b0a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga30f97cb19ae9d98d1e778c3ba9790b0a">REG_ADC_SEQR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF804C008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Channel Sequence Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa090c56a05ef43e7b02c5461687d493e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_ADC_SEQR2" ref="gaa090c56a05ef43e7b02c5461687d493e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa090c56a05ef43e7b02c5461687d493e">REG_ADC_SEQR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF804C00CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Channel Sequence Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaea677c7b67347f68f831f073f20a5bb9"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_ADC_CHER" ref="gaea677c7b67347f68f831f073f20a5bb9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaea677c7b67347f68f831f073f20a5bb9">REG_ADC_CHER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF804C010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Channel Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e391d8cd7f912683342b25e8046ac2e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_ADC_CHDR" ref="ga1e391d8cd7f912683342b25e8046ac2e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1e391d8cd7f912683342b25e8046ac2e">REG_ADC_CHDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF804C014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Channel Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82e4f794f9f6e785001fa7c69d014836"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_ADC_CHSR" ref="ga82e4f794f9f6e785001fa7c69d014836" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga82e4f794f9f6e785001fa7c69d014836">REG_ADC_CHSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF804C018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Channel Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab150e82eb2768a7c68ba9536c578f145"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_ADC_LCDR" ref="gab150e82eb2768a7c68ba9536c578f145" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab150e82eb2768a7c68ba9536c578f145">REG_ADC_LCDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF804C020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Last Converted Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef0b0b74969367efb94cbab6a80b482d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_ADC_IER" ref="gaef0b0b74969367efb94cbab6a80b482d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaef0b0b74969367efb94cbab6a80b482d">REG_ADC_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF804C024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga04c7e6bf1812cbd101b23bc597620563"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_ADC_IDR" ref="ga04c7e6bf1812cbd101b23bc597620563" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga04c7e6bf1812cbd101b23bc597620563">REG_ADC_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xF804C028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab190f8e7b96510d26e088e3404ca4bea"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_ADC_IMR" ref="gab190f8e7b96510d26e088e3404ca4bea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab190f8e7b96510d26e088e3404ca4bea">REG_ADC_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF804C02CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d52326ec7d2085a6d8063b30652a9f4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_ADC_ISR" ref="ga7d52326ec7d2085a6d8063b30652a9f4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7d52326ec7d2085a6d8063b30652a9f4">REG_ADC_ISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF804C030U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf15f8aec99da3b304f680ccfaf6fff5b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_ADC_OVER" ref="gaf15f8aec99da3b304f680ccfaf6fff5b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf15f8aec99da3b304f680ccfaf6fff5b">REG_ADC_OVER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF804C03CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Overrun Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed228f47a47183bd8477145a59fbb96f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_ADC_EMR" ref="gaed228f47a47183bd8477145a59fbb96f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaed228f47a47183bd8477145a59fbb96f">REG_ADC_EMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF804C040U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Extended Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5259af8c25e4a85dbeea5bd5a187f132"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_ADC_CWR" ref="ga5259af8c25e4a85dbeea5bd5a187f132" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5259af8c25e4a85dbeea5bd5a187f132">REG_ADC_CWR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF804C044U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Compare Window Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf05d788c19721d4d00c3d11f27fa79c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_ADC_CDR" ref="gabf05d788c19721d4d00c3d11f27fa79c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabf05d788c19721d4d00c3d11f27fa79c">REG_ADC_CDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF804C050U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Channel Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga69b9df8e43bb4792ad057b61c4d8d97d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_ADC_TSMR" ref="ga69b9df8e43bb4792ad057b61c4d8d97d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga69b9df8e43bb4792ad057b61c4d8d97d">REG_ADC_TSMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF804C0B0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Touchscreen Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7342857f024cdec2f653c14f0773cd1e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_ADC_XPOSR" ref="ga7342857f024cdec2f653c14f0773cd1e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7342857f024cdec2f653c14f0773cd1e">REG_ADC_XPOSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF804C0B4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Touchscreen X Position Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3805b64071cce567142d469c9de4b0c5"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_ADC_YPOSR" ref="ga3805b64071cce567142d469c9de4b0c5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3805b64071cce567142d469c9de4b0c5">REG_ADC_YPOSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF804C0B8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Touchscreen Y Position Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga730ef1174b1341ffd472a815befbe159"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_ADC_PRESSR" ref="ga730ef1174b1341ffd472a815befbe159" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga730ef1174b1341ffd472a815befbe159">REG_ADC_PRESSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF804C0BCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Touchscreen Pressure Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa431b4114bce45e93361151f77204591"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_ADC_TRGR" ref="gaa431b4114bce45e93361151f77204591" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa431b4114bce45e93361151f77204591">REG_ADC_TRGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF804C0C0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Trigger Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga374fbf1755c652e2c94b8bcdcd401f29"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_ADC_WPMR" ref="ga374fbf1755c652e2c94b8bcdcd401f29" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga374fbf1755c652e2c94b8bcdcd401f29">REG_ADC_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xF804C0E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40f1758ed47fa56380250b7acad5c20c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_ADC_WPSR" ref="ga40f1758ed47fa56380250b7acad5c20c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga40f1758ed47fa56380250b7acad5c20c">REG_ADC_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xF804C0E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7977d29b6e71f36c98a85ee1154d7a9e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_MCFG" ref="ga7977d29b6e71f36c98a85ee1154d7a9e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7977d29b6e71f36c98a85ee1154d7a9e">REG_MATRIX_MCFG</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDE00U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Master Configuration Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga440d3b98390d06df9c5f2ced0d73d2db"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_SCFG" ref="ga440d3b98390d06df9c5f2ced0d73d2db" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga440d3b98390d06df9c5f2ced0d73d2db">REG_MATRIX_SCFG</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDE40U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Slave Configuration Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga71bd6850f2ca692fb04d2c67978aac62"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_PRAS0" ref="ga71bd6850f2ca692fb04d2c67978aac62" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga71bd6850f2ca692fb04d2c67978aac62">REG_MATRIX_PRAS0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDE80U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register A for Slave 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa182ef98c9b959617f40801395c9b5bf"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_PRBS0" ref="gaa182ef98c9b959617f40801395c9b5bf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa182ef98c9b959617f40801395c9b5bf">REG_MATRIX_PRBS0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDE84U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register B for Slave 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadde2fd365885e62ab277d12b33dffe96"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_PRAS1" ref="gadde2fd365885e62ab277d12b33dffe96" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gadde2fd365885e62ab277d12b33dffe96">REG_MATRIX_PRAS1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDE88U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register A for Slave 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga745f724e757114db7920475205557085"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_PRBS1" ref="ga745f724e757114db7920475205557085" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga745f724e757114db7920475205557085">REG_MATRIX_PRBS1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDE8CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register B for Slave 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga942eae58779e2b1117344a2dc78080c2"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_PRAS2" ref="ga942eae58779e2b1117344a2dc78080c2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga942eae58779e2b1117344a2dc78080c2">REG_MATRIX_PRAS2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDE90U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register A for Slave 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf22698ef69da376cc519ba05d34cb5f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_PRBS2" ref="gacf22698ef69da376cc519ba05d34cb5f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gacf22698ef69da376cc519ba05d34cb5f">REG_MATRIX_PRBS2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDE94U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register B for Slave 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d048d1fc7aa9b531bd9e7f9a1612b03"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_PRAS3" ref="ga3d048d1fc7aa9b531bd9e7f9a1612b03" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3d048d1fc7aa9b531bd9e7f9a1612b03">REG_MATRIX_PRAS3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDE98U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register A for Slave 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf8510882ee03754151f3184eb14da5f5"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_PRBS3" ref="gaf8510882ee03754151f3184eb14da5f5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf8510882ee03754151f3184eb14da5f5">REG_MATRIX_PRBS3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDE9CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register B for Slave 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab12765c576e368bc63997e84498eee8d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_PRAS4" ref="gab12765c576e368bc63997e84498eee8d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab12765c576e368bc63997e84498eee8d">REG_MATRIX_PRAS4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDEA0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register A for Slave 4 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga378f9ab5615625dd97932ddc84e3fe86"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_PRBS4" ref="ga378f9ab5615625dd97932ddc84e3fe86" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga378f9ab5615625dd97932ddc84e3fe86">REG_MATRIX_PRBS4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDEA4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register B for Slave 4 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac4cc4ab94877b82a073eca2d68ba525b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_PRAS5" ref="gac4cc4ab94877b82a073eca2d68ba525b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac4cc4ab94877b82a073eca2d68ba525b">REG_MATRIX_PRAS5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDEA8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register A for Slave 5 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26c5221f6950cfb745b3ecc145003c47"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_PRBS5" ref="ga26c5221f6950cfb745b3ecc145003c47" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga26c5221f6950cfb745b3ecc145003c47">REG_MATRIX_PRBS5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDEACU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register B for Slave 5 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bc9ed1c5ba287a307c3333f686dccee"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_PRAS6" ref="ga5bc9ed1c5ba287a307c3333f686dccee" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5bc9ed1c5ba287a307c3333f686dccee">REG_MATRIX_PRAS6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDEB0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register A for Slave 6 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f6faceaaad74f01a02e3665f9898e15"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_PRBS6" ref="ga0f6faceaaad74f01a02e3665f9898e15" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0f6faceaaad74f01a02e3665f9898e15">REG_MATRIX_PRBS6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDEB4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register B for Slave 6 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad0f438dd591366a56df06ed92f0189e8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_PRAS7" ref="gad0f438dd591366a56df06ed92f0189e8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad0f438dd591366a56df06ed92f0189e8">REG_MATRIX_PRAS7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDEB8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register A for Slave 7 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad72da2bb937bedd39be304382e18b54b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_PRBS7" ref="gad72da2bb937bedd39be304382e18b54b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad72da2bb937bedd39be304382e18b54b">REG_MATRIX_PRBS7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDEBCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register B for Slave 7 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bdeef4313edf094baaaacbb45eb6fca"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_PRAS8" ref="ga5bdeef4313edf094baaaacbb45eb6fca" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5bdeef4313edf094baaaacbb45eb6fca">REG_MATRIX_PRAS8</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDEC0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register A for Slave 8 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57121756a93300a0cb8e0d8cc94e0749"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_PRBS8" ref="ga57121756a93300a0cb8e0d8cc94e0749" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga57121756a93300a0cb8e0d8cc94e0749">REG_MATRIX_PRBS8</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDEC4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register B for Slave 8 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd300bd305c87e72aae1c1c8c9c4a07b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_PRAS9" ref="gabd300bd305c87e72aae1c1c8c9c4a07b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabd300bd305c87e72aae1c1c8c9c4a07b">REG_MATRIX_PRAS9</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDEC8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register A for Slave 9 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga05721cdfb611a6e1d4f1048e8c78b181"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_PRBS9" ref="ga05721cdfb611a6e1d4f1048e8c78b181" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga05721cdfb611a6e1d4f1048e8c78b181">REG_MATRIX_PRBS9</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDECCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register B for Slave 9 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga03bfdb0743bf36b2acac9b0354a33557"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_MRCR" ref="ga03bfdb0743bf36b2acac9b0354a33557" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga03bfdb0743bf36b2acac9b0354a33557">REG_MATRIX_MRCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDF00U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Master Remap Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44a30c0a211fcb06c9c4e198751d2434"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_WPMR" ref="ga44a30c0a211fcb06c9c4e198751d2434" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga44a30c0a211fcb06c9c4e198751d2434">REG_MATRIX_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFDFE4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44109d2990d45960d8cdd7fb93d763a2"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_MATRIX_WPSR" ref="ga44109d2990d45960d8cdd7fb93d763a2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga44109d2990d45960d8cdd7fb93d763a2">REG_MATRIX_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFDFE8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafaba47a6ec22135a60ba540cd5c3ef75"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_CFG" ref="gafaba47a6ec22135a60ba540cd5c3ef75" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafaba47a6ec22135a60ba540cd5c3ef75">REG_PMECC_CFG</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFE000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC Configuration Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0ce7deb9d479eed99f375aed8318a8b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_SAREA" ref="gaf0ce7deb9d479eed99f375aed8318a8b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf0ce7deb9d479eed99f375aed8318a8b">REG_PMECC_SAREA</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFE004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC Spare Area Size Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga04e2d9d518db5dd2797b310460b64387"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_SADDR" ref="ga04e2d9d518db5dd2797b310460b64387" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga04e2d9d518db5dd2797b310460b64387">REG_PMECC_SADDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFE008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC Start Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2c8d2c6477691d4cc1b698fee501d56b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_EADDR" ref="ga2c8d2c6477691d4cc1b698fee501d56b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2c8d2c6477691d4cc1b698fee501d56b">REG_PMECC_EADDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFE00CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC End Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2ba42f46e753b99609dc4065f3a9cc4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_CLK" ref="gae2ba42f46e753b99609dc4065f3a9cc4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae2ba42f46e753b99609dc4065f3a9cc4">REG_PMECC_CLK</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFE010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC Clock Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga575d03eb0cf458ab7398b8e90f9f41f3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_CTRL" ref="ga575d03eb0cf458ab7398b8e90f9f41f3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga575d03eb0cf458ab7398b8e90f9f41f3">REG_PMECC_CTRL</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFE014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c9798f475fcc8e0d1bf6be75b7bb48f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_SR" ref="ga7c9798f475fcc8e0d1bf6be75b7bb48f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7c9798f475fcc8e0d1bf6be75b7bb48f">REG_PMECC_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f7990fc175839afc2f9a08891d5bdd7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_IER" ref="ga9f7990fc175839afc2f9a08891d5bdd7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9f7990fc175839afc2f9a08891d5bdd7">REG_PMECC_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFE01CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC Interrupt Enable register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf309acdb416ec30681aa4dc5a1062369"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_IDR" ref="gaf309acdb416ec30681aa4dc5a1062369" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf309acdb416ec30681aa4dc5a1062369">REG_PMECC_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFE020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7dba0a8bf35b7c82c36e0c80374b5a56"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_IMR" ref="ga7dba0a8bf35b7c82c36e0c80374b5a56" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7dba0a8bf35b7c82c36e0c80374b5a56">REG_PMECC_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9e6175085d9f115d9e2c9dbb6244b26"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ISR" ref="gaa9e6175085d9f115d9e2c9dbb6244b26" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa9e6175085d9f115d9e2c9dbb6244b26">REG_PMECC_ISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga12d25f72ad550686aa59048a9abe8768"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC0_0" ref="ga12d25f72ad550686aa59048a9abe8768" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga12d25f72ad550686aa59048a9abe8768">REG_PMECC_ECC0_0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE040U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 0 Register (sec_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad0b05e99d0629401996165c0ed63f0df"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC1_0" ref="gad0b05e99d0629401996165c0ed63f0df" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad0b05e99d0629401996165c0ed63f0df">REG_PMECC_ECC1_0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE044U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 1 Register (sec_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaadf1e6ede2600ae2b83f1ac65641922d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC2_0" ref="gaadf1e6ede2600ae2b83f1ac65641922d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaadf1e6ede2600ae2b83f1ac65641922d">REG_PMECC_ECC2_0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE048U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 2 Register (sec_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2df98f4cf22a74619ce47878641068dd"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC3_0" ref="ga2df98f4cf22a74619ce47878641068dd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2df98f4cf22a74619ce47878641068dd">REG_PMECC_ECC3_0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE04CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 3 Register (sec_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf6935ebd2cfa797003ae73a960e9f702"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC4_0" ref="gaf6935ebd2cfa797003ae73a960e9f702" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf6935ebd2cfa797003ae73a960e9f702">REG_PMECC_ECC4_0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE050U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 4 Register (sec_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9230ae74b1f561ebf784003a7d545c63"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC5_0" ref="ga9230ae74b1f561ebf784003a7d545c63" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9230ae74b1f561ebf784003a7d545c63">REG_PMECC_ECC5_0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE054U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 5 Register (sec_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga061be3e50b8e79f40050f7214ca54d85"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC6_0" ref="ga061be3e50b8e79f40050f7214ca54d85" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga061be3e50b8e79f40050f7214ca54d85">REG_PMECC_ECC6_0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE058U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 6 Register (sec_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d02165b3e548d5ff22cd808fbb6331c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC7_0" ref="ga5d02165b3e548d5ff22cd808fbb6331c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5d02165b3e548d5ff22cd808fbb6331c">REG_PMECC_ECC7_0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE05CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 7 Register (sec_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c3842b950ce29b05efd70e0b4c30d89"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC8_0" ref="ga7c3842b950ce29b05efd70e0b4c30d89" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7c3842b950ce29b05efd70e0b4c30d89">REG_PMECC_ECC8_0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE060U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 8 Register (sec_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaebdeb264a85ba286c6a4ced0a45da70c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC9_0" ref="gaebdeb264a85ba286c6a4ced0a45da70c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaebdeb264a85ba286c6a4ced0a45da70c">REG_PMECC_ECC9_0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE064U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 9 Register (sec_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab6648d7fd391009a879a6452821e78b0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC10_0" ref="gab6648d7fd391009a879a6452821e78b0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab6648d7fd391009a879a6452821e78b0">REG_PMECC_ECC10_0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE068U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 10 Register (sec_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5df2e60045e05017f94773cae0a2f39e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC0_1" ref="ga5df2e60045e05017f94773cae0a2f39e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5df2e60045e05017f94773cae0a2f39e">REG_PMECC_ECC0_1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE080U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 0 Register (sec_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae1ba8e01390e07a63b521084e7b3a504"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC1_1" ref="gae1ba8e01390e07a63b521084e7b3a504" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae1ba8e01390e07a63b521084e7b3a504">REG_PMECC_ECC1_1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE084U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 1 Register (sec_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37209263bfdec55f53902aeb5a8acc89"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC2_1" ref="ga37209263bfdec55f53902aeb5a8acc89" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga37209263bfdec55f53902aeb5a8acc89">REG_PMECC_ECC2_1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE088U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 2 Register (sec_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1515d6379c6d5ecef602db21d6d34be"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC3_1" ref="gab1515d6379c6d5ecef602db21d6d34be" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab1515d6379c6d5ecef602db21d6d34be">REG_PMECC_ECC3_1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE08CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 3 Register (sec_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a0bfa810137dfe18d04bd85f5c05523"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC4_1" ref="ga2a0bfa810137dfe18d04bd85f5c05523" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2a0bfa810137dfe18d04bd85f5c05523">REG_PMECC_ECC4_1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE090U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 4 Register (sec_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24a385863b8b3d234197fb98e2d233a3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC5_1" ref="ga24a385863b8b3d234197fb98e2d233a3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga24a385863b8b3d234197fb98e2d233a3">REG_PMECC_ECC5_1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE094U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 5 Register (sec_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37de2ec50377655fabf5414b714f54b7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC6_1" ref="ga37de2ec50377655fabf5414b714f54b7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga37de2ec50377655fabf5414b714f54b7">REG_PMECC_ECC6_1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE098U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 6 Register (sec_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae385f64919a2ada9cb14ce325f34befc"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC7_1" ref="gae385f64919a2ada9cb14ce325f34befc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae385f64919a2ada9cb14ce325f34befc">REG_PMECC_ECC7_1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE09CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 7 Register (sec_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba3f6b0d6afccca26a6c51c992e705a5"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC8_1" ref="gaba3f6b0d6afccca26a6c51c992e705a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaba3f6b0d6afccca26a6c51c992e705a5">REG_PMECC_ECC8_1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE0A0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 8 Register (sec_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac38f433caa30b3e7808e892637d70a1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC9_1" ref="gaac38f433caa30b3e7808e892637d70a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaac38f433caa30b3e7808e892637d70a1">REG_PMECC_ECC9_1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE0A4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 9 Register (sec_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9572e6fb4c15fc1b4b75126e2c3d45d9"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC10_1" ref="ga9572e6fb4c15fc1b4b75126e2c3d45d9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9572e6fb4c15fc1b4b75126e2c3d45d9">REG_PMECC_ECC10_1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE0A8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 10 Register (sec_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75b5a6407432e40253d6fd18a290df2b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC0_2" ref="ga75b5a6407432e40253d6fd18a290df2b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga75b5a6407432e40253d6fd18a290df2b">REG_PMECC_ECC0_2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE0C0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 0 Register (sec_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8aeb320256f520845641dd3888cf6a6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC1_2" ref="gac8aeb320256f520845641dd3888cf6a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac8aeb320256f520845641dd3888cf6a6">REG_PMECC_ECC1_2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE0C4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 1 Register (sec_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64174771083c8eaf324eada1c3c66d52"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC2_2" ref="ga64174771083c8eaf324eada1c3c66d52" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga64174771083c8eaf324eada1c3c66d52">REG_PMECC_ECC2_2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE0C8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 2 Register (sec_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c2180c3bc36afee257783197b34229c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC3_2" ref="ga3c2180c3bc36afee257783197b34229c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3c2180c3bc36afee257783197b34229c">REG_PMECC_ECC3_2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE0CCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 3 Register (sec_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaef45509d82a69cf25801e08008f8a18"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC4_2" ref="gaaef45509d82a69cf25801e08008f8a18" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaaef45509d82a69cf25801e08008f8a18">REG_PMECC_ECC4_2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE0D0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 4 Register (sec_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae8273d94a8e9021dbbcc739aa8057de2"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC5_2" ref="gae8273d94a8e9021dbbcc739aa8057de2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae8273d94a8e9021dbbcc739aa8057de2">REG_PMECC_ECC5_2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE0D4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 5 Register (sec_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad95c761403c2f3ee4164591a69af0964"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC6_2" ref="gad95c761403c2f3ee4164591a69af0964" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad95c761403c2f3ee4164591a69af0964">REG_PMECC_ECC6_2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE0D8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 6 Register (sec_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24eebd8673814929435b3483c02e3645"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC7_2" ref="ga24eebd8673814929435b3483c02e3645" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga24eebd8673814929435b3483c02e3645">REG_PMECC_ECC7_2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE0DCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 7 Register (sec_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae61450a16ddf9ef78782d748c48b9679"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC8_2" ref="gae61450a16ddf9ef78782d748c48b9679" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae61450a16ddf9ef78782d748c48b9679">REG_PMECC_ECC8_2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE0E0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 8 Register (sec_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3e026858060ed96e580fd8ca0e3878d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC9_2" ref="gad3e026858060ed96e580fd8ca0e3878d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad3e026858060ed96e580fd8ca0e3878d">REG_PMECC_ECC9_2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE0E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 9 Register (sec_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67b65ede44f7c87072e583cf8638587e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC10_2" ref="ga67b65ede44f7c87072e583cf8638587e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga67b65ede44f7c87072e583cf8638587e">REG_PMECC_ECC10_2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE0E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 10 Register (sec_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga895ba227792029b06ac04ed05fcc4865"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC0_3" ref="ga895ba227792029b06ac04ed05fcc4865" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga895ba227792029b06ac04ed05fcc4865">REG_PMECC_ECC0_3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE100U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 0 Register (sec_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad378e8ee257ea9c9f3af3ef89f3624c6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC1_3" ref="gad378e8ee257ea9c9f3af3ef89f3624c6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad378e8ee257ea9c9f3af3ef89f3624c6">REG_PMECC_ECC1_3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE104U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 1 Register (sec_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ed4b51c99ad23180822e90fa477dd01"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC2_3" ref="ga0ed4b51c99ad23180822e90fa477dd01" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0ed4b51c99ad23180822e90fa477dd01">REG_PMECC_ECC2_3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE108U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 2 Register (sec_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf83b6220352dc8a66ef8476e3838c674"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC3_3" ref="gaf83b6220352dc8a66ef8476e3838c674" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf83b6220352dc8a66ef8476e3838c674">REG_PMECC_ECC3_3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE10CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 3 Register (sec_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa96fb174f984cc8d046ea982de1f670"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC4_3" ref="gafa96fb174f984cc8d046ea982de1f670" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafa96fb174f984cc8d046ea982de1f670">REG_PMECC_ECC4_3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE110U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 4 Register (sec_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c25d24682d5c729c30b82479bce7a2d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC5_3" ref="ga8c25d24682d5c729c30b82479bce7a2d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8c25d24682d5c729c30b82479bce7a2d">REG_PMECC_ECC5_3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE114U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 5 Register (sec_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac1ef8e000dd9857874be0c5914527175"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC6_3" ref="gac1ef8e000dd9857874be0c5914527175" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac1ef8e000dd9857874be0c5914527175">REG_PMECC_ECC6_3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE118U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 6 Register (sec_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae51c4619529b5f72a04b0028b98c24c7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC7_3" ref="gae51c4619529b5f72a04b0028b98c24c7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae51c4619529b5f72a04b0028b98c24c7">REG_PMECC_ECC7_3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE11CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 7 Register (sec_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafbddbb7b53dda6065483163227f1e3d3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC8_3" ref="gafbddbb7b53dda6065483163227f1e3d3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafbddbb7b53dda6065483163227f1e3d3">REG_PMECC_ECC8_3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE120U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 8 Register (sec_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf526b2e03f61f25f32a6929a019dd10e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC9_3" ref="gaf526b2e03f61f25f32a6929a019dd10e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf526b2e03f61f25f32a6929a019dd10e">REG_PMECC_ECC9_3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE124U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 9 Register (sec_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga397901591530ed56b49d28b08f6d1da8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC10_3" ref="ga397901591530ed56b49d28b08f6d1da8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga397901591530ed56b49d28b08f6d1da8">REG_PMECC_ECC10_3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE128U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 10 Register (sec_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad965b5250666adf06db668127c1dd84f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC0_4" ref="gad965b5250666adf06db668127c1dd84f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad965b5250666adf06db668127c1dd84f">REG_PMECC_ECC0_4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE140U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 0 Register (sec_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2aed122292e5db6b4f699bfb45954bd"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC1_4" ref="gaf2aed122292e5db6b4f699bfb45954bd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf2aed122292e5db6b4f699bfb45954bd">REG_PMECC_ECC1_4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE144U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 1 Register (sec_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a9b821888fc36694d4f87bb47a4dbf5"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC2_4" ref="ga7a9b821888fc36694d4f87bb47a4dbf5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7a9b821888fc36694d4f87bb47a4dbf5">REG_PMECC_ECC2_4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE148U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 2 Register (sec_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d4132fe8e6485639a8ae0164f51f7be"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC3_4" ref="ga7d4132fe8e6485639a8ae0164f51f7be" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7d4132fe8e6485639a8ae0164f51f7be">REG_PMECC_ECC3_4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE14CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 3 Register (sec_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab87d4cef51c13226692da2b5dd23284d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC4_4" ref="gab87d4cef51c13226692da2b5dd23284d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab87d4cef51c13226692da2b5dd23284d">REG_PMECC_ECC4_4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE150U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 4 Register (sec_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67f12cad16207d745ed70e366f1cdbbf"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC5_4" ref="ga67f12cad16207d745ed70e366f1cdbbf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga67f12cad16207d745ed70e366f1cdbbf">REG_PMECC_ECC5_4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE154U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 5 Register (sec_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa117533268f3ea2bdfbb15c39bf7f52a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC6_4" ref="gaa117533268f3ea2bdfbb15c39bf7f52a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa117533268f3ea2bdfbb15c39bf7f52a">REG_PMECC_ECC6_4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE158U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 6 Register (sec_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59d35198def8bd1f70cc2c162c8cd17f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC7_4" ref="ga59d35198def8bd1f70cc2c162c8cd17f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga59d35198def8bd1f70cc2c162c8cd17f">REG_PMECC_ECC7_4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE15CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 7 Register (sec_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab909f465c936962ecb55a813ab3b17a7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC8_4" ref="gab909f465c936962ecb55a813ab3b17a7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab909f465c936962ecb55a813ab3b17a7">REG_PMECC_ECC8_4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE160U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 8 Register (sec_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga755a03a4b07b972f6175ca4b1ebfd059"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC9_4" ref="ga755a03a4b07b972f6175ca4b1ebfd059" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga755a03a4b07b972f6175ca4b1ebfd059">REG_PMECC_ECC9_4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE164U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 9 Register (sec_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae3446103e58521105949e7b1d79460b1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC10_4" ref="gae3446103e58521105949e7b1d79460b1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae3446103e58521105949e7b1d79460b1">REG_PMECC_ECC10_4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE168U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 10 Register (sec_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga191d7c3c30d398be15a1bdd88ad2eabf"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC0_5" ref="ga191d7c3c30d398be15a1bdd88ad2eabf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga191d7c3c30d398be15a1bdd88ad2eabf">REG_PMECC_ECC0_5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE180U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 0 Register (sec_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac2d07fde85ae7f6e82cd908fcafa128d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC1_5" ref="gac2d07fde85ae7f6e82cd908fcafa128d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac2d07fde85ae7f6e82cd908fcafa128d">REG_PMECC_ECC1_5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE184U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 1 Register (sec_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga441037598fe2e6ace19f28a08a5505c4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC2_5" ref="ga441037598fe2e6ace19f28a08a5505c4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga441037598fe2e6ace19f28a08a5505c4">REG_PMECC_ECC2_5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE188U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 2 Register (sec_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56a83d2d833468762f42dbefa89870a7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC3_5" ref="ga56a83d2d833468762f42dbefa89870a7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga56a83d2d833468762f42dbefa89870a7">REG_PMECC_ECC3_5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE18CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 3 Register (sec_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59110f1cf104040b57f2160be318cfef"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC4_5" ref="ga59110f1cf104040b57f2160be318cfef" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga59110f1cf104040b57f2160be318cfef">REG_PMECC_ECC4_5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE190U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 4 Register (sec_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1b0e6a70ef3f5e72a2c7664f486781e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC5_5" ref="gad1b0e6a70ef3f5e72a2c7664f486781e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad1b0e6a70ef3f5e72a2c7664f486781e">REG_PMECC_ECC5_5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE194U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 5 Register (sec_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2983a807ef31f6ff9c75444d50072770"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC6_5" ref="ga2983a807ef31f6ff9c75444d50072770" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2983a807ef31f6ff9c75444d50072770">REG_PMECC_ECC6_5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE198U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 6 Register (sec_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad877c1e84be241f2118041d270e0f5ea"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC7_5" ref="gad877c1e84be241f2118041d270e0f5ea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad877c1e84be241f2118041d270e0f5ea">REG_PMECC_ECC7_5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE19CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 7 Register (sec_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf65ca48b05a989967be28dde119f1907"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC8_5" ref="gaf65ca48b05a989967be28dde119f1907" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf65ca48b05a989967be28dde119f1907">REG_PMECC_ECC8_5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE1A0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 8 Register (sec_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaecd94cfc5ee44b5384cb4df8c4009689"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC9_5" ref="gaecd94cfc5ee44b5384cb4df8c4009689" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaecd94cfc5ee44b5384cb4df8c4009689">REG_PMECC_ECC9_5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE1A4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 9 Register (sec_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga963c2dbe8bb27f43e849d2804a8ac8f0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC10_5" ref="ga963c2dbe8bb27f43e849d2804a8ac8f0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga963c2dbe8bb27f43e849d2804a8ac8f0">REG_PMECC_ECC10_5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE1A8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 10 Register (sec_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4fe51c3f2dfa329fe5d1aa286a803ff6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC0_6" ref="ga4fe51c3f2dfa329fe5d1aa286a803ff6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4fe51c3f2dfa329fe5d1aa286a803ff6">REG_PMECC_ECC0_6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE1C0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 0 Register (sec_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e5a38219b69efa384325130d8853b17"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC1_6" ref="ga6e5a38219b69efa384325130d8853b17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6e5a38219b69efa384325130d8853b17">REG_PMECC_ECC1_6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE1C4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 1 Register (sec_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ca8ad95d0539487c727ac2d82172e5e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC2_6" ref="ga2ca8ad95d0539487c727ac2d82172e5e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2ca8ad95d0539487c727ac2d82172e5e">REG_PMECC_ECC2_6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE1C8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 2 Register (sec_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacdf167bcc346b87218791e3dcbbe0caf"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC3_6" ref="gacdf167bcc346b87218791e3dcbbe0caf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gacdf167bcc346b87218791e3dcbbe0caf">REG_PMECC_ECC3_6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE1CCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 3 Register (sec_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga217a398cbc98c6b524da1b8d5f400a7c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC4_6" ref="ga217a398cbc98c6b524da1b8d5f400a7c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga217a398cbc98c6b524da1b8d5f400a7c">REG_PMECC_ECC4_6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE1D0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 4 Register (sec_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d0323940adc5391b2a278c0ebbb04d6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC5_6" ref="ga3d0323940adc5391b2a278c0ebbb04d6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3d0323940adc5391b2a278c0ebbb04d6">REG_PMECC_ECC5_6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE1D4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 5 Register (sec_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7432dba4212256ef42b24a3f2e3e0d53"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC6_6" ref="ga7432dba4212256ef42b24a3f2e3e0d53" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7432dba4212256ef42b24a3f2e3e0d53">REG_PMECC_ECC6_6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE1D8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 6 Register (sec_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75949d2e9c29aa9b4527f3ff4bfa814a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC7_6" ref="ga75949d2e9c29aa9b4527f3ff4bfa814a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga75949d2e9c29aa9b4527f3ff4bfa814a">REG_PMECC_ECC7_6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE1DCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 7 Register (sec_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca668938051b3eef3d7cca1d9d068c5d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC8_6" ref="gaca668938051b3eef3d7cca1d9d068c5d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaca668938051b3eef3d7cca1d9d068c5d">REG_PMECC_ECC8_6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE1E0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 8 Register (sec_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3e8ede1a1679cc1936e1dbff9011cb0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC9_6" ref="gaa3e8ede1a1679cc1936e1dbff9011cb0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa3e8ede1a1679cc1936e1dbff9011cb0">REG_PMECC_ECC9_6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE1E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 9 Register (sec_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a1344f6a8d034e638033ca08984ddc8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC10_6" ref="ga4a1344f6a8d034e638033ca08984ddc8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4a1344f6a8d034e638033ca08984ddc8">REG_PMECC_ECC10_6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE1E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 10 Register (sec_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadef1e43720db3ca2cac8f019d69a322b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC0_7" ref="gadef1e43720db3ca2cac8f019d69a322b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gadef1e43720db3ca2cac8f019d69a322b">REG_PMECC_ECC0_7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE200U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 0 Register (sec_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a22b6f4594f21ff25658a9b1315124a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC1_7" ref="ga2a22b6f4594f21ff25658a9b1315124a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2a22b6f4594f21ff25658a9b1315124a">REG_PMECC_ECC1_7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE204U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 1 Register (sec_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga71205c45b48ad0afdb928030b149fbd7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC2_7" ref="ga71205c45b48ad0afdb928030b149fbd7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga71205c45b48ad0afdb928030b149fbd7">REG_PMECC_ECC2_7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE208U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 2 Register (sec_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab58f33ba5a2d8f3ae207b16f936f2ff4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC3_7" ref="gab58f33ba5a2d8f3ae207b16f936f2ff4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab58f33ba5a2d8f3ae207b16f936f2ff4">REG_PMECC_ECC3_7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE20CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 3 Register (sec_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad84f774340011ae8e68be3fa3e244bdd"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC4_7" ref="gad84f774340011ae8e68be3fa3e244bdd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad84f774340011ae8e68be3fa3e244bdd">REG_PMECC_ECC4_7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE210U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 4 Register (sec_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaefe7711961b1d836cd1e37fe5702619a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC5_7" ref="gaefe7711961b1d836cd1e37fe5702619a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaefe7711961b1d836cd1e37fe5702619a">REG_PMECC_ECC5_7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE214U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 5 Register (sec_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d5d4935bd877eb1669d02fe3a9fb2e1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC6_7" ref="ga8d5d4935bd877eb1669d02fe3a9fb2e1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8d5d4935bd877eb1669d02fe3a9fb2e1">REG_PMECC_ECC6_7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE218U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 6 Register (sec_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47b5d59bd25d56742af87aa25ab8cd2d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC7_7" ref="ga47b5d59bd25d56742af87aa25ab8cd2d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga47b5d59bd25d56742af87aa25ab8cd2d">REG_PMECC_ECC7_7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE21CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 7 Register (sec_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6738635346e4b6b872014e6339e95a72"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC8_7" ref="ga6738635346e4b6b872014e6339e95a72" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6738635346e4b6b872014e6339e95a72">REG_PMECC_ECC8_7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE220U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 8 Register (sec_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga644accf90e07dabd3374df297d9b9c8f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC9_7" ref="ga644accf90e07dabd3374df297d9b9c8f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga644accf90e07dabd3374df297d9b9c8f">REG_PMECC_ECC9_7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE224U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 9 Register (sec_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c64b9d7604077c13e796eba871f14e3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_ECC10_7" ref="ga7c64b9d7604077c13e796eba871f14e3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7c64b9d7604077c13e796eba871f14e3">REG_PMECC_ECC10_7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE228U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC ECC 10 Register (sec_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41b740b56c87524977e2a769575ec24f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM0_0" ref="ga41b740b56c87524977e2a769575ec24f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga41b740b56c87524977e2a769575ec24f">REG_PMECC_REM0_0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE240U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 0 Register (sec_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb9f05936300e32f9774e111d3c5a81d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM1_0" ref="gabb9f05936300e32f9774e111d3c5a81d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabb9f05936300e32f9774e111d3c5a81d">REG_PMECC_REM1_0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE244U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 1 Register (sec_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87698678cf2807b41c399d5da031232e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM2_0" ref="ga87698678cf2807b41c399d5da031232e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga87698678cf2807b41c399d5da031232e">REG_PMECC_REM2_0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE248U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 2 Register (sec_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf476b0b438cbb3ff532611581b23af23"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM3_0" ref="gaf476b0b438cbb3ff532611581b23af23" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf476b0b438cbb3ff532611581b23af23">REG_PMECC_REM3_0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE24CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 3 Register (sec_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga407ed783c5316ec0e4b1d387079907a9"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM4_0" ref="ga407ed783c5316ec0e4b1d387079907a9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga407ed783c5316ec0e4b1d387079907a9">REG_PMECC_REM4_0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE250U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 4 Register (sec_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c73a202f595fea5a855ff71ffa49b60"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM5_0" ref="ga3c73a202f595fea5a855ff71ffa49b60" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3c73a202f595fea5a855ff71ffa49b60">REG_PMECC_REM5_0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE254U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 5 Register (sec_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga239f619744611b50e300fc2e31f79167"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM6_0" ref="ga239f619744611b50e300fc2e31f79167" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga239f619744611b50e300fc2e31f79167">REG_PMECC_REM6_0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE258U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 6 Register (sec_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44058301c08eef6c66be659543daf55f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM7_0" ref="ga44058301c08eef6c66be659543daf55f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga44058301c08eef6c66be659543daf55f">REG_PMECC_REM7_0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE25CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 7 Register (sec_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae83cdbe53f49ca7cfadfcbd48976d12c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM8_0" ref="gae83cdbe53f49ca7cfadfcbd48976d12c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae83cdbe53f49ca7cfadfcbd48976d12c">REG_PMECC_REM8_0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE260U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 8 Register (sec_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6fdd60f9c8e998b20a94ef646771d591"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM9_0" ref="ga6fdd60f9c8e998b20a94ef646771d591" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6fdd60f9c8e998b20a94ef646771d591">REG_PMECC_REM9_0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE264U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 9 Register (sec_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab14d01f674d7e1932a6b7854ae361e48"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM10_0" ref="gab14d01f674d7e1932a6b7854ae361e48" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab14d01f674d7e1932a6b7854ae361e48">REG_PMECC_REM10_0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE268U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 10 Register (sec_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe4202006cdf3163b79d5546c6155216"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM11_0" ref="gabe4202006cdf3163b79d5546c6155216" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabe4202006cdf3163b79d5546c6155216">REG_PMECC_REM11_0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE26CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 11 Register (sec_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace9434d88a0c36612760a3f8aea8d3cc"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM0_1" ref="gace9434d88a0c36612760a3f8aea8d3cc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gace9434d88a0c36612760a3f8aea8d3cc">REG_PMECC_REM0_1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE280U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 0 Register (sec_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga04cfd56c02e038c67620ad5cc0298f3d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM1_1" ref="ga04cfd56c02e038c67620ad5cc0298f3d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga04cfd56c02e038c67620ad5cc0298f3d">REG_PMECC_REM1_1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE284U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 1 Register (sec_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae19b72686d7c82549fe3aa6048388e86"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM2_1" ref="gae19b72686d7c82549fe3aa6048388e86" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae19b72686d7c82549fe3aa6048388e86">REG_PMECC_REM2_1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE288U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 2 Register (sec_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga399b72328b4055bc5f83032f4db0ce24"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM3_1" ref="ga399b72328b4055bc5f83032f4db0ce24" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga399b72328b4055bc5f83032f4db0ce24">REG_PMECC_REM3_1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE28CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 3 Register (sec_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b80daf53a9ede2ecdae6b7f6b296d4a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM4_1" ref="ga2b80daf53a9ede2ecdae6b7f6b296d4a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2b80daf53a9ede2ecdae6b7f6b296d4a">REG_PMECC_REM4_1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE290U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 4 Register (sec_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga500325a331aea3dafbbcf44fb923df90"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM5_1" ref="ga500325a331aea3dafbbcf44fb923df90" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga500325a331aea3dafbbcf44fb923df90">REG_PMECC_REM5_1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE294U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 5 Register (sec_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf8fd7d5be9301b950936841b16b5c772"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM6_1" ref="gaf8fd7d5be9301b950936841b16b5c772" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf8fd7d5be9301b950936841b16b5c772">REG_PMECC_REM6_1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE298U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 6 Register (sec_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0512d160bbc1e15844922c757958d5c6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM7_1" ref="ga0512d160bbc1e15844922c757958d5c6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0512d160bbc1e15844922c757958d5c6">REG_PMECC_REM7_1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE29CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 7 Register (sec_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5c9386180decea9ffc406655c56483e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM8_1" ref="gaf5c9386180decea9ffc406655c56483e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf5c9386180decea9ffc406655c56483e">REG_PMECC_REM8_1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE2A0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 8 Register (sec_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f25f749370b4a63e1231433eceacb4d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM9_1" ref="ga3f25f749370b4a63e1231433eceacb4d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3f25f749370b4a63e1231433eceacb4d">REG_PMECC_REM9_1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE2A4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 9 Register (sec_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3efef919e315b8d56cd07a58f5c3646b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM10_1" ref="ga3efef919e315b8d56cd07a58f5c3646b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3efef919e315b8d56cd07a58f5c3646b">REG_PMECC_REM10_1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE2A8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 10 Register (sec_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac51454be3546027f29141ee1bc929357"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM11_1" ref="gac51454be3546027f29141ee1bc929357" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac51454be3546027f29141ee1bc929357">REG_PMECC_REM11_1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE2ACU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 11 Register (sec_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d6347b9fcf10cc1c518f41b2037422e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM0_2" ref="ga3d6347b9fcf10cc1c518f41b2037422e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3d6347b9fcf10cc1c518f41b2037422e">REG_PMECC_REM0_2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE2C0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 0 Register (sec_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga837a78b79eb300083b75761c491963ed"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM1_2" ref="ga837a78b79eb300083b75761c491963ed" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga837a78b79eb300083b75761c491963ed">REG_PMECC_REM1_2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE2C4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 1 Register (sec_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0541f0a3cf095a0be16c58b29e66817e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM2_2" ref="ga0541f0a3cf095a0be16c58b29e66817e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0541f0a3cf095a0be16c58b29e66817e">REG_PMECC_REM2_2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE2C8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 2 Register (sec_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6877835bc0a16e1cb7f3489ea02a5e84"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM3_2" ref="ga6877835bc0a16e1cb7f3489ea02a5e84" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6877835bc0a16e1cb7f3489ea02a5e84">REG_PMECC_REM3_2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE2CCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 3 Register (sec_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabbfb96ad32f42177732b7d5e1ee662dc"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM4_2" ref="gabbfb96ad32f42177732b7d5e1ee662dc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabbfb96ad32f42177732b7d5e1ee662dc">REG_PMECC_REM4_2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE2D0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 4 Register (sec_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga742fadca51505b80116576f288cd8e2d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM5_2" ref="ga742fadca51505b80116576f288cd8e2d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga742fadca51505b80116576f288cd8e2d">REG_PMECC_REM5_2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE2D4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 5 Register (sec_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga035c0c83b02ec24f37c95cadf863b7c7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM6_2" ref="ga035c0c83b02ec24f37c95cadf863b7c7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga035c0c83b02ec24f37c95cadf863b7c7">REG_PMECC_REM6_2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE2D8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 6 Register (sec_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae05624cdb50c091b9eb1100c86fe86b7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM7_2" ref="gae05624cdb50c091b9eb1100c86fe86b7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae05624cdb50c091b9eb1100c86fe86b7">REG_PMECC_REM7_2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE2DCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 7 Register (sec_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1af64fc88b0e3dabea664f52efc50d8f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM8_2" ref="ga1af64fc88b0e3dabea664f52efc50d8f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1af64fc88b0e3dabea664f52efc50d8f">REG_PMECC_REM8_2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE2E0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 8 Register (sec_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f1f63261cd18ee0b279cf9381d04777"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM9_2" ref="ga6f1f63261cd18ee0b279cf9381d04777" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6f1f63261cd18ee0b279cf9381d04777">REG_PMECC_REM9_2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE2E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 9 Register (sec_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22f39699011c0e059e9f474eaa74afcb"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM10_2" ref="ga22f39699011c0e059e9f474eaa74afcb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga22f39699011c0e059e9f474eaa74afcb">REG_PMECC_REM10_2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE2E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 10 Register (sec_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d650f9a171725164e50f827b2eeaf8a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM11_2" ref="ga3d650f9a171725164e50f827b2eeaf8a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3d650f9a171725164e50f827b2eeaf8a">REG_PMECC_REM11_2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE2ECU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 11 Register (sec_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7bad3e4183329c7ac54d9bab76912e9"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM0_3" ref="gaa7bad3e4183329c7ac54d9bab76912e9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa7bad3e4183329c7ac54d9bab76912e9">REG_PMECC_REM0_3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE300U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 0 Register (sec_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafcbc17b88457ea483f964abb23458cb0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM1_3" ref="gafcbc17b88457ea483f964abb23458cb0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafcbc17b88457ea483f964abb23458cb0">REG_PMECC_REM1_3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE304U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 1 Register (sec_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08dea0b77f5ef1646c0549700cecf761"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM2_3" ref="ga08dea0b77f5ef1646c0549700cecf761" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga08dea0b77f5ef1646c0549700cecf761">REG_PMECC_REM2_3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE308U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 2 Register (sec_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga855d5e975f0042ab5b9b7877b502687f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM3_3" ref="ga855d5e975f0042ab5b9b7877b502687f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga855d5e975f0042ab5b9b7877b502687f">REG_PMECC_REM3_3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE30CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 3 Register (sec_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf4d59675e970bb06d3effa8044f04e55"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM4_3" ref="gaf4d59675e970bb06d3effa8044f04e55" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf4d59675e970bb06d3effa8044f04e55">REG_PMECC_REM4_3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE310U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 4 Register (sec_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77338ccdb8b2f69ea88efacaf8aadb83"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM5_3" ref="ga77338ccdb8b2f69ea88efacaf8aadb83" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga77338ccdb8b2f69ea88efacaf8aadb83">REG_PMECC_REM5_3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE314U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 5 Register (sec_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf8a693fb1d591d576717325ae7bdac37"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM6_3" ref="gaf8a693fb1d591d576717325ae7bdac37" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf8a693fb1d591d576717325ae7bdac37">REG_PMECC_REM6_3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE318U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 6 Register (sec_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae33311695c574059c9316e73aaa936d3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM7_3" ref="gae33311695c574059c9316e73aaa936d3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae33311695c574059c9316e73aaa936d3">REG_PMECC_REM7_3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE31CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 7 Register (sec_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7480147bfcc6ba84075d13c21d4bfba"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM8_3" ref="gad7480147bfcc6ba84075d13c21d4bfba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad7480147bfcc6ba84075d13c21d4bfba">REG_PMECC_REM8_3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE320U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 8 Register (sec_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa52b28fce9bfe9a8a48267cc7102577f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM9_3" ref="gaa52b28fce9bfe9a8a48267cc7102577f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa52b28fce9bfe9a8a48267cc7102577f">REG_PMECC_REM9_3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE324U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 9 Register (sec_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4222a4968f2350eef8395826e5081592"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM10_3" ref="ga4222a4968f2350eef8395826e5081592" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4222a4968f2350eef8395826e5081592">REG_PMECC_REM10_3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE328U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 10 Register (sec_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4a8f0e1c337038c0a2ab86cbb395049"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM11_3" ref="gae4a8f0e1c337038c0a2ab86cbb395049" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae4a8f0e1c337038c0a2ab86cbb395049">REG_PMECC_REM11_3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE32CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 11 Register (sec_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98d0e50c83a3eeba99fb7da5aa0869b3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM0_4" ref="ga98d0e50c83a3eeba99fb7da5aa0869b3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga98d0e50c83a3eeba99fb7da5aa0869b3">REG_PMECC_REM0_4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE340U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 0 Register (sec_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3eac213d39d5ccc195762f727a3f3b69"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM1_4" ref="ga3eac213d39d5ccc195762f727a3f3b69" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3eac213d39d5ccc195762f727a3f3b69">REG_PMECC_REM1_4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE344U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 1 Register (sec_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad05281e2a4848bb546511868559091f6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM2_4" ref="gad05281e2a4848bb546511868559091f6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad05281e2a4848bb546511868559091f6">REG_PMECC_REM2_4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE348U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 2 Register (sec_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f2f53ae47efc2ff1d0467cc3ca72b08"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM3_4" ref="ga3f2f53ae47efc2ff1d0467cc3ca72b08" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3f2f53ae47efc2ff1d0467cc3ca72b08">REG_PMECC_REM3_4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE34CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 3 Register (sec_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0329caeb4243cbd47ea9f3da8f252240"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM4_4" ref="ga0329caeb4243cbd47ea9f3da8f252240" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0329caeb4243cbd47ea9f3da8f252240">REG_PMECC_REM4_4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE350U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 4 Register (sec_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b5246054582eb40ddc04b1a1e237028"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM5_4" ref="ga3b5246054582eb40ddc04b1a1e237028" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3b5246054582eb40ddc04b1a1e237028">REG_PMECC_REM5_4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE354U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 5 Register (sec_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4200a112ed3f6068f5ac111e6702b42"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM6_4" ref="gae4200a112ed3f6068f5ac111e6702b42" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae4200a112ed3f6068f5ac111e6702b42">REG_PMECC_REM6_4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE358U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 6 Register (sec_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15272546a8213fdce46d74d3131d2287"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM7_4" ref="ga15272546a8213fdce46d74d3131d2287" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga15272546a8213fdce46d74d3131d2287">REG_PMECC_REM7_4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE35CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 7 Register (sec_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a5b00fa4194429d23b419c53de76420"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM8_4" ref="ga7a5b00fa4194429d23b419c53de76420" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7a5b00fa4194429d23b419c53de76420">REG_PMECC_REM8_4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE360U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 8 Register (sec_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb94c59b15016fb420e4b6e3473caca1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM9_4" ref="gacb94c59b15016fb420e4b6e3473caca1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gacb94c59b15016fb420e4b6e3473caca1">REG_PMECC_REM9_4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE364U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 9 Register (sec_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga85e9036671c93b8beeabe06d3d596237"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM10_4" ref="ga85e9036671c93b8beeabe06d3d596237" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga85e9036671c93b8beeabe06d3d596237">REG_PMECC_REM10_4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE368U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 10 Register (sec_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf22fe66c13b9ecc6bcb30b39ca464369"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM11_4" ref="gaf22fe66c13b9ecc6bcb30b39ca464369" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf22fe66c13b9ecc6bcb30b39ca464369">REG_PMECC_REM11_4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE36CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 11 Register (sec_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga500326b0a3fa8e5b21018eef835c1fda"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM0_5" ref="ga500326b0a3fa8e5b21018eef835c1fda" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga500326b0a3fa8e5b21018eef835c1fda">REG_PMECC_REM0_5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE380U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 0 Register (sec_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga61095c1250b75d2167850315c7f80852"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM1_5" ref="ga61095c1250b75d2167850315c7f80852" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga61095c1250b75d2167850315c7f80852">REG_PMECC_REM1_5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE384U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 1 Register (sec_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1e4a8f1c7d0655ecde8ddfb260c7a0c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM2_5" ref="gaa1e4a8f1c7d0655ecde8ddfb260c7a0c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa1e4a8f1c7d0655ecde8ddfb260c7a0c">REG_PMECC_REM2_5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE388U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 2 Register (sec_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga161ba9016be787a1af126adcfad5a372"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM3_5" ref="ga161ba9016be787a1af126adcfad5a372" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga161ba9016be787a1af126adcfad5a372">REG_PMECC_REM3_5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE38CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 3 Register (sec_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3ee8b215df133e702e3271b451884c4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM4_5" ref="gaf3ee8b215df133e702e3271b451884c4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf3ee8b215df133e702e3271b451884c4">REG_PMECC_REM4_5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE390U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 4 Register (sec_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4a36d7c50e33cd699695df40847ff10"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM5_5" ref="gad4a36d7c50e33cd699695df40847ff10" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad4a36d7c50e33cd699695df40847ff10">REG_PMECC_REM5_5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE394U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 5 Register (sec_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa247f14b5bc701e35f0ee2edefed87f7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM6_5" ref="gaa247f14b5bc701e35f0ee2edefed87f7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa247f14b5bc701e35f0ee2edefed87f7">REG_PMECC_REM6_5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE398U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 6 Register (sec_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga303dbbef35010da31ffe7add8a46756c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM7_5" ref="ga303dbbef35010da31ffe7add8a46756c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga303dbbef35010da31ffe7add8a46756c">REG_PMECC_REM7_5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE39CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 7 Register (sec_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga71ac98f8decdca8ec5e767e56c9ea087"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM8_5" ref="ga71ac98f8decdca8ec5e767e56c9ea087" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga71ac98f8decdca8ec5e767e56c9ea087">REG_PMECC_REM8_5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE3A0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 8 Register (sec_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad901ca3533b9fbad8f52f196a3a6c567"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM9_5" ref="gad901ca3533b9fbad8f52f196a3a6c567" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad901ca3533b9fbad8f52f196a3a6c567">REG_PMECC_REM9_5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE3A4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 9 Register (sec_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c1edf28ce307b54dd2b065fdc8f781a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM10_5" ref="ga8c1edf28ce307b54dd2b065fdc8f781a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8c1edf28ce307b54dd2b065fdc8f781a">REG_PMECC_REM10_5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE3A8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 10 Register (sec_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga837dc5023fcc177ab90ce08733932663"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM11_5" ref="ga837dc5023fcc177ab90ce08733932663" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga837dc5023fcc177ab90ce08733932663">REG_PMECC_REM11_5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE3ACU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 11 Register (sec_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga472e410c9c330c8c0357e7bc08fd38e1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM0_6" ref="ga472e410c9c330c8c0357e7bc08fd38e1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga472e410c9c330c8c0357e7bc08fd38e1">REG_PMECC_REM0_6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE3C0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 0 Register (sec_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bc42e81cb867081760ad761d2562f6f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM1_6" ref="ga5bc42e81cb867081760ad761d2562f6f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5bc42e81cb867081760ad761d2562f6f">REG_PMECC_REM1_6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE3C4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 1 Register (sec_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga61ee54641115300b509fd90e294a3439"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM2_6" ref="ga61ee54641115300b509fd90e294a3439" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga61ee54641115300b509fd90e294a3439">REG_PMECC_REM2_6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE3C8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 2 Register (sec_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga414e98e9eb35ae653c790547b9227d50"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM3_6" ref="ga414e98e9eb35ae653c790547b9227d50" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga414e98e9eb35ae653c790547b9227d50">REG_PMECC_REM3_6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE3CCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 3 Register (sec_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a1f95a4d9f494f36a12a97e1a5a2650"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM4_6" ref="ga6a1f95a4d9f494f36a12a97e1a5a2650" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6a1f95a4d9f494f36a12a97e1a5a2650">REG_PMECC_REM4_6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE3D0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 4 Register (sec_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga03b432667e78ccd76e4dc8f2a76ec253"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM5_6" ref="ga03b432667e78ccd76e4dc8f2a76ec253" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga03b432667e78ccd76e4dc8f2a76ec253">REG_PMECC_REM5_6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE3D4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 5 Register (sec_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab471c8de8a196d09b83ac57a1c92c53e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM6_6" ref="gab471c8de8a196d09b83ac57a1c92c53e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab471c8de8a196d09b83ac57a1c92c53e">REG_PMECC_REM6_6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE3D8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 6 Register (sec_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga830c2c2c48794ad64378d635460b5105"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM7_6" ref="ga830c2c2c48794ad64378d635460b5105" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga830c2c2c48794ad64378d635460b5105">REG_PMECC_REM7_6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE3DCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 7 Register (sec_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b9cabd408cc982c1bd48eda22a49081"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM8_6" ref="ga9b9cabd408cc982c1bd48eda22a49081" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9b9cabd408cc982c1bd48eda22a49081">REG_PMECC_REM8_6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE3E0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 8 Register (sec_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe53ce88054aae309d48904a3d9595ed"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM9_6" ref="gafe53ce88054aae309d48904a3d9595ed" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafe53ce88054aae309d48904a3d9595ed">REG_PMECC_REM9_6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE3E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 9 Register (sec_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga03cf42e51ef437862bb0c1f8d2569064"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM10_6" ref="ga03cf42e51ef437862bb0c1f8d2569064" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga03cf42e51ef437862bb0c1f8d2569064">REG_PMECC_REM10_6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE3E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 10 Register (sec_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga63388ac788f49d7e2b7573dee198703c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM11_6" ref="ga63388ac788f49d7e2b7573dee198703c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga63388ac788f49d7e2b7573dee198703c">REG_PMECC_REM11_6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE3ECU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 11 Register (sec_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a185207e95647684f19e3f491aa836f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM0_7" ref="ga8a185207e95647684f19e3f491aa836f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8a185207e95647684f19e3f491aa836f">REG_PMECC_REM0_7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE400U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 0 Register (sec_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae59d03930146f571ea66f59d8011292d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM1_7" ref="gae59d03930146f571ea66f59d8011292d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae59d03930146f571ea66f59d8011292d">REG_PMECC_REM1_7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE404U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 1 Register (sec_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad2fafbf3f4ce597ec302e59e158b013d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM2_7" ref="gad2fafbf3f4ce597ec302e59e158b013d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad2fafbf3f4ce597ec302e59e158b013d">REG_PMECC_REM2_7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE408U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 2 Register (sec_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga580b4a0f1f21f59d4a4eebc7843989a6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM3_7" ref="ga580b4a0f1f21f59d4a4eebc7843989a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga580b4a0f1f21f59d4a4eebc7843989a6">REG_PMECC_REM3_7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE40CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 3 Register (sec_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13c6191902f64b6d8ca935c107b439f8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM4_7" ref="ga13c6191902f64b6d8ca935c107b439f8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga13c6191902f64b6d8ca935c107b439f8">REG_PMECC_REM4_7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE410U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 4 Register (sec_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadd5fb547aba564abe5429a58ec8bd74d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM5_7" ref="gadd5fb547aba564abe5429a58ec8bd74d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gadd5fb547aba564abe5429a58ec8bd74d">REG_PMECC_REM5_7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE414U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 5 Register (sec_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga32602aaf69dbcdbb4dea6b160b410e59"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM6_7" ref="ga32602aaf69dbcdbb4dea6b160b410e59" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga32602aaf69dbcdbb4dea6b160b410e59">REG_PMECC_REM6_7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE418U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 6 Register (sec_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga48ec5bfdcf09912676ebd745df6b001c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM7_7" ref="ga48ec5bfdcf09912676ebd745df6b001c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga48ec5bfdcf09912676ebd745df6b001c">REG_PMECC_REM7_7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE41CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 7 Register (sec_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79edc363698c8e367050595266eecb86"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM8_7" ref="ga79edc363698c8e367050595266eecb86" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga79edc363698c8e367050595266eecb86">REG_PMECC_REM8_7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE420U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 8 Register (sec_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf7a7a98553ce742418afa163674cc590"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM9_7" ref="gaf7a7a98553ce742418afa163674cc590" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf7a7a98553ce742418afa163674cc590">REG_PMECC_REM9_7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE424U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 9 Register (sec_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ac6680125285181a1799c28e25e98fa"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM10_7" ref="ga9ac6680125285181a1799c28e25e98fa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9ac6680125285181a1799c28e25e98fa">REG_PMECC_REM10_7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE428U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 10 Register (sec_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga48d95b4252e904186a0038123816e957"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMECC_REM11_7" ref="ga48d95b4252e904186a0038123816e957" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga48d95b4252e904186a0038123816e957">REG_PMECC_REM11_7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE42CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMECC) PMECC REM 11 Register (sec_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade3f6dd18c066ed3a38fae75a8857343"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMERRLOC_ELCFG" ref="gade3f6dd18c066ed3a38fae75a8857343" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gade3f6dd18c066ed3a38fae75a8857343">REG_PMERRLOC_ELCFG</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFE600U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMERRLOC) Error Location Configuration Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97a75cf1d0db6f3d6449a0bdc1552973"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMERRLOC_ELPRIM" ref="ga97a75cf1d0db6f3d6449a0bdc1552973" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga97a75cf1d0db6f3d6449a0bdc1552973">REG_PMERRLOC_ELPRIM</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE604U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMERRLOC) Error Location Primitive Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0cedbecc3a1b97632f386c8f258c9fd7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMERRLOC_ELEN" ref="ga0cedbecc3a1b97632f386c8f258c9fd7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0cedbecc3a1b97632f386c8f258c9fd7">REG_PMERRLOC_ELEN</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFE608U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMERRLOC) Error Location Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf99c6607e76b7b9e8a8a827d267206f2"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMERRLOC_ELDIS" ref="gaf99c6607e76b7b9e8a8a827d267206f2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf99c6607e76b7b9e8a8a827d267206f2">REG_PMERRLOC_ELDIS</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFE60CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMERRLOC) Error Location Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb5579b14d83702f35456fdcffc99152"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMERRLOC_ELSR" ref="gafb5579b14d83702f35456fdcffc99152" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafb5579b14d83702f35456fdcffc99152">REG_PMERRLOC_ELSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFE610U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMERRLOC) Error Location Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga499ccecbd13b8389c8c53087c97e9341"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMERRLOC_ELIER" ref="ga499ccecbd13b8389c8c53087c97e9341" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga499ccecbd13b8389c8c53087c97e9341">REG_PMERRLOC_ELIER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE614U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMERRLOC) Error Location Interrupt Enable register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa6ca4aba01acc006e60dab97b4aa62b0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMERRLOC_ELIDR" ref="gaa6ca4aba01acc006e60dab97b4aa62b0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa6ca4aba01acc006e60dab97b4aa62b0">REG_PMERRLOC_ELIDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE618U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMERRLOC) Error Location Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4d208d675116e67e8b2565beda7beca"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMERRLOC_ELIMR" ref="gad4d208d675116e67e8b2565beda7beca" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad4d208d675116e67e8b2565beda7beca">REG_PMERRLOC_ELIMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE61CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMERRLOC) Error Location Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57301fb3eb629ae5754951fd35f00c7f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMERRLOC_ELISR" ref="ga57301fb3eb629ae5754951fd35f00c7f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga57301fb3eb629ae5754951fd35f00c7f">REG_PMERRLOC_ELISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE620U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMERRLOC) Error Location Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga385bb08dfe048d6626425c247eef1278"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMERRLOC_SIGMA" ref="ga385bb08dfe048d6626425c247eef1278" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga385bb08dfe048d6626425c247eef1278">REG_PMERRLOC_SIGMA</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFE628U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMERRLOC) PMECC SIGMA 0 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3dd86875361bc13b738a8e2a0480f288"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMERRLOC_EL" ref="ga3dd86875361bc13b738a8e2a0480f288" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3dd86875361bc13b738a8e2a0480f288">REG_PMERRLOC_EL</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE68CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMERRLOC) PMECC Error Location 0 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab02bd2b37994b732084cbbf49da2e977"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DDRSDRC_MR" ref="gab02bd2b37994b732084cbbf49da2e977" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab02bd2b37994b732084cbbf49da2e977">REG_DDRSDRC_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFE800U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC) DDRSDRC Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafca8cf8bc9335a59a29cb500af57749d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DDRSDRC_RTR" ref="gafca8cf8bc9335a59a29cb500af57749d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafca8cf8bc9335a59a29cb500af57749d">REG_DDRSDRC_RTR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFE804U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC) DDRSDRC Refresh Timer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86512ce986e90d37389058d910928794"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DDRSDRC_CR" ref="ga86512ce986e90d37389058d910928794" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga86512ce986e90d37389058d910928794">REG_DDRSDRC_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFE808U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC) DDRSDRC Configuration Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bfb363dc8f9a33a4c0d1f68a63aa9b5"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DDRSDRC_TPR0" ref="ga5bfb363dc8f9a33a4c0d1f68a63aa9b5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5bfb363dc8f9a33a4c0d1f68a63aa9b5">REG_DDRSDRC_TPR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFE80CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC) DDRSDRC Timing Parameter 0 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f2e8ca1a60cf3499c545852ab5a0c6b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DDRSDRC_TPR1" ref="ga0f2e8ca1a60cf3499c545852ab5a0c6b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0f2e8ca1a60cf3499c545852ab5a0c6b">REG_DDRSDRC_TPR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFE810U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC) DDRSDRC Timing Parameter 1 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga412dbabc611edbef44cc3beacf7c936b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DDRSDRC_TPR2" ref="ga412dbabc611edbef44cc3beacf7c936b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga412dbabc611edbef44cc3beacf7c936b">REG_DDRSDRC_TPR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFE814U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC) DDRSDRC Timing Parameter 2 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga60baa03f7d99c219941d1ee91b00e31e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DDRSDRC_LPR" ref="ga60baa03f7d99c219941d1ee91b00e31e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga60baa03f7d99c219941d1ee91b00e31e">REG_DDRSDRC_LPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFE81CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC) DDRSDRC Low-power Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d2df04b19c48f769c665a7f19199116"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DDRSDRC_MD" ref="ga4d2df04b19c48f769c665a7f19199116" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4d2df04b19c48f769c665a7f19199116">REG_DDRSDRC_MD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFE820U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC) DDRSDRC Memory Device Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f29077ef700ec66461121b023652557"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DDRSDRC_DLL" ref="ga5f29077ef700ec66461121b023652557" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5f29077ef700ec66461121b023652557">REG_DDRSDRC_DLL</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE824U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC) DDRSDRC DLL Information Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2913fc45043580c1174f83a6831c24ac"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DDRSDRC_HS" ref="ga2913fc45043580c1174f83a6831c24ac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2913fc45043580c1174f83a6831c24ac">REG_DDRSDRC_HS</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFE82CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC) DDRSDRC High Speed Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf7aa4c051b28c48c6dd6100fced82d4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DDRSDRC_WPMR" ref="gabf7aa4c051b28c48c6dd6100fced82d4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabf7aa4c051b28c48c6dd6100fced82d4">REG_DDRSDRC_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFE8E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC) DDRSDRC Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadaeeee926bf1a858ebb808afa8447c16"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DDRSDRC_WPSR" ref="gadaeeee926bf1a858ebb808afa8447c16" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gadaeeee926bf1a858ebb808afa8447c16">REG_DDRSDRC_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFE8E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC) DDRSDRC Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef0fcca631a62c4560459354372b7372"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_SETUP0" ref="gaef0fcca631a62c4560459354372b7372" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaef0fcca631a62c4560459354372b7372">REG_SMC_SETUP0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA00U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Setup Register (CS_number = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga14dc5cc49a30611132b53a8b4f7ce856"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_PULSE0" ref="ga14dc5cc49a30611132b53a8b4f7ce856" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga14dc5cc49a30611132b53a8b4f7ce856">REG_SMC_PULSE0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA04U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Pulse Register (CS_number = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6dc4cb8414626d53e9363d5173a5011c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_CYCLE0" ref="ga6dc4cb8414626d53e9363d5173a5011c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6dc4cb8414626d53e9363d5173a5011c">REG_SMC_CYCLE0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA08U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Cycle Register (CS_number = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46a0efcddbd445742a22bdea229d9508"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_MODE0" ref="ga46a0efcddbd445742a22bdea229d9508" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga46a0efcddbd445742a22bdea229d9508">REG_SMC_MODE0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA0CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Mode Register (CS_number = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga69959d343f602369d297e75e595685c8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_SETUP1" ref="ga69959d343f602369d297e75e595685c8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga69959d343f602369d297e75e595685c8">REG_SMC_SETUP1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA10U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Setup Register (CS_number = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91479b248880a049fd5fef8259f038f2"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_PULSE1" ref="ga91479b248880a049fd5fef8259f038f2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga91479b248880a049fd5fef8259f038f2">REG_SMC_PULSE1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA14U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Pulse Register (CS_number = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade93e59127bcc42bb89fa6e155ba67a6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_CYCLE1" ref="gade93e59127bcc42bb89fa6e155ba67a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gade93e59127bcc42bb89fa6e155ba67a6">REG_SMC_CYCLE1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA18U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Cycle Register (CS_number = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac4f2062d159c92d609d309dedf0ba143"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_MODE1" ref="gac4f2062d159c92d609d309dedf0ba143" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac4f2062d159c92d609d309dedf0ba143">REG_SMC_MODE1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA1CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Mode Register (CS_number = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad8e86dbf9e3b9934f151f91dd17195cc"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_SETUP2" ref="gad8e86dbf9e3b9934f151f91dd17195cc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad8e86dbf9e3b9934f151f91dd17195cc">REG_SMC_SETUP2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA20U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Setup Register (CS_number = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4603b3006c6fb4b2eb07092bd1f019d0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_PULSE2" ref="ga4603b3006c6fb4b2eb07092bd1f019d0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4603b3006c6fb4b2eb07092bd1f019d0">REG_SMC_PULSE2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA24U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Pulse Register (CS_number = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4686eb8107a5017cce8050c43a828e28"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_CYCLE2" ref="ga4686eb8107a5017cce8050c43a828e28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4686eb8107a5017cce8050c43a828e28">REG_SMC_CYCLE2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA28U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Cycle Register (CS_number = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e16a158dccd635797b97e8c182b66e9"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_MODE2" ref="ga7e16a158dccd635797b97e8c182b66e9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7e16a158dccd635797b97e8c182b66e9">REG_SMC_MODE2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA2CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Mode Register (CS_number = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00f31a57dceea892024aa12921088f6a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_SETUP3" ref="ga00f31a57dceea892024aa12921088f6a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga00f31a57dceea892024aa12921088f6a">REG_SMC_SETUP3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA30U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Setup Register (CS_number = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9edf285da417eae7a57d8a15f47d2c92"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_PULSE3" ref="ga9edf285da417eae7a57d8a15f47d2c92" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9edf285da417eae7a57d8a15f47d2c92">REG_SMC_PULSE3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA34U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Pulse Register (CS_number = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga72bf1f2ba872ccf5fc6b585144b03e87"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_CYCLE3" ref="ga72bf1f2ba872ccf5fc6b585144b03e87" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga72bf1f2ba872ccf5fc6b585144b03e87">REG_SMC_CYCLE3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA38U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Cycle Register (CS_number = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae5bdf0f49426a7fc69b0e3cd2fc554ae"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_MODE3" ref="gae5bdf0f49426a7fc69b0e3cd2fc554ae" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae5bdf0f49426a7fc69b0e3cd2fc554ae">REG_SMC_MODE3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA3CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Mode Register (CS_number = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ee230fe243eb7ffdcadf1b679adbf68"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_SETUP4" ref="ga2ee230fe243eb7ffdcadf1b679adbf68" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2ee230fe243eb7ffdcadf1b679adbf68">REG_SMC_SETUP4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA40U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Setup Register (CS_number = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a6b45aa5318e24ebc094824736a7562"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_PULSE4" ref="ga2a6b45aa5318e24ebc094824736a7562" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2a6b45aa5318e24ebc094824736a7562">REG_SMC_PULSE4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA44U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Pulse Register (CS_number = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadbd08220a7716f14050c04cd47beb096"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_CYCLE4" ref="gadbd08220a7716f14050c04cd47beb096" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gadbd08220a7716f14050c04cd47beb096">REG_SMC_CYCLE4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA48U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Cycle Register (CS_number = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7416c0f6c9d445538418d084d23e90ad"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_MODE4" ref="ga7416c0f6c9d445538418d084d23e90ad" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7416c0f6c9d445538418d084d23e90ad">REG_SMC_MODE4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA4CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Mode Register (CS_number = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga01c016134304ddd96ef6a4e9adf7bcc9"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_SETUP5" ref="ga01c016134304ddd96ef6a4e9adf7bcc9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga01c016134304ddd96ef6a4e9adf7bcc9">REG_SMC_SETUP5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA50U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Setup Register (CS_number = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2b0d4e024bcb01a6ea5f574dc25d1aa"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_PULSE5" ref="gae2b0d4e024bcb01a6ea5f574dc25d1aa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae2b0d4e024bcb01a6ea5f574dc25d1aa">REG_SMC_PULSE5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA54U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Pulse Register (CS_number = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga72f7f70fc765e864513a81711ef0f3fd"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_CYCLE5" ref="ga72f7f70fc765e864513a81711ef0f3fd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga72f7f70fc765e864513a81711ef0f3fd">REG_SMC_CYCLE5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA58U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Cycle Register (CS_number = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadafafa73b698857407a67d28d4845eeb"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_MODE5" ref="gadafafa73b698857407a67d28d4845eeb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gadafafa73b698857407a67d28d4845eeb">REG_SMC_MODE5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEA5CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Mode Register (CS_number = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga159ddd552283843e1bae53a6328cb64e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_DELAY1" ref="ga159ddd552283843e1bae53a6328cb64e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga159ddd552283843e1bae53a6328cb64e">REG_SMC_DELAY1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEAC0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Delay on I/O <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga45b10225f5f59f3d48e6be27a008c541"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_DELAY2" ref="ga45b10225f5f59f3d48e6be27a008c541" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga45b10225f5f59f3d48e6be27a008c541">REG_SMC_DELAY2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEAC4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Delay on I/O <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f7b1f1b549e035763f574b29dfc6c72"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_DELAY3" ref="ga1f7b1f1b549e035763f574b29dfc6c72" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1f7b1f1b549e035763f574b29dfc6c72">REG_SMC_DELAY3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEAC8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Delay on I/O <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga011dc025544672487b927a15801ddc7d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_DELAY4" ref="ga011dc025544672487b927a15801ddc7d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga011dc025544672487b927a15801ddc7d">REG_SMC_DELAY4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEACCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Delay on I/O <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1eb285a621fb511483bda112d5047efe"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_DELAY5" ref="ga1eb285a621fb511483bda112d5047efe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1eb285a621fb511483bda112d5047efe">REG_SMC_DELAY5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEAD0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Delay on I/O <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3442e0eabaab0274aaaeca9281e19bc"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_DELAY6" ref="gaf3442e0eabaab0274aaaeca9281e19bc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf3442e0eabaab0274aaaeca9281e19bc">REG_SMC_DELAY6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEAD4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Delay on I/O <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafadaf760c0b56525b212e175c25bcabc"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_DELAY7" ref="gafadaf760c0b56525b212e175c25bcabc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafadaf760c0b56525b212e175c25bcabc">REG_SMC_DELAY7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEAD8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Delay on I/O <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9608bd799996e43cbb6f16935a2a9d8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_DELAY8" ref="gab9608bd799996e43cbb6f16935a2a9d8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab9608bd799996e43cbb6f16935a2a9d8">REG_SMC_DELAY8</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEADCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Delay on I/O <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab0d9a8ca640bf499938442f657b588f5"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_WPMR" ref="gab0d9a8ca640bf499938442f657b588f5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab0d9a8ca640bf499938442f657b588f5">REG_SMC_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEAE4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c2159504e2b295df553873848319206"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SMC_WPSR" ref="ga4c2159504e2b295df553873848319206" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4c2159504e2b295df553873848319206">REG_SMC_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFEAE8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8eda83f4844609c38495d86de111943d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_GCFG" ref="ga8eda83f4844609c38495d86de111943d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8eda83f4844609c38495d86de111943d">REG_DMAC0_GCFG</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC00U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Global Configuration Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae8f976a4406d512c3e94a0d8310f2f8e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_EN" ref="gae8f976a4406d512c3e94a0d8310f2f8e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae8f976a4406d512c3e94a0d8310f2f8e">REG_DMAC0_EN</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC04U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56cf216c814a1f7e2940bd66bf6f27ef"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_SREQ" ref="ga56cf216c814a1f7e2940bd66bf6f27ef" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga56cf216c814a1f7e2940bd66bf6f27ef">REG_DMAC0_SREQ</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC08U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Software Single Request Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ba515ea95bfccc9161e7fdd7a275f27"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CREQ" ref="ga9ba515ea95bfccc9161e7fdd7a275f27" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9ba515ea95bfccc9161e7fdd7a275f27">REG_DMAC0_CREQ</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC0CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Software Chunk <a class="el" href="struct_transfer.html">Transfer</a> Request Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac73a445d1da7fe4731fc1931333ce09a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_LAST" ref="gac73a445d1da7fe4731fc1931333ce09a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac73a445d1da7fe4731fc1931333ce09a">REG_DMAC0_LAST</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC10U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Software Last <a class="el" href="struct_transfer.html">Transfer</a> Flag Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac7d95082904eede25c4e1e920db117ec"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_EBCIER" ref="gac7d95082904eede25c4e1e920db117ec" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac7d95082904eede25c4e1e920db117ec">REG_DMAC0_EBCIER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFEC18U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Error, Chained Buffer <a class="el" href="struct_transfer.html">Transfer</a> Completed Interrupt and Buffer <a class="el" href="struct_transfer.html">Transfer</a> Completed Interrupt Enable register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a57a5984f157c3a6fce19f54aa664f3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_EBCIDR" ref="ga4a57a5984f157c3a6fce19f54aa664f3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4a57a5984f157c3a6fce19f54aa664f3">REG_DMAC0_EBCIDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFEC1CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Error, Chained Buffer <a class="el" href="struct_transfer.html">Transfer</a> Completed Interrupt and Buffer <a class="el" href="struct_transfer.html">Transfer</a> Completed Interrupt Disable register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad81bde8d82a0a3d6b6d67b6199a4e47c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_EBCIMR" ref="gad81bde8d82a0a3d6b6d67b6199a4e47c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad81bde8d82a0a3d6b6d67b6199a4e47c">REG_DMAC0_EBCIMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFEC20U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Error, Chained Buffer <a class="el" href="struct_transfer.html">Transfer</a> Completed Interrupt and Buffer transfer completed Mask Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51afe7113aee5bea5bae89dd89e73669"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_EBCISR" ref="ga51afe7113aee5bea5bae89dd89e73669" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga51afe7113aee5bea5bae89dd89e73669">REG_DMAC0_EBCISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFEC24U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Error, Chained Buffer <a class="el" href="struct_transfer.html">Transfer</a> Completed Interrupt and Buffer transfer completed Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga251f6ce2c4c0c7e4df69821e096959fe"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CHER" ref="ga251f6ce2c4c0c7e4df69821e096959fe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga251f6ce2c4c0c7e4df69821e096959fe">REG_DMAC0_CHER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFEC28U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Handler Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e39b28f0049545f5d04c485ef0fff46"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CHDR" ref="ga9e39b28f0049545f5d04c485ef0fff46" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9e39b28f0049545f5d04c485ef0fff46">REG_DMAC0_CHDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFEC2CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Handler Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3139185dec955c8ddf8492fcff59a56b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CHSR" ref="ga3139185dec955c8ddf8492fcff59a56b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3139185dec955c8ddf8492fcff59a56b">REG_DMAC0_CHSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFEC30U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Handler Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98797e23569cc4645a62e39422c8977f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_SADDR0" ref="ga98797e23569cc4645a62e39422c8977f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga98797e23569cc4645a62e39422c8977f">REG_DMAC0_SADDR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC3CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Source Address Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95e3858e9122034e514e3fb686a4098b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DADDR0" ref="ga95e3858e9122034e514e3fb686a4098b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga95e3858e9122034e514e3fb686a4098b">REG_DMAC0_DADDR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC40U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Destination Address Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8fcd08a491cc0885eb5dfbf49a9301af"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DSCR0" ref="ga8fcd08a491cc0885eb5dfbf49a9301af" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8fcd08a491cc0885eb5dfbf49a9301af">REG_DMAC0_DSCR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC44U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Descriptor Address Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac922f7c448c040119aa61cbbbf82fedd"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CTRLA0" ref="gac922f7c448c040119aa61cbbbf82fedd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac922f7c448c040119aa61cbbbf82fedd">REG_DMAC0_CTRLA0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC48U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Control A Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9dd2b6517ecb41b47d812a4d28d8f84"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CTRLB0" ref="gaa9dd2b6517ecb41b47d812a4d28d8f84" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa9dd2b6517ecb41b47d812a4d28d8f84">REG_DMAC0_CTRLB0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC4CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Control B Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafffaed70e175f71892bb10eefea0b4d8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CFG0" ref="gafffaed70e175f71892bb10eefea0b4d8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafffaed70e175f71892bb10eefea0b4d8">REG_DMAC0_CFG0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC50U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Configuration Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56df4e91c2a2a1291df7b828e9bcda79"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_SPIP0" ref="ga56df4e91c2a2a1291df7b828e9bcda79" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga56df4e91c2a2a1291df7b828e9bcda79">REG_DMAC0_SPIP0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC54U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4235266b0f149092ba1ad45289412faa"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DPIP0" ref="ga4235266b0f149092ba1ad45289412faa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4235266b0f149092ba1ad45289412faa">REG_DMAC0_DPIP0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC58U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8b5e48fdeeac25e7a3c8deef27a0ea3d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_SADDR1" ref="ga8b5e48fdeeac25e7a3c8deef27a0ea3d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8b5e48fdeeac25e7a3c8deef27a0ea3d">REG_DMAC0_SADDR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC64U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Source Address Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75effa13a7c4f413699231094bf9c654"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DADDR1" ref="ga75effa13a7c4f413699231094bf9c654" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga75effa13a7c4f413699231094bf9c654">REG_DMAC0_DADDR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC68U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Destination Address Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae64c458e5dbec19eaf79f1e09fd50f99"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DSCR1" ref="gae64c458e5dbec19eaf79f1e09fd50f99" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae64c458e5dbec19eaf79f1e09fd50f99">REG_DMAC0_DSCR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC6CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Descriptor Address Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5896c4def41834321fa094cbcb5ecdb"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CTRLA1" ref="gaa5896c4def41834321fa094cbcb5ecdb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa5896c4def41834321fa094cbcb5ecdb">REG_DMAC0_CTRLA1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC70U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Control A Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga19e8baf56e4b8c255c87400359034fa1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CTRLB1" ref="ga19e8baf56e4b8c255c87400359034fa1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga19e8baf56e4b8c255c87400359034fa1">REG_DMAC0_CTRLB1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC74U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Control B Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64245aaa562d188f1a9e6e00256f8277"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CFG1" ref="ga64245aaa562d188f1a9e6e00256f8277" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga64245aaa562d188f1a9e6e00256f8277">REG_DMAC0_CFG1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC78U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Configuration Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1bc74927f3b605db16889256013b94d3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_SPIP1" ref="ga1bc74927f3b605db16889256013b94d3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1bc74927f3b605db16889256013b94d3">REG_DMAC0_SPIP1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC7CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabfb0a036b75f7a906b816d9559b91d96"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DPIP1" ref="gabfb0a036b75f7a906b816d9559b91d96" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabfb0a036b75f7a906b816d9559b91d96">REG_DMAC0_DPIP1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC80U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa930436b3db4469f08add5821d78a061"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_SADDR2" ref="gaa930436b3db4469f08add5821d78a061" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa930436b3db4469f08add5821d78a061">REG_DMAC0_SADDR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC8CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Source Address Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf395759af474b5ed824bc2edb85d72c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DADDR2" ref="gabf395759af474b5ed824bc2edb85d72c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabf395759af474b5ed824bc2edb85d72c">REG_DMAC0_DADDR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC90U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Destination Address Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1353576c8aeb29ed67774677d05c4de2"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DSCR2" ref="ga1353576c8aeb29ed67774677d05c4de2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1353576c8aeb29ed67774677d05c4de2">REG_DMAC0_DSCR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC94U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Descriptor Address Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a35babb24eb0abb0693b0c0f238a9e0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CTRLA2" ref="ga8a35babb24eb0abb0693b0c0f238a9e0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8a35babb24eb0abb0693b0c0f238a9e0">REG_DMAC0_CTRLA2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC98U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Control A Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0322986b119452bf2866ced51a2d291b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CTRLB2" ref="ga0322986b119452bf2866ced51a2d291b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0322986b119452bf2866ced51a2d291b">REG_DMAC0_CTRLB2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEC9CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Control B Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae06fe4dc5aabb6a74347fa9d45dd6b1c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CFG2" ref="gae06fe4dc5aabb6a74347fa9d45dd6b1c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae06fe4dc5aabb6a74347fa9d45dd6b1c">REG_DMAC0_CFG2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFECA0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Configuration Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e574868442eadaafa30f79632d51ad0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_SPIP2" ref="ga6e574868442eadaafa30f79632d51ad0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6e574868442eadaafa30f79632d51ad0">REG_DMAC0_SPIP2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFECA4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f774a17272d91571a79edbd4c9b45ea"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DPIP2" ref="ga5f774a17272d91571a79edbd4c9b45ea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5f774a17272d91571a79edbd4c9b45ea">REG_DMAC0_DPIP2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFECA8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac6be4b365455b60991d23f7099264051"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_SADDR3" ref="gac6be4b365455b60991d23f7099264051" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac6be4b365455b60991d23f7099264051">REG_DMAC0_SADDR3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFECB4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Source Address Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5db743c520f9f30eeb09cfcb045be3ce"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DADDR3" ref="ga5db743c520f9f30eeb09cfcb045be3ce" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5db743c520f9f30eeb09cfcb045be3ce">REG_DMAC0_DADDR3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFECB8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Destination Address Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga34b46d50a5a23bf4703b3d4c6d2d5d3c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DSCR3" ref="ga34b46d50a5a23bf4703b3d4c6d2d5d3c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga34b46d50a5a23bf4703b3d4c6d2d5d3c">REG_DMAC0_DSCR3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFECBCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Descriptor Address Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeea8eb9de0f567173d603c3958eb724c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CTRLA3" ref="gaeea8eb9de0f567173d603c3958eb724c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaeea8eb9de0f567173d603c3958eb724c">REG_DMAC0_CTRLA3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFECC0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Control A Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga01e4e0f5aef833e774c5553707882a6d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CTRLB3" ref="ga01e4e0f5aef833e774c5553707882a6d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga01e4e0f5aef833e774c5553707882a6d">REG_DMAC0_CTRLB3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFECC4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Control B Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf8dec0140778c5f2bf70448affbd506"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CFG3" ref="gabf8dec0140778c5f2bf70448affbd506" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabf8dec0140778c5f2bf70448affbd506">REG_DMAC0_CFG3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFECC8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Configuration Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17035844b7df4305312005d601b7a586"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_SPIP3" ref="ga17035844b7df4305312005d601b7a586" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga17035844b7df4305312005d601b7a586">REG_DMAC0_SPIP3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFECCCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79bd59b9889968915ec8ef7c0e5480e3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DPIP3" ref="ga79bd59b9889968915ec8ef7c0e5480e3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga79bd59b9889968915ec8ef7c0e5480e3">REG_DMAC0_DPIP3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFECD0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5d0e306f7d1b09b7cba543eae9ff9f7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_SADDR4" ref="gaf5d0e306f7d1b09b7cba543eae9ff9f7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf5d0e306f7d1b09b7cba543eae9ff9f7">REG_DMAC0_SADDR4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFECDCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Source Address Register (ch_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a6fdd02bd1707fe0e8a3007101ccffd"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DADDR4" ref="ga7a6fdd02bd1707fe0e8a3007101ccffd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7a6fdd02bd1707fe0e8a3007101ccffd">REG_DMAC0_DADDR4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFECE0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Destination Address Register (ch_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaafe35364ca3f8d3c97419579de8d9a4c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DSCR4" ref="gaafe35364ca3f8d3c97419579de8d9a4c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaafe35364ca3f8d3c97419579de8d9a4c">REG_DMAC0_DSCR4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFECE4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Descriptor Address Register (ch_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1097bce2da20f5d87d3598014a4fd078"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CTRLA4" ref="ga1097bce2da20f5d87d3598014a4fd078" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1097bce2da20f5d87d3598014a4fd078">REG_DMAC0_CTRLA4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFECE8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Control A Register (ch_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c2f9b18d4926ddf8d872b0afe1763ba"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CTRLB4" ref="ga4c2f9b18d4926ddf8d872b0afe1763ba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4c2f9b18d4926ddf8d872b0afe1763ba">REG_DMAC0_CTRLB4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFECECU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Control B Register (ch_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga83f0610404c66098473607991fc22c0f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CFG4" ref="ga83f0610404c66098473607991fc22c0f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga83f0610404c66098473607991fc22c0f">REG_DMAC0_CFG4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFECF0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Configuration Register (ch_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab54beea6d7ddebec38277c91b2e9d2a8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_SPIP4" ref="gab54beea6d7ddebec38277c91b2e9d2a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab54beea6d7ddebec38277c91b2e9d2a8">REG_DMAC0_SPIP4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFECF4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaacc1d97e3d60a4d1b9a33f5af289fd7b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DPIP4" ref="gaacc1d97e3d60a4d1b9a33f5af289fd7b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaacc1d97e3d60a4d1b9a33f5af289fd7b">REG_DMAC0_DPIP4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFECF8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a7cb2cf8be296d25ee94f9636d61d74"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_SADDR5" ref="ga0a7cb2cf8be296d25ee94f9636d61d74" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0a7cb2cf8be296d25ee94f9636d61d74">REG_DMAC0_SADDR5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED04U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Source Address Register (ch_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb0d0fd75950b7ef170bba00941cc339"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DADDR5" ref="gafb0d0fd75950b7ef170bba00941cc339" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafb0d0fd75950b7ef170bba00941cc339">REG_DMAC0_DADDR5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED08U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Destination Address Register (ch_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7bcbe04646555706698b652f9c2550d6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DSCR5" ref="ga7bcbe04646555706698b652f9c2550d6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7bcbe04646555706698b652f9c2550d6">REG_DMAC0_DSCR5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED0CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Descriptor Address Register (ch_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga35c67bba875d17cab565a3ef39922f71"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CTRLA5" ref="ga35c67bba875d17cab565a3ef39922f71" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga35c67bba875d17cab565a3ef39922f71">REG_DMAC0_CTRLA5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED10U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Control A Register (ch_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga522ece7aa138468704df8b056d27054a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CTRLB5" ref="ga522ece7aa138468704df8b056d27054a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga522ece7aa138468704df8b056d27054a">REG_DMAC0_CTRLB5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED14U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Control B Register (ch_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29d42d2ac3c11e40f46da76e7c4f3441"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CFG5" ref="ga29d42d2ac3c11e40f46da76e7c4f3441" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga29d42d2ac3c11e40f46da76e7c4f3441">REG_DMAC0_CFG5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED18U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Configuration Register (ch_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc7f4ca74c9c325d0e0b694e3943b6e7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_SPIP5" ref="gafc7f4ca74c9c325d0e0b694e3943b6e7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafc7f4ca74c9c325d0e0b694e3943b6e7">REG_DMAC0_SPIP5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED1CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga562340b26c483a3ffeb41bf08eb756ae"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DPIP5" ref="ga562340b26c483a3ffeb41bf08eb756ae" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga562340b26c483a3ffeb41bf08eb756ae">REG_DMAC0_DPIP5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED20U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76e9d0d5efc440468930e72250cb41eb"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_SADDR6" ref="ga76e9d0d5efc440468930e72250cb41eb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga76e9d0d5efc440468930e72250cb41eb">REG_DMAC0_SADDR6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED2CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Source Address Register (ch_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76ff287d6c5f04806713a0f827cbe4b3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DADDR6" ref="ga76ff287d6c5f04806713a0f827cbe4b3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga76ff287d6c5f04806713a0f827cbe4b3">REG_DMAC0_DADDR6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED30U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Destination Address Register (ch_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f6531e24b21522705fb1b45f101ed08"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DSCR6" ref="ga9f6531e24b21522705fb1b45f101ed08" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9f6531e24b21522705fb1b45f101ed08">REG_DMAC0_DSCR6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED34U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Descriptor Address Register (ch_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab600bc5f343539fc1e39e1e1e85758ee"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CTRLA6" ref="gab600bc5f343539fc1e39e1e1e85758ee" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab600bc5f343539fc1e39e1e1e85758ee">REG_DMAC0_CTRLA6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED38U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Control A Register (ch_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81d18f700ec0c4a334b43434e3c6abae"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CTRLB6" ref="ga81d18f700ec0c4a334b43434e3c6abae" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga81d18f700ec0c4a334b43434e3c6abae">REG_DMAC0_CTRLB6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED3CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Control B Register (ch_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeddc1af0446141af00b20c4b997e4fdd"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CFG6" ref="gaeddc1af0446141af00b20c4b997e4fdd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaeddc1af0446141af00b20c4b997e4fdd">REG_DMAC0_CFG6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED40U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Configuration Register (ch_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga92fb94f33635b84c721e7c8fd81eda47"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_SPIP6" ref="ga92fb94f33635b84c721e7c8fd81eda47" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga92fb94f33635b84c721e7c8fd81eda47">REG_DMAC0_SPIP6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED44U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga45b1658873f7668d2373292f1de603d2"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DPIP6" ref="ga45b1658873f7668d2373292f1de603d2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga45b1658873f7668d2373292f1de603d2">REG_DMAC0_DPIP6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED48U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga960af66272adefb7fc8e97da352ea0a3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_SADDR7" ref="ga960af66272adefb7fc8e97da352ea0a3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga960af66272adefb7fc8e97da352ea0a3">REG_DMAC0_SADDR7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED54U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Source Address Register (ch_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaabbb9f4e7ae11d4e00e784ff7fe81cb"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DADDR7" ref="gaaabbb9f4e7ae11d4e00e784ff7fe81cb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaaabbb9f4e7ae11d4e00e784ff7fe81cb">REG_DMAC0_DADDR7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED58U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Destination Address Register (ch_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga71de2b3015c7f11c9369486ced945fa6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DSCR7" ref="ga71de2b3015c7f11c9369486ced945fa6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga71de2b3015c7f11c9369486ced945fa6">REG_DMAC0_DSCR7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED5CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Descriptor Address Register (ch_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga089f44f62c3aab644fcd074e6ccb5aba"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CTRLA7" ref="ga089f44f62c3aab644fcd074e6ccb5aba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga089f44f62c3aab644fcd074e6ccb5aba">REG_DMAC0_CTRLA7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED60U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Control A Register (ch_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a21758f62bfb0a0d2688e154c68421e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CTRLB7" ref="ga7a21758f62bfb0a0d2688e154c68421e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7a21758f62bfb0a0d2688e154c68421e">REG_DMAC0_CTRLB7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED64U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Control B Register (ch_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23f8206dde1fb389f014cf56d432d388"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_CFG7" ref="ga23f8206dde1fb389f014cf56d432d388" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga23f8206dde1fb389f014cf56d432d388">REG_DMAC0_CFG7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED68U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Configuration Register (ch_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9562a3009959bcea3b4f8c6857b61cd3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_SPIP7" ref="ga9562a3009959bcea3b4f8c6857b61cd3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9562a3009959bcea3b4f8c6857b61cd3">REG_DMAC0_SPIP7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED6CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga45d4518330365a4aa33b13b2ea3a5708"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_DPIP7" ref="ga45d4518330365a4aa33b13b2ea3a5708" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga45d4518330365a4aa33b13b2ea3a5708">REG_DMAC0_DPIP7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFED70U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab6ef609a9959b0d5c267d157c664312e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_WPMR" ref="gab6ef609a9959b0d5c267d157c664312e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab6ef609a9959b0d5c267d157c664312e">REG_DMAC0_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEDE4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b71ebc47daf9062009998aa2ce57790"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC0_WPSR" ref="ga4b71ebc47daf9062009998aa2ce57790" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4b71ebc47daf9062009998aa2ce57790">REG_DMAC0_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFEDE8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC0) DMAC Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9328d6c94c4ee36589feae9d484cd95b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_GCFG" ref="ga9328d6c94c4ee36589feae9d484cd95b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9328d6c94c4ee36589feae9d484cd95b">REG_DMAC1_GCFG</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE00U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Global Configuration Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d0f525d8731555dfd93d11a1eadb129"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_EN" ref="ga0d0f525d8731555dfd93d11a1eadb129" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0d0f525d8731555dfd93d11a1eadb129">REG_DMAC1_EN</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE04U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae23961c7265bc40f383ced19aacfd955"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_SREQ" ref="gae23961c7265bc40f383ced19aacfd955" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae23961c7265bc40f383ced19aacfd955">REG_DMAC1_SREQ</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE08U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Software Single Request Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafaa5147f74d66cd207167622e42f4b22"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CREQ" ref="gafaa5147f74d66cd207167622e42f4b22" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafaa5147f74d66cd207167622e42f4b22">REG_DMAC1_CREQ</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE0CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Software Chunk <a class="el" href="struct_transfer.html">Transfer</a> Request Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga207fa2de4a8e74eb96d4165d54db9c85"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_LAST" ref="ga207fa2de4a8e74eb96d4165d54db9c85" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga207fa2de4a8e74eb96d4165d54db9c85">REG_DMAC1_LAST</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE10U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Software Last <a class="el" href="struct_transfer.html">Transfer</a> Flag Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4347e2cc358f241d932c981a1478a42d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_EBCIER" ref="ga4347e2cc358f241d932c981a1478a42d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4347e2cc358f241d932c981a1478a42d">REG_DMAC1_EBCIER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFEE18U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Error, Chained Buffer <a class="el" href="struct_transfer.html">Transfer</a> Completed Interrupt and Buffer <a class="el" href="struct_transfer.html">Transfer</a> Completed Interrupt Enable register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae13aa3e0a91a04b603d6346dcb57cb37"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_EBCIDR" ref="gae13aa3e0a91a04b603d6346dcb57cb37" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae13aa3e0a91a04b603d6346dcb57cb37">REG_DMAC1_EBCIDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFEE1CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Error, Chained Buffer <a class="el" href="struct_transfer.html">Transfer</a> Completed Interrupt and Buffer <a class="el" href="struct_transfer.html">Transfer</a> Completed Interrupt Disable register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga176dc6f61f5f1122a9cfa14925354420"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_EBCIMR" ref="ga176dc6f61f5f1122a9cfa14925354420" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga176dc6f61f5f1122a9cfa14925354420">REG_DMAC1_EBCIMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFEE20U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Error, Chained Buffer <a class="el" href="struct_transfer.html">Transfer</a> Completed Interrupt and Buffer transfer completed Mask Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9350902c52089c09dac984cd774ec011"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_EBCISR" ref="ga9350902c52089c09dac984cd774ec011" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9350902c52089c09dac984cd774ec011">REG_DMAC1_EBCISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFEE24U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Error, Chained Buffer <a class="el" href="struct_transfer.html">Transfer</a> Completed Interrupt and Buffer transfer completed Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga602cce80255b7d2f2051d3d6b7e47d7a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CHER" ref="ga602cce80255b7d2f2051d3d6b7e47d7a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga602cce80255b7d2f2051d3d6b7e47d7a">REG_DMAC1_CHER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFEE28U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Handler Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa72e634060c4bba848f77d4fc9d4dc65"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CHDR" ref="gaa72e634060c4bba848f77d4fc9d4dc65" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa72e634060c4bba848f77d4fc9d4dc65">REG_DMAC1_CHDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFEE2CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Handler Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39429836f5a3a0dfe020e6d1529d2efd"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CHSR" ref="ga39429836f5a3a0dfe020e6d1529d2efd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga39429836f5a3a0dfe020e6d1529d2efd">REG_DMAC1_CHSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFEE30U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Handler Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44d39f4362fe73c6c07abc3a7fdc037c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_SADDR0" ref="ga44d39f4362fe73c6c07abc3a7fdc037c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga44d39f4362fe73c6c07abc3a7fdc037c">REG_DMAC1_SADDR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE3CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Source Address Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf017e571aabbb3c286e96287e099f753"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DADDR0" ref="gaf017e571aabbb3c286e96287e099f753" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf017e571aabbb3c286e96287e099f753">REG_DMAC1_DADDR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE40U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Destination Address Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f5ba27d2a730762c4e9081173cb4da4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DSCR0" ref="ga3f5ba27d2a730762c4e9081173cb4da4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3f5ba27d2a730762c4e9081173cb4da4">REG_DMAC1_DSCR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE44U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Descriptor Address Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac206848bd0af511bc84d82b5ba3bbe98"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CTRLA0" ref="gac206848bd0af511bc84d82b5ba3bbe98" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac206848bd0af511bc84d82b5ba3bbe98">REG_DMAC1_CTRLA0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE48U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Control A Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae068845debe40198e2eb92448c9cb423"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CTRLB0" ref="gae068845debe40198e2eb92448c9cb423" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae068845debe40198e2eb92448c9cb423">REG_DMAC1_CTRLB0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE4CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Control B Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga939027e765d957f78b3e3e266401f0fd"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CFG0" ref="ga939027e765d957f78b3e3e266401f0fd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga939027e765d957f78b3e3e266401f0fd">REG_DMAC1_CFG0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE50U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Configuration Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6847a9cf04d1fb5c4f5527af133e8aef"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_SPIP0" ref="ga6847a9cf04d1fb5c4f5527af133e8aef" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6847a9cf04d1fb5c4f5527af133e8aef">REG_DMAC1_SPIP0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE54U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaefbc9318d2b55b291f67804b847ed8b5"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DPIP0" ref="gaefbc9318d2b55b291f67804b847ed8b5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaefbc9318d2b55b291f67804b847ed8b5">REG_DMAC1_DPIP0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE58U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4dc797a6537f879e138d3d5c1e24b489"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_SADDR1" ref="ga4dc797a6537f879e138d3d5c1e24b489" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4dc797a6537f879e138d3d5c1e24b489">REG_DMAC1_SADDR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE64U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Source Address Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ecf7931bf2b1ab718e5fb3a64cab9c0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DADDR1" ref="ga1ecf7931bf2b1ab718e5fb3a64cab9c0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1ecf7931bf2b1ab718e5fb3a64cab9c0">REG_DMAC1_DADDR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE68U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Destination Address Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae753d1472c6d1d55f172ad77b2b2cc6d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DSCR1" ref="gae753d1472c6d1d55f172ad77b2b2cc6d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae753d1472c6d1d55f172ad77b2b2cc6d">REG_DMAC1_DSCR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE6CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Descriptor Address Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac904ca978055208eedb3ca244c090882"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CTRLA1" ref="gac904ca978055208eedb3ca244c090882" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac904ca978055208eedb3ca244c090882">REG_DMAC1_CTRLA1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE70U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Control A Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga188cda617afaedabf4af3a5a6ec3f6d6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CTRLB1" ref="ga188cda617afaedabf4af3a5a6ec3f6d6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga188cda617afaedabf4af3a5a6ec3f6d6">REG_DMAC1_CTRLB1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE74U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Control B Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga768e9ee134b6ffb8feece0ee0d61bd4a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CFG1" ref="ga768e9ee134b6ffb8feece0ee0d61bd4a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga768e9ee134b6ffb8feece0ee0d61bd4a">REG_DMAC1_CFG1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE78U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Configuration Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ebbbb34b46c6fdb7e5b0ff896322c60"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_SPIP1" ref="ga4ebbbb34b46c6fdb7e5b0ff896322c60" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4ebbbb34b46c6fdb7e5b0ff896322c60">REG_DMAC1_SPIP1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE7CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab891b94f3c81895ef93f4aa4ad0c4ded"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DPIP1" ref="gab891b94f3c81895ef93f4aa4ad0c4ded" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab891b94f3c81895ef93f4aa4ad0c4ded">REG_DMAC1_DPIP1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE80U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga05f9e2273f630f01e800c8f7ebe78f45"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_SADDR2" ref="ga05f9e2273f630f01e800c8f7ebe78f45" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga05f9e2273f630f01e800c8f7ebe78f45">REG_DMAC1_SADDR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE8CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Source Address Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga331d228a9970a1dc4f8bee9512c4090e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DADDR2" ref="ga331d228a9970a1dc4f8bee9512c4090e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga331d228a9970a1dc4f8bee9512c4090e">REG_DMAC1_DADDR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE90U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Destination Address Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf3e3223711b1d4f06f02050028d25ae"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DSCR2" ref="gabf3e3223711b1d4f06f02050028d25ae" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabf3e3223711b1d4f06f02050028d25ae">REG_DMAC1_DSCR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE94U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Descriptor Address Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a45e91cb7b1351d4d81fcda5709e16b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CTRLA2" ref="ga8a45e91cb7b1351d4d81fcda5709e16b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8a45e91cb7b1351d4d81fcda5709e16b">REG_DMAC1_CTRLA2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE98U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Control A Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga48ec961e76e9328ac3da5609707f6c0b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CTRLB2" ref="ga48ec961e76e9328ac3da5609707f6c0b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga48ec961e76e9328ac3da5609707f6c0b">REG_DMAC1_CTRLB2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEE9CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Control B Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c2f19e979896647b0c008473c427fc1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CFG2" ref="ga1c2f19e979896647b0c008473c427fc1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1c2f19e979896647b0c008473c427fc1">REG_DMAC1_CFG2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEEA0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Configuration Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadd89a9254afd4f77f23776081605b47c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_SPIP2" ref="gadd89a9254afd4f77f23776081605b47c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gadd89a9254afd4f77f23776081605b47c">REG_DMAC1_SPIP2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEEA4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada5b237bbf729a27e0e26410a43459af"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DPIP2" ref="gada5b237bbf729a27e0e26410a43459af" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gada5b237bbf729a27e0e26410a43459af">REG_DMAC1_DPIP2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEEA8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad17c645fd50c392ec1ea8abeacfb9e9f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_SADDR3" ref="gad17c645fd50c392ec1ea8abeacfb9e9f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad17c645fd50c392ec1ea8abeacfb9e9f">REG_DMAC1_SADDR3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEEB4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Source Address Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5888282c97192a774b6e058d701e1662"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DADDR3" ref="ga5888282c97192a774b6e058d701e1662" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5888282c97192a774b6e058d701e1662">REG_DMAC1_DADDR3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEEB8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Destination Address Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a46a5b737c03aabdcaea0e23ed9367f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DSCR3" ref="ga6a46a5b737c03aabdcaea0e23ed9367f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6a46a5b737c03aabdcaea0e23ed9367f">REG_DMAC1_DSCR3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEEBCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Descriptor Address Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga030ac0fb23efc162118d3bcd19406132"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CTRLA3" ref="ga030ac0fb23efc162118d3bcd19406132" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga030ac0fb23efc162118d3bcd19406132">REG_DMAC1_CTRLA3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEEC0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Control A Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9a45fd6d41549db327df2620cf8a325"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CTRLB3" ref="gab9a45fd6d41549db327df2620cf8a325" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab9a45fd6d41549db327df2620cf8a325">REG_DMAC1_CTRLB3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEEC4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Control B Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadd4b2cfaad2b7cda77f48d2f8bf22395"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CFG3" ref="gadd4b2cfaad2b7cda77f48d2f8bf22395" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gadd4b2cfaad2b7cda77f48d2f8bf22395">REG_DMAC1_CFG3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEEC8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Configuration Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4281c2aea56f57947ba074a8493dc305"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_SPIP3" ref="ga4281c2aea56f57947ba074a8493dc305" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4281c2aea56f57947ba074a8493dc305">REG_DMAC1_SPIP3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEECCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga89492f6f15cae1ba675c17693d23d1d4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DPIP3" ref="ga89492f6f15cae1ba675c17693d23d1d4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga89492f6f15cae1ba675c17693d23d1d4">REG_DMAC1_DPIP3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEED0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c3a4efa21b159ae80250ff439cab52f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_SADDR4" ref="ga1c3a4efa21b159ae80250ff439cab52f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1c3a4efa21b159ae80250ff439cab52f">REG_DMAC1_SADDR4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEEDCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Source Address Register (ch_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabdd8d942650cd32838f509c55a9acf2b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DADDR4" ref="gabdd8d942650cd32838f509c55a9acf2b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabdd8d942650cd32838f509c55a9acf2b">REG_DMAC1_DADDR4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEEE0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Destination Address Register (ch_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0a08c554ccd66cfe5c1a2fb212dc613"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DSCR4" ref="gaf0a08c554ccd66cfe5c1a2fb212dc613" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf0a08c554ccd66cfe5c1a2fb212dc613">REG_DMAC1_DSCR4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEEE4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Descriptor Address Register (ch_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5e9ea2930c9f0e4ce09f997aaa2281a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CTRLA4" ref="gac5e9ea2930c9f0e4ce09f997aaa2281a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac5e9ea2930c9f0e4ce09f997aaa2281a">REG_DMAC1_CTRLA4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEEE8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Control A Register (ch_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada71479e753a6a7c3c02e3ff59cf6b56"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CTRLB4" ref="gada71479e753a6a7c3c02e3ff59cf6b56" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gada71479e753a6a7c3c02e3ff59cf6b56">REG_DMAC1_CTRLB4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEEECU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Control B Register (ch_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d75eef9bcd365eab3e99c507ce8819e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CFG4" ref="ga3d75eef9bcd365eab3e99c507ce8819e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3d75eef9bcd365eab3e99c507ce8819e">REG_DMAC1_CFG4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEEF0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Configuration Register (ch_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga48dd43a7151cf6d44efeeac8c718e8cf"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_SPIP4" ref="ga48dd43a7151cf6d44efeeac8c718e8cf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga48dd43a7151cf6d44efeeac8c718e8cf">REG_DMAC1_SPIP4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEEF4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad5231f0289c2d2a2828b70eba0a2401"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DPIP4" ref="gaad5231f0289c2d2a2828b70eba0a2401" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaad5231f0289c2d2a2828b70eba0a2401">REG_DMAC1_DPIP4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEEF8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc176100ba427e34d56f8029afbf9e6e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_SADDR5" ref="gadc176100ba427e34d56f8029afbf9e6e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gadc176100ba427e34d56f8029afbf9e6e">REG_DMAC1_SADDR5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF04U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Source Address Register (ch_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3358587c7ee75d1c9d62304216dc85c3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DADDR5" ref="ga3358587c7ee75d1c9d62304216dc85c3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3358587c7ee75d1c9d62304216dc85c3">REG_DMAC1_DADDR5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF08U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Destination Address Register (ch_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6cf73c56f2669c5a23c3fe75199210e6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DSCR5" ref="ga6cf73c56f2669c5a23c3fe75199210e6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6cf73c56f2669c5a23c3fe75199210e6">REG_DMAC1_DSCR5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF0CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Descriptor Address Register (ch_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0153c8be63882657cc563e70916ecf79"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CTRLA5" ref="ga0153c8be63882657cc563e70916ecf79" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0153c8be63882657cc563e70916ecf79">REG_DMAC1_CTRLA5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF10U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Control A Register (ch_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ed2875f502834a263fe793e3ee70728"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CTRLB5" ref="ga9ed2875f502834a263fe793e3ee70728" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9ed2875f502834a263fe793e3ee70728">REG_DMAC1_CTRLB5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF14U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Control B Register (ch_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafdf8df4b70b9a9ad8ec65396806e6aec"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CFG5" ref="gafdf8df4b70b9a9ad8ec65396806e6aec" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafdf8df4b70b9a9ad8ec65396806e6aec">REG_DMAC1_CFG5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF18U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Configuration Register (ch_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6793f7fa2cbe70793ed5282516532765"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_SPIP5" ref="ga6793f7fa2cbe70793ed5282516532765" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6793f7fa2cbe70793ed5282516532765">REG_DMAC1_SPIP5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF1CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga65bdef4b4d9726d6727013a6776b68a2"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DPIP5" ref="ga65bdef4b4d9726d6727013a6776b68a2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga65bdef4b4d9726d6727013a6776b68a2">REG_DMAC1_DPIP5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF20U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ee35dc5769f41721cbafe472e451132"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_SADDR6" ref="ga5ee35dc5769f41721cbafe472e451132" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5ee35dc5769f41721cbafe472e451132">REG_DMAC1_SADDR6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF2CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Source Address Register (ch_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84c6a9bc4e62bcd1e02741c50a7528c4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DADDR6" ref="ga84c6a9bc4e62bcd1e02741c50a7528c4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga84c6a9bc4e62bcd1e02741c50a7528c4">REG_DMAC1_DADDR6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF30U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Destination Address Register (ch_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ed16e2e132042aae7954e906a4d9444"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DSCR6" ref="ga9ed16e2e132042aae7954e906a4d9444" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9ed16e2e132042aae7954e906a4d9444">REG_DMAC1_DSCR6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF34U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Descriptor Address Register (ch_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a1a3756a2c33197e76172ee050fea06"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CTRLA6" ref="ga9a1a3756a2c33197e76172ee050fea06" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9a1a3756a2c33197e76172ee050fea06">REG_DMAC1_CTRLA6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF38U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Control A Register (ch_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad8ac09d9e724427047343e28f5f615f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CTRLB6" ref="gaad8ac09d9e724427047343e28f5f615f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaad8ac09d9e724427047343e28f5f615f">REG_DMAC1_CTRLB6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF3CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Control B Register (ch_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa6540486af313e6b78e10eba06ed08c4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CFG6" ref="gaa6540486af313e6b78e10eba06ed08c4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa6540486af313e6b78e10eba06ed08c4">REG_DMAC1_CFG6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF40U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Configuration Register (ch_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga35d291fe36f77059c49526a81a4dffa3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_SPIP6" ref="ga35d291fe36f77059c49526a81a4dffa3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga35d291fe36f77059c49526a81a4dffa3">REG_DMAC1_SPIP6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF44U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4328ca60f67fddd8e245ccb6b34c182"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DPIP6" ref="gad4328ca60f67fddd8e245ccb6b34c182" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad4328ca60f67fddd8e245ccb6b34c182">REG_DMAC1_DPIP6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF48U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 6) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb226a0849ac50c5d612d8417a668f52"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_SADDR7" ref="gacb226a0849ac50c5d612d8417a668f52" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gacb226a0849ac50c5d612d8417a668f52">REG_DMAC1_SADDR7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF54U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Source Address Register (ch_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga380f11ac29aea52900e198df2c046745"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DADDR7" ref="ga380f11ac29aea52900e198df2c046745" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga380f11ac29aea52900e198df2c046745">REG_DMAC1_DADDR7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF58U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Destination Address Register (ch_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaddb88194a93c17253a64a9fdb1f2ecb2"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DSCR7" ref="gaddb88194a93c17253a64a9fdb1f2ecb2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaddb88194a93c17253a64a9fdb1f2ecb2">REG_DMAC1_DSCR7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF5CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Descriptor Address Register (ch_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78e316d3fb6baf4273448e81aaa2dd94"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CTRLA7" ref="ga78e316d3fb6baf4273448e81aaa2dd94" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga78e316d3fb6baf4273448e81aaa2dd94">REG_DMAC1_CTRLA7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF60U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Control A Register (ch_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94c96ef3237bc525697126ce946156e4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CTRLB7" ref="ga94c96ef3237bc525697126ce946156e4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga94c96ef3237bc525697126ce946156e4">REG_DMAC1_CTRLB7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF64U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Control B Register (ch_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga63760ef4874fbfd6087558eced0f24b4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_CFG7" ref="ga63760ef4874fbfd6087558eced0f24b4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga63760ef4874fbfd6087558eced0f24b4">REG_DMAC1_CFG7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF68U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Configuration Register (ch_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9356799dfccfb39e9f6e591fec1fdf19"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_SPIP7" ref="ga9356799dfccfb39e9f6e591fec1fdf19" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9356799dfccfb39e9f6e591fec1fdf19">REG_DMAC1_SPIP7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF6CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga262f377c9dde318f61f1b4d2d3e0eeb4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_DPIP7" ref="ga262f377c9dde318f61f1b4d2d3e0eeb4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga262f377c9dde318f61f1b4d2d3e0eeb4">REG_DMAC1_DPIP7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEF70U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 7) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga492a26a159cc59a7f83a3d13abe4e3ff"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_WPMR" ref="ga492a26a159cc59a7f83a3d13abe4e3ff" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga492a26a159cc59a7f83a3d13abe4e3ff">REG_DMAC1_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFEFE4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18f62e5cd430ff934b7d4a1ab2ad84ac"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DMAC1_WPSR" ref="ga18f62e5cd430ff934b7d4a1ab2ad84ac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga18f62e5cd430ff934b7d4a1ab2ad84ac">REG_DMAC1_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFEFE8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DMAC1) DMAC Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe694d63984d8c0f3e26e79531fca845"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_AIC_SMR" ref="gabe694d63984d8c0f3e26e79531fca845" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabe694d63984d8c0f3e26e79531fca845">REG_AIC_SMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(AIC) Source Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e144ea341321d3670a0a2778509888c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_AIC_SVR" ref="ga7e144ea341321d3670a0a2778509888c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7e144ea341321d3670a0a2778509888c">REG_AIC_SVR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF080U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(AIC) Source Vector Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb27041479370f0a316324ca40ecef7c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_AIC_IVR" ref="gadb27041479370f0a316324ca40ecef7c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gadb27041479370f0a316324ca40ecef7c">REG_AIC_IVR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF100U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(AIC) Interrupt Vector Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf8c2c5eb8e5747113d49b5ac7b28df4f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_AIC_FVR" ref="gaf8c2c5eb8e5747113d49b5ac7b28df4f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf8c2c5eb8e5747113d49b5ac7b28df4f">REG_AIC_FVR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF104U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(AIC) FIQ Interrupt Vector Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10f868deb75ce820f8938c4dee925fa7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_AIC_ISR" ref="ga10f868deb75ce820f8938c4dee925fa7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga10f868deb75ce820f8938c4dee925fa7">REG_AIC_ISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF108U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(AIC) Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c854ad1fed66e89ac1d4dc0ff25b111"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_AIC_IPR" ref="ga7c854ad1fed66e89ac1d4dc0ff25b111" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7c854ad1fed66e89ac1d4dc0ff25b111">REG_AIC_IPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF10CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(AIC) Interrupt Pending Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ee85e30a713a88fd5d02bb7ad0ebd6c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_AIC_IMR" ref="ga8ee85e30a713a88fd5d02bb7ad0ebd6c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8ee85e30a713a88fd5d02bb7ad0ebd6c">REG_AIC_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF110U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(AIC) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga548498b27fef43468ce82c024d51705b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_AIC_CISR" ref="ga548498b27fef43468ce82c024d51705b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga548498b27fef43468ce82c024d51705b">REG_AIC_CISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF114U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(AIC) Core Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga075d876569643c4b543dde65f5050929"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_AIC_IECR" ref="ga075d876569643c4b543dde65f5050929" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga075d876569643c4b543dde65f5050929">REG_AIC_IECR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF120U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(AIC) Interrupt Enable Command Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9607e4ded339973484722115486bf803"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_AIC_IDCR" ref="ga9607e4ded339973484722115486bf803" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9607e4ded339973484722115486bf803">REG_AIC_IDCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF124U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(AIC) Interrupt Disable Command Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabdc0808fee52294a3093c3df6ca278a5"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_AIC_ICCR" ref="gabdc0808fee52294a3093c3df6ca278a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabdc0808fee52294a3093c3df6ca278a5">REG_AIC_ICCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF128U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(AIC) Interrupt Clear Command Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga262b5d38f71e012dafbe2b3820951ff8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_AIC_ISCR" ref="ga262b5d38f71e012dafbe2b3820951ff8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga262b5d38f71e012dafbe2b3820951ff8">REG_AIC_ISCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF12CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(AIC) Interrupt Set Command Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabdb0c7e56f11ebd14f13440a91a0aa56"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_AIC_EOICR" ref="gabdb0c7e56f11ebd14f13440a91a0aa56" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabdb0c7e56f11ebd14f13440a91a0aa56">REG_AIC_EOICR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF130U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(AIC) End of Interrupt Command Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga48f37849aa7813ec0702c1171066c9dc"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_AIC_SPU" ref="ga48f37849aa7813ec0702c1171066c9dc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga48f37849aa7813ec0702c1171066c9dc">REG_AIC_SPU</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF134U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(AIC) Spurious Interrupt Vector Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6403b1e9307ecb1480688613384dfedb"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_AIC_DCR" ref="ga6403b1e9307ecb1480688613384dfedb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6403b1e9307ecb1480688613384dfedb">REG_AIC_DCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF138U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(AIC) Debug Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e9d9e9ea333d0b637f353ff20e762ea"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_AIC_FFER" ref="ga3e9d9e9ea333d0b637f353ff20e762ea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3e9d9e9ea333d0b637f353ff20e762ea">REG_AIC_FFER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF140U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(AIC) Fast Forcing Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3eaeb47b1c4e95250b59d661895ac76c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_AIC_FFDR" ref="ga3eaeb47b1c4e95250b59d661895ac76c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3eaeb47b1c4e95250b59d661895ac76c">REG_AIC_FFDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF144U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(AIC) Fast Forcing Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3080a7a42f8653c2e88025428fb68585"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_AIC_FFSR" ref="ga3080a7a42f8653c2e88025428fb68585" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3080a7a42f8653c2e88025428fb68585">REG_AIC_FFSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF148U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(AIC) Fast Forcing Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga60323e21d1e6443aac54bbfd2c33c30b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_AIC_WPMR" ref="ga60323e21d1e6443aac54bbfd2c33c30b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga60323e21d1e6443aac54bbfd2c33c30b">REG_AIC_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF1E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(AIC) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga188c0cb46daf22cc1e6335dc1b5c921a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_AIC_WPSR" ref="ga188c0cb46daf22cc1e6335dc1b5c921a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga188c0cb46daf22cc1e6335dc1b5c921a">REG_AIC_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF1E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(AIC) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga145c4139fc682acae23b5d6120abf6c3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DBGU_CR" ref="ga145c4139fc682acae23b5d6120abf6c3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga145c4139fc682acae23b5d6120abf6c3">REG_DBGU_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF200U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DBGU) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga200b3f39f61f21997fa0d71c68851b70"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DBGU_MR" ref="ga200b3f39f61f21997fa0d71c68851b70" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga200b3f39f61f21997fa0d71c68851b70">REG_DBGU_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF204U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DBGU) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae5212e4fec40d372794cdf508c20b5da"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DBGU_IER" ref="gae5212e4fec40d372794cdf508c20b5da" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae5212e4fec40d372794cdf508c20b5da">REG_DBGU_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF208U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DBGU) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca8a9bc175b29550afbb44d57377b8d0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DBGU_IDR" ref="gaca8a9bc175b29550afbb44d57377b8d0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaca8a9bc175b29550afbb44d57377b8d0">REG_DBGU_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF20CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DBGU) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02cf9caace6dbe68379267c7b8e79568"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DBGU_IMR" ref="ga02cf9caace6dbe68379267c7b8e79568" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga02cf9caace6dbe68379267c7b8e79568">REG_DBGU_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF210U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DBGU) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4dc942f5254b3a969806ed24c334bcfe"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DBGU_SR" ref="ga4dc942f5254b3a969806ed24c334bcfe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4dc942f5254b3a969806ed24c334bcfe">REG_DBGU_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF214U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DBGU) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad01cda0461b26dd7296c42991f7b19d7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DBGU_RHR" ref="gad01cda0461b26dd7296c42991f7b19d7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad01cda0461b26dd7296c42991f7b19d7">REG_DBGU_RHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF218U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DBGU) Receive Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga36be04ad8066edb500455d4a81ccb9b8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DBGU_THR" ref="ga36be04ad8066edb500455d4a81ccb9b8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga36be04ad8066edb500455d4a81ccb9b8">REG_DBGU_THR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF21CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DBGU) Transmit Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b2129a6ca64e278858814ff18451220"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DBGU_BRGR" ref="ga7b2129a6ca64e278858814ff18451220" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7b2129a6ca64e278858814ff18451220">REG_DBGU_BRGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF220U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DBGU) Baud Rate Generator Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74f75d58841f11ad0b65b32b70311f27"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DBGU_CIDR" ref="ga74f75d58841f11ad0b65b32b70311f27" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga74f75d58841f11ad0b65b32b70311f27">REG_DBGU_CIDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF240U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DBGU) Chip ID Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2f7584de69c38cfde208a117b41736cd"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DBGU_EXID" ref="ga2f7584de69c38cfde208a117b41736cd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2f7584de69c38cfde208a117b41736cd">REG_DBGU_EXID</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF244U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DBGU) Chip ID Extension Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ba3854c142097c2b0003e9c02d8a15c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_DBGU_FNR" ref="ga3ba3854c142097c2b0003e9c02d8a15c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3ba3854c142097c2b0003e9c02d8a15c">REG_DBGU_FNR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF248U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DBGU) Force NTRST Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29df63fac008d6cdb307cc28ed139528"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_PER" ref="ga29df63fac008d6cdb307cc28ed139528" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga29df63fac008d6cdb307cc28ed139528">REG_PIOA_PER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF400U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) PIO Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga66dcd7866ff968a9ab33430466c5cb83"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_PDR" ref="ga66dcd7866ff968a9ab33430466c5cb83" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga66dcd7866ff968a9ab33430466c5cb83">REG_PIOA_PDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF404U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) PIO Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad31f5cd07219c34f558e52745a7589a2"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_PSR" ref="gad31f5cd07219c34f558e52745a7589a2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad31f5cd07219c34f558e52745a7589a2">REG_PIOA_PSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF408U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) PIO Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b5951cd90c64ae28353b0920713e196"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_OER" ref="ga5b5951cd90c64ae28353b0920713e196" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5b5951cd90c64ae28353b0920713e196">REG_PIOA_OER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF410U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Output Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac91aa98d8480fae9f9fe29afb170d66c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_ODR" ref="gac91aa98d8480fae9f9fe29afb170d66c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac91aa98d8480fae9f9fe29afb170d66c">REG_PIOA_ODR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF414U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Output Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75e8d5648a4885ac8a564349ac005cff"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_OSR" ref="ga75e8d5648a4885ac8a564349ac005cff" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga75e8d5648a4885ac8a564349ac005cff">REG_PIOA_OSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF418U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Output Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ee51c6b95eac62a2a84ee3e3fce6d27"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_IFER" ref="ga7ee51c6b95eac62a2a84ee3e3fce6d27" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7ee51c6b95eac62a2a84ee3e3fce6d27">REG_PIOA_IFER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF420U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Glitch Input Filter Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86f55c6151be9dacd146e2d8f245e4ee"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_IFDR" ref="ga86f55c6151be9dacd146e2d8f245e4ee" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga86f55c6151be9dacd146e2d8f245e4ee">REG_PIOA_IFDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF424U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Glitch Input Filter Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac700c87311ff554e5b2d2bc064eb91c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_IFSR" ref="gaac700c87311ff554e5b2d2bc064eb91c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaac700c87311ff554e5b2d2bc064eb91c">REG_PIOA_IFSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF428U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Glitch Input Filter Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c0a446482ca2af3ef10ca6bdc386bcd"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_SODR" ref="ga1c0a446482ca2af3ef10ca6bdc386bcd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1c0a446482ca2af3ef10ca6bdc386bcd">REG_PIOA_SODR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF430U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Set Output Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga19930949bc77b515e06b47725acc013f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_CODR" ref="ga19930949bc77b515e06b47725acc013f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga19930949bc77b515e06b47725acc013f">REG_PIOA_CODR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF434U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Clear Output Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bc740572cfad38d3da44869c4a283bd"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_ODSR" ref="ga5bc740572cfad38d3da44869c4a283bd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5bc740572cfad38d3da44869c4a283bd">REG_PIOA_ODSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF438U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Output Data Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e17ed745a781534f5c1eeda6f66c15c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_PDSR" ref="ga5e17ed745a781534f5c1eeda6f66c15c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5e17ed745a781534f5c1eeda6f66c15c">REG_PIOA_PDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF43CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) <a class="el" href="struct_pin.html">Pin</a> Data Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga93fe852122116839c9c042eddc4e27c3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_IER" ref="ga93fe852122116839c9c042eddc4e27c3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga93fe852122116839c9c042eddc4e27c3">REG_PIOA_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF440U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2b7d2db7ccf9b599a7291fa9db34c79"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_IDR" ref="gaf2b7d2db7ccf9b599a7291fa9db34c79" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf2b7d2db7ccf9b599a7291fa9db34c79">REG_PIOA_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF444U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0cc5c5c106299ca03ccefc81fd84afa3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_IMR" ref="ga0cc5c5c106299ca03ccefc81fd84afa3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0cc5c5c106299ca03ccefc81fd84afa3">REG_PIOA_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF448U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga28cd43933d49c4bf14248a8877814519"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_ISR" ref="ga28cd43933d49c4bf14248a8877814519" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga28cd43933d49c4bf14248a8877814519">REG_PIOA_ISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF44CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8d7d76986e2248e808310623aa334d7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_MDER" ref="gac8d7d76986e2248e808310623aa334d7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac8d7d76986e2248e808310623aa334d7">REG_PIOA_MDER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF450U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Multi-driver Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e72e08bacc83333c883fa99c255d246"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_MDDR" ref="ga8e72e08bacc83333c883fa99c255d246" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8e72e08bacc83333c883fa99c255d246">REG_PIOA_MDDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF454U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Multi-driver Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc6f97ae9d0315969732fade2354cf33"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_MDSR" ref="gacc6f97ae9d0315969732fade2354cf33" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gacc6f97ae9d0315969732fade2354cf33">REG_PIOA_MDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF458U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Multi-driver Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3072b876fdff5a77c1d0a66d985dc510"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_PUDR" ref="ga3072b876fdff5a77c1d0a66d985dc510" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3072b876fdff5a77c1d0a66d985dc510">REG_PIOA_PUDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF460U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Pull-up Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3ba3478ec8e296589e528ce04b1931b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_PUER" ref="gab3ba3478ec8e296589e528ce04b1931b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab3ba3478ec8e296589e528ce04b1931b">REG_PIOA_PUER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF464U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Pull-up Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a29df2592d5c429f13be58837bcead3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_PUSR" ref="ga5a29df2592d5c429f13be58837bcead3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5a29df2592d5c429f13be58837bcead3">REG_PIOA_PUSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF468U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Pad Pull-up Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a9504706f1b9ee1424458bdf2c8a896"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_ABCDSR" ref="ga7a9504706f1b9ee1424458bdf2c8a896" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7a9504706f1b9ee1424458bdf2c8a896">REG_PIOA_ABCDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF470U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Peripheral Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga021abf77f6853c10459d0bdd9766ec9b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_IFSCDR" ref="ga021abf77f6853c10459d0bdd9766ec9b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga021abf77f6853c10459d0bdd9766ec9b">REG_PIOA_IFSCDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF480U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Input Filter Slow Clock Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9859afee8a0c8c14b0a5296e29c067f7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_IFSCER" ref="ga9859afee8a0c8c14b0a5296e29c067f7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9859afee8a0c8c14b0a5296e29c067f7">REG_PIOA_IFSCER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF484U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Input Filter Slow Clock Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ace79592ef7ca795b3bf35929552cf1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_IFSCSR" ref="ga2ace79592ef7ca795b3bf35929552cf1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2ace79592ef7ca795b3bf35929552cf1">REG_PIOA_IFSCSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF488U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Input Filter Slow Clock Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga34e050dd5d50837ab98ddb904c77759b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_SCDR" ref="ga34e050dd5d50837ab98ddb904c77759b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga34e050dd5d50837ab98ddb904c77759b">REG_PIOA_SCDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF48CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Slow Clock Divider Debouncing Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59147daa6fc700081dbe55f9eb4f82d7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_PPDDR" ref="ga59147daa6fc700081dbe55f9eb4f82d7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga59147daa6fc700081dbe55f9eb4f82d7">REG_PIOA_PPDDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF490U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Pad Pull-down Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5550080402814020ff6826913702459b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_PPDER" ref="ga5550080402814020ff6826913702459b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5550080402814020ff6826913702459b">REG_PIOA_PPDER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF494U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Pad Pull-down Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga55fa4be11e905875d78ea980ec2567c9"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_PPDSR" ref="ga55fa4be11e905875d78ea980ec2567c9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga55fa4be11e905875d78ea980ec2567c9">REG_PIOA_PPDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF498U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Pad Pull-down Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2607db0912af611727ea85e5992c01a9"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_OWER" ref="ga2607db0912af611727ea85e5992c01a9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2607db0912af611727ea85e5992c01a9">REG_PIOA_OWER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF4A0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Output Write Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2bb21c50445379d98920979839745f5a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_OWDR" ref="ga2bb21c50445379d98920979839745f5a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2bb21c50445379d98920979839745f5a">REG_PIOA_OWDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF4A4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Output Write Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf25cbaea551f8596ebd73e124ac74959"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_OWSR" ref="gaf25cbaea551f8596ebd73e124ac74959" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf25cbaea551f8596ebd73e124ac74959">REG_PIOA_OWSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF4A8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Output Write Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91b5d7b5152e3856b821f7599eb6809d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_AIMER" ref="ga91b5d7b5152e3856b821f7599eb6809d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga91b5d7b5152e3856b821f7599eb6809d">REG_PIOA_AIMER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF4B0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Additional Interrupt Modes Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9abc3f3dea6f8e95ef88913d21687597"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_AIMDR" ref="ga9abc3f3dea6f8e95ef88913d21687597" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9abc3f3dea6f8e95ef88913d21687597">REG_PIOA_AIMDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF4B4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Additional Interrupt Modes Disables Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d33e18c3adffc9cc4720535402084b9"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_AIMMR" ref="ga8d33e18c3adffc9cc4720535402084b9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8d33e18c3adffc9cc4720535402084b9">REG_PIOA_AIMMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF4B8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Additional Interrupt Modes Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1225463ab180d106f522872806940d7d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_ESR" ref="ga1225463ab180d106f522872806940d7d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1225463ab180d106f522872806940d7d">REG_PIOA_ESR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF4C0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Edge Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09b49b3e419d53b92ad39bbb3db96f49"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_LSR" ref="ga09b49b3e419d53b92ad39bbb3db96f49" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga09b49b3e419d53b92ad39bbb3db96f49">REG_PIOA_LSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF4C4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6427b31190fd53f446fc7f5f4ccca31"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_ELSR" ref="gad6427b31190fd53f446fc7f5f4ccca31" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad6427b31190fd53f446fc7f5f4ccca31">REG_PIOA_ELSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF4C8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Edge/Level Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44b976917eda8f93bf4bf04c328c76a6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_FELLSR" ref="ga44b976917eda8f93bf4bf04c328c76a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga44b976917eda8f93bf4bf04c328c76a6">REG_PIOA_FELLSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF4D0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Falling Edge/Low Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga06202ed035fd662cd9eb1c7644441ae0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_REHLSR" ref="ga06202ed035fd662cd9eb1c7644441ae0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga06202ed035fd662cd9eb1c7644441ae0">REG_PIOA_REHLSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF4D4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Rising Edge/ High Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6cacb1272ae7e33a833b754858a17177"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_FRLHSR" ref="ga6cacb1272ae7e33a833b754858a17177" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6cacb1272ae7e33a833b754858a17177">REG_PIOA_FRLHSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF4D8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Fall/Rise - Low/High Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga442ce5057deac7ff3c36334d93ef94f6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_LOCKSR" ref="ga442ce5057deac7ff3c36334d93ef94f6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga442ce5057deac7ff3c36334d93ef94f6">REG_PIOA_LOCKSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF4E0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Lock Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8144de5fb1de55a19e0f07de4cc5381f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_WPMR" ref="ga8144de5fb1de55a19e0f07de4cc5381f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8144de5fb1de55a19e0f07de4cc5381f">REG_PIOA_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF4E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa1500e348876ad0f2f2f516e9acdf81"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_WPSR" ref="gafa1500e348876ad0f2f2f516e9acdf81" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafa1500e348876ad0f2f2f516e9acdf81">REG_PIOA_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF4E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c3654158a7da558062ea1141a2dae2f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_SCHMITT" ref="ga6c3654158a7da558062ea1141a2dae2f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6c3654158a7da558062ea1141a2dae2f">REG_PIOA_SCHMITT</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF500U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Schmitt Trigger Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91eedde4413cfa22f47c3574a1daced6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_DELAYR" ref="ga91eedde4413cfa22f47c3574a1daced6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga91eedde4413cfa22f47c3574a1daced6">REG_PIOA_DELAYR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF510U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) IO Delay Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac50977d6168b6c88b9ae11d352699c65"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_DRIVER1" ref="gac50977d6168b6c88b9ae11d352699c65" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac50977d6168b6c88b9ae11d352699c65">REG_PIOA_DRIVER1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF514U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) I/O Drive Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0236ee89c17350b119122ac133e7f461"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOA_DRIVER2" ref="ga0236ee89c17350b119122ac133e7f461" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0236ee89c17350b119122ac133e7f461">REG_PIOA_DRIVER2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF518U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) I/O Drive Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d57d2cbb3e647dbd20f5e50cd3f762e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_PER" ref="ga7d57d2cbb3e647dbd20f5e50cd3f762e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7d57d2cbb3e647dbd20f5e50cd3f762e">REG_PIOB_PER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF600U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) PIO Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadac717f63b590f3e1e52d857b265eafe"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_PDR" ref="gadac717f63b590f3e1e52d857b265eafe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gadac717f63b590f3e1e52d857b265eafe">REG_PIOB_PDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF604U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) PIO Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4fb64fd011b55d679cbbba77029f4ef9"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_PSR" ref="ga4fb64fd011b55d679cbbba77029f4ef9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4fb64fd011b55d679cbbba77029f4ef9">REG_PIOB_PSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF608U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) PIO Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91dda095528075b967c200f458d448a1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_OER" ref="ga91dda095528075b967c200f458d448a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga91dda095528075b967c200f458d448a1">REG_PIOB_OER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF610U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Output Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e3471a28cbc902fb2136bbce8368a0b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_ODR" ref="ga9e3471a28cbc902fb2136bbce8368a0b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9e3471a28cbc902fb2136bbce8368a0b">REG_PIOB_ODR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF614U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Output Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga298e33af749205d97dca0296c3092854"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_OSR" ref="ga298e33af749205d97dca0296c3092854" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga298e33af749205d97dca0296c3092854">REG_PIOB_OSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF618U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Output Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga677f0e07eabe6b81224d59b820da7d47"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_IFER" ref="ga677f0e07eabe6b81224d59b820da7d47" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga677f0e07eabe6b81224d59b820da7d47">REG_PIOB_IFER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF620U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Glitch Input Filter Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac325b833920f13678285414db2780ff4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_IFDR" ref="gac325b833920f13678285414db2780ff4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac325b833920f13678285414db2780ff4">REG_PIOB_IFDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF624U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Glitch Input Filter Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed84ee401d5c38f4a4541d769558a7b6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_IFSR" ref="gaed84ee401d5c38f4a4541d769558a7b6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaed84ee401d5c38f4a4541d769558a7b6">REG_PIOB_IFSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF628U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Glitch Input Filter Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb405c4e2aed48ee487d03f7627af04b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_SODR" ref="gabb405c4e2aed48ee487d03f7627af04b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabb405c4e2aed48ee487d03f7627af04b">REG_PIOB_SODR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF630U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Set Output Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf12d1879d87b805c70fd38eecc8f3e0a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_CODR" ref="gaf12d1879d87b805c70fd38eecc8f3e0a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf12d1879d87b805c70fd38eecc8f3e0a">REG_PIOB_CODR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF634U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Clear Output Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae85adf61b135f33ae3d812a854ea8b57"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_ODSR" ref="gae85adf61b135f33ae3d812a854ea8b57" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae85adf61b135f33ae3d812a854ea8b57">REG_PIOB_ODSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF638U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Output Data Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77c595f86452ac9c95b93aac6cd47dc6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_PDSR" ref="ga77c595f86452ac9c95b93aac6cd47dc6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga77c595f86452ac9c95b93aac6cd47dc6">REG_PIOB_PDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF63CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) <a class="el" href="struct_pin.html">Pin</a> Data Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd8b4d8839775658da8ab487d1e070a0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_IER" ref="gafd8b4d8839775658da8ab487d1e070a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafd8b4d8839775658da8ab487d1e070a0">REG_PIOB_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF640U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad22c8170e0ffcf02fd2c439f84126b53"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_IDR" ref="gad22c8170e0ffcf02fd2c439f84126b53" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad22c8170e0ffcf02fd2c439f84126b53">REG_PIOB_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF644U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf29a2b7588831711555bf630f448c8c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_IMR" ref="gadf29a2b7588831711555bf630f448c8c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gadf29a2b7588831711555bf630f448c8c">REG_PIOB_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF648U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e532becfdf72f7c052d33bd18c601c2"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_ISR" ref="ga3e532becfdf72f7c052d33bd18c601c2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3e532becfdf72f7c052d33bd18c601c2">REG_PIOB_ISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF64CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac01e8d7306f06240470580e09dbe12da"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_MDER" ref="gac01e8d7306f06240470580e09dbe12da" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac01e8d7306f06240470580e09dbe12da">REG_PIOB_MDER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF650U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Multi-driver Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad253e20bcf0b747fcee0b32b156de312"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_MDDR" ref="gad253e20bcf0b747fcee0b32b156de312" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad253e20bcf0b747fcee0b32b156de312">REG_PIOB_MDDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF654U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Multi-driver Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa63dc0ebb690c0b410951baa315e735f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_MDSR" ref="gaa63dc0ebb690c0b410951baa315e735f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa63dc0ebb690c0b410951baa315e735f">REG_PIOB_MDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF658U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Multi-driver Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23165b73069bce8091b65fba2f11282f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_PUDR" ref="ga23165b73069bce8091b65fba2f11282f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga23165b73069bce8091b65fba2f11282f">REG_PIOB_PUDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF660U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Pull-up Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e153843e798be037df83a326bf8f2b4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_PUER" ref="ga7e153843e798be037df83a326bf8f2b4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7e153843e798be037df83a326bf8f2b4">REG_PIOB_PUER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF664U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Pull-up Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39a5f70c9bb70ffe8d9626c905c909a6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_PUSR" ref="ga39a5f70c9bb70ffe8d9626c905c909a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga39a5f70c9bb70ffe8d9626c905c909a6">REG_PIOB_PUSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF668U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Pad Pull-up Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23117704d3d17c42f65053a9f546c72d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_ABCDSR" ref="ga23117704d3d17c42f65053a9f546c72d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga23117704d3d17c42f65053a9f546c72d">REG_PIOB_ABCDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF670U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Peripheral Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa48cd5f2e3c8554a2aebcda6d4a8ed7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_IFSCDR" ref="gaaa48cd5f2e3c8554a2aebcda6d4a8ed7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaaa48cd5f2e3c8554a2aebcda6d4a8ed7">REG_PIOB_IFSCDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF680U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Input Filter Slow Clock Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac61982a74e9903041bf3f4a25dfb1cde"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_IFSCER" ref="gac61982a74e9903041bf3f4a25dfb1cde" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac61982a74e9903041bf3f4a25dfb1cde">REG_PIOB_IFSCER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF684U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Input Filter Slow Clock Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a181a1ae914b534cfe2e88ad7dd33ed"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_IFSCSR" ref="ga1a181a1ae914b534cfe2e88ad7dd33ed" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1a181a1ae914b534cfe2e88ad7dd33ed">REG_PIOB_IFSCSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF688U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Input Filter Slow Clock Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5e720eb6495373974a1f6b3142afdde"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_SCDR" ref="gaf5e720eb6495373974a1f6b3142afdde" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf5e720eb6495373974a1f6b3142afdde">REG_PIOB_SCDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF68CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Slow Clock Divider Debouncing Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc5b44909f9fb2975a3448f6fa7dd59a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_PPDDR" ref="gafc5b44909f9fb2975a3448f6fa7dd59a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafc5b44909f9fb2975a3448f6fa7dd59a">REG_PIOB_PPDDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF690U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Pad Pull-down Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga955bdb04b8ec81c66ae706d76a39f427"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_PPDER" ref="ga955bdb04b8ec81c66ae706d76a39f427" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga955bdb04b8ec81c66ae706d76a39f427">REG_PIOB_PPDER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF694U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Pad Pull-down Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6aba267de346c39cff26fe6eac29a13"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_PPDSR" ref="gad6aba267de346c39cff26fe6eac29a13" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad6aba267de346c39cff26fe6eac29a13">REG_PIOB_PPDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF698U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Pad Pull-down Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac48cb652096be6a4e18388760b3f993f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_OWER" ref="gac48cb652096be6a4e18388760b3f993f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac48cb652096be6a4e18388760b3f993f">REG_PIOB_OWER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF6A0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Output Write Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe95bbc2c91c7b2ee38134fe7991e1ce"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_OWDR" ref="gabe95bbc2c91c7b2ee38134fe7991e1ce" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabe95bbc2c91c7b2ee38134fe7991e1ce">REG_PIOB_OWDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF6A4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Output Write Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga69153f7ef016e8fe1dc6a55d84d1b894"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_OWSR" ref="ga69153f7ef016e8fe1dc6a55d84d1b894" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga69153f7ef016e8fe1dc6a55d84d1b894">REG_PIOB_OWSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF6A8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Output Write Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga92152ebd62b3f0c83258deb7c58a40cd"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_AIMER" ref="ga92152ebd62b3f0c83258deb7c58a40cd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga92152ebd62b3f0c83258deb7c58a40cd">REG_PIOB_AIMER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF6B0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Additional Interrupt Modes Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa84bf996945cf2bd2ffbaa9c569f8ce2"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_AIMDR" ref="gaa84bf996945cf2bd2ffbaa9c569f8ce2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa84bf996945cf2bd2ffbaa9c569f8ce2">REG_PIOB_AIMDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF6B4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Additional Interrupt Modes Disables Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa1df744f17f93885112540e1ff66f5a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_AIMMR" ref="gaaa1df744f17f93885112540e1ff66f5a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaaa1df744f17f93885112540e1ff66f5a">REG_PIOB_AIMMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF6B8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Additional Interrupt Modes Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga074702735630ed26262ccce84423192b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_ESR" ref="ga074702735630ed26262ccce84423192b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga074702735630ed26262ccce84423192b">REG_PIOB_ESR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF6C0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Edge Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d2365f3278126d19b8e9f4a5f934203"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_LSR" ref="ga7d2365f3278126d19b8e9f4a5f934203" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7d2365f3278126d19b8e9f4a5f934203">REG_PIOB_LSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF6C4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga151f48eb391f06055719bb5502253272"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_ELSR" ref="ga151f48eb391f06055719bb5502253272" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga151f48eb391f06055719bb5502253272">REG_PIOB_ELSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF6C8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Edge/Level Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91e2ccd6995bd822abaa391c4ca80340"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_FELLSR" ref="ga91e2ccd6995bd822abaa391c4ca80340" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga91e2ccd6995bd822abaa391c4ca80340">REG_PIOB_FELLSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF6D0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Falling Edge/Low Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab66df35c0878a4d05b1e957f876dd4f3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_REHLSR" ref="gab66df35c0878a4d05b1e957f876dd4f3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab66df35c0878a4d05b1e957f876dd4f3">REG_PIOB_REHLSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF6D4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Rising Edge/ High Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga55d7b2ff26d8cbaaecc61bd5a63619b9"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_FRLHSR" ref="ga55d7b2ff26d8cbaaecc61bd5a63619b9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga55d7b2ff26d8cbaaecc61bd5a63619b9">REG_PIOB_FRLHSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF6D8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Fall/Rise - Low/High Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3728163a9e52258fe536bab6dda2716"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_LOCKSR" ref="gab3728163a9e52258fe536bab6dda2716" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab3728163a9e52258fe536bab6dda2716">REG_PIOB_LOCKSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF6E0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Lock Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf54e97eed9decfbbced22bf7cd9d1305"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_WPMR" ref="gaf54e97eed9decfbbced22bf7cd9d1305" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf54e97eed9decfbbced22bf7cd9d1305">REG_PIOB_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF6E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf8798ca42299793280804ce8f2dfe32c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_WPSR" ref="gaf8798ca42299793280804ce8f2dfe32c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf8798ca42299793280804ce8f2dfe32c">REG_PIOB_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF6E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab47d4f81029261dd2ccc151948562322"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_SCHMITT" ref="gab47d4f81029261dd2ccc151948562322" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab47d4f81029261dd2ccc151948562322">REG_PIOB_SCHMITT</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF700U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Schmitt Trigger Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab0d486f7f24eaa7d5f2f9a1de7c77b48"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_DELAYR" ref="gab0d486f7f24eaa7d5f2f9a1de7c77b48" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab0d486f7f24eaa7d5f2f9a1de7c77b48">REG_PIOB_DELAYR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF710U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) IO Delay Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86dfa6d231d9f83003786996e0188925"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_DRIVER1" ref="ga86dfa6d231d9f83003786996e0188925" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga86dfa6d231d9f83003786996e0188925">REG_PIOB_DRIVER1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF714U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) I/O Drive Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa03b3e387ef3e1c78c0f4f98402ee097"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOB_DRIVER2" ref="gaa03b3e387ef3e1c78c0f4f98402ee097" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa03b3e387ef3e1c78c0f4f98402ee097">REG_PIOB_DRIVER2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF718U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) I/O Drive Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e03248d744f70fd258f5e400af8114f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_PER" ref="ga5e03248d744f70fd258f5e400af8114f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5e03248d744f70fd258f5e400af8114f">REG_PIOC_PER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF800U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) PIO Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga106aa363d1502ea19fb52f783b37bc2d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_PDR" ref="ga106aa363d1502ea19fb52f783b37bc2d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga106aa363d1502ea19fb52f783b37bc2d">REG_PIOC_PDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF804U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) PIO Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5353f1ef343fc23335ace86a5b40bfdb"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_PSR" ref="ga5353f1ef343fc23335ace86a5b40bfdb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5353f1ef343fc23335ace86a5b40bfdb">REG_PIOC_PSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF808U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) PIO Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab15ce5a7b3a9bdb1fa2ce5e0c359a521"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_OER" ref="gab15ce5a7b3a9bdb1fa2ce5e0c359a521" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab15ce5a7b3a9bdb1fa2ce5e0c359a521">REG_PIOC_OER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF810U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Output Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga529953892e8a52f64349378ffc6ca14b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_ODR" ref="ga529953892e8a52f64349378ffc6ca14b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga529953892e8a52f64349378ffc6ca14b">REG_PIOC_ODR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF814U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Output Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada0a7710746db02bf01e02a233d1f721"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_OSR" ref="gada0a7710746db02bf01e02a233d1f721" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gada0a7710746db02bf01e02a233d1f721">REG_PIOC_OSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF818U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Output Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee5d14d56b5cb3e570ef5ee5fdab8137"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_IFER" ref="gaee5d14d56b5cb3e570ef5ee5fdab8137" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaee5d14d56b5cb3e570ef5ee5fdab8137">REG_PIOC_IFER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF820U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Glitch Input Filter Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9366f7110327f74031369b7e01c796c8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_IFDR" ref="ga9366f7110327f74031369b7e01c796c8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9366f7110327f74031369b7e01c796c8">REG_PIOC_IFDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF824U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Glitch Input Filter Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5ab746dcd90461d9925d26a7a05ee80"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_IFSR" ref="gaa5ab746dcd90461d9925d26a7a05ee80" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa5ab746dcd90461d9925d26a7a05ee80">REG_PIOC_IFSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF828U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Glitch Input Filter Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82bcf64a297ea5a730c84a42e4ad1845"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_SODR" ref="ga82bcf64a297ea5a730c84a42e4ad1845" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga82bcf64a297ea5a730c84a42e4ad1845">REG_PIOC_SODR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF830U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Set Output Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd334123b5fee715e62344825356debf"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_CODR" ref="gabd334123b5fee715e62344825356debf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabd334123b5fee715e62344825356debf">REG_PIOC_CODR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF834U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Clear Output Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa29ae65141df48fd5f5139c90c182640"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_ODSR" ref="gaa29ae65141df48fd5f5139c90c182640" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa29ae65141df48fd5f5139c90c182640">REG_PIOC_ODSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF838U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Output Data Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8de1ff31f5c725b802821d4e557874f2"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_PDSR" ref="ga8de1ff31f5c725b802821d4e557874f2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8de1ff31f5c725b802821d4e557874f2">REG_PIOC_PDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF83CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) <a class="el" href="struct_pin.html">Pin</a> Data Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada50d93680fe7a784dbedd07cf5fea34"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_IER" ref="gada50d93680fe7a784dbedd07cf5fea34" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gada50d93680fe7a784dbedd07cf5fea34">REG_PIOC_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF840U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga841265b1a13349be829a98482fde2b14"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_IDR" ref="ga841265b1a13349be829a98482fde2b14" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga841265b1a13349be829a98482fde2b14">REG_PIOC_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF844U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c9c06e66665886b1830ac33b7a67aa3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_IMR" ref="ga4c9c06e66665886b1830ac33b7a67aa3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4c9c06e66665886b1830ac33b7a67aa3">REG_PIOC_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF848U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62e4a6456fd77ef639ca3273ac2289cb"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_ISR" ref="ga62e4a6456fd77ef639ca3273ac2289cb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga62e4a6456fd77ef639ca3273ac2289cb">REG_PIOC_ISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF84CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ec442b232638fe54d6ee7df550e2e5c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_MDER" ref="ga0ec442b232638fe54d6ee7df550e2e5c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0ec442b232638fe54d6ee7df550e2e5c">REG_PIOC_MDER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF850U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Multi-driver Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa524ff4779d97e2f46ff4f2b4e295b9b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_MDDR" ref="gaa524ff4779d97e2f46ff4f2b4e295b9b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa524ff4779d97e2f46ff4f2b4e295b9b">REG_PIOC_MDDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF854U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Multi-driver Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga31e7f4860896acca839c46d96b1e84ce"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_MDSR" ref="ga31e7f4860896acca839c46d96b1e84ce" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga31e7f4860896acca839c46d96b1e84ce">REG_PIOC_MDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF858U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Multi-driver Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2652c1b03576a384c17724d7bd6bd2e3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_PUDR" ref="ga2652c1b03576a384c17724d7bd6bd2e3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2652c1b03576a384c17724d7bd6bd2e3">REG_PIOC_PUDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF860U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Pull-up Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae61805699bea48dc7a58bc95143666a1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_PUER" ref="gae61805699bea48dc7a58bc95143666a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae61805699bea48dc7a58bc95143666a1">REG_PIOC_PUER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF864U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Pull-up Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e3546151af6c2db8d4d39896dbf4278"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_PUSR" ref="ga9e3546151af6c2db8d4d39896dbf4278" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9e3546151af6c2db8d4d39896dbf4278">REG_PIOC_PUSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF868U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Pad Pull-up Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga341f89466de3b4fe90da9378374d77de"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_ABCDSR" ref="ga341f89466de3b4fe90da9378374d77de" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga341f89466de3b4fe90da9378374d77de">REG_PIOC_ABCDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF870U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Peripheral Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24a9b79f7dd015a1fe1ed487a1e86d80"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_IFSCDR" ref="ga24a9b79f7dd015a1fe1ed487a1e86d80" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga24a9b79f7dd015a1fe1ed487a1e86d80">REG_PIOC_IFSCDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF880U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Input Filter Slow Clock Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5abea903d5813bc2d05a91a64ce7159a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_IFSCER" ref="ga5abea903d5813bc2d05a91a64ce7159a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5abea903d5813bc2d05a91a64ce7159a">REG_PIOC_IFSCER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF884U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Input Filter Slow Clock Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9821f5494169c5e56c7d4efc10c128ea"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_IFSCSR" ref="ga9821f5494169c5e56c7d4efc10c128ea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9821f5494169c5e56c7d4efc10c128ea">REG_PIOC_IFSCSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF888U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Input Filter Slow Clock Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59f215bd19a38b1cb9ce71e70885c0ba"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_SCDR" ref="ga59f215bd19a38b1cb9ce71e70885c0ba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga59f215bd19a38b1cb9ce71e70885c0ba">REG_PIOC_SCDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF88CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Slow Clock Divider Debouncing Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga456bdcb08bd8c71633aef630c89655af"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_PPDDR" ref="ga456bdcb08bd8c71633aef630c89655af" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga456bdcb08bd8c71633aef630c89655af">REG_PIOC_PPDDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF890U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Pad Pull-down Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49130cb2b0fd2e1e249ff72783d6438e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_PPDER" ref="ga49130cb2b0fd2e1e249ff72783d6438e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga49130cb2b0fd2e1e249ff72783d6438e">REG_PIOC_PPDER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF894U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Pad Pull-down Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2143ad3cc140fc0bf5bca89f56182b73"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_PPDSR" ref="ga2143ad3cc140fc0bf5bca89f56182b73" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2143ad3cc140fc0bf5bca89f56182b73">REG_PIOC_PPDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF898U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Pad Pull-down Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ee065eabe774ee640006db04cd17421"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_OWER" ref="ga4ee065eabe774ee640006db04cd17421" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4ee065eabe774ee640006db04cd17421">REG_PIOC_OWER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF8A0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Output Write Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39a0715d8034146c26be225c9c755bac"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_OWDR" ref="ga39a0715d8034146c26be225c9c755bac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga39a0715d8034146c26be225c9c755bac">REG_PIOC_OWDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF8A4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Output Write Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga477aa0fc6c24d1d8d597eb8fa272245b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_OWSR" ref="ga477aa0fc6c24d1d8d597eb8fa272245b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga477aa0fc6c24d1d8d597eb8fa272245b">REG_PIOC_OWSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF8A8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Output Write Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae516a4b22ffe262b01f5fc09f688aad4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_AIMER" ref="gae516a4b22ffe262b01f5fc09f688aad4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae516a4b22ffe262b01f5fc09f688aad4">REG_PIOC_AIMER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF8B0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Additional Interrupt Modes Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga732d331101ed7852730002f350701f35"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_AIMDR" ref="ga732d331101ed7852730002f350701f35" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga732d331101ed7852730002f350701f35">REG_PIOC_AIMDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF8B4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Additional Interrupt Modes Disables Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac128989868cfefd6d7ca1ab4171584c1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_AIMMR" ref="gac128989868cfefd6d7ca1ab4171584c1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac128989868cfefd6d7ca1ab4171584c1">REG_PIOC_AIMMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF8B8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Additional Interrupt Modes Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4acf3d55e48631bdfac0b134cf7962cf"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_ESR" ref="ga4acf3d55e48631bdfac0b134cf7962cf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4acf3d55e48631bdfac0b134cf7962cf">REG_PIOC_ESR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF8C0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Edge Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacda8e08648e8d4791f6e29b3e9881c81"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_LSR" ref="gacda8e08648e8d4791f6e29b3e9881c81" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gacda8e08648e8d4791f6e29b3e9881c81">REG_PIOC_LSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF8C4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f305243b60fe50604f22b22734c9dab"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_ELSR" ref="ga5f305243b60fe50604f22b22734c9dab" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5f305243b60fe50604f22b22734c9dab">REG_PIOC_ELSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF8C8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Edge/Level Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82159dd9b522dcb883eb3b2c6f57a2b4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_FELLSR" ref="ga82159dd9b522dcb883eb3b2c6f57a2b4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga82159dd9b522dcb883eb3b2c6f57a2b4">REG_PIOC_FELLSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF8D0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Falling Edge/Low Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad255cdf0ec711823521b5b8199b93419"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_REHLSR" ref="gad255cdf0ec711823521b5b8199b93419" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad255cdf0ec711823521b5b8199b93419">REG_PIOC_REHLSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFF8D4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Rising Edge/ High Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab45111f6ebfb1f4f149850019e8ea10a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_FRLHSR" ref="gab45111f6ebfb1f4f149850019e8ea10a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gab45111f6ebfb1f4f149850019e8ea10a">REG_PIOC_FRLHSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF8D8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Fall/Rise - Low/High Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga615d15e41a1153512c48fedae5daf010"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_LOCKSR" ref="ga615d15e41a1153512c48fedae5daf010" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga615d15e41a1153512c48fedae5daf010">REG_PIOC_LOCKSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF8E0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Lock Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96f9196378642d70eb0cc11a2a44eff1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_WPMR" ref="ga96f9196378642d70eb0cc11a2a44eff1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga96f9196378642d70eb0cc11a2a44eff1">REG_PIOC_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF8E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a16225380d6ccf758fab0d661ab577e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_WPSR" ref="ga4a16225380d6ccf758fab0d661ab577e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4a16225380d6ccf758fab0d661ab577e">REG_PIOC_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFF8E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c25038b7888cbf18865a2be9098db82"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_SCHMITT" ref="ga4c25038b7888cbf18865a2be9098db82" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4c25038b7888cbf18865a2be9098db82">REG_PIOC_SCHMITT</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF900U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Schmitt Trigger Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc291308e5c1bfab330326f5b0647863"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_DELAYR" ref="gadc291308e5c1bfab330326f5b0647863" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gadc291308e5c1bfab330326f5b0647863">REG_PIOC_DELAYR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF910U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) IO Delay Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3af24a5be2f769115e6cb2ab20f57b1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_DRIVER1" ref="gaa3af24a5be2f769115e6cb2ab20f57b1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa3af24a5be2f769115e6cb2ab20f57b1">REG_PIOC_DRIVER1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF914U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) I/O Drive Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb5f280c1ff308e2c87786a312117e34"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOC_DRIVER2" ref="gadb5f280c1ff308e2c87786a312117e34" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gadb5f280c1ff308e2c87786a312117e34">REG_PIOC_DRIVER2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFF918U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) I/O Drive Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga53d9f3b5b0b4272b3ba00cc8c8a70296"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_PER" ref="ga53d9f3b5b0b4272b3ba00cc8c8a70296" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga53d9f3b5b0b4272b3ba00cc8c8a70296">REG_PIOD_PER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFA00U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) PIO Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabae09b0988c787c8d31f6804e31cbe41"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_PDR" ref="gabae09b0988c787c8d31f6804e31cbe41" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabae09b0988c787c8d31f6804e31cbe41">REG_PIOD_PDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFA04U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) PIO Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff9d486fe4d9e636c677a3b63a1a81e6"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_PSR" ref="gaff9d486fe4d9e636c677a3b63a1a81e6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaff9d486fe4d9e636c677a3b63a1a81e6">REG_PIOD_PSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFA08U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) PIO Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga571f8aef162cd513582c70c45992f67d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_OER" ref="ga571f8aef162cd513582c70c45992f67d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga571f8aef162cd513582c70c45992f67d">REG_PIOD_OER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFA10U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Output Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga582244bc632992107271cdb2046d92e1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_ODR" ref="ga582244bc632992107271cdb2046d92e1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga582244bc632992107271cdb2046d92e1">REG_PIOD_ODR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFA14U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Output Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4527343914a138d61631441c3f5f97a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_OSR" ref="gae4527343914a138d61631441c3f5f97a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae4527343914a138d61631441c3f5f97a">REG_PIOD_OSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFA18U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Output Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacabeb11c45a94c127554c3d825ec9daf"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_IFER" ref="gacabeb11c45a94c127554c3d825ec9daf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gacabeb11c45a94c127554c3d825ec9daf">REG_PIOD_IFER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFA20U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Glitch Input Filter Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga891c686d3e10879faea674b299911ae9"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_IFDR" ref="ga891c686d3e10879faea674b299911ae9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga891c686d3e10879faea674b299911ae9">REG_PIOD_IFDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFA24U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Glitch Input Filter Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a0cc90e08e427ae5ded8cea6fad821d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_IFSR" ref="ga7a0cc90e08e427ae5ded8cea6fad821d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7a0cc90e08e427ae5ded8cea6fad821d">REG_PIOD_IFSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFA28U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Glitch Input Filter Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf9a13c8b5631aa325fcb04d68df9803"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_SODR" ref="gabf9a13c8b5631aa325fcb04d68df9803" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabf9a13c8b5631aa325fcb04d68df9803">REG_PIOD_SODR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFA30U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Set Output Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa51e05d5162a403975978ace85766ee8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_CODR" ref="gaa51e05d5162a403975978ace85766ee8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa51e05d5162a403975978ace85766ee8">REG_PIOD_CODR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFA34U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Clear Output Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7143d8ae25a308468dfbf0db3eb3420"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_ODSR" ref="gae7143d8ae25a308468dfbf0db3eb3420" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gae7143d8ae25a308468dfbf0db3eb3420">REG_PIOD_ODSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFA38U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Output Data Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga915929959b31d98e8883751c54607481"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_PDSR" ref="ga915929959b31d98e8883751c54607481" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga915929959b31d98e8883751c54607481">REG_PIOD_PDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFA3CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) <a class="el" href="struct_pin.html">Pin</a> Data Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c1a8cb912aa5ec8cd1a18f2f49d59f3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_IER" ref="ga8c1a8cb912aa5ec8cd1a18f2f49d59f3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8c1a8cb912aa5ec8cd1a18f2f49d59f3">REG_PIOD_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFA40U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09ea9e8d0b81eafab38061fe9e54c681"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_IDR" ref="ga09ea9e8d0b81eafab38061fe9e54c681" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga09ea9e8d0b81eafab38061fe9e54c681">REG_PIOD_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFA44U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada02355264d011141f0570d40360071b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_IMR" ref="gada02355264d011141f0570d40360071b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gada02355264d011141f0570d40360071b">REG_PIOD_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFA48U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49be6b037a11bac1fd18ab98314fc4f1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_ISR" ref="ga49be6b037a11bac1fd18ab98314fc4f1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga49be6b037a11bac1fd18ab98314fc4f1">REG_PIOD_ISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFA4CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8b5ceaf1e99debe41b5b837411d38035"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_MDER" ref="ga8b5ceaf1e99debe41b5b837411d38035" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8b5ceaf1e99debe41b5b837411d38035">REG_PIOD_MDER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFA50U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Multi-driver Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac44741699a1df85eaa586d51f3817cad"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_MDDR" ref="gac44741699a1df85eaa586d51f3817cad" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac44741699a1df85eaa586d51f3817cad">REG_PIOD_MDDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFA54U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Multi-driver Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga89adb2b30ed7aade10cba80d293cac7e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_MDSR" ref="ga89adb2b30ed7aade10cba80d293cac7e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga89adb2b30ed7aade10cba80d293cac7e">REG_PIOD_MDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFA58U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Multi-driver Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd35ac3dbd2bc511d0452b929c35937a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_PUDR" ref="gafd35ac3dbd2bc511d0452b929c35937a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafd35ac3dbd2bc511d0452b929c35937a">REG_PIOD_PUDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFA60U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Pull-up Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga709ff2f2fcdb6c49065a802bcaa3c985"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_PUER" ref="ga709ff2f2fcdb6c49065a802bcaa3c985" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga709ff2f2fcdb6c49065a802bcaa3c985">REG_PIOD_PUER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFA64U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Pull-up Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5c8513f7cc588ca0a15b8f697e3133bf"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_PUSR" ref="ga5c8513f7cc588ca0a15b8f697e3133bf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga5c8513f7cc588ca0a15b8f697e3133bf">REG_PIOD_PUSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFA68U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Pad Pull-up Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada829429fcac197294b30f51f8b79353"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_ABCDSR" ref="gada829429fcac197294b30f51f8b79353" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gada829429fcac197294b30f51f8b79353">REG_PIOD_ABCDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFA70U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Peripheral Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9205aeb4453c3b55dbc5b8730b217438"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_IFSCDR" ref="ga9205aeb4453c3b55dbc5b8730b217438" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9205aeb4453c3b55dbc5b8730b217438">REG_PIOD_IFSCDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFA80U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Input Filter Slow Clock Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18c78bee177ba080ebff69ad3fbe056b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_IFSCER" ref="ga18c78bee177ba080ebff69ad3fbe056b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga18c78bee177ba080ebff69ad3fbe056b">REG_PIOD_IFSCER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFA84U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Input Filter Slow Clock Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0fa12d9f9613832d7d2e684e2ecdc67c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_IFSCSR" ref="ga0fa12d9f9613832d7d2e684e2ecdc67c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0fa12d9f9613832d7d2e684e2ecdc67c">REG_PIOD_IFSCSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFA88U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Input Filter Slow Clock Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57dd04f29eb11846a239141e146d7439"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_SCDR" ref="ga57dd04f29eb11846a239141e146d7439" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga57dd04f29eb11846a239141e146d7439">REG_PIOD_SCDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFA8CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Slow Clock Divider Debouncing Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3b3b7581ddfa73a4d3e8ed6c4662da5"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_PPDDR" ref="gac3b3b7581ddfa73a4d3e8ed6c4662da5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac3b3b7581ddfa73a4d3e8ed6c4662da5">REG_PIOD_PPDDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFA90U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Pad Pull-down Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b8cf2aff9c6ededb0aae27d806275b2"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_PPDER" ref="ga3b8cf2aff9c6ededb0aae27d806275b2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3b8cf2aff9c6ededb0aae27d806275b2">REG_PIOD_PPDER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFA94U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Pad Pull-down Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac133096e3dbd81e8dbabe7dc23975d4c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_PPDSR" ref="gac133096e3dbd81e8dbabe7dc23975d4c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac133096e3dbd81e8dbabe7dc23975d4c">REG_PIOD_PPDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFA98U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Pad Pull-down Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad93356c2a84d243e36e191324afc45b8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_OWER" ref="gad93356c2a84d243e36e191324afc45b8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad93356c2a84d243e36e191324afc45b8">REG_PIOD_OWER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFAA0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Output Write Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e9d2738d1d4de0882cc57a67de9c3b7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_OWDR" ref="ga1e9d2738d1d4de0882cc57a67de9c3b7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1e9d2738d1d4de0882cc57a67de9c3b7">REG_PIOD_OWDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFAA4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Output Write Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a12d11432a35f50567f0c271193dad9"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_OWSR" ref="ga9a12d11432a35f50567f0c271193dad9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9a12d11432a35f50567f0c271193dad9">REG_PIOD_OWSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFAA8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Output Write Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d7deeec145142b7381c3d5ca36f28da"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_AIMER" ref="ga3d7deeec145142b7381c3d5ca36f28da" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3d7deeec145142b7381c3d5ca36f28da">REG_PIOD_AIMER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFAB0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Additional Interrupt Modes Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ba2c526aac3d1b60ab24dc6abddcfed"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_AIMDR" ref="ga6ba2c526aac3d1b60ab24dc6abddcfed" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga6ba2c526aac3d1b60ab24dc6abddcfed">REG_PIOD_AIMDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFAB4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Additional Interrupt Modes Disables Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91fe1002ccea5a2113b46a5d23b9e9a0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_AIMMR" ref="ga91fe1002ccea5a2113b46a5d23b9e9a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga91fe1002ccea5a2113b46a5d23b9e9a0">REG_PIOD_AIMMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFAB8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Additional Interrupt Modes Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2c3f6f456355bfcad43f864807a86664"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_ESR" ref="ga2c3f6f456355bfcad43f864807a86664" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2c3f6f456355bfcad43f864807a86664">REG_PIOD_ESR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFAC0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Edge Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaffe589c349a23f55fb9daadbb1906096"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_LSR" ref="gaffe589c349a23f55fb9daadbb1906096" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaffe589c349a23f55fb9daadbb1906096">REG_PIOD_LSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFAC4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb3373d21798d5ad8e5a022b0d0ddd0a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_ELSR" ref="gadb3373d21798d5ad8e5a022b0d0ddd0a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gadb3373d21798d5ad8e5a022b0d0ddd0a">REG_PIOD_ELSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFAC8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Edge/Level Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3947b6fa7b94ee71f49d75e30fae93aa"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_FELLSR" ref="ga3947b6fa7b94ee71f49d75e30fae93aa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3947b6fa7b94ee71f49d75e30fae93aa">REG_PIOD_FELLSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFAD0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Falling Edge/Low Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09e4d9ef2adafddbeeac2c70dd2e2531"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_REHLSR" ref="ga09e4d9ef2adafddbeeac2c70dd2e2531" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga09e4d9ef2adafddbeeac2c70dd2e2531">REG_PIOD_REHLSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFAD4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Rising Edge/ High Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga995e408a60033f0f7fadde40c8d9b47f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_FRLHSR" ref="ga995e408a60033f0f7fadde40c8d9b47f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga995e408a60033f0f7fadde40c8d9b47f">REG_PIOD_FRLHSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFAD8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Fall/Rise - Low/High Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf43f0a924ee44260e3a86ed0555255f"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_LOCKSR" ref="gabf43f0a924ee44260e3a86ed0555255f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabf43f0a924ee44260e3a86ed0555255f">REG_PIOD_LOCKSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFAE0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Lock Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87a79716a04f186bd84c791c48804b61"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_WPMR" ref="ga87a79716a04f186bd84c791c48804b61" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga87a79716a04f186bd84c791c48804b61">REG_PIOD_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFAE4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3845e8aeb854d6b431e5aa263ca047cc"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_WPSR" ref="ga3845e8aeb854d6b431e5aa263ca047cc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3845e8aeb854d6b431e5aa263ca047cc">REG_PIOD_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFAE8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d972ed9f9db77c8112fa5e9d99cf08b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_SCHMITT" ref="ga8d972ed9f9db77c8112fa5e9d99cf08b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8d972ed9f9db77c8112fa5e9d99cf08b">REG_PIOD_SCHMITT</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFB00U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) Schmitt Trigger Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabdd01284f93eef62d6ed4ff884ea7532"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_DELAYR" ref="gabdd01284f93eef62d6ed4ff884ea7532" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabdd01284f93eef62d6ed4ff884ea7532">REG_PIOD_DELAYR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFB10U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) IO Delay Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e560c4b81501d5b2111ca84337af33e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_DRIVER1" ref="ga3e560c4b81501d5b2111ca84337af33e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3e560c4b81501d5b2111ca84337af33e">REG_PIOD_DRIVER1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFB14U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) I/O Drive Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaadfa1c650bef455dc2f8b674cc5ae0a5"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIOD_DRIVER2" ref="gaadfa1c650bef455dc2f8b674cc5ae0a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaadfa1c650bef455dc2f8b674cc5ae0a5">REG_PIOD_DRIVER2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFB18U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOD) I/O Drive Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0a1dcdc898d1f50f5df247c177b21fe"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMC_SCER" ref="gaa0a1dcdc898d1f50f5df247c177b21fe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa0a1dcdc898d1f50f5df247c177b21fe">REG_PMC_SCER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFC00U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) System Clock Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42bf5f0dc7e1028a1af789741d00611b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMC_SCDR" ref="ga42bf5f0dc7e1028a1af789741d00611b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga42bf5f0dc7e1028a1af789741d00611b">REG_PMC_SCDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFC04U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) System Clock Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3a1f253a89f0e5e66543006b0e5a1a14"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMC_SCSR" ref="ga3a1f253a89f0e5e66543006b0e5a1a14" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3a1f253a89f0e5e66543006b0e5a1a14">REG_PMC_SCSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFC08U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) System Clock Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ee2de5e1d03e83dfed17568431f4e65"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMC_PCER" ref="ga0ee2de5e1d03e83dfed17568431f4e65" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0ee2de5e1d03e83dfed17568431f4e65">REG_PMC_PCER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFC10U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Peripheral Clock Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga85fc5f7f37f3547211f32158c48e2237"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMC_PCDR" ref="ga85fc5f7f37f3547211f32158c48e2237" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga85fc5f7f37f3547211f32158c48e2237">REG_PMC_PCDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFC14U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Peripheral Clock Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1532e06f80b681e499c445ab94beddb"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMC_PCSR" ref="gad1532e06f80b681e499c445ab94beddb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad1532e06f80b681e499c445ab94beddb">REG_PMC_PCSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFC18U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Peripheral Clock Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4dd32dc5030cfb35e61cccee53285e28"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_CKGR_UCKR" ref="ga4dd32dc5030cfb35e61cccee53285e28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga4dd32dc5030cfb35e61cccee53285e28">REG_CKGR_UCKR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFC1CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) UTMI Clock Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf765ff5c34ef36a0ec2aabafae9c4489"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_CKGR_MOR" ref="gaf765ff5c34ef36a0ec2aabafae9c4489" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf765ff5c34ef36a0ec2aabafae9c4489">REG_CKGR_MOR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFC20U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Main Oscillator Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9be303910927366f50ed3b211fd848d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_CKGR_MCFR" ref="gac9be303910927366f50ed3b211fd848d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gac9be303910927366f50ed3b211fd848d">REG_CKGR_MCFR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFC24U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Main Clock Frequency Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13c479062fe6dbb5b7b4702cccc5a128"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_CKGR_PLLAR" ref="ga13c479062fe6dbb5b7b4702cccc5a128" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga13c479062fe6dbb5b7b4702cccc5a128">REG_CKGR_PLLAR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFC28U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) PLLA Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf05efed319a2a84bea5a0a57bfea2e69"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMC_MCKR" ref="gaf05efed319a2a84bea5a0a57bfea2e69" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaf05efed319a2a84bea5a0a57bfea2e69">REG_PMC_MCKR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFC30U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Master Clock Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1dccb339abf256077de56ff94df2290d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMC_USB" ref="ga1dccb339abf256077de56ff94df2290d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1dccb339abf256077de56ff94df2290d">REG_PMC_USB</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFC38U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) USB Clock Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c7e5c41fea4a42968b9bba9cf65f0eb"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMC_SMD" ref="ga7c7e5c41fea4a42968b9bba9cf65f0eb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7c7e5c41fea4a42968b9bba9cf65f0eb">REG_PMC_SMD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFC3CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Soft Modem Clock Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d51b710f6bf094ef1395dd490d17965"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMC_PCK" ref="ga0d51b710f6bf094ef1395dd490d17965" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0d51b710f6bf094ef1395dd490d17965">REG_PMC_PCK</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFC40U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Programmable Clock 0 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d870c6758de876e261b07465c340bac"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMC_IER" ref="ga1d870c6758de876e261b07465c340bac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1d870c6758de876e261b07465c340bac">REG_PMC_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFC60U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa523bcba8136bd726bd850fe5e04e3b"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMC_IDR" ref="gafa523bcba8136bd726bd850fe5e04e3b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gafa523bcba8136bd726bd850fe5e04e3b">REG_PMC_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFC64U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f151dd4ccf7e866a61f963e6bd5bef8"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMC_SR" ref="ga9f151dd4ccf7e866a61f963e6bd5bef8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9f151dd4ccf7e866a61f963e6bd5bef8">REG_PMC_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFC68U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad66bd047d35846ebd6c6589c7dda432d"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMC_IMR" ref="gad66bd047d35846ebd6c6589c7dda432d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad66bd047d35846ebd6c6589c7dda432d">REG_PMC_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFC6CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga651b838c9fb799904f17df0ea8c35303"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMC_PLLICPR" ref="ga651b838c9fb799904f17df0ea8c35303" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga651b838c9fb799904f17df0ea8c35303">REG_PMC_PLLICPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFC80U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) PLL Charge Pump Current Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga20b43473efe2ea5612bd0d1fc429b9b1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMC_WPMR" ref="ga20b43473efe2ea5612bd0d1fc429b9b1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga20b43473efe2ea5612bd0d1fc429b9b1">REG_PMC_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFCE4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga35c636f1957cde234e5aee236ebcd886"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMC_WPSR" ref="ga35c636f1957cde234e5aee236ebcd886" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga35c636f1957cde234e5aee236ebcd886">REG_PMC_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFCE8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd5ee038a754f1ea86efd7230575d5a7"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PMC_PCR" ref="gabd5ee038a754f1ea86efd7230575d5a7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gabd5ee038a754f1ea86efd7230575d5a7">REG_PMC_PCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFD0CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Peripheral Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga66da09ed8ac4fa67884d73ef0cea5aa9"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_RSTC_CR" ref="ga66da09ed8ac4fa67884d73ef0cea5aa9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga66da09ed8ac4fa67884d73ef0cea5aa9">REG_RSTC_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFE00U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RSTC) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51651e4026644d8ed656dd09a4cae7ad"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_RSTC_SR" ref="ga51651e4026644d8ed656dd09a4cae7ad" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga51651e4026644d8ed656dd09a4cae7ad">REG_RSTC_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFE04U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RSTC) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9aa67bec4bd5499051db9784e84d54fa"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_RSTC_MR" ref="ga9aa67bec4bd5499051db9784e84d54fa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga9aa67bec4bd5499051db9784e84d54fa">REG_RSTC_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFE08U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RSTC) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f76207e6a3da8b36f64c2bace26d949"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SHDWC_CR" ref="ga1f76207e6a3da8b36f64c2bace26d949" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga1f76207e6a3da8b36f64c2bace26d949">REG_SHDWC_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFE10U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SHDWC) Shutdown Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79fb439c7ced74a35aac8c6df5a645a3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SHDWC_MR" ref="ga79fb439c7ced74a35aac8c6df5a645a3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga79fb439c7ced74a35aac8c6df5a645a3">REG_SHDWC_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFE14U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SHDWC) Shutdown Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaade9ade6d7ce9ba87b2a08ae6f981645"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_SHDWC_SR" ref="gaade9ade6d7ce9ba87b2a08ae6f981645" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaade9ade6d7ce9ba87b2a08ae6f981645">REG_SHDWC_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFE18U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SHDWC) Shutdown Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e31cc6daf354e4914c7a548489375b1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIT_MR" ref="ga7e31cc6daf354e4914c7a548489375b1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7e31cc6daf354e4914c7a548489375b1">REG_PIT_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFE30U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIT) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7de175b9b68b5a905e3a65c4fccc5715"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIT_SR" ref="ga7de175b9b68b5a905e3a65c4fccc5715" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga7de175b9b68b5a905e3a65c4fccc5715">REG_PIT_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFE34U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIT) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9c4f60bfd86eaaf9123b3e66fd3f274"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIT_PIVR" ref="gaa9c4f60bfd86eaaf9123b3e66fd3f274" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaa9c4f60bfd86eaaf9123b3e66fd3f274">REG_PIT_PIVR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFE38U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIT) Periodic Interval Value Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf2ad4a401c9a5bcb7c6bed0d84f067a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_PIT_PIIR" ref="gadf2ad4a401c9a5bcb7c6bed0d84f067a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gadf2ad4a401c9a5bcb7c6bed0d84f067a">REG_PIT_PIIR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFE3CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIT) Periodic Interval Image Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad19bc71a0887f37359ba3f2dde29a45c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_WDT_CR" ref="gad19bc71a0887f37359ba3f2dde29a45c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad19bc71a0887f37359ba3f2dde29a45c">REG_WDT_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFE40U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(WDT) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c70139e62ee4e8b42a1e303ff90573e"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_WDT_MR" ref="ga3c70139e62ee4e8b42a1e303ff90573e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3c70139e62ee4e8b42a1e303ff90573e">REG_WDT_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFE44U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(WDT) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad54db5db1a04d234ee787c6f36bbc887"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_WDT_SR" ref="gad54db5db1a04d234ee787c6f36bbc887" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad54db5db1a04d234ee787c6f36bbc887">REG_WDT_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFE48U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(WDT) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga52cfee23b7dd7e3c9a6a36e0f2de0b75"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_GPBR_GPBR0" ref="ga52cfee23b7dd7e3c9a6a36e0f2de0b75" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga52cfee23b7dd7e3c9a6a36e0f2de0b75">REG_GPBR_GPBR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFE60U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(GPBR) General Purpose Backup Register 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87ad7648b9633078b6155609c4430d47"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_GPBR_GPBR1" ref="ga87ad7648b9633078b6155609c4430d47" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga87ad7648b9633078b6155609c4430d47">REG_GPBR_GPBR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFE64U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(GPBR) General Purpose Backup Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca78fff463b05f8a6b14ed5e74de6c15"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_GPBR_GPBR2" ref="gaca78fff463b05f8a6b14ed5e74de6c15" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaca78fff463b05f8a6b14ed5e74de6c15">REG_GPBR_GPBR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFE68U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(GPBR) General Purpose Backup Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6e4bab2cd2ccf4c54c9b44fdee15519"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_GPBR_GPBR3" ref="gad6e4bab2cd2ccf4c54c9b44fdee15519" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gad6e4bab2cd2ccf4c54c9b44fdee15519">REG_GPBR_GPBR3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFE6CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(GPBR) General Purpose Backup Register 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaceb5ff1a3780e4d8bc887a0ea4f7bab0"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_RTC_CR" ref="gaceb5ff1a3780e4d8bc887a0ea4f7bab0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaceb5ff1a3780e4d8bc887a0ea4f7bab0">REG_RTC_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFEB0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga855bd55d0acbc50051a73986ddb1e165"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_RTC_MR" ref="ga855bd55d0acbc50051a73986ddb1e165" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga855bd55d0acbc50051a73986ddb1e165">REG_RTC_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFEB4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b199be6ef1042455336c08f3aa4d3e4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_RTC_TIMR" ref="ga2b199be6ef1042455336c08f3aa4d3e4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga2b199be6ef1042455336c08f3aa4d3e4">REG_RTC_TIMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFEB8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Time Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22b1efdf3c8a6eea40caf69024f744ec"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_RTC_CALR" ref="ga22b1efdf3c8a6eea40caf69024f744ec" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga22b1efdf3c8a6eea40caf69024f744ec">REG_RTC_CALR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFEBCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Calendar Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga767f1ac344783bc1f3048c25815b9f7a"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_RTC_TIMALR" ref="ga767f1ac344783bc1f3048c25815b9f7a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga767f1ac344783bc1f3048c25815b9f7a">REG_RTC_TIMALR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFEC0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Time Alarm Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95f9c3770f239cbf110090f91c9006f3"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_RTC_CALALR" ref="ga95f9c3770f239cbf110090f91c9006f3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga95f9c3770f239cbf110090f91c9006f3">REG_RTC_CALALR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0xFFFFFEC4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Calendar Alarm Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f9ed85dcf00d0a4ae64c78a2053719c"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_RTC_SR" ref="ga8f9ed85dcf00d0a4ae64c78a2053719c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga8f9ed85dcf00d0a4ae64c78a2053719c">REG_RTC_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFEC8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a82cb2152d2786c811b54597ff13f51"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_RTC_SCCR" ref="ga0a82cb2152d2786c811b54597ff13f51" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0a82cb2152d2786c811b54597ff13f51">REG_RTC_SCCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFECCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Status Clear Command Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaacd42ca3cfbfe1e72d769bf91c111e14"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_RTC_IER" ref="gaacd42ca3cfbfe1e72d769bf91c111e14" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#gaacd42ca3cfbfe1e72d769bf91c111e14">REG_RTC_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFED0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b0a549c53aad80a359e37f5f324fcfa"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_RTC_IDR" ref="ga3b0a549c53aad80a359e37f5f324fcfa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga3b0a549c53aad80a359e37f5f324fcfa">REG_RTC_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0xFFFFFED4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78b16ebd043d64a0847d7e47b5aabea4"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_RTC_IMR" ref="ga78b16ebd043d64a0847d7e47b5aabea4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga78b16ebd043d64a0847d7e47b5aabea4">REG_RTC_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFED8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0bde81532dc401beb2b41df9fdac48e1"></a><!-- doxytag: member="AT91SAM9G15_reg::REG_RTC_VER" ref="ga0bde81532dc401beb2b41df9fdac48e1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15__reg.html#ga0bde81532dc401beb2b41df9fdac48e1">REG_RTC_VER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0xFFFFFEDCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Valid Entry Register <br/></td></tr>
</table>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
