Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: nexys_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "nexys_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "nexys_top"
Output Format                      : NGC
Target Device                      : xc3s400-5-ft256

---- Source Options
Top Module Name                    : nexys_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : LUT
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "timer_unit.v" in library work
Compiling verilog include file "defines.vh"
Compiling verilog file "state_machine.v" in library work
Compiling verilog include file "defines.vh"
Module <timer_unit> compiled
Compiling verilog file "signal_generation_unit.v" in library work
Compiling verilog include file "defines.vh"
Module <state_machine> compiled
Compiling verilog file "reg_file_interface_unit.v" in library work
Compiling verilog include file "defines.vh"
Module <signal_generation_unit> compiled
Compiling verilog file "interrupt_controller.v" in library work
Compiling verilog include file "defines.vh"
Module <reg_file_interface_unit> compiled
Compiling verilog file "gpio_unit.v" in library work
Compiling verilog include file "defines.vh"
Module <interrupt_controller> compiled
Compiling verilog file "decode_unit.v" in library work
Compiling verilog include file "defines.vh"
Module <gpio_unit> compiled
Compiling verilog file "bus_interface_unit.v" in library work
Compiling verilog include file "defines.vh"
Module <decode_unit> compiled
Compiling verilog file "sram.v" in library work
Compiling verilog include file "defines.vh"
Module <bus_interface_unit> compiled
Compiling verilog file "rom.v" in library work
Module <sram> compiled
Compiling verilog file "register_file.v" in library work
Module <rom> compiled
Compiling verilog file "gpio.v" in library work
Compiling verilog include file "defines.vh"
Module <dual_port_sram> compiled
Compiling verilog file "control_unit.v" in library work
Compiling verilog include file "defines.vh"
Module <io_sram> compiled
Compiling verilog file "alu.v" in library work
Compiling verilog include file "defines.vh"
Module <control_unit> compiled
Compiling verilog file "cpu.v" in library work
Compiling verilog include file "defines.vh"
Module <alu> compiled
Compiling verilog file "nexys_top.v" in library work
Module <cpu> compiled
Module <nexys_top> compiled
No errors in compilation
Analysis of file <"nexys_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <nexys_top> in library <work>.

Analyzing hierarchy for module <cpu> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000010000"
	DATA_WIDTH = "00000000000000000000000000001000"
	D_ADDR_WIDTH = "00000000000000000000000000000111"
	INSTR_WIDTH = "00000000000000000000000000010000"
	IO_ADDR_WIDTH = "00000000000000000000000000000110"
	I_ADDR_WIDTH = "00000000000000000000000000001010"
	RST_ACTIVE_LEVEL = "00000000000000000000000000000001"
	R_ADDR_WIDTH = "00000000000000000000000000000101"

Analyzing hierarchy for module <control_unit> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000010000"
	DATA_WIDTH = "00000000000000000000000000001000"
	D_ADDR_WIDTH = "00000000000000000000000000000111"
	INSTR_WIDTH = "00000000000000000000000000010000"
	I_ADDR_WIDTH = "00000000000000000000000000001010"
	R_ADDR_WIDTH = "00000000000000000000000000000101"

Analyzing hierarchy for module <alu> in library <work> with parameters.
	DATA_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <dual_port_sram> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000000101"
	DATA_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <rom> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000001010"
	DATA_WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <sram> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000000111"
	DATA_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <io_sram> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000000110"
	DATA_WIDTH = "00000000000000000000000000001000"
	I_ADDR_WIDTH = "00000000000000000000000000001010"

Analyzing hierarchy for module <state_machine> in library <work>.

Analyzing hierarchy for module <decode_unit> in library <work> with parameters.
	INSTR_WIDTH = "00000000000000000000000000010000"
	R_ADDR_WIDTH = "00000000000000000000000000000101"

Analyzing hierarchy for module <signal_generation_unit> in library <work>.

Analyzing hierarchy for module <reg_file_interface_unit> in library <work> with parameters.
	DATA_WIDTH = "00000000000000000000000000001000"
	D_ADDR_WIDTH = "00000000000000000000000000000111"
	INSTR_WIDTH = "00000000000000000000000000010000"
	R_ADDR_WIDTH = "00000000000000000000000000000101"

Analyzing hierarchy for module <bus_interface_unit> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000010000"
	DATA_WIDTH = "00000000000000000000000000001000"
	EXT_START_ADDR = "0000000100000000"
	EXT_STOP_ADDR = "0000010110101111"
	IO_START_ADDR = "00000000"
	IO_STOP_ADDR = "00111111"
	MEM_START_ADDR = "01000000"
	MEM_STOP_ADDR = "10111111"

Analyzing hierarchy for module <gpio_unit> in library <work> with parameters.
	DATA_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <timer_unit> in library <work> with parameters.
	DATA_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <interrupt_controller> in library <work> with parameters.
	DATA_WIDTH = "00000000000000000000000000001000"
	I_ADDR_WIDTH = "00000000000000000000000000001010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <nexys_top>.
Module <nexys_top> is correct for synthesis.
 
Analyzing module <cpu> in library <work>.
	ADDR_WIDTH = 32'sb00000000000000000000000000010000
	DATA_WIDTH = 32'sb00000000000000000000000000001000
	D_ADDR_WIDTH = 32'sb00000000000000000000000000000111
	INSTR_WIDTH = 32'sb00000000000000000000000000010000
	IO_ADDR_WIDTH = 32'sb00000000000000000000000000000110
	I_ADDR_WIDTH = 32'sb00000000000000000000000000001010
	RST_ACTIVE_LEVEL = 32'sb00000000000000000000000000000001
	R_ADDR_WIDTH = 32'sb00000000000000000000000000000101
INFO:Xst:1432 - Contents of array <clk_counter> may be accessed with a negative index, causing simulation mismatch.
Module <cpu> is correct for synthesis.
 
Analyzing module <control_unit> in library <work>.
	ADDR_WIDTH = 32'sb00000000000000000000000000010000
	DATA_WIDTH = 32'sb00000000000000000000000000001000
	D_ADDR_WIDTH = 32'sb00000000000000000000000000000111
	INSTR_WIDTH = 32'sb00000000000000000000000000010000
	I_ADDR_WIDTH = 32'sb00000000000000000000000000001010
	R_ADDR_WIDTH = 32'sb00000000000000000000000000000101
Module <control_unit> is correct for synthesis.
 
Analyzing module <state_machine> in library <work>.
Module <state_machine> is correct for synthesis.
 
Analyzing module <decode_unit> in library <work>.
	INSTR_WIDTH = 32'sb00000000000000000000000000010000
	R_ADDR_WIDTH = 32'sb00000000000000000000000000000101
WARNING:Xst:883 - "decode_unit.v" line 43: Ignored duplicate item in case statement. 
Module <decode_unit> is correct for synthesis.
 
Analyzing module <signal_generation_unit> in library <work>.
Module <signal_generation_unit> is correct for synthesis.
 
Analyzing module <reg_file_interface_unit> in library <work>.
	DATA_WIDTH = 32'sb00000000000000000000000000001000
	D_ADDR_WIDTH = 32'sb00000000000000000000000000000111
	INSTR_WIDTH = 32'sb00000000000000000000000000010000
	R_ADDR_WIDTH = 32'sb00000000000000000000000000000101
Module <reg_file_interface_unit> is correct for synthesis.
 
Analyzing module <bus_interface_unit> in library <work>.
	ADDR_WIDTH = 32'sb00000000000000000000000000010000
	DATA_WIDTH = 32'sb00000000000000000000000000001000
	EXT_START_ADDR = 16'b0000000100000000
	EXT_STOP_ADDR = 16'b0000010110101111
	IO_START_ADDR = 8'b00000000
	IO_STOP_ADDR = 8'b00111111
	MEM_START_ADDR = 8'b01000000
	MEM_STOP_ADDR = 8'b10111111
Module <bus_interface_unit> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
	DATA_WIDTH = 32'sb00000000000000000000000000001000
Module <alu> is correct for synthesis.
 
Analyzing module <dual_port_sram> in library <work>.
	ADDR_WIDTH = 32'sb00000000000000000000000000000101
	DATA_WIDTH = 32'sb00000000000000000000000000001000
Module <dual_port_sram> is correct for synthesis.
 
Analyzing module <rom> in library <work>.
	ADDR_WIDTH = 32'sb00000000000000000000000000001010
	DATA_WIDTH = 32'sb00000000000000000000000000010000
Module <rom> is correct for synthesis.
 
Analyzing module <sram> in library <work>.
	ADDR_WIDTH = 32'sb00000000000000000000000000000111
	DATA_WIDTH = 32'sb00000000000000000000000000001000
Module <sram> is correct for synthesis.
 
Analyzing module <io_sram> in library <work>.
	ADDR_WIDTH = 32'sb00000000000000000000000000000110
	DATA_WIDTH = 32'sb00000000000000000000000000001000
	I_ADDR_WIDTH = 32'sb00000000000000000000000000001010
Module <io_sram> is correct for synthesis.
 
Analyzing module <gpio_unit> in library <work>.
	DATA_WIDTH = 32'sb00000000000000000000000000001000
Module <gpio_unit> is correct for synthesis.
 
Analyzing module <timer_unit> in library <work>.
	DATA_WIDTH = 32'sb00000000000000000000000000001000
Module <timer_unit> is correct for synthesis.
 
Analyzing module <interrupt_controller> in library <work>.
	DATA_WIDTH = 32'sb00000000000000000000000000001000
	I_ADDR_WIDTH = 32'sb00000000000000000000000000001010
Module <interrupt_controller> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <io_sram> has a constant value of 1000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <gpio_unit> has a constant value of 000001000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <alu>.
    Related source file is "alu.v".
WARNING:Xst:737 - Found 1-bit latch for signal <mul_out_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul_out_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul_out_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul_out_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul_out_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul_out_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul_out_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul_out_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul_out_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul_out_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul_out_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul_out_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul_out_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul_out_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul_out_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mul_out_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:643 - "alu.v" line 153: The result of a 15x15-bit multiplication is partially used. Only the 15 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "alu.v" line 169: The result of a 15x9-bit multiplication is partially used. Only the 15 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 8x8-bit multiplier for signal <$mult0000> created at line 138.
    Found 8-bit adder carry out for signal <AUX_13$addsub0001> created at line 28.
    Found 9-bit subtractor for signal <AUX_15$addsub0000> created at line 48.
    Found 1-bit xor2 for signal <flags_out_4$xor0000> created at line 37.
    Found 1-bit xor2 for signal <flags_out_4$xor0001> created at line 57.
    Found 15-bit adder for signal <mul_out_14_0$addsub0000> created at line 153.
    Found 15x15-bit multiplier for signal <mul_out_14_0$mult0002> created at line 153.
    Found 15x9-bit multiplier for signal <mul_out_14_0$mult0003> created at line 169.
    Found 15-bit adder for signal <mul_out_14_0$sub0000> created at line 169.
    Found 8-bit adder for signal <old_out_14$addsub0000> created at line 30.
    Found 8-bit adder for signal <old_out_14$addsub0001> created at line 30.
    Found 8-bit subtractor for signal <old_out_16$addsub0000> created at line 50.
    Found 8-bit subtractor for signal <old_out_16$addsub0001> created at line 50.
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred   3 Multiplier(s).
Unit <alu> synthesized.


Synthesizing Unit <dual_port_sram>.
    Related source file is "register_file.v".
    Found 8-bit tristate buffer for signal <rd_data>.
    Found 8-bit tristate buffer for signal <rr_data>.
    Found 8-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 60.
    Found 8-bit 32-to-1 multiplexer for signal <$varindex0001> created at line 61.
    Found 256-bit register for signal <mem>.
    Found 5-bit register for signal <rd_addr_buf>.
    Found 5-bit register for signal <rr_addr_buf>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 266 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <dual_port_sram> synthesized.


Synthesizing Unit <rom>.
    Related source file is "rom.v".
    Found 64x16-bit ROM for signal <value$mux0000>.
    Found 16-bit register for signal <data>.
    Summary:
	inferred   1 ROM(s).
	inferred  16 D-type flip-flop(s).
Unit <rom> synthesized.


Synthesizing Unit <sram>.
    Related source file is "sram.v".
    Found 128x8-bit dual-port RAM <Mram_memory> for signal <memory>.
    Found 8-bit tristate buffer for signal <data>.
    Found 7-bit register for signal <addr_buf>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <sram> synthesized.


Synthesizing Unit <state_machine>.
    Related source file is "state_machine.v".
WARNING:Xst:647 - Input <opcode_group<16:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <state>.
    Found 1-bit register for signal <cycle_count>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <state_machine> synthesized.


Synthesizing Unit <decode_unit>.
    Related source file is "decode_unit.v".
Unit <decode_unit> synthesized.


Synthesizing Unit <signal_generation_unit>.
    Related source file is "signal_generation_unit.v".
WARNING:Xst:647 - Input <opcode_group<19:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <opcode_group<14:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <opcode_group<10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <opcode_group<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <opcode_group<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <opcode_group<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <signal_generation_unit> synthesized.


Synthesizing Unit <reg_file_interface_unit>.
    Related source file is "reg_file_interface_unit.v".
WARNING:Xst:647 - Input <signals<11:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <signals<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit tristate buffer for signal <rd_data>.
    Found 8-bit tristate buffer for signal <rr_data>.
    Summary:
	inferred  16 Tristate(s).
Unit <reg_file_interface_unit> synthesized.


Synthesizing Unit <bus_interface_unit>.
    Related source file is "bus_interface_unit.v".
WARNING:Xst:647 - Input <signals<11:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <signals<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <opcode_group<19:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <opcode_group<11:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <opcode_group<8:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <opcode_group<5:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit tristate buffer for signal <bus_data>.
    Found 16-bit subtractor for signal <bus_addr$share0000> created at line 102.
    Found 16-bit comparator greatequal for signal <mem_addr_is_in_ext$cmp_ge0000> created at line 56.
    Found 16-bit comparator lessequal for signal <mem_addr_is_in_ext$cmp_le0000> created at line 56.
    Found 16-bit comparator lessequal for signal <mem_addr_is_in_io$cmp_le0000> created at line 62.
    Found 16-bit comparator greatequal for signal <mem_addr_is_in_mem$cmp_ge0000> created at line 59.
    Found 16-bit comparator lessequal for signal <mem_addr_is_in_mem$cmp_le0000> created at line 59.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred   8 Tristate(s).
Unit <bus_interface_unit> synthesized.


Synthesizing Unit <gpio_unit>.
    Related source file is "gpio_unit.v".
    Found 8-bit tristate buffer for signal <pa_buf>.
    Found 8-bit tristate buffer for signal <pb_buf>.
    Found 1-bit register for signal <Mtridata_pa_buf<0>>.
    Found 1-bit register for signal <Mtridata_pa_buf<1>>.
    Found 1-bit register for signal <Mtridata_pa_buf<2>>.
    Found 1-bit register for signal <Mtridata_pa_buf<3>>.
    Found 1-bit register for signal <Mtridata_pa_buf<4>>.
    Found 1-bit register for signal <Mtridata_pa_buf<5>>.
    Found 1-bit register for signal <Mtridata_pa_buf<6>>.
    Found 1-bit register for signal <Mtridata_pa_buf<7>>.
    Found 1-bit register for signal <Mtridata_pb_buf<0>>.
    Found 1-bit register for signal <Mtridata_pb_buf<1>>.
    Found 1-bit register for signal <Mtridata_pb_buf<2>>.
    Found 1-bit register for signal <Mtridata_pb_buf<3>>.
    Found 1-bit register for signal <Mtridata_pb_buf<4>>.
    Found 1-bit register for signal <Mtridata_pb_buf<5>>.
    Found 1-bit register for signal <Mtridata_pb_buf<6>>.
    Found 1-bit register for signal <Mtridata_pb_buf<7>>.
    Found 1-bit register for signal <Mtrien_pa_buf<0>>.
    Found 1-bit register for signal <Mtrien_pa_buf<1>>.
    Found 1-bit register for signal <Mtrien_pa_buf<2>>.
    Found 1-bit register for signal <Mtrien_pa_buf<3>>.
    Found 1-bit register for signal <Mtrien_pa_buf<4>>.
    Found 1-bit register for signal <Mtrien_pa_buf<5>>.
    Found 1-bit register for signal <Mtrien_pa_buf<6>>.
    Found 1-bit register for signal <Mtrien_pa_buf<7>>.
    Found 1-bit register for signal <Mtrien_pb_buf<0>>.
    Found 1-bit register for signal <Mtrien_pb_buf<1>>.
    Found 1-bit register for signal <Mtrien_pb_buf<2>>.
    Found 1-bit register for signal <Mtrien_pb_buf<3>>.
    Found 1-bit register for signal <Mtrien_pb_buf<4>>.
    Found 1-bit register for signal <Mtrien_pb_buf<5>>.
    Found 1-bit register for signal <Mtrien_pb_buf<6>>.
    Found 1-bit register for signal <Mtrien_pb_buf<7>>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <gpio_unit> synthesized.


Synthesizing Unit <timer_unit>.
    Related source file is "timer_unit.v".
WARNING:Xst:647 - Input <mem_tccr0a<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_tccr0b<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <com0b> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <com0a> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <tifr>.
    Found 1-bit register for signal <oc0a>.
    Found 1-bit register for signal <oc0b>.
    Found 8-bit register for signal <tcnt0>.
    Found 14-bit up counter for signal <clk_ps>.
    Found 8-bit comparator not equal for signal <oc0a$cmp_ne0001> created at line 125.
    Found 8-bit comparator not equal for signal <oc0b$cmp_ne0000> created at line 128.
    Found 8-bit comparator equal for signal <tcnt0$cmp_eq0003> created at line 88.
    Found 8-bit comparator equal for signal <tcnt0$cmp_eq0006> created at line 97.
    Found 8-bit adder for signal <tcnt0$share0000> created at line 77.
    Summary:
	inferred   1 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <timer_unit> synthesized.


Synthesizing Unit <interrupt_controller>.
    Related source file is "interrupt_controller.v".
WARNING:Xst:647 - Input <mem_sreg<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <int_src<7:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <irq>.
    Found 10-bit register for signal <vector>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <interrupt_controller> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is "control_unit.v".
    Found 32x4-bit ROM for signal <alu_opsel$mux0000>.
    Found 8-bit register for signal <alu_rd>.
    Found 8-bit register for signal <alu_rr>.
    Found 10-bit register for signal <program_counter>.
    Found 16-bit adder for signal <$add0000> created at line 206.
    Found 16-bit adder for signal <$add0001> created at line 264.
    Found 16-bit subtractor for signal <$sub0000> created at line 204.
    Found 1-bit register for signal <ack>.
    Found 8-bit register for signal <alu_out_buffer>.
    Found 8-bit register for signal <alu_out_buffer_2>.
    Found 8-bit shifter logical left for signal <alu_rr$shift0000> created at line 352.
    Found 8-bit register for signal <bus_data_buf>.
    Found 16-bit register for signal <indirect_addr>.
    Found 16-bit register for signal <instr_buffer>.
    Found 10-bit addsub for signal <program_counter$share0000>.
    Found 16-bit register for signal <saved_pc>.
    Found 8-bit register for signal <sreg>.
    Summary:
	inferred   1 ROM(s).
	inferred 107 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <control_unit> synthesized.


Synthesizing Unit <io_sram>.
    Related source file is "gpio.v".
    Found 8-bit tristate buffer for signal <data>.
    Found 8-bit 64-to-1 multiplexer for signal <$varindex0000> created at line 61.
    Found 6-bit register for signal <addr_buf>.
    Found 512-bit register for signal <memory>.
INFO:Xst:738 - HDL ADVISOR - 512 flip-flops were inferred for signal <memory>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 518 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <io_sram> synthesized.


Synthesizing Unit <cpu>.
    Related source file is "cpu.v".
    Found 1-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 81.
    Found 32-bit up counter for signal <clk_counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <cpu> synthesized.


Synthesizing Unit <nexys_top>.
    Related source file is "nexys_top.v".
WARNING:Xst:647 - Input <SEC_OSC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <JA> is never assigned.
WARNING:Xst:1306 - Output <JB> is never assigned.
WARNING:Xst:1306 - Output <JC> is never assigned.
WARNING:Xst:1306 - Output <JD> is never assigned.
WARNING:Xst:2565 - Inout <BTN<0>> is never assigned.
WARNING:Xst:2565 - Inout <BTN<1>> is never assigned.
WARNING:Xst:2565 - Inout <BTN<2>> is never assigned.
WARNING:Xst:2565 - Inout <BTN<3>> is never assigned.
WARNING:Xst:1780 - Signal <vga_vsync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_red> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_hsync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_green> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_blue> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <nexys_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 128x8-bit dual-port RAM                               : 1
# ROMs                                                 : 2
 32x4-bit ROM                                          : 1
 64x16-bit ROM                                         : 1
# Multipliers                                          : 3
 15x15-bit multiplier                                  : 1
 15x9-bit multiplier                                   : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 18
 10-bit addsub                                         : 1
 15-bit adder                                          : 2
 16-bit adder                                          : 2
 16-bit subtractor                                     : 2
 6-bit subtractor                                      : 1
 8-bit adder                                           : 4
 8-bit adder carry out                                 : 1
 8-bit subtractor                                      : 2
 9-bit adder                                           : 1
 9-bit subtractor                                      : 2
# Counters                                             : 2
 14-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 182
 1-bit register                                        : 69
 10-bit register                                       : 2
 16-bit register                                       : 2
 5-bit register                                        : 2
 6-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 104
# Latches                                              : 16
 1-bit latch                                           : 16
# Comparators                                          : 9
 16-bit comparator greatequal                          : 2
 16-bit comparator lessequal                           : 3
 8-bit comparator equal                                : 2
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 6
 1-bit 32-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 2
 8-bit 32-to-1 multiplexer                             : 2
 8-bit 64-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 8-bit shifter logical left                            : 1
# Tristates                                            : 23
 1-bit tristate buffer                                 : 16
 8-bit tristate buffer                                 : 7
# Xors                                                 : 3
 1-bit xor2                                            : 2
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <state_3> in Unit <fsm> is equivalent to the following 2 FFs/Latches, which will be removed : <state_4> <state_5> 
INFO:Xst:2261 - The FF/Latch <vector_2> in Unit <pic> is equivalent to the following 6 FFs/Latches, which will be removed : <vector_4> <vector_5> <vector_6> <vector_7> <vector_8> <vector_9> 
WARNING:Xst:1710 - FF/Latch <state_3> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vector_2> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <state<5:3>> (without init value) have a constant value of 0 in block <state_machine>.
WARNING:Xst:2404 -  FFs/Latches <vector<9:4>> (without init value) have a constant value of 0 in block <interrupt_controller>.

Synthesizing (advanced) Unit <rom>.
INFO:Xst:3044 - The ROM <Mrom_value_mux0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <value_mux0000>.
INFO:Xst:3225 - The RAM <Mrom_value_mux0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 16-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <data>          |          |
    |     dorstA         | connected to signal <value_and0000> | low      |
    | reset value        | 0000000000000000                               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <rom> synthesized (advanced).

Synthesizing (advanced) Unit <sram>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_memory> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <we_0>          | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     addrB          | connected to signal <addr_buf>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <sram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 128x8-bit dual-port distributed RAM                   : 1
 64x16-bit single-port block RAM                       : 1
# ROMs                                                 : 1
 32x4-bit ROM                                          : 1
# Multipliers                                          : 3
 15x15-bit multiplier                                  : 1
 15x9-bit multiplier                                   : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 16
 10-bit addsub                                         : 1
 15-bit adder                                          : 2
 16-bit adder                                          : 2
 16-bit subtractor                                     : 2
 5-bit subtractor                                      : 1
 8-bit adder                                           : 4
 8-bit adder carry out                                 : 1
 8-bit subtractor borrow in                            : 1
 9-bit adder                                           : 1
 9-bit subtractor borrow in                            : 1
# Counters                                             : 2
 14-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 957
 Flip-Flops                                            : 957
# Latches                                              : 16
 1-bit latch                                           : 16
# Comparators                                          : 9
 16-bit comparator greatequal                          : 2
 16-bit comparator lessequal                           : 3
 8-bit comparator equal                                : 2
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 27
 1-bit 32-to-1 multiplexer                             : 17
 1-bit 64-to-1 multiplexer                             : 8
 1-bit 8-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 8-bit shifter logical left                            : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <vector_2> (without init value) has a constant value of 0 in block <interrupt_controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <irq> in Unit <interrupt_controller> is equivalent to the following FF/Latch, which will be removed : <vector_3> 
WARNING:Xst:2042 - Unit nexys_top: 16 internal tristates are replaced by logic (pull-up yes): N10, N11, N12, N13, N2, N3, N4, N5, N6, N7, N8, N9, avr/pb<4>, avr/pb<5>, avr/pb<6>, avr/pb<7>.
WARNING:Xst:2040 - Unit nexys_top: 8 multi-source signals are replaced by logic (pull-up yes): avr/bus_data<0>, avr/bus_data<1>, avr/bus_data<2>, avr/bus_data<3>, avr/bus_data<4>, avr/bus_data<5>, avr/bus_data<6>, avr/bus_data<7>.
WARNING:Xst:2042 - Unit sram: 8 internal tristates are replaced by logic (pull-up yes): data<0>, data<1>, data<2>, data<3>, data<4>, data<5>, data<6>, data<7>.
WARNING:Xst:2042 - Unit dual_port_sram: 16 internal tristates are replaced by logic (pull-up yes): rd_data<0>, rd_data<1>, rd_data<2>, rd_data<3>, rd_data<4>, rd_data<5>, rd_data<6>, rd_data<7>, rr_data<0>, rr_data<1>, rr_data<2>, rr_data<3>, rr_data<4>, rr_data<5>, rr_data<6>, rr_data<7>.
WARNING:Xst:2042 - Unit bus_interface_unit: 8 internal tristates are replaced by logic (pull-up yes): bus_data<0>, bus_data<1>, bus_data<2>, bus_data<3>, bus_data<4>, bus_data<5>, bus_data<6>, bus_data<7>.
WARNING:Xst:2042 - Unit reg_file_interface_unit: 16 internal tristates are replaced by logic (pull-up yes): rd_data<0>, rd_data<1>, rd_data<2>, rd_data<3>, rd_data<4>, rd_data<5>, rd_data<6>, rd_data<7>, rr_data<0>, rr_data<1>, rr_data<2>, rr_data<3>, rr_data<4>, rr_data<5>, rr_data<6>, rr_data<7>.

Optimizing unit <nexys_top> ...

Optimizing unit <decode_unit> ...

Optimizing unit <alu> ...

Optimizing unit <state_machine> ...

Optimizing unit <timer_unit> ...

Optimizing unit <interrupt_controller> ...
WARNING:Xst:2677 - Node <avr/io/timer0/oc0b> of sequential type is unconnected in block <nexys_top>.
WARNING:Xst:2677 - Node <avr/io/timer0/oc0a> of sequential type is unconnected in block <nexys_top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block nexys_top, actual ratio is 43.
FlipFlop avr/control/instr_buffer_0 has been replicated 2 time(s)
FlipFlop avr/control/instr_buffer_1 has been replicated 1 time(s)
FlipFlop avr/control/instr_buffer_10 has been replicated 2 time(s)
FlipFlop avr/control/instr_buffer_11 has been replicated 2 time(s)
FlipFlop avr/control/instr_buffer_12 has been replicated 1 time(s)
FlipFlop avr/control/instr_buffer_13 has been replicated 1 time(s)
FlipFlop avr/control/instr_buffer_14 has been replicated 1 time(s)
FlipFlop avr/control/instr_buffer_15 has been replicated 1 time(s)
FlipFlop avr/control/instr_buffer_2 has been replicated 2 time(s)
FlipFlop avr/control/instr_buffer_3 has been replicated 2 time(s)
FlipFlop avr/control/instr_buffer_8 has been replicated 2 time(s)
FlipFlop avr/control/instr_buffer_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1017
 Flip-Flops                                            : 1017

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : nexys_top.ngr
Top Level Output File Name         : nexys_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 50

Cell Usage :
# BELS                             : 4373
#      GND                         : 2
#      INV                         : 51
#      LUT1                        : 63
#      LUT2                        : 255
#      LUT2_D                      : 16
#      LUT2_L                      : 7
#      LUT3                        : 887
#      LUT3_D                      : 49
#      LUT3_L                      : 16
#      LUT4                        : 1248
#      LUT4_D                      : 163
#      LUT4_L                      : 82
#      MULT_AND                    : 101
#      MUXCY                       : 404
#      MUXF5                       : 369
#      MUXF6                       : 142
#      MUXF7                       : 66
#      MUXF8                       : 33
#      VCC                         : 1
#      XORCY                       : 418
# FlipFlops/Latches                : 1033
#      FD_1                        : 16
#      FDC                         : 110
#      FDCE                        : 116
#      FDE_1                       : 279
#      FDRE_1                      : 480
#      FDS_1                       : 16
#      LD                          : 16
# RAMS                             : 65
#      RAM16X1D                    : 64
#      RAMB16                      : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 29
#      IBUF                        : 9
#      OBUF                        : 8
#      OBUFT                       : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400ft256-5 

 Number of Slices:                     1583  out of   3584    44%  
 Number of Slice Flip Flops:           1033  out of   7168    14%  
 Number of 4 input LUTs:               2965  out of   7168    41%  
    Number used as logic:              2837
    Number used as RAMs:                128
 Number of IOs:                          50
 Number of bonded IOBs:                  29  out of    173    16%  
 Number of BRAMs:                         1  out of     16     6%  
 Number of GCLKs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------+-----------------------------------------------------------------------------------+-------+
Clock Signal                                           | Clock buffer(FF name)                                                             | Load  |
-------------------------------------------------------+-----------------------------------------------------------------------------------+-------+
avr/clk1(avr/clk1129:O)                                | BUFG(*)(avr/io/memory_2_0)                                                        | 969   |
avr/clk_inv1(avr/clk_inv:O)                            | BUFG(*)(avr/instruction_mem/Mrom_value_mux0000/instruction_mem/Mrom_value_mux0000)| 65    |
PRI_OSC                                                | IBUF+BUFG                                                                         | 32    |
avr/alu_enable(avr/control/alu_enable1:O)              | NONE(*)(avr/ual/mul_out_15)                                                       | 16    |
avr/io/timer0/clk_t(avr/io/timer0/Mmux__COND_22_2_f6:O)| NONE(*)(avr/io/timer0/tcnt0_7)                                                    | 16    |
-------------------------------------------------------+-----------------------------------------------------------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
SW<7>                              | IBUF                   | 226   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 49.394ns (Maximum Frequency: 20.245MHz)
   Minimum input arrival time before clock: 7.468ns
   Maximum output required time after clock: 16.049ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'avr/clk1'
  Clock period: 49.394ns (frequency: 20.245MHz)
  Total number of paths / destination ports: 1960497340 / 1826
-------------------------------------------------------------------------
Delay:               24.697ns (Levels of Logic = 18)
  Source:            avr/control/instr_buffer_3_1 (FF)
  Destination:       avr/io/memory_3_0 (FF)
  Source Clock:      avr/clk1 rising
  Destination Clock: avr/clk1 falling

  Data Path: avr/control/instr_buffer_3_1 to avr/io/memory_3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.626   1.066  avr/control/instr_buffer_3_1 (avr/control/instr_buffer_3_1)
     LUT3_D:I0->O          4   0.479   0.802  avr/control/decode/opcode_type_or000031 (avr/control/decode/N47)
     LUT4:I3->O            2   0.479   1.040  avr/control/decode/opcode_type<3>21 (avr/control/decode/N21)
     LUT4:I0->O            1   0.479   0.000  avr/control/decode/opcode_type<5>40_F (N1073)
     MUXF5:I0->O          10   0.314   0.987  avr/control/decode/opcode_type<5>40 (avr/control/decode/opcode_type<5>40)
     LUT4:I3->O            2   0.479   0.804  avr/control/decode/opcode_group_15_or000022_SW0 (N353)
     LUT4:I2->O            7   0.479   0.965  avr/control/decode/opcode_group_15_or000022 (avr/control/decode/N63)
     LUT4:I2->O            1   0.479   0.851  avr/control/decode/opcode_group_9_or000055 (avr/control/decode/opcode_group_9_or000055)
     LUT4:I1->O            6   0.479   0.876  avr/control/decode/opcode_group_9_or000075 (avr/control/opcode_group<9>)
     LUT4:I3->O           38   0.479   1.663  avr/control/bus_int/internal_mem_addr<6>111 (N140)
     LUT3:I2->O            1   0.479   0.000  avr/control/bus_int/internal_mem_addr<11>_SW1_F (N863)
     MUXF5:I0->O           1   0.314   0.740  avr/control/bus_int/internal_mem_addr<11>_SW1 (N754)
     LUT3:I2->O            1   0.479   0.000  avr/control/bus_int/Mcompar_mem_addr_is_in_ext_cmp_le0000_lut<6> (avr/control/bus_int/Mcompar_mem_addr_is_in_ext_cmp_le0000_lut<6>)
     MUXCY:S->O            1   0.435   0.000  avr/control/bus_int/Mcompar_mem_addr_is_in_ext_cmp_le0000_cy<6> (avr/control/bus_int/Mcompar_mem_addr_is_in_ext_cmp_le0000_cy<6>)
     MUXCY:CI->O           9   0.264   1.014  avr/control/bus_int/Mcompar_mem_addr_is_in_ext_cmp_le0000_cy<7> (avr/control/bus_int/mem_addr_is_in_ext_cmp_le0000)
     LUT4_D:I2->O         27   0.479   1.721  avr/control/bus_int/bus_addr<10>21 (N123)
     LUT4_D:I1->O         10   0.479   1.134  avr/control/bus_int/bus_addr<0>33_1 (avr/control/bus_int/bus_addr<0>33)
     LUT4_D:I1->O          7   0.479   0.929  avr/io/memory_9_not00011_SW0 (N3611)
     LUT4:I3->O            8   0.479   0.921  avr/io/memory_57_not00011 (avr/io/memory_57_not0001)
     FDRE_1:CE                 0.524          avr/io/memory_57_0
    ----------------------------------------
    Total                     24.697ns (9.184ns logic, 15.514ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PRI_OSC'
  Clock period: 5.152ns (frequency: 194.101MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               5.152ns (Levels of Logic = 32)
  Source:            avr/clk_counter_1 (FF)
  Destination:       avr/clk_counter_31 (FF)
  Source Clock:      PRI_OSC rising
  Destination Clock: PRI_OSC rising

  Data Path: avr/clk_counter_1 to avr/clk_counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   1.040  avr/clk_counter_1 (avr/clk_counter_1)
     LUT1:I0->O            1   0.479   0.000  avr/Mcount_clk_counter_cy<1>_rt (avr/Mcount_clk_counter_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  avr/Mcount_clk_counter_cy<1> (avr/Mcount_clk_counter_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<2> (avr/Mcount_clk_counter_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<3> (avr/Mcount_clk_counter_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<4> (avr/Mcount_clk_counter_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<5> (avr/Mcount_clk_counter_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<6> (avr/Mcount_clk_counter_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<7> (avr/Mcount_clk_counter_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<8> (avr/Mcount_clk_counter_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<9> (avr/Mcount_clk_counter_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<10> (avr/Mcount_clk_counter_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<11> (avr/Mcount_clk_counter_cy<11>)
     MUXCY:CI->O           1   0.055   0.000  avr/Mcount_clk_counter_cy<12> (avr/Mcount_clk_counter_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<13> (avr/Mcount_clk_counter_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<14> (avr/Mcount_clk_counter_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<15> (avr/Mcount_clk_counter_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<16> (avr/Mcount_clk_counter_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<17> (avr/Mcount_clk_counter_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<18> (avr/Mcount_clk_counter_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<19> (avr/Mcount_clk_counter_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<20> (avr/Mcount_clk_counter_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<21> (avr/Mcount_clk_counter_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<22> (avr/Mcount_clk_counter_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<23> (avr/Mcount_clk_counter_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<24> (avr/Mcount_clk_counter_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<25> (avr/Mcount_clk_counter_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<26> (avr/Mcount_clk_counter_cy<26>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<27> (avr/Mcount_clk_counter_cy<27>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<28> (avr/Mcount_clk_counter_cy<28>)
     MUXCY:CI->O           1   0.056   0.000  avr/Mcount_clk_counter_cy<29> (avr/Mcount_clk_counter_cy<29>)
     MUXCY:CI->O           0   0.056   0.000  avr/Mcount_clk_counter_cy<30> (avr/Mcount_clk_counter_cy<30>)
     XORCY:CI->O           1   0.786   0.000  avr/Mcount_clk_counter_xor<31> (avr/Result<31>)
     FDC:D                     0.176          avr/clk_counter_31
    ----------------------------------------
    Total                      5.152ns (4.112ns logic, 1.040ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'avr/clk_inv1'
  Clock period: 6.498ns (frequency: 153.902MHz)
  Total number of paths / destination ports: 512 / 64
-------------------------------------------------------------------------
Delay:               6.498ns (Levels of Logic = 5)
  Source:            avr/data_mem/Mram_memory9 (RAM)
  Destination:       avr/data_mem/Mram_memory16 (RAM)
  Source Clock:      avr/clk_inv1 rising
  Destination Clock: avr/clk_inv1 rising

  Data Path: avr/data_mem/Mram_memory9 to avr/data_mem/Mram_memory16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM16X1D:WCLK->DPO    1   1.552   0.851  avr/data_mem/Mram_memory9 (avr/data_mem/N27)
     LUT3:I1->O            1   0.479   0.000  avr/data_mem/inst_LPM_MUX1_6 (avr/data_mem/inst_LPM_MUX1_6)
     MUXF5:I0->O           1   0.314   0.000  avr/data_mem/inst_LPM_MUX1_4_f5 (avr/data_mem/inst_LPM_MUX1_4_f5)
     MUXF6:I0->O           1   0.298   0.851  avr/data_mem/inst_LPM_MUX1_2_f6 (avr/data_mem/_varindex0000<1>)
     LUT4:I1->O            3   0.479   0.794  avr/bus_data<1>LogicTrst24_SW0 (N345)
     LUT4:I3->O           75   0.479   0.000  avr/bus_data<1>LogicTrst82 (avr/bus_data<1>)
     RAM16X1D:D                0.401          avr/data_mem/Mram_memory9
    ----------------------------------------
    Total                      6.498ns (4.002ns logic, 2.496ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'avr/alu_enable'
  Clock period: 2.586ns (frequency: 386.705MHz)
  Total number of paths / destination ports: 17 / 16
-------------------------------------------------------------------------
Delay:               2.586ns (Levels of Logic = 2)
  Source:            avr/ual/mul_out_15 (LATCH)
  Destination:       avr/ual/mul_out_15 (LATCH)
  Source Clock:      avr/alu_enable falling
  Destination Clock: avr/alu_enable falling

  Data Path: avr/ual/mul_out_15 to avr/ual/mul_out_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.551   1.066  avr/ual/mul_out_15 (avr/ual/mul_out_15)
     LUT4:I0->O            1   0.479   0.000  avr/ual/mul_out_15_mux0000371 (avr/ual/mul_out_15_mux000037)
     MUXF5:I1->O           1   0.314   0.000  avr/ual/mul_out_15_mux000037_f5 (avr/ual/mul_out_15_mux0000)
     LD:D                      0.176          avr/ual/mul_out_15
    ----------------------------------------
    Total                      2.586ns (1.520ns logic, 1.066ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'avr/io/timer0/clk_t'
  Clock period: 3.379ns (frequency: 295.919MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               3.379ns (Levels of Logic = 2)
  Source:            avr/io/timer0/tcnt0_4 (FF)
  Destination:       avr/io/timer0/tcnt0_4 (FF)
  Source Clock:      avr/io/timer0/clk_t rising
  Destination Clock: avr/io/timer0/clk_t rising

  Data Path: avr/io/timer0/tcnt0_4 to avr/io/timer0/tcnt0_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.915  avr/io/timer0/tcnt0_4 (avr/io/timer0/tcnt0_4)
     LUT4:I1->O            1   0.479   0.704  avr/io/timer0/tcnt0_mux0000<3>_SW0 (N61)
     LUT4:I3->O            1   0.479   0.000  avr/io/timer0/tcnt0_mux0000<3> (avr/io/timer0/tcnt0_mux0000<3>)
     FDC:D                     0.176          avr/io/timer0/tcnt0_4
    ----------------------------------------
    Total                      3.379ns (1.760ns logic, 1.619ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'avr/clk1'
  Total number of paths / destination ports: 486 / 486
-------------------------------------------------------------------------
Offset:              7.468ns (Levels of Logic = 3)
  Source:            SW<7> (PAD)
  Destination:       avr/io/addr_buf_0 (FF)
  Destination Clock: avr/clk1 falling

  Data Path: SW<7> to avr/io/addr_buf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           707   0.715   4.149  SW_7_IBUF (SW_7_IBUF)
     LUT3_L:I0->LO         1   0.479   0.270  avr/io/addr_buf_not000130 (avr/io/addr_buf_not000130)
     LUT4:I1->O            6   0.479   0.853  avr/io/addr_buf_not000133 (avr/io/addr_buf_not0001)
     FDE_1:CE                  0.524          avr/io/addr_buf_0
    ----------------------------------------
    Total                      7.468ns (2.197ns logic, 5.271ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'avr/clk1'
  Total number of paths / destination ports: 472 / 13
-------------------------------------------------------------------------
Offset:              16.049ns (Levels of Logic = 8)
  Source:            avr/control/instr_buffer_0_1 (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      avr/clk1 rising

  Data Path: avr/control/instr_buffer_0_1 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.626   1.216  avr/control/instr_buffer_0_1 (avr/control/instr_buffer_0_1)
     LUT2_D:I0->O          4   0.479   0.802  avr/control/decode/opcode_type_or000061 (avr/control/decode/N74)
     LUT4_D:I3->LO         1   0.479   0.123  avr/control/decode/opcode_type<1>211 (N1204)
     LUT4:I3->O            2   0.479   0.745  avr/control/decode/opcode_type<2>185 (avr/control/decode/opcode_type<2>185)
     MUXF5:S->O            1   0.540   0.704  avr/control/decode/opcode_type<2>166_SW1 (N2081)
     LUT4:I3->O            4   0.479   0.802  avr/control/decode/opcode_type<2>226 (avr/control/decode/opcode_type<2>226)
     LUT4:I3->O           64   0.479   2.026  avr/control/decode/opcode_type<2>272 (avr/control/opcode_type<2>)
     LUT4:I0->O            1   0.479   0.681  avr/control/error (LED_7_OBUF)
     OBUF:I->O                 4.909          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                     16.049ns (8.949ns logic, 7.100ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================


Total REAL time to Xst completion: 49.00 secs
Total CPU time to Xst completion: 48.37 secs
 
--> 


Total memory usage is 600964 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   68 (   0 filtered)
Number of infos    :   13 (   0 filtered)

