== Epoca 1 ==

Pesos finales tras la epoca:
 W1[0]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 -1 1 1 1 1 1 -1 -1 -1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[1]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 -1 1 1 1 1 1 -1 -1 -1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[2]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 -1 1 1 1 1 1 -1 -1 -1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[3]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 -1 1 1 1 1 1 -1 -1 -1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[4]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 -1 1 1 1 1 1 -1 -1 -1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[5]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 -1 1 1 1 1 1 -1 -1 -1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[6]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 -1 1 1 1 1 1 -1 -1 -1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[7]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 -1 1 1 1 1 1 -1 -1 -1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[8]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 -1 1 1 1 1 1 -1 -1 -1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[9]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 -1 1 1 1 1 1 -1 -1 -1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[10]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[11]: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 -1 -1 -1 -1 -1 -1 1 1 -1 -1 -1 -1 -1 -1 -1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
 W1[12]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[13]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[14]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[15]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[16]: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 -1 -1 -1 -1 -1 1 1 1 -1 -1 -1 -1 -1 -1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
 W1[17]: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 -1 -1 -1 -1 -1 1 1 1 -1 -1 -1 -1 -1 -1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
 W1[18]: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 -1 -1 -1 -1 -1 1 1 1 -1 -1 -1 -1 -1 -1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
 W1[19]: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 -1 -1 -1 -1 -1 1 1 1 -1 -1 -1 -1 -1 -1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
 W1[20]: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 -1 -1 -1 -1 -1 1 1 1 -1 -1 -1 -1 -1 -1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
 W1[21]: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 -1 -1 -1 -1 -1 1 1 1 -1 -1 -1 -1 -1 -1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
 W1[22]: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 -1 -1 -1 -1 -1 1 1 1 -1 -1 -1 -1 -1 -1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
 W1[23]: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 -1 -1 -1 -1 -1 1 1 1 -1 -1 -1 -1 -1 -1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
 W1[24]: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 -1 -1 -1 -1 -1 1 1 1 -1 -1 -1 -1 -1 -1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
 W1[25]: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 -1 -1 -1 -1 -1 1 1 1 -1 -1 -1 -1 -1 -1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
 W1[26]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 1 1 -1 -1 1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[27]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 1 1 -1 -1 1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[28]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 1 1 -1 -1 1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[29]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[30]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[31]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W2[0]: 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 1 1 1 1
 W2[1]: 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 1 1 1 1
 W2[2]: 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 1 1 1 1
 W2[3]: 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 1 1 1 1
 W2[4]: 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 1 1 1 1
 W2[5]: 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 1 1 1 1
 W2[6]: 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 1 1 1 1
 W2[7]: 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 1 1 1 1
 W2[8]: 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 1 1 1 1
 W2[9]: 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 1 1 1 1
Simulacion finalizada OK. Pesos actualizados correctamente.

D:\Proyectos\tfg_hardware_accelerator\hls_tfg_bnn\train_step\hls\sim\verilog>set PATH= 

D:\Proyectos\tfg_hardware_accelerator\hls_tfg_bnn\train_step\hls\sim\verilog>call C:/Xilinx/Vivado/2024.2/bin/xelab xil_defaultlib.apatb_train_step_top glbl -Oenable_linking_all_libraries  -prj train_step.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib "ieee_proposed=./ieee_proposed" -s train_step  
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_train_step_top glbl -Oenable_linking_all_libraries -prj train_step.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s train_step 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/AESL_automem_img_neg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_img_neg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/AESL_automem_img_pos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_img_pos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/AESL_axi_master_WEIGHTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_WEIGHTS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/AESL_axi_slave_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_train_step_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_CTRL_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_CTRL_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_hidden_pos_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_hidden_pos_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_in_pos_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_in_pos_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_mac_muladd_3s_2s_8s_9_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_mac_muladd_3s_2s_8s_9_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module train_step_mac_muladd_3s_2s_8s_9_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_mac_muladd_8s_2s_10s_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_mac_muladd_8s_2s_10s_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module train_step_mac_muladd_8s_2s_10s_10_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_mul_8s_2s_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_mul_8s_2s_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_out_pos_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_out_pos_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_train_step_Pipeline_VITIS_LOOP_118_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_train_step_Pipeline_VITIS_LOOP_118_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_train_step_Pipeline_VITIS_LOOP_28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_train_step_Pipeline_VITIS_LOOP_28_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_train_step_Pipeline_VITIS_LOOP_28_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_train_step_Pipeline_VITIS_LOOP_28_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_train_step_Pipeline_VITIS_LOOP_45_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_train_step_Pipeline_VITIS_LOOP_45_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_train_step_Pipeline_VITIS_LOOP_45_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_train_step_Pipeline_VITIS_LOOP_45_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_train_step_Pipeline_VITIS_LOOP_64_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_train_step_Pipeline_VITIS_LOOP_64_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_train_step_Pipeline_VITIS_LOOP_85_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_train_step_Pipeline_VITIS_LOOP_85_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_WEIGHTS_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module train_step_WEIGHTS_m_axi
INFO: [VRFC 10-311] analyzing module train_step_WEIGHTS_m_axi_load
INFO: [VRFC 10-311] analyzing module train_step_WEIGHTS_m_axi_store
INFO: [VRFC 10-311] analyzing module train_step_WEIGHTS_m_axi_read
INFO: [VRFC 10-311] analyzing module train_step_WEIGHTS_m_axi_write
INFO: [VRFC 10-311] analyzing module train_step_WEIGHTS_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module train_step_WEIGHTS_m_axi_throttle
INFO: [VRFC 10-311] analyzing module train_step_WEIGHTS_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module train_step_WEIGHTS_m_axi_fifo
INFO: [VRFC 10-311] analyzing module train_step_WEIGHTS_m_axi_srl
INFO: [VRFC 10-311] analyzing module train_step_WEIGHTS_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.train_step_in_pos_RAM_AUTO_1R1W
Compiling module xil_defaultlib.train_step_hidden_pos_RAM_AUTO_1...
Compiling module xil_defaultlib.train_step_out_pos_RAM_AUTO_1R1W
Compiling module xil_defaultlib.train_step_flow_control_loop_pip...
Compiling module xil_defaultlib.train_step_train_step_Pipeline_V...
Compiling module xil_defaultlib.train_step_mul_8s_2s_10_1_1(NUM_...
Compiling module xil_defaultlib.train_step_mac_muladd_8s_2s_10s_...
Compiling module xil_defaultlib.train_step_mac_muladd_8s_2s_10s_...
Compiling module xil_defaultlib.train_step_train_step_Pipeline_V...
Compiling module xil_defaultlib.train_step_train_step_Pipeline_V...
Compiling module xil_defaultlib.train_step_train_step_Pipeline_V...
Compiling module xil_defaultlib.train_step_train_step_Pipeline_V...
Compiling module xil_defaultlib.train_step_mac_muladd_3s_2s_8s_9...
Compiling module xil_defaultlib.train_step_mac_muladd_3s_2s_8s_9...
Compiling module xil_defaultlib.train_step_train_step_Pipeline_V...
Compiling module xil_defaultlib.train_step_train_step_Pipeline_V...
Compiling module xil_defaultlib.train_step_CTRL_s_axi
Compiling module xil_defaultlib.train_step_control_s_axi
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_srl(DAT...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_fifo(DA...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_mem(MEM...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_fifo(ME...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_srl(DAT...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_fifo(DA...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_srl(DAT...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_fifo(DA...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_srl(DAT...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_fifo(DA...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_store(N...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_mem(MEM...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_fifo(ME...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_srl(DAT...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_fifo(DA...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_reg_sli...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_load(NU...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_reg_sli...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_burst_c...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_srl(DAT...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_fifo(DA...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_reg_sli...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_srl(DAT...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_fifo(DA...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_srl(DAT...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_fifo(DA...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_throttl...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_reg_sli...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_write(C...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi_read(C_...
Compiling module xil_defaultlib.train_step_WEIGHTS_m_axi(CONSERV...
Compiling module xil_defaultlib.train_step
Compiling module xil_defaultlib.AESL_automem_img_pos
Compiling module xil_defaultlib.AESL_automem_img_neg
Compiling module xil_defaultlib.AESL_axi_master_WEIGHTS
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_axi_slave_CTRL
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=64)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=32)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_train_step_top
Compiling module work.glbl
Built simulation snapshot train_step

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue May 20 21:02:03 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/train_step/xsim_script.tcl
# xsim {train_step} -autoloadwcfg -tclbatch {train_step.tcl}
Time resolution is 1 ps
source train_step.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 50 [0.00%] @ "125000"
// RTL Simulation : 1 / 50 [0.00%] @ "143105000"
// RTL Simulation : 2 / 50 [0.00%] @ "285895000"
// RTL Simulation : 3 / 50 [0.00%] @ "428685000"
// RTL Simulation : 4 / 50 [0.00%] @ "571475000"
// RTL Simulation : 5 / 50 [0.00%] @ "714265000"
// RTL Simulation : 6 / 50 [0.00%] @ "857055000"
// RTL Simulation : 7 / 50 [0.00%] @ "999845000"
// RTL Simulation : 8 / 50 [0.00%] @ "1142635000"
// RTL Simulation : 9 / 50 [0.00%] @ "1285425000"
// RTL Simulation : 10 / 50 [0.00%] @ "1428215000"
// RTL Simulation : 11 / 50 [0.00%] @ "1571005000"
// RTL Simulation : 12 / 50 [0.00%] @ "1713795000"
// RTL Simulation : 13 / 50 [0.00%] @ "1856585000"
// RTL Simulation : 14 / 50 [0.00%] @ "1999375000"
// RTL Simulation : 15 / 50 [0.00%] @ "2142165000"
// RTL Simulation : 16 / 50 [0.00%] @ "2284955000"
// RTL Simulation : 17 / 50 [0.00%] @ "2427745000"
// RTL Simulation : 18 / 50 [0.00%] @ "2570535000"
// RTL Simulation : 19 / 50 [0.00%] @ "2713325000"
// RTL Simulation : 20 / 50 [0.00%] @ "2856115000"
// RTL Simulation : 21 / 50 [0.00%] @ "2998905000"
// RTL Simulation : 22 / 50 [0.00%] @ "3141695000"
// RTL Simulation : 23 / 50 [0.00%] @ "3284485000"
// RTL Simulation : 24 / 50 [0.00%] @ "3427275000"
// RTL Simulation : 25 / 50 [0.00%] @ "3570065000"
// RTL Simulation : 26 / 50 [0.00%] @ "3712855000"
// RTL Simulation : 27 / 50 [0.00%] @ "3855645000"
// RTL Simulation : 28 / 50 [0.00%] @ "3998435000"
// RTL Simulation : 29 / 50 [0.00%] @ "4141225000"
// RTL Simulation : 30 / 50 [0.00%] @ "4284015000"
// RTL Simulation : 31 / 50 [0.00%] @ "4426805000"
// RTL Simulation : 32 / 50 [0.00%] @ "4569595000"
// RTL Simulation : 33 / 50 [0.00%] @ "4712385000"
// RTL Simulation : 34 / 50 [0.00%] @ "4855175000"
// RTL Simulation : 35 / 50 [0.00%] @ "4997965000"
// RTL Simulation : 36 / 50 [0.00%] @ "5140755000"
// RTL Simulation : 37 / 50 [0.00%] @ "5283545000"
// RTL Simulation : 38 / 50 [0.00%] @ "5426335000"
// RTL Simulation : 39 / 50 [0.00%] @ "5569125000"
// RTL Simulation : 40 / 50 [0.00%] @ "5711915000"
// RTL Simulation : 41 / 50 [0.00%] @ "5854705000"
// RTL Simulation : 42 / 50 [0.00%] @ "5997495000"
// RTL Simulation : 43 / 50 [0.00%] @ "6140285000"
// RTL Simulation : 44 / 50 [0.00%] @ "6283075000"
// RTL Simulation : 45 / 50 [0.00%] @ "6425865000"
// RTL Simulation : 46 / 50 [0.00%] @ "6568655000"
// RTL Simulation : 47 / 50 [0.00%] @ "6711445000"
// RTL Simulation : 48 / 50 [0.00%] @ "6854235000"
// RTL Simulation : 49 / 50 [0.00%] @ "6997025000"
// RTL Simulation : 50 / 50 [100.00%] @ "7139815000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 7139875 ns : File "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step.autotb.v" Line 595
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:56 . Memory (MB): peak = 204.316 ; gain = 0.000
## quit
INFO: xsimkernel Simulation Memory Usage: 37864 KB (Peak: 37864 KB), Simulation CPU Usage: 56342 ms
INFO: [Common 17-206] Exiting xsim at Tue May 20 21:03:04 2025...
== Epoca 1 ==

Pesos finales tras la epoca:
 W1[0]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 -1 1 1 1 1 1 -1 -1 -1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[1]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 -1 1 1 1 1 1 -1 -1 -1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[2]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 -1 1 1 1 1 1 -1 -1 -1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[3]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 -1 1 1 1 1 1 -1 -1 -1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[4]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 -1 1 1 1 1 1 -1 -1 -1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[5]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 -1 1 1 1 1 1 -1 -1 -1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[6]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 -1 1 1 1 1 1 -1 -1 -1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[7]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 -1 1 1 1 1 1 -1 -1 -1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[8]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 -1 1 1 1 1 1 -1 -1 -1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[9]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 -1 -1 1 1 1 1 1 -1 -1 -1 1 1 1 1 1 1 -1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[10]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[11]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[12]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[13]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[14]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[15]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[16]: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 -1 -1 -1 -1 -1 1 1 1 -1 -1 -1 -1 -1 -1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
 W1[17]: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 -1 -1 -1 -1 -1 1 1 1 -1 -1 -1 -1 -1 -1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
 W1[18]: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 -1 -1 -1 -1 -1 1 1 1 -1 -1 -1 -1 -1 -1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
 W1[19]: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 -1 -1 -1 -1 -1 1 1 1 -1 -1 -1 -1 -1 -1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
 W1[20]: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 -1 -1 -1 -1 -1 1 1 1 -1 -1 -1 -1 -1 -1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
 W1[21]: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 -1 -1 -1 -1 -1 1 1 1 -1 -1 -1 -1 -1 -1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
 W1[22]: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 -1 -1 -1 -1 -1 1 1 1 -1 -1 -1 -1 -1 -1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
 W1[23]: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 -1 -1 -1 -1 -1 1 1 1 -1 -1 -1 -1 -1 -1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
 W1[24]: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 -1 -1 -1 -1 -1 1 1 1 -1 -1 -1 -1 -1 -1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
 W1[25]: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 -1 -1 -1 -1 -1 1 1 1 -1 -1 -1 -1 -1 -1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
 W1[26]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[27]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[28]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[29]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[30]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W1[31]: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 W2[0]: 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 1 1 1 1
 W2[1]: 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 1 1 1 1
 W2[2]: 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 1 1 1 1
 W2[3]: 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 1 1 1 1
 W2[4]: 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 1 1 1 1
 W2[5]: 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 1 1 1 1
 W2[6]: 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 1 1 1 1
 W2[7]: 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 1 1 1 1
 W2[8]: 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 1 1 1 1
 W2[9]: 1 1 1 1 1 1 1 1 1 1 1 -1 1 1 1 1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 1 1 1 1
Simulacion finalizada OK. Pesos actualizados correctamente.
