   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"main.c"
  23              	.Ltext0:
  24              		.file 1 "../main.c"
 24733              		.align	2
 24734              		.thumb
 24735              		.thumb_func
 24737              	NVIC_SetPriority:
 24738              	.LFB20:
   1:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**************************************************************************//**
   2:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @file     core_cm3.h
   3:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @version  V1.30
   5:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @date     30. October 2009
   6:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
   7:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @note
   8:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
  10:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @par
  11:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
  15:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @par
  16:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
  22:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  ******************************************************************************/
  23:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
  24:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #ifndef __CM3_CORE_H__
  25:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __CM3_CORE_H__
  26:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
  27:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
  29:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *   - Error 10: \n
  31:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *     Error 10: Expecting ';'
  33:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * .
  34:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *   - Error 530: \n
  35:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *     return(__regBasePri); \n
  36:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * . 
  38:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *   - Error 550: \n
  39:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * .
  42:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *   - Error 754: \n
  43:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * .
  46:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *   - Error 750: \n
  47:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * .
  50:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *   - Error 528: \n
  51:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * .
  54:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *   - Error 751: \n
  55:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *     } InterruptType_Type; \n
  56:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * .
  58:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
  60:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
  61:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
  62:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /*lint -save */
  63:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /*lint -e10  */
  64:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /*lint -e530 */
  65:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /*lint -e550 */
  66:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /*lint -e754 */
  67:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /*lint -e750 */
  68:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /*lint -e528 */
  69:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /*lint -e751 */
  70:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
  71:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
  72:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****     - CMSIS version number
  75:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****     - Cortex-M core registers and bitfields
  76:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****     - Cortex-M core peripheral base address
  77:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   @{
  78:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
  79:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
  80:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #ifdef __cplusplus
  81:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  extern "C" {
  82:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #endif 
  83:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
  84:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
  88:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
  90:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
  92:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #if defined (__ICCARM__)
  93:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #endif
  95:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
  96:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
  97:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #endif
 100:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 101:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 102:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 103:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 104:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
 105:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * IO definitions
 106:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 107:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * define access restrictions to peripheral registers
 108:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 109:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 110:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #ifdef __cplusplus
 111:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #else
 113:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #endif
 115:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 118:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 119:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 120:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /*******************************************************************************
 121:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *                 Register Abstraction
 122:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  ******************************************************************************/
 123:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  @{
 125:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** */
 126:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 127:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 128:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   @{
 131:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 132:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** typedef struct
 133:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
 134:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** }  NVIC_Type;                                               
 148:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 150:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 151:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   @{
 154:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 155:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** typedef struct
 156:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
 157:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** } SCB_Type;                                                
 177:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 178:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* SCB CPUID Register Definitions */
 179:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 182:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 185:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 188:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 191:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 195:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 198:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 201:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 204:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 207:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 210:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 213:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 216:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 219:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 222:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 226:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 229:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 233:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 236:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 239:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 242:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 245:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 248:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 251:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* SCB System Control Register Definitions */
 252:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 255:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 258:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 261:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 265:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 268:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 271:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 274:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 277:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 280:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 284:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 287:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 290:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 293:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 296:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 299:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 302:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 305:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 308:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 311:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****                                      
 314:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 317:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 320:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 323:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 327:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 330:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 333:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 337:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 340:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 343:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 347:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 350:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 353:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 356:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 360:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 361:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   memory mapped structure for SysTick
 363:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   @{
 364:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 365:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** typedef struct
 366:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
 367:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** } SysTick_Type;
 372:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 373:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 377:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 380:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 383:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 386:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* SysTick Reload Register Definitions */
 387:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 390:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* SysTick Current Register Definitions */
 391:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 394:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 398:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 401:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 405:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 406:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   @{
 409:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 410:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** typedef struct
 411:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
 412:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __O  union  
 413:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   {
 414:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** } ITM_Type;                                                
 445:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 446:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 450:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 454:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 457:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 460:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 463:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 466:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 469:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 472:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 475:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 479:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 483:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 487:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 491:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 494:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 498:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 499:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   memory mapped structure for Interrupt Type
 501:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   @{
 502:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 503:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** typedef struct
 504:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
 505:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****        uint32_t RESERVED0;
 506:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #else
 510:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****        uint32_t RESERVED1;
 511:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #endif
 512:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** } InterruptType_Type;
 513:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 514:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 518:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 522:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 525:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 529:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 530:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   @{
 534:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 535:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** typedef struct
 536:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
 537:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** } MPU_Type;                                                
 549:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 550:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* MPU Type Register */
 551:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 554:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 557:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 560:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* MPU Control Register */
 561:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 564:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 567:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 570:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* MPU Region Number Register */
 571:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 574:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* MPU Region Base Address Register */
 575:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 578:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 581:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 584:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 588:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 591:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 594:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 597:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 600:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 603:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 606:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 609:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 612:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #endif
 614:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 615:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 616:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   memory mapped structure for Core Debug Register
 618:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   @{
 619:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 620:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** typedef struct
 621:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
 622:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** } CoreDebug_Type;
 627:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 628:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* Debug Halting Control and Status Register */
 629:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 632:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 635:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 638:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 641:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 644:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 647:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 650:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 653:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 656:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 659:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 662:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 665:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* Debug Core Register Selector Register */
 666:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 669:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 672:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 676:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 679:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 682:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 685:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 688:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 691:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 694:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 697:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 700:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 703:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 706:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 709:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 713:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 714:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 722:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 729:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #endif
 733:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 734:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 736:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 737:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /*******************************************************************************
 738:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *                Hardware Abstraction Layer
 739:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  ******************************************************************************/
 740:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 741:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #if defined ( __CC_ARM   )
 742:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 745:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #elif defined ( __ICCARM__ )
 746:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 749:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #elif defined   (  __GNUC__  )
 750:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 753:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #elif defined   (  __TASKING__  )
 754:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 757:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #endif
 758:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 759:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 760:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 762:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* ARM armcc specific functions */
 764:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 765:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 768:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __NOP                             __nop
 769:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __WFI                             __wfi
 770:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __WFE                             __wfe
 771:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __SEV                             __sev
 772:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __ISB()                           __isb(0)
 773:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __DSB()                           __dsb(0)
 774:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __DMB()                           __dmb(0)
 775:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __REV                             __rev
 776:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __RBIT                            __rbit
 777:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 784:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 785:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 790:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 791:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
 792:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 794:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return ProcessStackPointer
 795:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 796:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Return the actual process stack pointer
 797:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 798:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __get_PSP(void);
 799:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 800:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
 801:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 803:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 805:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 808:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 810:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
 811:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 813:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return Main Stack Pointer
 814:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 815:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Cortex processor register
 817:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 818:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __get_MSP(void);
 819:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 820:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
 821:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 823:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 825:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 828:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 830:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
 831:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 833:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param   value  value to reverse
 834:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return         reversed value
 835:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 836:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Reverse byte order in unsigned short value
 837:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 838:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 840:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
 841:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 843:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param   value  value to reverse
 844:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return         reversed value
 845:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 846:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 848:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 850:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 851:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 853:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
 854:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 856:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 858:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern void __CLREX(void);
 859:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 860:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
 861:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Return the Base Priority value
 862:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 863:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return BasePriority
 864:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 865:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Return the content of the base priority register
 866:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 867:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 869:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
 870:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Set the Base Priority value
 871:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 872:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  basePri  BasePriority
 873:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 874:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Set the base priority register
 875:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 876:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 878:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
 879:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Return the Priority Mask value
 880:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 881:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return PriMask
 882:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 883:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 885:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 887:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
 888:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Set the Priority Mask value
 889:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 890:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param   priMask  PriMask
 891:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 892:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 894:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 896:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
 897:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Return the Fault Mask value
 898:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 899:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return FaultMask
 900:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 901:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Return the content of the fault mask register
 902:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 903:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 905:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
 906:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Set the Fault Mask value
 907:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 908:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  faultMask faultMask value
 909:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 910:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Set the fault mask register
 911:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 912:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 914:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
 915:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Return the Control Register value
 916:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * 
 917:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return Control value
 918:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 919:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Return the content of the control register
 920:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 921:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 923:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
 924:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Set the Control Register value
 925:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 926:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  control  Control value
 927:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 928:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Set the control register
 929:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 930:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 932:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 934:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
 935:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 937:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 939:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __CLREX                           __clrex
 940:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 941:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
 942:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Return the Base Priority value
 943:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 944:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return BasePriority
 945:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 946:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Return the content of the base priority register
 947:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 948:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
 950:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   return(__regBasePri);
 952:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** }
 953:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 954:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
 955:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Set the Base Priority value
 956:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 957:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  basePri  BasePriority
 958:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 959:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Set the base priority register
 960:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 961:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
 963:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** }
 966:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 967:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
 968:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Return the Priority Mask value
 969:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 970:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return PriMask
 971:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 972:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 974:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
 976:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   return(__regPriMask);
 978:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** }
 979:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 980:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
 981:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Set the Priority Mask value
 982:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 983:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  priMask  PriMask
 984:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 985:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
 987:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
 989:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __regPriMask = (priMask);
 991:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** }
 992:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
 993:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
 994:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Return the Fault Mask value
 995:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 996:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return FaultMask
 997:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
 998:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Return the content of the fault mask register
 999:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1000:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
1002:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   return(__regFaultMask);
1004:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** }
1005:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1006:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1007:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Set the Fault Mask value
1008:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1009:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  faultMask  faultMask value
1010:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1011:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Set the fault mask register
1012:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1013:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
1015:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** }
1018:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1019:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1020:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Return the Control Register value
1021:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * 
1022:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return Control value
1023:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1024:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Return the content of the control register
1025:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1026:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
1028:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   return(__regControl);
1030:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** }
1031:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1032:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1033:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Set the Control Register value
1034:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1035:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  control  Control value
1036:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1037:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Set the control register
1038:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1039:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
1041:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   __regControl = control;
1043:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** }
1044:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1045:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1047:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1048:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1049:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* IAR iccarm specific functions */
1051:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1052:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1055:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1058:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1064:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1076:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1077:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1078:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1080:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return ProcessStackPointer
1081:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1082:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Return the actual process stack pointer
1083:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1084:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __get_PSP(void);
1085:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1086:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1087:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1089:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1091:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1094:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1096:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1097:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1099:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return Main Stack Pointer
1100:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1101:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Cortex processor register
1103:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1104:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __get_MSP(void);
1105:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1106:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1107:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1109:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1111:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1114:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1116:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1117:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1119:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  value  value to reverse
1120:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return        reversed value
1121:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1122:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Reverse byte order in unsigned short value
1123:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1124:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1126:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1127:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Reverse bit order of value
1128:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1129:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  value  value to reverse
1130:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return        reversed value
1131:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1132:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Reverse bit order of value
1133:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1134:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1136:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1137:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1139:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  *addr  address pointer
1140:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return        value of (*address)
1141:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1142:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1144:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1146:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1147:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1149:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  *addr  address pointer
1150:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return        value of (*address)
1151:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1152:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1154:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1156:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1157:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1159:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  *addr  address pointer
1160:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return        value of (*address)
1161:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1162:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1164:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1166:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1167:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1169:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  value  value to store
1170:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  *addr  address pointer
1171:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return        successful / failed
1172:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1173:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1175:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1177:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1178:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1180:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  value  value to store
1181:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  *addr  address pointer
1182:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return        successful / failed
1183:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1184:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1186:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1188:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1189:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1191:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  value  value to store
1192:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  *addr  address pointer
1193:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return        successful / failed
1194:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1195:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1197:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1199:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1200:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1201:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* GNU gcc specific functions */
1203:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1204:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1207:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1210:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
1211:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
1212:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
1213:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void __SEV()                      { __ASM volatile ("sev"); }
1214:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void __ISB()                      { __ASM volatile ("isb"); }
1215:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void __DSB()                      { __ASM volatile ("dsb"); }
1216:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }
1217:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void __CLREX()                    { __ASM volatile ("clrex"); }
1218:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1219:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1220:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1221:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Return the Process Stack Pointer
1222:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1223:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return ProcessStackPointer
1224:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1225:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Return the actual process stack pointer
1226:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1227:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __get_PSP(void);
1228:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1229:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1230:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Set the Process Stack Pointer
1231:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1232:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1233:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1234:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1235:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * (process stack pointer) Cortex processor register
1236:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1237:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1238:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1239:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1240:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Return the Main Stack Pointer
1241:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1242:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return Main Stack Pointer
1243:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1244:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1245:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Cortex processor register
1246:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1247:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __get_MSP(void);
1248:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1249:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1250:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Set the Main Stack Pointer
1251:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1252:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1253:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1254:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1255:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * (main stack pointer) Cortex processor register
1256:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1257:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1258:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1259:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1260:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Return the Base Priority value
1261:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1262:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return BasePriority
1263:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1264:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Return the content of the base priority register
1265:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1266:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __get_BASEPRI(void);
1267:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1268:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1269:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Set the Base Priority value
1270:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1271:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  basePri  BasePriority
1272:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1273:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Set the base priority register
1274:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1275:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
1276:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1277:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1278:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Return the Priority Mask value
1279:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1280:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return PriMask
1281:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1282:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
1283:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1284:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t  __get_PRIMASK(void);
1285:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1286:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1287:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Set the Priority Mask value
1288:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1289:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  priMask  PriMask
1290:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1291:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Set the priority mask bit in the priority mask register
1292:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1293:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
1294:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1295:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1296:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Return the Fault Mask value
1297:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1298:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return FaultMask
1299:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1300:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Return the content of the fault mask register
1301:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1302:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
1303:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1304:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1305:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Set the Fault Mask value
1306:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1307:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  faultMask  faultMask value
1308:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1309:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Set the fault mask register
1310:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1311:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
1312:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1313:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1314:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Return the Control Register value
1315:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** * 
1316:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** *  @return Control value
1317:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1318:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Return the content of the control register
1319:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1320:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __get_CONTROL(void);
1321:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1322:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1323:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Set the Control Register value
1324:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1325:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  control  Control value
1326:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1327:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Set the control register
1328:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1329:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern void __set_CONTROL(uint32_t control);
1330:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1331:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1332:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Reverse byte order in integer value
1333:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1334:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  value  value to reverse
1335:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return        reversed value
1336:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1337:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Reverse byte order in integer value
1338:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1339:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __REV(uint32_t value);
1340:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1341:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1342:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1343:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1344:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  value  value to reverse
1345:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return        reversed value
1346:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1347:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Reverse byte order in unsigned short value
1348:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1349:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1350:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1351:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1352:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
1353:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1354:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  value  value to reverse
1355:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return        reversed value
1356:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1357:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
1358:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1359:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern int32_t __REVSH(int16_t value);
1360:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1361:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1362:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Reverse bit order of value
1363:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1364:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  value  value to reverse
1365:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return        reversed value
1366:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1367:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Reverse bit order of value
1368:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1369:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1370:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1371:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1372:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1373:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1374:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  *addr  address pointer
1375:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return        value of (*address)
1376:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1377:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Exclusive LDR command for 8 bit value
1378:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1379:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1380:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1381:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1382:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1383:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1384:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  *addr  address pointer
1385:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return        value of (*address)
1386:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1387:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Exclusive LDR command for 16 bit values
1388:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1389:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1390:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1391:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1392:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1393:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1394:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  *addr  address pointer
1395:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return        value of (*address)
1396:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1397:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Exclusive LDR command for 32 bit values
1398:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1399:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1400:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1401:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1402:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1403:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1404:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  value  value to store
1405:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  *addr  address pointer
1406:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return        successful / failed
1407:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1408:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Exclusive STR command for 8 bit values
1409:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1410:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1411:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1412:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1413:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1414:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1415:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  value  value to store
1416:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  *addr  address pointer
1417:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return        successful / failed
1418:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1419:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Exclusive STR command for 16 bit values
1420:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1421:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1422:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1423:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1424:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1425:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1426:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  value  value to store
1427:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  *addr  address pointer
1428:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return        successful / failed
1429:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1430:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Exclusive STR command for 32 bit values
1431:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1432:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1433:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1434:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1435:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #elif (defined (__TASKING__)) /*------------------ TASKING Compiler ---------------------*/
1436:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* TASKING carm specific functions */
1437:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1438:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /*
1439:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * The CMSIS functions have been implemented as intrinsics in the compiler.
1440:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Please use "carm -?i" to get an up to date list of all instrinsics,
1441:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Including the CMSIS ones.
1442:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1443:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1444:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #endif
1445:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1446:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1447:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /** @addtogroup CMSIS_CM3_Core_FunctionInterface CMSIS CM3 Core Function Interface
1448:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   Core  Function Interface containing:
1449:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   - Core NVIC Functions
1450:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   - Core SysTick Functions
1451:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   - Core Reset Functions
1452:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** */
1453:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /*@{*/
1454:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1455:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1456:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1457:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1458:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Set the Priority Grouping in NVIC Interrupt Controller
1459:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1460:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  PriorityGroup is priority grouping field
1461:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1462:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Set the priority grouping field using the required unlock sequence.
1463:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * The parameter priority_grouping is assigned to the field 
1464:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * SCB->AIRCR [10:8] PRIGROUP field. Only values from 0..7 are used.
1465:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * In case of a conflict between priority grouping and available
1466:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1467:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1468:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1469:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
1470:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   uint32_t reg_value;
1471:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);                         /* only values 0..7 a
1472:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   
1473:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1474:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1475:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   reg_value  =  (reg_value                       |
1476:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****                 (0x5FA << SCB_AIRCR_VECTKEY_Pos) | 
1477:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1478:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   SCB->AIRCR =  reg_value;
1479:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** }
1480:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1481:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1482:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Get the Priority Grouping from NVIC Interrupt Controller
1483:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1484:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return priority grouping field 
1485:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1486:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Get the priority grouping from NVIC Interrupt Controller.
1487:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1488:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1489:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1490:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
1491:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1492:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** }
1493:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1494:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1495:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Enable Interrupt in NVIC Interrupt Controller
1496:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1497:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to enable
1498:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1499:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Enable a device specific interupt in the NVIC interrupt controller.
1500:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * The interrupt number cannot be a negative value.
1501:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1502:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1503:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
1504:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
1505:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** }
1506:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1507:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1508:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Disable the interrupt line for external interrupt specified
1509:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * 
1510:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to disable
1511:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * 
1512:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Disable a device specific interupt in the NVIC interrupt controller.
1513:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * The interrupt number cannot be a negative value.
1514:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1515:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1516:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
1517:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1518:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** }
1519:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1520:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1521:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Read the interrupt pending bit for a device specific interrupt source
1522:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * 
1523:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  IRQn    The number of the device specifc interrupt
1524:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return         1 = interrupt pending, 0 = interrupt not pending
1525:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1526:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Read the pending register in NVIC and return 1 if its status is pending, 
1527:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * otherwise it returns 0
1528:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1529:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1530:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
1531:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1532:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** }
1533:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1534:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1535:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Set the pending bit for an external interrupt
1536:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * 
1537:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  IRQn    The number of the interrupt for set pending
1538:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1539:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Set the pending bit for the specified interrupt.
1540:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * The interrupt number cannot be a negative value.
1541:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1542:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1543:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
1544:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1545:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** }
1546:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1547:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1548:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Clear the pending bit for an external interrupt
1549:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1550:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  IRQn    The number of the interrupt for clear pending
1551:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1552:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Clear the pending bit for the specified interrupt. 
1553:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * The interrupt number cannot be a negative value.
1554:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1555:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1556:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
1557:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1558:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** }
1559:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1560:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1561:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Read the active bit for an external interrupt
1562:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1563:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  IRQn    The number of the interrupt for read active bit
1564:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return         1 = interrupt active, 0 = interrupt not active
1565:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1566:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Read the active register in NVIC and returns 1 if its status is active, 
1567:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * otherwise it returns 0.
1568:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1569:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1570:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
1571:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1572:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** }
1573:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1574:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1575:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Set the priority for an interrupt
1576:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1577:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  IRQn      The number of the interrupt for set priority
1578:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  priority  The priority to set
1579:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1580:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Set the priority for the specified interrupt. The interrupt 
1581:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * number can be positive to specify an external (device specific) 
1582:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * interrupt, or negative to specify an internal (core) interrupt.
1583:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1584:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Note: The priority cannot be set for every core interrupt.
1585:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1586:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1587:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
 24739              		.loc 4 1587 0
 24740              		.cfi_startproc
 24741              		@ args = 0, pretend = 0, frame = 8
 24742              		@ frame_needed = 1, uses_anonymous_args = 0
 24743              		@ link register save eliminated.
 24744 0000 80B4     		push	{r7}
 24745              	.LCFI0:
 24746              		.cfi_def_cfa_offset 4
 24747 0002 83B0     		sub	sp, sp, #12
 24748              	.LCFI1:
 24749              		.cfi_def_cfa_offset 16
 24750 0004 00AF     		add	r7, sp, #0
 24751              		.cfi_offset 7, -4
 24752              	.LCFI2:
 24753              		.cfi_def_cfa_register 7
 24754 0006 0346     		mov	r3, r0
 24755 0008 3960     		str	r1, [r7, #0]
 24756 000a FB71     		strb	r3, [r7, #7]
1588:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   if(IRQn < 0) {
 24757              		.loc 4 1588 0
 24758 000c 97F90730 		ldrsb	r3, [r7, #7]
 24759 0010 002B     		cmp	r3, #0
 24760 0012 10DA     		bge	.L2
1589:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 24761              		.loc 4 1589 0
 24762 0014 4FF46D43 		mov	r3, #60672
 24763 0018 CEF20003 		movt	r3, 57344
 24764 001c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 24765 001e 02F00F02 		and	r2, r2, #15
 24766 0022 A2F10401 		sub	r1, r2, #4
 24767 0026 3A68     		ldr	r2, [r7, #0]
 24768 0028 D2B2     		uxtb	r2, r2
 24769 002a 4FEA0212 		lsl	r2, r2, #4
 24770 002e D2B2     		uxtb	r2, r2
 24771 0030 0B44     		add	r3, r3, r1
 24772 0032 1A76     		strb	r2, [r3, #24]
 24773 0034 0DE0     		b	.L1
 24774              	.L2:
1590:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   else {
1591:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
 24775              		.loc 4 1591 0
 24776 0036 4FF46143 		mov	r3, #57600
 24777 003a CEF20003 		movt	r3, 57344
 24778 003e 97F90710 		ldrsb	r1, [r7, #7]
 24779 0042 3A68     		ldr	r2, [r7, #0]
 24780 0044 D2B2     		uxtb	r2, r2
 24781 0046 4FEA0212 		lsl	r2, r2, #4
 24782 004a D2B2     		uxtb	r2, r2
 24783 004c 0B44     		add	r3, r3, r1
 24784 004e 83F80023 		strb	r2, [r3, #768]
 24785              	.L1:
1592:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** }
 24786              		.loc 4 1592 0
 24787 0052 07F10C07 		add	r7, r7, #12
 24788 0056 BD46     		mov	sp, r7
 24789 0058 80BC     		pop	{r7}
 24790 005a 7047     		bx	lr
 24791              		.cfi_endproc
 24792              	.LFE20:
 24794              		.align	2
 24795              		.thumb
 24796              		.thumb_func
 24798              	SysTick_Config:
 24799              	.LFB24:
1593:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1594:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1595:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Read the priority for an interrupt
1596:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1597:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  IRQn      The number of the interrupt for get priority
1598:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return           The priority for the interrupt
1599:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1600:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Read the priority for the specified interrupt. The interrupt 
1601:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * number can be positive to specify an external (device specific) 
1602:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * interrupt, or negative to specify an internal (core) interrupt.
1603:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1604:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * The returned priority value is automatically aligned to the implemented
1605:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * priority bits of the microcontroller.
1606:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1607:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Note: The priority cannot be set for every core interrupt.
1608:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1609:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1610:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
1611:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1612:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   if(IRQn < 0) {
1613:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1614:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   else {
1615:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1616:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** }
1617:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1618:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1619:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1620:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Encode the priority for an interrupt
1621:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1622:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  PriorityGroup    The used priority group
1623:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  PreemptPriority  The preemptive priority value (starting from 0)
1624:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  SubPriority      The sub priority value (starting from 0)
1625:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return                  The encoded priority for the interrupt
1626:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1627:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Encode the priority for an interrupt with the given priority group,
1628:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * preemptive priority value and sub priority value.
1629:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * In case of a conflict between priority grouping and available
1630:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1631:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1632:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * The returned priority value can be used for NVIC_SetPriority(...) function
1633:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1634:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1635:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
1636:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1637:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   uint32_t PreemptPriorityBits;
1638:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   uint32_t SubPriorityBits;
1639:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1640:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1641:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1642:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  
1643:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   return (
1644:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
1645:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
1646:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****          );
1647:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** }
1648:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1649:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1650:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1651:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Decode the priority of an interrupt
1652:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1653:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  Priority           The priority for the interrupt
1654:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  PriorityGroup      The used priority group
1655:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  pPreemptPriority   The preemptive priority value (starting from 0)
1656:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param  pSubPriority       The sub priority value (starting from 0)
1657:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1658:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Decode an interrupt priority value with the given priority group to 
1659:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * preemptive priority value and sub priority value.
1660:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * In case of a conflict between priority grouping and available
1661:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1662:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1663:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * The priority value can be retrieved with NVIC_GetPriority(...) function
1664:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1665:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1666:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** {
1667:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1668:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   uint32_t PreemptPriorityBits;
1669:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   uint32_t SubPriorityBits;
1670:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1671:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1672:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1673:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   
1674:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1675:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1676:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** }
1677:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1678:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1679:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1680:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /* ##################################    SysTick function  ########################################
1681:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1682:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** #if (!defined (__Vendor_SysTickConfig)) || (__Vendor_SysTickConfig == 0)
1683:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** 
1684:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** /**
1685:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @brief  Initialize and start the SysTick counter and its interrupt.
1686:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1687:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @param   ticks   number of ticks between two interrupts
1688:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * @return  1 = failed, 0 = successful
1689:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  *
1690:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * Initialise the system tick timer and its interrupt and start the
1691:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * system tick timer / counter in free running mode to generate 
1692:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  * periodical interrupts.
1693:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****  */
1694:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** static __INLINE uint32_t SysTick_Config(uint32_t ticks)
1695:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** { 
 24800              		.loc 4 1695 0
 24801              		.cfi_startproc
 24802              		@ args = 0, pretend = 0, frame = 8
 24803              		@ frame_needed = 1, uses_anonymous_args = 0
 24804 005c 80B5     		push	{r7, lr}
 24805              	.LCFI3:
 24806              		.cfi_def_cfa_offset 8
 24807 005e 82B0     		sub	sp, sp, #8
 24808              	.LCFI4:
 24809              		.cfi_def_cfa_offset 16
 24810 0060 00AF     		add	r7, sp, #0
 24811              		.cfi_offset 14, -4
 24812              		.cfi_offset 7, -8
 24813              	.LCFI5:
 24814              		.cfi_def_cfa_register 7
 24815 0062 7860     		str	r0, [r7, #4]
1696:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 24816              		.loc 4 1696 0
 24817 0064 7A68     		ldr	r2, [r7, #4]
 24818 0066 6FF07F43 		mvn	r3, #-16777216
 24819 006a 9A42     		cmp	r2, r3
 24820 006c 02D9     		bls	.L5
 24821              		.loc 4 1696 0 is_stmt 0 discriminator 1
 24822 006e 4FF00103 		mov	r3, #1
 24823 0072 1FE0     		b	.L6
 24824              	.L5:
1697:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****                                                                
1698:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 24825              		.loc 4 1698 0 is_stmt 1
 24826 0074 4EF21003 		movw	r3, #57360
 24827 0078 CEF20003 		movt	r3, 57344
 24828 007c 7A68     		ldr	r2, [r7, #4]
 24829 007e 22F07F42 		bic	r2, r2, #-16777216
 24830 0082 02F1FF32 		add	r2, r2, #-1
 24831 0086 5A60     		str	r2, [r3, #4]
1699:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System
 24832              		.loc 4 1699 0
 24833 0088 4FF0FF30 		mov	r0, #-1
 24834 008c 4FF00F01 		mov	r1, #15
 24835 0090 FFF7B6FF 		bl	NVIC_SetPriority
1700:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 24836              		.loc 4 1700 0
 24837 0094 4EF21003 		movw	r3, #57360
 24838 0098 CEF20003 		movt	r3, 57344
 24839 009c 4FF00002 		mov	r2, #0
 24840 00a0 9A60     		str	r2, [r3, #8]
1701:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk | 
 24841              		.loc 4 1701 0
 24842 00a2 4EF21003 		movw	r3, #57360
 24843 00a6 CEF20003 		movt	r3, 57344
 24844 00aa 4FF00702 		mov	r2, #7
 24845 00ae 1A60     		str	r2, [r3, #0]
1702:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****                    SysTick_CTRL_TICKINT_Msk   | 
1703:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****                    SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Ti
1704:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h ****   return (0);                                                  /* Function successful */
 24846              		.loc 4 1704 0
 24847 00b0 4FF00003 		mov	r3, #0
 24848              	.L6:
1705:C:\workspace_gcc\te_stm32f207_dataflash\system\core_cm3.h **** }
 24849              		.loc 4 1705 0
 24850 00b4 1846     		mov	r0, r3
 24851 00b6 07F10807 		add	r7, r7, #8
 24852 00ba BD46     		mov	sp, r7
 24853 00bc 80BD     		pop	{r7, pc}
 24854              		.cfi_endproc
 24855              	.LFE24:
 24857              		.comm	ADCConvertedValue,4,4
 24858              		.bss
 24859              		.align	2
 24860              	TimingDelay:
 24861 0000 00000000 		.space	4
 24862              		.comm	test_page,66,4
 24863              		.comm	read_page,66,4
 24864              		.comm	pDf,36,4
 24865              		.text
 24866 00be 00BF     		.align	2
 24867              		.global	main
 24868              		.thumb
 24869              		.thumb_func
 24871              	main:
 24872              	.LFB29:
   1:../main.c     **** #include "main.h"
   2:../main.c     **** 
   3:../main.c     **** /*  ,     */
   4:../main.c     **** #define PAGE_ADRESS 100
   5:../main.c     **** /*      dataflash   TE-STM32F207*/
   6:../main.c     **** #define PAGE_SIZE	528/8
   7:../main.c     **** 
   8:../main.c     **** /*       */
   9:../main.c     **** static __IO uint32_t TimingDelay;
  10:../main.c     **** 
  11:../main.c     **** /* test_page -        */
  12:../main.c     **** char test_page[PAGE_SIZE],read_page[PAGE_SIZE];
  13:../main.c     **** 
  14:../main.c     **** /* ,   dataflash.h   dataflash */
  15:../main.c     **** AT91S_DF pDf;
  16:../main.c     **** 
  17:../main.c     **** /**
  18:../main.c     ****   * @brief   Main program
  19:../main.c     ****   *
  20:../main.c     ****   *  .    dataflash.
  21:../main.c     ****   *  :    PAGE_ADRESS,    
  22:../main.c     ****   * PAGE_ADRESS    test_page,    
  23:../main.c     ****   * PAGE_ADRESS     read_page    
  24:../main.c     ****   * .         
  25:../main.c     ****   *  D4.   ,    .
  26:../main.c     ****   */
  27:../main.c     **** int main(void)
  28:../main.c     **** {
 24873              		.loc 1 28 0
 24874              		.cfi_startproc
 24875              		@ args = 0, pretend = 0, frame = 24
 24876              		@ frame_needed = 1, uses_anonymous_args = 0
 24877 00c0 80B5     		push	{r7, lr}
 24878              	.LCFI6:
 24879              		.cfi_def_cfa_offset 8
 24880 00c2 88B0     		sub	sp, sp, #32
 24881              	.LCFI7:
 24882              		.cfi_def_cfa_offset 40
 24883 00c4 02AF     		add	r7, sp, #8
 24884              		.cfi_offset 14, -4
 24885              		.cfi_offset 7, -8
 24886              	.LCFI8:
 24887              		.cfi_def_cfa 7, 32
  29:../main.c     **** 
  30:../main.c     ****   RCC_ClocksTypeDef RCC_Clocks;
  31:../main.c     ****   int count;
  32:../main.c     **** 
  33:../main.c     ****   /*    */
  34:../main.c     ****   RCC_GetClocksFreq(&RCC_Clocks);
 24888              		.loc 1 34 0
 24889 00c6 07F10403 		add	r3, r7, #4
 24890 00ca 1846     		mov	r0, r3
 24891 00cc FFF7FEFF 		bl	RCC_GetClocksFreq
  35:../main.c     ****   SysTick_Config(RCC_Clocks.HCLK_Frequency / 1000);
 24892              		.loc 1 35 0
 24893 00d0 BA68     		ldr	r2, [r7, #8]
 24894 00d2 44F6D353 		movw	r3, #19923
 24895 00d6 C1F26203 		movt	r3, 4194
 24896 00da A3FB0213 		umull	r1, r3, r3, r2
 24897 00de 4FEA9313 		lsr	r3, r3, #6
 24898 00e2 1846     		mov	r0, r3
 24899 00e4 FFF7BAFF 		bl	SysTick_Config
  36:../main.c     **** 
  37:../main.c     ****   /*  test_page  */
  38:../main.c     ****   for (count=0;count<PAGE_SIZE;count++) test_page[count]=(char )count;
 24900              		.loc 1 38 0
 24901 00e8 4FF00003 		mov	r3, #0
 24902 00ec 7B61     		str	r3, [r7, #20]
 24903 00ee 0CE0     		b	.L8
 24904              	.L9:
 24905              		.loc 1 38 0 is_stmt 0 discriminator 2
 24906 00f0 7B69     		ldr	r3, [r7, #20]
 24907 00f2 DAB2     		uxtb	r2, r3
 24908 00f4 40F20003 		movw	r3, #:lower16:test_page
 24909 00f8 C0F20003 		movt	r3, #:upper16:test_page
 24910 00fc 7969     		ldr	r1, [r7, #20]
 24911 00fe 0B44     		add	r3, r3, r1
 24912 0100 1A70     		strb	r2, [r3, #0]
 24913 0102 7B69     		ldr	r3, [r7, #20]
 24914 0104 03F10103 		add	r3, r3, #1
 24915 0108 7B61     		str	r3, [r7, #20]
 24916              	.L8:
 24917              		.loc 1 38 0 discriminator 1
 24918 010a 7B69     		ldr	r3, [r7, #20]
 24919 010c 412B     		cmp	r3, #65
 24920 010e EFDD     		ble	.L9
  39:../main.c     **** 
  40:../main.c     ****   /*    D4 */
  41:../main.c     ****   STM_EVAL_LEDInit(LED1);
 24921              		.loc 1 41 0 is_stmt 1
 24922 0110 4FF00000 		mov	r0, #0
 24923 0114 FFF7FEFF 		bl	STM_EVAL_LEDInit
  42:../main.c     **** 
  43:../main.c     ****   /*   SPI3*/
  44:../main.c     ****   sFLASH_Init();
 24924              		.loc 1 44 0
 24925 0118 FFF7FEFF 		bl	sFLASH_Init
  45:../main.c     ****   /*      dataflash */
  46:../main.c     ****   if (df_init(&pDf)) {
 24926              		.loc 1 46 0
 24927 011c 40F20000 		movw	r0, #:lower16:pDf
 24928 0120 C0F20000 		movt	r0, #:upper16:pDf
 24929 0124 FFF7FEFF 		bl	df_init
 24930 0128 0346     		mov	r3, r0
 24931 012a 002B     		cmp	r3, #0
 24932 012c 00F08B80 		beq	.L10
  47:../main.c     **** 	  Delay(1000);
 24933              		.loc 1 47 0
 24934 0130 4FF47A70 		mov	r0, #1000
 24935 0134 FFF7FEFF 		bl	Delay
  48:../main.c     **** 	  STM_EVAL_LEDToggle(LED1);
 24936              		.loc 1 48 0
 24937 0138 4FF00000 		mov	r0, #0
 24938 013c FFF7FEFF 		bl	STM_EVAL_LEDToggle
  49:../main.c     **** 	  Delay(1000);
 24939              		.loc 1 49 0
 24940 0140 4FF47A70 		mov	r0, #1000
 24941 0144 FFF7FEFF 		bl	Delay
  50:../main.c     **** 	  STM_EVAL_LEDToggle(LED1);
 24942              		.loc 1 50 0
 24943 0148 4FF00000 		mov	r0, #0
 24944 014c FFF7FEFF 		bl	STM_EVAL_LEDToggle
  51:../main.c     **** 	  Delay(500);
 24945              		.loc 1 51 0
 24946 0150 4FF4FA70 		mov	r0, #500
 24947 0154 FFF7FEFF 		bl	Delay
  52:../main.c     **** 	  /*    PAGE_ADRESS */
  53:../main.c     **** 	  df_page_erase(&pDf,PAGE_ADRESS);
 24948              		.loc 1 53 0
 24949 0158 4FF00003 		mov	r3, #0
 24950 015c 0093     		str	r3, [sp, #0]
 24951 015e 4FF06403 		mov	r3, #100
 24952 0162 0193     		str	r3, [sp, #4]
 24953 0164 40F20000 		movw	r0, #:lower16:pDf
 24954 0168 C0F20000 		movt	r0, #:upper16:pDf
 24955 016c 4FF08101 		mov	r1, #129
 24956 0170 4FF00402 		mov	r2, #4
 24957 0174 4FF00003 		mov	r3, #0
 24958 0178 FFF7FEFF 		bl	df_send_command
  54:../main.c     **** 	  Delay(500);
 24959              		.loc 1 54 0
 24960 017c 4FF4FA70 		mov	r0, #500
 24961 0180 FFF7FEFF 		bl	Delay
  55:../main.c     **** 	  /*    dataflash  */
  56:../main.c     **** 	  df_page_write(&pDf, &test_page[0], PAGE_SIZE, PAGE_ADRESS);
 24962              		.loc 1 56 0
 24963 0184 4FF04203 		mov	r3, #66
 24964 0188 0093     		str	r3, [sp, #0]
 24965 018a 4FF06403 		mov	r3, #100
 24966 018e 0193     		str	r3, [sp, #4]
 24967 0190 40F20000 		movw	r0, #:lower16:pDf
 24968 0194 C0F20000 		movt	r0, #:upper16:pDf
 24969 0198 4FF08201 		mov	r1, #130
 24970 019c 4FF00402 		mov	r2, #4
 24971 01a0 40F20003 		movw	r3, #:lower16:test_page
 24972 01a4 C0F20003 		movt	r3, #:upper16:test_page
 24973 01a8 FFF7FEFF 		bl	df_send_command
  57:../main.c     **** 	  Delay(500);
 24974              		.loc 1 57 0
 24975 01ac 4FF4FA70 		mov	r0, #500
 24976 01b0 FFF7FEFF 		bl	Delay
  58:../main.c     **** 	  /*    dataflash  */
  59:../main.c     **** 	  df_page_read(&pDf, &read_page[0], PAGE_SIZE, PAGE_ADRESS);
 24977              		.loc 1 59 0
 24978 01b4 4FF04203 		mov	r3, #66
 24979 01b8 0093     		str	r3, [sp, #0]
 24980 01ba 4FF06403 		mov	r3, #100
 24981 01be 0193     		str	r3, [sp, #4]
 24982 01c0 40F20000 		movw	r0, #:lower16:pDf
 24983 01c4 C0F20000 		movt	r0, #:upper16:pDf
 24984 01c8 4FF0D201 		mov	r1, #210
 24985 01cc 4FF00802 		mov	r2, #8
 24986 01d0 40F20003 		movw	r3, #:lower16:read_page
 24987 01d4 C0F20003 		movt	r3, #:upper16:read_page
 24988 01d8 FFF7FEFF 		bl	df_send_command
  60:../main.c     **** 	  Delay(500);
 24989              		.loc 1 60 0
 24990 01dc 4FF4FA70 		mov	r0, #500
 24991 01e0 FFF7FEFF 		bl	Delay
  61:../main.c     **** 
  62:../main.c     **** 	  for (count=0;count<PAGE_SIZE;count++) test_page[count]=(char )count;
 24992              		.loc 1 62 0
 24993 01e4 4FF00003 		mov	r3, #0
 24994 01e8 7B61     		str	r3, [r7, #20]
 24995 01ea 0CE0     		b	.L11
 24996              	.L12:
 24997              		.loc 1 62 0 is_stmt 0 discriminator 2
 24998 01ec 7B69     		ldr	r3, [r7, #20]
 24999 01ee DAB2     		uxtb	r2, r3
 25000 01f0 40F20003 		movw	r3, #:lower16:test_page
 25001 01f4 C0F20003 		movt	r3, #:upper16:test_page
 25002 01f8 7969     		ldr	r1, [r7, #20]
 25003 01fa 0B44     		add	r3, r3, r1
 25004 01fc 1A70     		strb	r2, [r3, #0]
 25005 01fe 7B69     		ldr	r3, [r7, #20]
 25006 0200 03F10103 		add	r3, r3, #1
 25007 0204 7B61     		str	r3, [r7, #20]
 25008              	.L11:
 25009              		.loc 1 62 0 discriminator 1
 25010 0206 7B69     		ldr	r3, [r7, #20]
 25011 0208 412B     		cmp	r3, #65
 25012 020a EFDD     		ble	.L12
  63:../main.c     **** 
  64:../main.c     **** 	  /*        */
  65:../main.c     **** 	  for (count=0;count<PAGE_SIZE;count++) if (test_page[count]!=
 25013              		.loc 1 65 0 is_stmt 1
 25014 020c 4FF00003 		mov	r3, #0
 25015 0210 7B61     		str	r3, [r7, #20]
 25016 0212 14E0     		b	.L13
 25017              	.L16:
 25018              		.loc 1 65 0 is_stmt 0 discriminator 2
 25019 0214 40F20003 		movw	r3, #:lower16:test_page
 25020 0218 C0F20003 		movt	r3, #:upper16:test_page
 25021 021c 7A69     		ldr	r2, [r7, #20]
 25022 021e 1344     		add	r3, r3, r2
 25023 0220 1A78     		ldrb	r2, [r3, #0]	@ zero_extendqisi2
  66:../main.c     **** 			  read_page[count]) for (;;);
 25024              		.loc 1 66 0 is_stmt 1 discriminator 2
 25025 0222 40F20003 		movw	r3, #:lower16:read_page
 25026 0226 C0F20003 		movt	r3, #:upper16:read_page
 25027 022a 7969     		ldr	r1, [r7, #20]
 25028 022c 0B44     		add	r3, r3, r1
 25029 022e 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
  65:../main.c     **** 	  for (count=0;count<PAGE_SIZE;count++) if (test_page[count]!=
 25030              		.loc 1 65 0 discriminator 2
 25031 0230 9A42     		cmp	r2, r3
 25032 0232 00D0     		beq	.L14
 25033              	.L15:
 25034              		.loc 1 66 0 discriminator 1
 25035 0234 FEE7     		b	.L15
 25036              	.L14:
  65:../main.c     **** 	  for (count=0;count<PAGE_SIZE;count++) if (test_page[count]!=
 25037              		.loc 1 65 0 discriminator 1
 25038 0236 7B69     		ldr	r3, [r7, #20]
 25039 0238 03F10103 		add	r3, r3, #1
 25040 023c 7B61     		str	r3, [r7, #20]
 25041              	.L13:
 25042 023e 7B69     		ldr	r3, [r7, #20]
 25043 0240 412B     		cmp	r3, #65
 25044 0242 E7DD     		ble	.L16
  65:../main.c     **** 	  for (count=0;count<PAGE_SIZE;count++) if (test_page[count]!=
 25045              		.loc 1 65 0 is_stmt 0
 25046 0244 00E0     		b	.L17
 25047              	.L10:
  67:../main.c     **** 
  68:../main.c     ****   } else for(;;);
 25048              		.loc 1 68 0 is_stmt 1 discriminator 1
 25049 0246 FEE7     		b	.L10
 25050              	.L17:
  69:../main.c     **** 
  70:../main.c     **** 
  71:../main.c     ****   while(1) {
  72:../main.c     **** 	  STM_EVAL_LEDToggle(LED1);
 25051              		.loc 1 72 0 discriminator 1
 25052 0248 4FF00000 		mov	r0, #0
 25053 024c FFF7FEFF 		bl	STM_EVAL_LEDToggle
  73:../main.c     **** 	  Delay(1000);
 25054              		.loc 1 73 0 discriminator 1
 25055 0250 4FF47A70 		mov	r0, #1000
 25056 0254 FFF7FEFF 		bl	Delay
  74:../main.c     ****   };
 25057              		.loc 1 74 0 discriminator 1
 25058 0258 F6E7     		b	.L17
 25059              		.cfi_endproc
 25060              	.LFE29:
 25062 025a 00BF     		.align	2
 25063              		.global	Delay
 25064              		.thumb
 25065              		.thumb_func
 25067              	Delay:
 25068              	.LFB30:
  75:../main.c     **** }
  76:../main.c     **** 
  77:../main.c     **** /**
  78:../main.c     ****   * @brief  Inserts a delay time.
  79:../main.c     ****   * @param  nTime: specifies the delay time length, in 10 ms.
  80:../main.c     ****   * @retval None
  81:../main.c     ****   */
  82:../main.c     **** void Delay(__IO uint32_t nTime)
  83:../main.c     **** {
 25069              		.loc 1 83 0
 25070              		.cfi_startproc
 25071              		@ args = 0, pretend = 0, frame = 8
 25072              		@ frame_needed = 1, uses_anonymous_args = 0
 25073              		@ link register save eliminated.
 25074 025c 80B4     		push	{r7}
 25075              	.LCFI9:
 25076              		.cfi_def_cfa_offset 4
 25077 025e 83B0     		sub	sp, sp, #12
 25078              	.LCFI10:
 25079              		.cfi_def_cfa_offset 16
 25080 0260 00AF     		add	r7, sp, #0
 25081              		.cfi_offset 7, -4
 25082              	.LCFI11:
 25083              		.cfi_def_cfa_register 7
 25084 0262 7860     		str	r0, [r7, #4]
  84:../main.c     ****   TimingDelay = nTime;
 25085              		.loc 1 84 0
 25086 0264 7A68     		ldr	r2, [r7, #4]
 25087 0266 40F20003 		movw	r3, #:lower16:TimingDelay
 25088 026a C0F20003 		movt	r3, #:upper16:TimingDelay
 25089 026e 1A60     		str	r2, [r3, #0]
  85:../main.c     **** 
  86:../main.c     ****   while(TimingDelay != 0);
 25090              		.loc 1 86 0
 25091 0270 00BF     		nop
 25092              	.L19:
 25093              		.loc 1 86 0 is_stmt 0 discriminator 1
 25094 0272 40F20003 		movw	r3, #:lower16:TimingDelay
 25095 0276 C0F20003 		movt	r3, #:upper16:TimingDelay
 25096 027a 1B68     		ldr	r3, [r3, #0]
 25097 027c 002B     		cmp	r3, #0
 25098 027e F8D1     		bne	.L19
  87:../main.c     **** }
 25099              		.loc 1 87 0 is_stmt 1
 25100 0280 07F10C07 		add	r7, r7, #12
 25101 0284 BD46     		mov	sp, r7
 25102 0286 80BC     		pop	{r7}
 25103 0288 7047     		bx	lr
 25104              		.cfi_endproc
 25105              	.LFE30:
 25107 028a 00BF     		.align	2
 25108              		.global	TimingDelay_Decrement
 25109              		.thumb
 25110              		.thumb_func
 25112              	TimingDelay_Decrement:
 25113              	.LFB31:
  88:../main.c     **** 
  89:../main.c     **** /**
  90:../main.c     ****   * @brief  Decrements the TimingDelay variable.
  91:../main.c     ****   * @param  None
  92:../main.c     ****   * @retval None
  93:../main.c     ****   */
  94:../main.c     **** void TimingDelay_Decrement(void)
  95:../main.c     **** {
 25114              		.loc 1 95 0
 25115              		.cfi_startproc
 25116              		@ args = 0, pretend = 0, frame = 0
 25117              		@ frame_needed = 1, uses_anonymous_args = 0
 25118              		@ link register save eliminated.
 25119 028c 80B4     		push	{r7}
 25120              	.LCFI12:
 25121              		.cfi_def_cfa_offset 4
 25122 028e 00AF     		add	r7, sp, #0
 25123              		.cfi_offset 7, -4
 25124              	.LCFI13:
 25125              		.cfi_def_cfa_register 7
  96:../main.c     ****   if (TimingDelay != 0x00)
 25126              		.loc 1 96 0
 25127 0290 40F20003 		movw	r3, #:lower16:TimingDelay
 25128 0294 C0F20003 		movt	r3, #:upper16:TimingDelay
 25129 0298 1B68     		ldr	r3, [r3, #0]
 25130 029a 002B     		cmp	r3, #0
 25131 029c 0BD0     		beq	.L20
  97:../main.c     ****   {
  98:../main.c     ****     TimingDelay--;
 25132              		.loc 1 98 0
 25133 029e 40F20003 		movw	r3, #:lower16:TimingDelay
 25134 02a2 C0F20003 		movt	r3, #:upper16:TimingDelay
 25135 02a6 1B68     		ldr	r3, [r3, #0]
 25136 02a8 03F1FF32 		add	r2, r3, #-1
 25137 02ac 40F20003 		movw	r3, #:lower16:TimingDelay
 25138 02b0 C0F20003 		movt	r3, #:upper16:TimingDelay
 25139 02b4 1A60     		str	r2, [r3, #0]
 25140              	.L20:
  99:../main.c     ****   }
 100:../main.c     **** }
 25141              		.loc 1 100 0
 25142 02b6 BD46     		mov	sp, r7
 25143 02b8 80BC     		pop	{r7}
 25144 02ba 7047     		bx	lr
 25145              		.cfi_endproc
 25146              	.LFE31:
 25148              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\red4sch\AppData\Local\Temp\ccZtsy2B.s:24733  .text:00000000 $t
C:\Users\red4sch\AppData\Local\Temp\ccZtsy2B.s:24737  .text:00000000 NVIC_SetPriority
C:\Users\red4sch\AppData\Local\Temp\ccZtsy2B.s:24798  .text:0000005c SysTick_Config
                            *COM*:00000004 ADCConvertedValue
C:\Users\red4sch\AppData\Local\Temp\ccZtsy2B.s:24859  .bss:00000000 $d
C:\Users\red4sch\AppData\Local\Temp\ccZtsy2B.s:24860  .bss:00000000 TimingDelay
                            *COM*:00000042 test_page
                            *COM*:00000042 read_page
                            *COM*:00000024 pDf
C:\Users\red4sch\AppData\Local\Temp\ccZtsy2B.s:24871  .text:000000c0 main
C:\Users\red4sch\AppData\Local\Temp\ccZtsy2B.s:25067  .text:0000025c Delay
C:\Users\red4sch\AppData\Local\Temp\ccZtsy2B.s:25112  .text:0000028c TimingDelay_Decrement
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
RCC_GetClocksFreq
STM_EVAL_LEDInit
sFLASH_Init
df_init
STM_EVAL_LEDToggle
df_send_command
