
----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore xps_i2c_slave ...

INFO:MDT - connect reset input Bus2IP_Reset of component interrupt_control to
   the soft reset...

----------------------------------------------------------------------------
--                            File Generation                             --
----------------------------------------------------------------------------
Creating HDL source directory ...
Generating top peripheral VHDL template ...
Generating stub user logic VHDL template ...
HDL templates successfully generated ...
Creating data directory ...
Generating XPS inteface files ...
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_
common_pkg.vhd" in Library proc_common_v2_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_mu
xcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/famil
y_support.vhd" in Library proc_common_v2_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/count
er_f.vhd" in Library proc_common_v2_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/soft_
reset.vhd" in Library proc_common_v2_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/psele
ct_f.vhd" in Library proc_common_v2_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_ga
te128.vhd" in Library proc_common_v2_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_
pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vh
dl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vh
dl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vh
dl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file
"E:/DOKTORAT/Projekti/HSS3/EDK/MyProcessorIPLib/pcores/xps_i2c_slave_v1_00_a/dat
a/../hdl/vhdl/user_logic.vhd" in Library xps_i2c_slave_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"E:/DOKTORAT/Projekti/HSS3/EDK/MyProcessorIPLib/pcores/xps_i2c_slave_v1_00_a/dat
a/../hdl/vhdl/xps_i2c_slave.vhd" in Library xps_i2c_slave_v1_00_a.
ERROR:HDLParsers:3317 -
   "E:/DOKTORAT/Projekti/HSS3/EDK/MyProcessorIPLib/pcores/xps_i2c_slave_v1_00_a/
   data/../hdl/vhdl/xps_i2c_slave.vhd" Line 70.  Library
   interrupt_control_v2_00_a cannot be found.
ERROR:HDLParsers:3014 -
   "E:/DOKTORAT/Projekti/HSS3/EDK/MyProcessorIPLib/pcores/xps_i2c_slave_v1_00_a/
   data/../hdl/vhdl/xps_i2c_slave.vhd" Line 71. Library unit
   interrupt_control_v2_00_a is not available in library xps_i2c_slave_v1_00_a.
ERROR:MDT - Parse Errors encountered in HDL source
WARNING:MDT - Unable to delete temparary XST project file
   E:\DOKTORAT\Projekti\HSS3\EDK\MyProcessorIPLib\pcores\xps_i2c_slave_v1_00_a\d
   ata\_xps_i2c_slave_xst.prj : 13
ERROR:MDT - HDL Parser errors detected.ERROR:MDT - Error occurred while generating peripheral: xps_i2c_slave!


----------------------------------------------------------------------------
--                            File Generation                             --
----------------------------------------------------------------------------
Creating HDL source directory ...
Generating top peripheral VHDL template ...
Generating stub user logic VHDL template ...
HDL templates successfully generated ...
Creating data directory ...
Generating XPS inteface files ...
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_
common_pkg.vhd" in Library proc_common_v2_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_mu
xcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/famil
y_support.vhd" in Library proc_common_v2_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/count
er_f.vhd" in Library proc_common_v2_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/soft_
reset.vhd" in Library proc_common_v2_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/psele
ct_f.vhd" in Library proc_common_v2_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_ga
te128.vhd" in Library proc_common_v2_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_
pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vh
dl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vh
dl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vh
dl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file
"E:/DOKTORAT/Projekti/HSS3/EDK/MyProcessorIPLib/pcores/xps_i2c_slave_v1_00_a/dat
a/../hdl/vhdl/user_logic.vhd" in Library xps_i2c_slave_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <imp>) compiled.
Compiling vhdl file
"E:/DOKTORAT/Projekti/HSS3/EDK/MyProcessorIPLib/pcores/xps_i2c_slave_v1_00_a/dat
a/../hdl/vhdl/xps_i2c_slave.vhd" in Library xps_i2c_slave_v1_00_a.
ERROR:HDLParsers:3317 -
   "E:/DOKTORAT/Projekti/HSS3/EDK/MyProcessorIPLib/pcores/xps_i2c_slave_v1_00_a/
   data/../hdl/vhdl/xps_i2c_slave.vhd" Line 70.  Library
   interrupt_control_v2_00_a cannot be found.
ERROR:HDLParsers:3014 -
   "E:/DOKTORAT/Projekti/HSS3/EDK/MyProcessorIPLib/pcores/xps_i2c_slave_v1_00_a/
   data/../hdl/vhdl/xps_i2c_slave.vhd" Line 71. Library unit
   interrupt_control_v2_00_a is not available in library xps_i2c_slave_v1_00_a.
ERROR:MDT - Parse Errors encountered in HDL source
WARNING:MDT - Unable to delete temparary XST project file
   E:\DOKTORAT\Projekti\HSS3\EDK\MyProcessorIPLib\pcores\xps_i2c_slave_v1_00_a\d
   ata\_xps_i2c_slave_xst.prj : 13
ERROR:MDT - HDL Parser errors detected.ERROR:MDT - Error occurred while generating peripheral: xps_i2c_slave!


----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore xps_i2c_slave ...

INFO:MDT - connect reset input Bus2IP_Reset of component interrupt_control to
   the soft reset...

----------------------------------------------------------------------------
--                            File Generation                             --
----------------------------------------------------------------------------
Creating HDL source directory ...
Generating top peripheral VHDL template ...
Generating stub user logic VHDL template ...
HDL templates successfully generated ...
Creating data directory ...
Generating XPS inteface files ...
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_
common_pkg.vhd" in Library proc_common_v2_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_mu
xcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/famil
y_support.vhd" in Library proc_common_v2_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/count
er_f.vhd" in Library proc_common_v2_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/soft_
reset.vhd" in Library proc_common_v2_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/psele
ct_f.vhd" in Library proc_common_v2_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_ga
te128.vhd" in Library proc_common_v2_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_
pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vh
dl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vh
dl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vh
dl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file
"E:/DOKTORAT/Projekti/HSS3/EDK/MyProcessorIPLib/pcores/xps_i2c_slave_v1_00_a/dat
a/../hdl/vhdl/user_logic.vhd" in Library xps_i2c_slave_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <imp>) compiled.
Compiling vhdl file
"E:/DOKTORAT/Projekti/HSS3/EDK/MyProcessorIPLib/pcores/xps_i2c_slave_v1_00_a/dat
a/../hdl/vhdl/xps_i2c_slave.vhd" in Library xps_i2c_slave_v1_00_a.
ERROR:HDLParsers:3317 -
   "E:/DOKTORAT/Projekti/HSS3/EDK/MyProcessorIPLib/pcores/xps_i2c_slave_v1_00_a/
   data/../hdl/vhdl/xps_i2c_slave.vhd" Line 70.  Library
   interrupt_control_v2_00_a cannot be found.
ERROR:HDLParsers:3014 -
   "E:/DOKTORAT/Projekti/HSS3/EDK/MyProcessorIPLib/pcores/xps_i2c_slave_v1_00_a/
   data/../hdl/vhdl/xps_i2c_slave.vhd" Line 71. Library unit
   interrupt_control_v2_00_a is not available in library xps_i2c_slave_v1_00_a.
ERROR:MDT - Parse Errors encountered in HDL source
WARNING:MDT - Unable to delete temparary XST project file
   E:\DOKTORAT\Projekti\HSS3\EDK\MyProcessorIPLib\pcores\xps_i2c_slave_v1_00_a\d
   ata\_xps_i2c_slave_xst.prj : 13
ERROR:MDT - HDL Parser errors detected.ERROR:MDT - Error occurred while generating peripheral: xps_i2c_slave!


----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore xps_i2c_slave ...


----------------------------------------------------------------------------
--                            File Generation                             --
----------------------------------------------------------------------------
Creating HDL source directory ...
Generating top peripheral VHDL template ...
Generating stub user logic VHDL template ...
HDL templates successfully generated ...
Creating data directory ...
Generating XPS inteface files ...
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_
common_pkg.vhd" in Library proc_common_v2_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_mu
xcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/famil
y_support.vhd" in Library proc_common_v2_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/count
er_f.vhd" in Library proc_common_v2_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/soft_
reset.vhd" in Library proc_common_v2_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/psele
ct_f.vhd" in Library proc_common_v2_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_ga
te128.vhd" in Library proc_common_v2_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_
pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vh
dl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vh
dl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vh
dl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file
"E:/DOKTORAT/Projekti/HSS3/EDK/MyProcessorIPLib/pcores/xps_i2c_slave_v1_00_a/dat
a/../hdl/vhdl/user_logic.vhd" in Library xps_i2c_slave_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <imp>) compiled.
Compiling vhdl file
"E:/DOKTORAT/Projekti/HSS3/EDK/MyProcessorIPLib/pcores/xps_i2c_slave_v1_00_a/dat
a/../hdl/vhdl/xps_i2c_slave.vhd" in Library xps_i2c_slave_v1_00_a.
Entity <xps_i2c_slave> compiled.
Entity <xps_i2c_slave> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
INFO:MDT - IPTYPE set to value : PERIPHERAL
INFO:MDT - IMP_NETLIST set to value : TRUE
INFO:MDT - HDL set to value : VHDL
WARNING:MDT - Unable to delete temparary XST project file
   E:\DOKTORAT\Projekti\HSS3\EDK\MyProcessorIPLib\pcores\xps_i2c_slave_v1_00_a\d
   ata\_xps_i2c_slave_xst.prj : 13
XPS interface files successfully generated ...
Creating development directory ...
Generating command option file ...
Generating readme file ...
Development misc files successfully generated ...
Creating projnav directory ...
Generating ProjNav support files ...
ProjNav support files successfully generated ...
Creating synthesis directory ...
Generating XST synthesis support files ...
XST synthesis support files successfully generated ...
No BFM simulation files will be generated at this time ...
Creating software driver data directory ...
Generating software driver XPS interface (mdd/tcl) files ...
Software driver data definition file (.mdd) successfully generated ...
Software driver data generation file (.tcl) successfully generated ...
Creating software driver src directory ...
Generating software driver template files ...
Software driver compile file (Makefile) successfully generated ...
output user slave register(s) offset to software driver header ...
output software reset offset to software driver header ...
Software driver header file (.h) successfully generated ...
Software driver source file (.c) successfully generated ...
Software driver SelfTest file (.c) successfully generated ...
Software driver template files successfully generated ...

----------------------------------------------------------------------------
--                              Final Report                              --
----------------------------------------------------------------------------
Thank you for using Create and Import Peripheral Wizard! Please find your
peripheral hardware templates under
E:\DOKTORAT\Projekti\HSS3\EDK\MyProcessorIPLib/pcores/xps_i2c_slave_v1_00_a and
peripheral software templates under
E:\DOKTORAT\Projekti\HSS3\EDK\MyProcessorIPLib/drivers/xps_i2c_slave_v1_00_a
respectively.

Peripheral Summary:

  top name       : xps_i2c_slave
  version        : 1.00.a
  type           : PLB (v4.6) slave
  features       : slave attachment
                   soft reset
                   user s/w registers

Address Block Summary:

  user logic slv : C_BASEADDR + 0x00000000
                 : C_BASEADDR + 0x000000FF
  soft reset     : C_BASEADDR + 0x00000100
                 : C_BASEADDR + 0x000001FF

File Summary

  - HDL source -
E:\DOKTORAT\Projekti\HSS3\EDK\MyProcessorIPLib/pcores/xps_i2c_slave_v1_00_a/hdl
  top entity     : vhdl/xps_i2c_slave.vhd
  user logic     : vhdl/user_logic.vhd

  - XPS interface -
E:\DOKTORAT\Projekti\HSS3\EDK\MyProcessorIPLib/pcores/xps_i2c_slave_v1_00_a/data
  mpd            : xps_i2c_slave_v2_1_0.mpd
  pao            : xps_i2c_slave_v2_1_0.pao

  - ISE project -
E:\DOKTORAT\Projekti\HSS3\EDK\MyProcessorIPLib/pcores/xps_i2c_slave_v1_00_a/devl
/projnav
  ise project    : xps_i2c_slave.ise
  cli command    : xps_i2c_slave.cli


  - XST synthesis -
E:\DOKTORAT\Projekti\HSS3\EDK\MyProcessorIPLib/pcores/xps_i2c_slave_v1_00_a/devl
/synthesis
  xst script     : xps_i2c_slave_xst.scr
  xst project    : xps_i2c_slave_xst.prj

  - Misc file -
E:\DOKTORAT\Projekti\HSS3\EDK\MyProcessorIPLib/pcores/xps_i2c_slave_v1_00_a/devl
  help           : README.txt
  option         : ipwiz.opt
  log            : ipwiz.log

  - Driver source -
E:\DOKTORAT\Projekti\HSS3\EDK\MyProcessorIPLib/drivers/xps_i2c_slave_v1_00_a/src
  makefile       : Makefile
  header         : xps_i2c_slave.h
  source         : xps_i2c_slave.c
  selftest       : xps_i2c_slave_selftest.c

  - Driver interface -
E:\DOKTORAT\Projekti\HSS3\EDK\MyProcessorIPLib/drivers/xps_i2c_slave_v1_00_a/dat
a
  mdd            : xps_i2c_slave_v2_1_0.mdd
  tcl            : xps_i2c_slave_v2_1_0.tcl


