V3 65
FL C:/peiqing/XilinxProjectPQ/GG//VHDLsource/intimer.vhd 2007/04/07.23:02:21 J.30
FL C:/peiqing/XilinxProjectPQ/GG/GGtoplevel.vhf 2007/04/07.19:19:01 J.30
EN work/GGtoplevel 1175969947 FL C:/peiqing/XilinxProjectPQ/GG/GGtoplevel.vhf \
      PB ieee/std_logic_1164 1163575071 PH ieee/NUMERIC_STD 1163575073 LB UNISIM \
      PH unisim/VCOMPONENTS 1163575076
AR work/GGtoplevel/BEHAVIORAL 1175969948 \
      FL C:/peiqing/XilinxProjectPQ/GG/GGtoplevel.vhf EN work/GGtoplevel 1175969947 \
      CP INPUT_SELECTOR
FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/carrier_nco.vhd 1995/08/16.00:00:00 J.30
EN work/carrier_nco 1175377076 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/carrier_nco.vhd \
      PB ieee/std_logic_1164 1163575071 PB ieee/STD_LOGIC_UNSIGNED 1163575073
AR work/carrier_nco/BEHAVIOURAL 1175377077 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/carrier_nco.vhd \
      EN work/carrier_nco 1175377076
CF work/cfg_CARRIER_NCO 1175377078 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/carrier_nco.vhd \
      AR work/carrier_nco/BEHAVIOURAL 1175377077
FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/ca_code_nco.vhd 2007/05/14.17:48:12 J.30
EN work/ca_code_nco 1179414848 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/ca_code_nco.vhd \
      PB ieee/std_logic_1164 1163575071 PB ieee/STD_LOGIC_UNSIGNED 1163575073
AR work/ca_code_nco/behaviour 1179414849 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/ca_code_nco.vhd \
      EN work/ca_code_nco 1179414848
CF work/cfg_CODE_NCO 1179414850 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/ca_code_nco.vhd \
      AR work/ca_code_nco/behaviour 1179414849
FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/ca_correlator.vhd 1995/08/16.00:00:00 J.30
EN work/ca_correlator 1175377059 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/ca_correlator.vhd \
      PB ieee/std_logic_1164 1163575071 PB ieee/STD_LOGIC_SIGNED 1163575073
AR work/ca_correlator/behaviour 1175377060 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/ca_correlator.vhd \
      EN work/ca_correlator 1175377059
CF work/cfg_ca_correlator 1175377061 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/ca_correlator.vhd \
      AR work/ca_correlator/behaviour 1175377060
FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/ca_gen.vhd 1995/08/16.00:00:00 J.30
EN work/ca_gen 1175377067 FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/ca_gen.vhd \
      PB ieee/std_logic_1164 1163575071
AR work/ca_gen/BEHAVIOURAL 1175377068 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/ca_gen.vhd EN work/ca_gen 1175377067
FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/cycle_counter_1ms.vhd 1995/08/16.00:00:00 J.30
EN work/cycle_counter_1ms 1175377087 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/cycle_counter_1ms.vhd \
      PB ieee/std_logic_1164 1163575071 PB ieee/STD_LOGIC_UNSIGNED 1163575073
AR work/cycle_counter_1ms/BEHAVIOURAL 1175377088 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/cycle_counter_1ms.vhd \
      EN work/cycle_counter_1ms 1175377087
CF work/cfg_CYCLE_COUNTER_1MS 1175377089 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/cycle_counter_1ms.vhd \
      AR work/cycle_counter_1ms/BEHAVIOURAL 1175377088
FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/cycle_diff_counter.vhd 1995/08/16.00:00:00 J.30
EN work/cycle_diff_counter 1175377095 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/cycle_diff_counter.vhd \
      PB ieee/std_logic_1164 1163575071 PB ieee/STD_LOGIC_UNSIGNED 1163575073
AR work/cycle_diff_counter/BEHAVIOURAL 1175377096 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/cycle_diff_counter.vhd \
      EN work/cycle_diff_counter 1175377095
CF work/cfg_cycle_diff_counter 1175377097 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/cycle_diff_counter.vhd \
      AR work/cycle_diff_counter/BEHAVIOURAL 1175377096
FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/epl_lagger.vhd 1995/08/16.00:00:00 J.30
EN work/epl_lagger 1175377106 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/epl_lagger.vhd \
      PB ieee/std_logic_1164 1163575071
AR work/epl_lagger/BEHAVIOURAL 1175377107 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/epl_lagger.vhd \
      EN work/epl_lagger 1175377106
CF work/cfg_epl_lagger 1175377108 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/epl_lagger.vhd \
      AR work/epl_lagger/BEHAVIOURAL 1175377107
FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/image_reject_mix.vhd 1995/08/16.00:00:00 J.30
PH work/image_reject_mix_pck 1175377116 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/image_reject_mix.vhd \
      PB ieee/std_logic_1164 1163575071
PB work/image_reject_mix_pck 1175377117 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/image_reject_mix.vhd \
      PH work/image_reject_mix_pck 1175377116
EN work/image_reject_mix 1175377118 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/image_reject_mix.vhd \
      PB ieee/std_logic_1164 1163575071 PB ieee/STD_LOGIC_UNSIGNED 1163575073 \
      PB work/image_reject_mix_pck 1175377117
AR work/image_reject_mix/behaviour 1175377119 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/image_reject_mix.vhd \
      EN work/image_reject_mix 1175377118
FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/input_selector.vhd 2007/04/07.19:15:24 J.30
EN work/INPUT_SELECTOR 1178999241 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/input_selector.vhd \
      PB ieee/std_logic_1164 1163575071
AR work/INPUT_SELECTOR/BEHAVIOURAL 1178999242 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/input_selector.vhd \
      EN work/INPUT_SELECTOR 1178999241
CF work/CFG_INPUT_SELECTOR_BEHAVIOURAL 1178999243 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/input_selector.vhd \
      AR work/INPUT_SELECTOR/BEHAVIOURAL 1178999242
FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/intimer.vhd 2007/04/07.23:02:22 J.30
EN work/intimer 1176988919 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/intimer.vhd \
      PB ieee/std_logic_1164 1163575071 PB ieee/STD_LOGIC_UNSIGNED 1163575073
AR work/intimer/BEHAVIOURAL 1176988920 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/intimer.vhd EN work/intimer 1176988919
CF work/cfg_intimer 1176988921 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/intimer.vhd \
      AR work/intimer/BEHAVIOURAL 1176988920
FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/intimer_sel.vhd 1995/08/16.00:00:00 J.30
EN work/INTIMER_SEL 1175376885 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/intimer_sel.vhd \
      PB ieee/std_logic_1164 1163575071
AR work/INTIMER_SEL/BEHAVIOURAL 1175376886 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/intimer_sel.vhd \
      EN work/INTIMER_SEL 1175376885
CF work/cfg_INTIMER_SEL 1175376887 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/intimer_sel.vhd \
      AR work/INTIMER_SEL/BEHAVIOURAL 1175376886
FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/l2sample_sel.vhd 1995/08/16.00:00:00 J.30
EN work/L2SAMPLE_SEL 1175377006 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/l2sample_sel.vhd \
      PB ieee/std_logic_1164 1163575071
AR work/L2SAMPLE_SEL/BEHAVIOURAL 1175377007 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/l2sample_sel.vhd \
      EN work/L2SAMPLE_SEL 1175377006
CF work/cfg_L2SAMPLE_SEL 1175377008 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/l2sample_sel.vhd \
      AR work/L2SAMPLE_SEL/BEHAVIOURAL 1175377007
FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/P-gen_nco.vhd 1995/08/16.00:00:00 J.30
PH work/P_gen_pck 1175377017 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/P-gen_nco.vhd \
      PB ieee/std_logic_1164 1163575071
EN work/P_gen 1175377018 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/P-gen_nco.vhd \
      PB ieee/std_logic_1164 1163575071 PB ieee/STD_LOGIC_UNSIGNED 1163575073 \
      PH work/P_gen_pck 1175377017
AR work/P_gen/behaviour 1175377019 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/P-gen_nco.vhd EN work/P_gen 1175377018
FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/var_delay.vhd 1995/08/16.00:00:00 J.30
EN work/var_delay 1175377138 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/var_delay.vhd \
      PB ieee/std_logic_1164 1163575071 PB ieee/STD_LOGIC_UNSIGNED 1163575073
AR work/var_delay/BEHAVIOURAL 1175377139 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/var_delay.vhd EN work/var_delay 1175377138
CF work/cfg_var_delay 1175377140 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/var_delay.vhd \
      AR work/var_delay/BEHAVIOURAL 1175377139
FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/vcc.vhd 1995/08/16.00:00:00 J.30
EN work/VCC 1175377035 FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/vcc.vhd \
      PB ieee/std_logic_1164 1163575071
AR work/VCC/BEHAVIOURAL 1175377036 \
      FL C:/peiqing/XilinxProjectPQ/GG/VHDLsource/vcc.vhd EN work/VCC 1175377035
