TimeQuest Timing Analyzer report for DE0_NANO
Wed Apr 20 03:42:52 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 24. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 26. Slow 1200mV 85C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 28. Slow 1200mV 85C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. Slow 1200mV 85C Model Metastability Summary
 44. Slow 1200mV 0C Model Fmax Summary
 45. Slow 1200mV 0C Model Setup Summary
 46. Slow 1200mV 0C Model Hold Summary
 47. Slow 1200mV 0C Model Recovery Summary
 48. Slow 1200mV 0C Model Removal Summary
 49. Slow 1200mV 0C Model Minimum Pulse Width Summary
 50. Slow 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 53. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 54. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 55. Slow 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 58. Slow 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 61. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 62. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 63. Slow 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 65. Slow 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Propagation Delay
 75. Minimum Propagation Delay
 76. Output Enable Times
 77. Minimum Output Enable Times
 78. Output Disable Times
 79. Minimum Output Disable Times
 80. Slow 1200mV 0C Model Metastability Summary
 81. Fast 1200mV 0C Model Setup Summary
 82. Fast 1200mV 0C Model Hold Summary
 83. Fast 1200mV 0C Model Recovery Summary
 84. Fast 1200mV 0C Model Removal Summary
 85. Fast 1200mV 0C Model Minimum Pulse Width Summary
 86. Fast 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 87. Fast 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 89. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 90. Fast 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 91. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 92. Fast 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 94. Fast 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 95. Fast 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 96. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 97. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 98. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 99. Fast 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
100. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
101. Fast 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
106. Setup Times
107. Hold Times
108. Clock to Output Times
109. Minimum Clock to Output Times
110. Propagation Delay
111. Minimum Propagation Delay
112. Output Enable Times
113. Minimum Output Enable Times
114. Output Disable Times
115. Minimum Output Disable Times
116. Fast 1200mV 0C Model Metastability Summary
117. Multicorner Timing Analysis Summary
118. Setup Times
119. Hold Times
120. Clock to Output Times
121. Minimum Clock to Output Times
122. Propagation Delay
123. Minimum Propagation Delay
124. Board Trace Model Assignments
125. Input Transition Times
126. Signal Integrity Metrics (Slow 1200mv 0c Model)
127. Signal Integrity Metrics (Slow 1200mv 85c Model)
128. Signal Integrity Metrics (Fast 1200mv 0c Model)
129. Setup Transfers
130. Hold Transfers
131. Recovery Transfers
132. Removal Transfers
133. Report TCCS
134. Report RSKM
135. Unconstrained Paths
136. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; DE0_NANO                                           ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.14        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.3%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; SDC File List                                                                                 ;
+-----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                             ; Status ; Read at                  ;
+-----------------------------------------------------------+--------+--------------------------+
; nios_mtl/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Wed Apr 20 03:42:39 2016 ;
; nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.sdc        ; OK     ; Wed Apr 20 03:42:39 2016 ;
; DE0_NANO.SDC                                              ; OK     ; Wed Apr 20 03:42:39 2016 ;
+-----------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; altera_reserved_tck                                      ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                            ; { altera_reserved_tck }                                      ;
; CLOCK_50                                                 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                            ; { CLOCK_50 }                                                 ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 30.303  ; 33.0 MHz  ; 0.000  ; 15.151 ; 50.00      ; 50        ; 33          ;        ;        ;           ;            ; false    ; CLOCK_50 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 30.303  ; 33.0 MHz  ; 10.101 ; 25.252 ; 50.00      ; 50        ; 33          ; 120.0  ;        ;           ;            ; false    ; CLOCK_50 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK_50 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 64.35 MHz  ; 64.35 MHz       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 95.92 MHz  ; 95.92 MHz       ; CLOCK_50                                                 ;      ;
; 160.36 MHz ; 160.36 MHz      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 188.04 MHz ; 188.04 MHz      ; altera_reserved_tck                                      ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.800 ; -15488.701    ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.101 ; -217.920      ;
; CLOCK_50                                                 ; -1.906 ; -41.266       ;
; altera_reserved_tck                                      ; 47.341 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLOCK_50                                                 ; 0.289 ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.342 ; 0.000         ;
; altera_reserved_tck                                      ; 0.358 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.528 ; -212.117      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.393 ; -4.434        ;
; CLOCK_50                                                 ; 5.183  ; 0.000         ;
; altera_reserved_tck                                      ; 48.508 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLOCK_50                                                 ; 0.703 ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.900 ; 0.000         ;
; altera_reserved_tck                                      ; 0.913 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.998 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.744  ; 0.000         ;
; CLOCK_50                                                 ; 9.482  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.895 ; 0.000         ;
; altera_reserved_tck                                      ; 49.539 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                                                             ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -5.800 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[22] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.884     ; 4.477      ;
; -5.770 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[19] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.884     ; 4.447      ;
; -5.715 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[22] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 4.401      ;
; -5.714 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[22] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 4.400      ;
; -5.695 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[16] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.884     ; 4.372      ;
; -5.685 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[19] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 4.371      ;
; -5.684 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[19] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 4.370      ;
; -5.662 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[23] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.884     ; 4.339      ;
; -5.654 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[18] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.884     ; 4.331      ;
; -5.653 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[22] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 4.339      ;
; -5.638 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[27] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.887     ; 4.312      ;
; -5.626 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[3]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.874     ; 4.313      ;
; -5.623 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[19] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 4.309      ;
; -5.622 ; MySPI:MySPI_instance|ImgNum[1]                                           ; loading                                                                                                             ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.494     ; 4.689      ;
; -5.610 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[16] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 4.296      ;
; -5.609 ; MySPI:MySPI_instance|ImgNum[6]                                           ; wait_dly                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 4.667      ;
; -5.609 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[16] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 4.295      ;
; -5.586 ; MySPI:MySPI_instance|ImgNum[6]                                           ; loading                                                                                                             ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 4.644      ;
; -5.577 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[23] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 4.263      ;
; -5.576 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[23] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 4.262      ;
; -5.573 ; MySPI:MySPI_instance|ImgNum[1]                                           ; wait_dly                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.494     ; 4.640      ;
; -5.569 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[18] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 4.255      ;
; -5.568 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[18] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 4.254      ;
; -5.554 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[20] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.884     ; 4.231      ;
; -5.553 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[27] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.878     ; 4.236      ;
; -5.552 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[27] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.878     ; 4.235      ;
; -5.548 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[16] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 4.234      ;
; -5.541 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[3]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 4.237      ;
; -5.540 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[3]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 4.236      ;
; -5.536 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[17] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.884     ; 4.213      ;
; -5.524 ; MySPI:MySPI_instance|ImgNum[5]                                           ; loading                                                                                                             ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 4.582      ;
; -5.523 ; MySPI:MySPI_instance|ImgNum[3]                                           ; loading                                                                                                             ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.494     ; 4.590      ;
; -5.515 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[23] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 4.201      ;
; -5.507 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[18] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 4.193      ;
; -5.501 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[4]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.874     ; 4.188      ;
; -5.491 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[27] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.878     ; 4.174      ;
; -5.490 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[12] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.881     ; 4.170      ;
; -5.488 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[2]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.874     ; 4.175      ;
; -5.485 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[26] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.887     ; 4.159      ;
; -5.479 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[3]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 4.175      ;
; -5.479 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[1]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.874     ; 4.166      ;
; -5.475 ; MySPI:MySPI_instance|ImgNum[5]                                           ; wait_dly                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 4.533      ;
; -5.474 ; MySPI:MySPI_instance|ImgNum[3]                                           ; wait_dly                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.494     ; 4.541      ;
; -5.469 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[20] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 4.155      ;
; -5.468 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[20] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 4.154      ;
; -5.462 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[15] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.881     ; 4.142      ;
; -5.451 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[17] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 4.137      ;
; -5.450 ; MySPI:MySPI_instance|ImgNum[4]                                           ; loading                                                                                                             ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 4.508      ;
; -5.450 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[17] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 4.136      ;
; -5.447 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[8]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.881     ; 4.127      ;
; -5.436 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[14] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.881     ; 4.116      ;
; -5.431 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[0]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.874     ; 4.118      ;
; -5.422 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[9]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.881     ; 4.102      ;
; -5.416 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[4]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 4.112      ;
; -5.415 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[4]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 4.111      ;
; -5.407 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[20] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 4.093      ;
; -5.405 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[12] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 4.094      ;
; -5.404 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[12] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 4.093      ;
; -5.403 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[2]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 4.099      ;
; -5.402 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[2]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 4.098      ;
; -5.401 ; MySPI:MySPI_instance|ImgNum[4]                                           ; wait_dly                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 4.459      ;
; -5.399 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[24] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.887     ; 4.073      ;
; -5.396 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[21] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.884     ; 4.073      ;
; -5.394 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[1]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 4.090      ;
; -5.393 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[1]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 4.089      ;
; -5.393 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[26] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.878     ; 4.076      ;
; -5.392 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[26] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.878     ; 4.075      ;
; -5.389 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[17] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 4.075      ;
; -5.382 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[6]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.874     ; 4.069      ;
; -5.377 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[15] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 4.066      ;
; -5.376 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[15] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 4.065      ;
; -5.374 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[5]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.874     ; 4.061      ;
; -5.363 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[22] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.INIT   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 4.400      ;
; -5.362 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[8]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 4.051      ;
; -5.362 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[22] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.START  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 4.399      ;
; -5.361 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[8]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 4.050      ;
; -5.354 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[4]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 4.050      ;
; -5.353 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[13] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.881     ; 4.033      ;
; -5.351 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[14] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 4.040      ;
; -5.350 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[14] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 4.039      ;
; -5.350 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[26] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.878     ; 4.033      ;
; -5.346 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[0]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 4.042      ;
; -5.345 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[0]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 4.041      ;
; -5.344 ; MySPI:MySPI_instance|ImgNum[2]                                           ; loading                                                                                                             ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.494     ; 4.411      ;
; -5.343 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[12] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 4.032      ;
; -5.341 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[2]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 4.037      ;
; -5.338 ; MySPI:MySPI_instance|ImgNum[7]                                           ; loading                                                                                                             ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 4.396      ;
; -5.338 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[25] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.887     ; 4.012      ;
; -5.337 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[9]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 4.026      ;
; -5.336 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[9]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 4.025      ;
; -5.333 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[19] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.INIT   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 4.370      ;
; -5.332 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[1]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 4.028      ;
; -5.332 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[19] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.START  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 4.369      ;
; -5.326 ; MySPI:MySPI_instance|ImgNum[0]                                           ; loading                                                                                                             ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.494     ; 4.393      ;
; -5.315 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[15] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 4.004      ;
; -5.311 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[21] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 3.997      ;
; -5.310 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[21] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 3.996      ;
; -5.300 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[8]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.872     ; 3.989      ;
; -5.297 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[6]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 3.993      ;
; -5.296 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[6]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 3.992      ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+--------+--------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -5.101 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.881     ; 4.389      ;
; -5.100 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.881     ; 4.388      ;
; -5.099 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.881     ; 4.387      ;
; -5.099 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.881     ; 4.387      ;
; -5.074 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.881     ; 4.362      ;
; -5.074 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.881     ; 4.362      ;
; -5.073 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.881     ; 4.361      ;
; -5.073 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.881     ; 4.361      ;
; -5.072 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.882     ; 4.359      ;
; -5.071 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.882     ; 4.358      ;
; -5.069 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.882     ; 4.356      ;
; -5.067 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.882     ; 4.354      ;
; -5.065 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.882     ; 4.352      ;
; -5.065 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.882     ; 4.352      ;
; -5.064 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.349      ;
; -5.061 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.346      ;
; -4.848 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 4.134      ;
; -4.848 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 4.134      ;
; -4.847 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 4.133      ;
; -4.847 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 4.133      ;
; -4.846 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 4.132      ;
; -4.844 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 4.130      ;
; -4.842 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 4.128      ;
; -4.842 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 4.128      ;
; -4.841 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 4.127      ;
; -4.841 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.126      ;
; -4.839 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.124      ;
; -4.839 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 4.124      ;
; -4.835 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 4.118      ;
; -4.818 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 4.104      ;
; -4.812 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 4.098      ;
; -4.810 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 4.096      ;
; -4.809 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 4.095      ;
; -4.808 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 4.094      ;
; -4.723 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.531     ; 4.361      ;
; -4.718 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.531     ; 4.356      ;
; -4.708 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.531     ; 4.346      ;
; -4.701 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.531     ; 4.339      ;
; -4.645 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 3.931      ;
; -4.645 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 3.931      ;
; -4.644 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 3.930      ;
; -4.644 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 3.930      ;
; -4.638 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 3.923      ;
; -4.636 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 3.921      ;
; -4.636 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 3.921      ;
; -4.632 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.886     ; 3.915      ;
; -4.597 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.882     ; 3.884      ;
; -4.596 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.882     ; 3.883      ;
; -4.595 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.882     ; 3.882      ;
; -4.595 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.882     ; 3.882      ;
; -4.592 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.885     ; 3.876      ;
; -4.586 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[9]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.885     ; 3.870      ;
; -4.584 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.885     ; 3.868      ;
; -4.583 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.885     ; 3.867      ;
; -4.582 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[10]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.885     ; 3.866      ;
; -4.568 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 3.854      ;
; -4.567 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 3.853      ;
; -4.565 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 3.851      ;
; -4.560 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.885     ; 3.844      ;
; -4.482 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.533     ; 4.118      ;
; -4.475 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[23]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.533     ; 4.111      ;
; -4.422 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.532     ; 4.059      ;
; -4.421 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.532     ; 4.058      ;
; -4.398 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.882     ; 3.685      ;
; -4.397 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.882     ; 3.684      ;
; -4.396 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.882     ; 3.683      ;
; -4.396 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.882     ; 3.683      ;
; -4.389 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.885     ; 3.673      ;
; -4.383 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[9]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.885     ; 3.667      ;
; -4.381 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.885     ; 3.665      ;
; -4.380 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.885     ; 3.664      ;
; -4.379 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[10]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.885     ; 3.663      ;
; -4.376 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.532     ; 4.013      ;
; -4.370 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.532     ; 4.007      ;
; -4.369 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 3.655      ;
; -4.368 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 3.654      ;
; -4.366 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 3.652      ;
; -4.361 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.885     ; 3.645      ;
; -4.350 ; base_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.881     ; 3.638      ;
; -4.343 ; base_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.223     ; 3.289      ;
; -4.343 ; base_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.223     ; 3.289      ;
; -4.342 ; base_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.223     ; 3.288      ;
; -4.342 ; base_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.223     ; 3.288      ;
; -4.342 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 3.627      ;
; -4.340 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 3.625      ;
; -4.338 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 3.623      ;
; -4.338 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 3.623      ;
; -4.337 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.884     ; 3.622      ;
; -4.336 ; base_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.224     ; 3.281      ;
; -4.334 ; base_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.224     ; 3.279      ;
; -4.334 ; base_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.224     ; 3.279      ;
; -4.330 ; base_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.226     ; 3.273      ;
; -4.300 ; base_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.881     ; 3.588      ;
; -4.298 ; max_read_addr[15]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.882     ; 3.585      ;
; -4.297 ; max_read_addr[15]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.882     ; 3.584      ;
; -4.296 ; max_read_addr[15]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.882     ; 3.583      ;
; -4.296 ; max_read_addr[15]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.882     ; 3.583      ;
; -4.296 ; base_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 3.582      ;
; -4.284 ; base_read_addr[17] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.223     ; 3.230      ;
; -4.284 ; base_read_addr[17] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.223     ; 3.230      ;
+--------+--------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.906 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.RESTART  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.363      ; 3.801      ;
; -1.902 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.PAUSE    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.363      ; 3.797      ;
; -1.838 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.364      ; 3.734      ;
; -1.826 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.355      ; 3.713      ;
; -1.758 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[0]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[15]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.367      ; 3.657      ;
; -1.714 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[3]          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[3]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.363      ; 3.609      ;
; -1.679 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[2]          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[2]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.372      ; 3.583      ;
; -1.655 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.GAMEOVER ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[2]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.372      ; 3.559      ;
; -1.627 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.INIT    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.998      ; 3.157      ;
; -1.615 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[1]          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.363      ; 3.510      ;
; -1.612 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank3[0]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[3]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.364      ; 3.508      ;
; -1.599 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[2]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.364      ; 3.495      ;
; -1.581 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[2]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.364      ; 3.477      ;
; -1.568 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[0]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[10]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.368      ; 3.468      ;
; -1.545 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.RESUME   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.372      ; 3.449      ;
; -1.521 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank2[1]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[2]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.362      ; 3.415      ;
; -1.513 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[4]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[14]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.368      ; 3.413      ;
; -1.492 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[0]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[6]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.368      ; 3.392      ;
; -1.489 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[5]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[20]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.366      ; 3.387      ;
; -1.468 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[3]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[13]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.368      ; 3.368      ;
; -1.461 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[1]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[11]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.363      ; 3.356      ;
; -1.454 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank1|box        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.364      ; 3.350      ;
; -1.448 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[4]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[25]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.368      ; 3.348      ;
; -1.443 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[3]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[9]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.364      ; 3.339      ;
; -1.442 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[2]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[8]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.364      ; 3.338      ;
; -1.437 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank2[0]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.364      ; 3.333      ;
; -1.432 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank3[2]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[5]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.351      ; 3.315      ;
; -1.425 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[2]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[23]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.368      ; 3.325      ;
; -1.423 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[1]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[22]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.368      ; 3.323      ;
; -1.415 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank3[1]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[4]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.351      ; 3.298      ;
; -1.410 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.RESTART  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.372      ; 3.314      ;
; -1.405 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[3]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[18]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.366      ; 3.303      ;
; -1.397 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[2]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[12]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.363      ; 3.292      ;
; -1.387 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[2]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[17]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.366      ; 3.285      ;
; -1.376 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[1]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[16]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.368      ; 3.276      ;
; -1.368 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[1]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[7]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.352      ; 3.252      ;
; -1.356 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[4]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[19]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.364      ; 3.252      ;
; -1.348 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[6]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[27]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.367      ; 3.247      ;
; -1.322 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[5]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[26]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.367      ; 3.221      ;
; -1.317 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[0]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[21]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.367      ; 3.216      ;
; -1.287 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[3]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[24]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.368      ; 3.187      ;
; -1.284 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[0]          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.363      ; 3.179      ;
; -1.262 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.364      ; 3.158      ;
; -1.149 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|done_move_reg       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.363      ; 3.044      ;
; -1.105 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.373      ; 3.010      ;
; 7.110  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.175      ; 3.060      ;
; 7.113  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.175      ; 3.057      ;
; 7.114  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.175      ; 3.056      ;
; 7.129  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.175      ; 3.041      ;
; 7.325  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.175      ; 2.845      ;
; 7.383  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.175      ; 2.787      ;
; 7.383  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.175      ; 2.787      ;
; 7.383  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.175      ; 2.787      ;
; 7.383  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.175      ; 2.787      ;
; 7.404  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.175      ; 2.766      ;
; 7.404  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.175      ; 2.766      ;
; 7.404  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.175      ; 2.766      ;
; 7.404  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.175      ; 2.766      ;
; 7.404  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.175      ; 2.766      ;
; 7.404  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.175      ; 2.766      ;
; 7.404  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.175      ; 2.766      ;
; 7.404  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.175      ; 2.766      ;
; 7.442  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.175      ; 2.728      ;
; 7.443  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.175      ; 2.727      ;
; 7.493  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.175      ; 2.677      ;
; 7.565  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.509      ; 2.972      ;
; 7.565  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.509      ; 2.972      ;
; 7.566  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.513      ; 2.975      ;
; 7.680  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.192      ; 2.507      ;
; 7.680  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.192      ; 2.507      ;
; 9.553  ; MySPI:MySPI_instance|Blue[6]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.514      ; 0.989      ;
; 9.555  ; MySPI:MySPI_instance|Blue[5]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.514      ; 0.987      ;
; 9.557  ; MySPI:MySPI_instance|Green[1]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.512      ; 0.983      ;
; 9.559  ; MySPI:MySPI_instance|Blue[3]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.514      ; 0.983      ;
; 9.560  ; MySPI:MySPI_instance|Red[1]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.512      ; 0.980      ;
; 9.565  ; MySPI:MySPI_instance|Red[7]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.512      ; 0.975      ;
; 9.569  ; MySPI:MySPI_instance|Blue[2]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.514      ; 0.973      ;
; 9.569  ; MySPI:MySPI_instance|Green[0]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.512      ; 0.971      ;
; 9.570  ; MySPI:MySPI_instance|Blue[7]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.514      ; 0.972      ;
; 9.572  ; MySPI:MySPI_instance|Red[2]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.512      ; 0.968      ;
; 9.573  ; MySPI:MySPI_instance|Blue[1]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.514      ; 0.969      ;
; 9.575  ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[5]                                                 ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_we_reg                                                                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.246      ; 10.699     ;
; 9.575  ; MySPI:MySPI_instance|Green[6]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.512      ; 0.965      ;
; 9.580  ; MySPI:MySPI_instance|Blue[0]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.514      ; 0.962      ;
; 9.582  ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[5]                                                 ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a29~porta_we_reg                                                                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.246      ; 10.692     ;
; 9.584  ; MySPI:MySPI_instance|Blue[4]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.514      ; 0.958      ;
; 9.585  ; MySPI:MySPI_instance|Green[4]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.512      ; 0.955      ;
; 9.593  ; MySPI:MySPI_instance|Green[3]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.512      ; 0.947      ;
; 9.594  ; MySPI:MySPI_instance|Red[6]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.512      ; 0.946      ;
; 9.596  ; MySPI:MySPI_instance|Green[2]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.512      ; 0.944      ;
; 9.597  ; MySPI:MySPI_instance|Red[0]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.512      ; 0.943      ;
; 9.597  ; MySPI:MySPI_instance|Green[7]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.512      ; 0.943      ;
; 9.597  ; MySPI:MySPI_instance|Red[5]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.512      ; 0.943      ;
; 9.602  ; MySPI:MySPI_instance|Red[3]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.512      ; 0.938      ;
; 9.603  ; MySPI:MySPI_instance|Green[5]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.512      ; 0.937      ;
; 9.607  ; MySPI:MySPI_instance|Red[4]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.512      ; 0.933      ;
; 9.666  ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[5]                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                                                                                                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.065     ; 10.264     ;
; 9.675  ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[5]                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R                                                                                                                                 ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.065     ; 10.255     ;
; 9.714  ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[5]                                                 ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a20~porta_we_reg                                                                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.229      ; 10.543     ;
; 9.728  ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[5]                                                 ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a16~porta_we_reg                                                                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.228      ; 10.528     ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.341 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.849      ;
; 47.366 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.824      ;
; 47.443 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.746      ;
; 47.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.722      ;
; 47.483 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.704      ;
; 47.631 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.555      ;
; 47.659 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.527      ;
; 47.672 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.518      ;
; 47.728 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 2.457      ;
; 47.766 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.424      ;
; 47.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.347      ;
; 47.882 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.305      ;
; 48.015 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.171      ;
; 48.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.150      ;
; 48.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 2.131      ;
; 48.125 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[0]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 2.084      ;
; 48.185 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.001      ;
; 49.149 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                         ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 1.043      ;
; 95.012 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.904      ;
; 95.012 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.904      ;
; 95.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.770      ;
; 95.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.770      ;
; 95.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.770      ;
; 95.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.770      ;
; 95.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.770      ;
; 95.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.770      ;
; 95.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.770      ;
; 95.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.770      ;
; 95.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.770      ;
; 95.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.548      ;
; 95.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.548      ;
; 95.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.485      ;
; 95.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.485      ;
; 95.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.485      ;
; 95.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.485      ;
; 95.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.485      ;
; 95.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.485      ;
; 95.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.485      ;
; 95.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.453      ;
; 95.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.453      ;
; 95.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.453      ;
; 95.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.453      ;
; 95.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.453      ;
; 95.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.453      ;
; 95.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.453      ;
; 95.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.453      ;
; 95.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.453      ;
; 95.718 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.196      ;
; 95.718 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.196      ;
; 95.749 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.167      ;
; 95.749 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.167      ;
; 95.749 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.167      ;
; 95.749 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.167      ;
; 95.749 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.167      ;
; 95.749 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.167      ;
; 95.749 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.167      ;
; 95.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.101      ;
; 95.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.101      ;
; 95.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.101      ;
; 95.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.101      ;
; 95.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.101      ;
; 95.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.101      ;
; 95.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.101      ;
; 95.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.101      ;
; 95.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.101      ;
; 95.821 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.098      ;
; 95.970 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.947      ;
; 95.970 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.947      ;
; 95.981 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.949      ;
; 95.981 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.949      ;
; 95.981 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.949      ;
; 95.981 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.949      ;
; 95.981 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.949      ;
; 96.064 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.854      ;
; 96.070 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.861      ;
; 96.070 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.861      ;
; 96.070 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.861      ;
; 96.070 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.861      ;
; 96.070 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.861      ;
; 96.102 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.815      ;
; 96.102 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.815      ;
; 96.102 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.815      ;
; 96.102 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.815      ;
; 96.102 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.815      ;
; 96.102 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.815      ;
; 96.102 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.815      ;
; 96.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.805      ;
; 96.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.805      ;
; 96.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.805      ;
; 96.216 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.699      ;
; 96.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.686      ;
; 96.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.686      ;
; 96.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.686      ;
; 96.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.686      ;
; 96.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.686      ;
; 96.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.686      ;
; 96.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.686      ;
; 96.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.686      ;
; 96.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.686      ;
; 96.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.686      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.289 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                                                                                                                                                 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 0.883      ;
; 0.292 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                                                                                                                                                 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 0.886      ;
; 0.322 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.887      ;
; 0.324 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.889      ;
; 0.330 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.895      ;
; 0.335 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                                                                                                                                                 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 0.912      ;
; 0.339 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.904      ;
; 0.342 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.907      ;
; 0.344 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                                                                                                                                                 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 0.921      ;
; 0.348 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                                 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.580      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                                                                                                                                                           ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_bad_jump                                                                                                                                                                                                                                                                ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_bad_jump                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[2]                                                                                                                                                                                                                                                           ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[2]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MySPI:MySPI_instance|SPI_state.S_Addr_11                                                                                                                                                                                                                                                                                             ; MySPI:MySPI_instance|SPI_state.S_Addr_11                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MySPI:MySPI_instance|SPI_state.S_Data_11                                                                                                                                                                                                                                                                                             ; MySPI:MySPI_instance|SPI_state.S_Data_11                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_menu_qb                                                                                                                                                                                                                                                                 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_menu_qb                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                          ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                             ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                           ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                           ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                          ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                         ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                             ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                           ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                                                                                                                                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                                                                                                                                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                                                                                                                                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                                                                                                                                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                                                                                                                                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                                                                                                                                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                                                                                                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                                                                                                                                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                                                                                                                                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; pulse_n                                                                                                                                                                                                                                                                                                                              ; pulse_n                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|trig_count[9]                                                                                                                                                                                                                                                                                 ; i2c_touch_config:i2c_touch_config_inst|trig_count[9]                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|step[1]                                                                                                                                                                                                                                                                                       ; i2c_touch_config:i2c_touch_config_inst|step[1]                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|step[0]                                                                                                                                                                                                                                                                                       ; i2c_touch_config:i2c_touch_config_inst|step[0]                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                                                                                                                                                           ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; MySPI:MySPI_instance|SPI_counter[1]                                                                                                                                                                                                                                                                                                  ; MySPI:MySPI_instance|SPI_counter[1]                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                     ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                  ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                          ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                      ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                      ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                  ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                      ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_pause_qb                                                                                                                                                                                                                                                                ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_pause_qb                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_resume_qb                                                                                                                                                                                                                                                               ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_resume_qb                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_start_qb                                                                                                                                                                                                                                                                ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_start_qb                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|enable                                                                                                                                                                                                                                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|enable                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_timer_freeze                                                                                                                                                                                                                                                            ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_timer_freeze                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_freeze_acc                                                                                                                                                                                                                                                              ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_freeze_acc                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                      ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                      ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                              ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                              ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                   ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                          ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                     ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                          ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                   ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                      ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                          ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                      ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                      ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                  ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                          ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                     ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                     ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                      ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                           ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|wait_latency_counter[0]                                                                                                                                                                           ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|wait_latency_counter[0]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                                                                                                                                                                              ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                              ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.594      ;
; 0.361 ; MySPI:MySPI_instance|SPI_counter[0]                                                                                                                                                                                                                                                                                                  ; MySPI:MySPI_instance|SPI_counter[0]                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[0]                                                                                                                                                                                     ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[0]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                             ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.304 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.871      ;
; 0.306 ; sdram_control:sdram_control_inst|mDATAOUT[13]                                                                                                                                                         ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.877      ;
; 0.326 ; sdram_control:sdram_control_inst|mDATAOUT[14]                                                                                                                                                         ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.897      ;
; 0.328 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.895      ;
; 0.330 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.898      ;
; 0.344 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.354 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.922      ;
; 0.357 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                           ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.593      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.593      ;
; 0.358 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.371 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.590      ;
; 0.372 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                   ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sdram_control:sdram_control_inst|mADDR[1]                                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                                             ; sdram_control:sdram_control_inst|SA[11]                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sdram_control:sdram_control_inst|command:u_command|SA[10]                                                                                                                                             ; sdram_control:sdram_control_inst|SA[10]                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sdram_control:sdram_control_inst|mADDR[6]                                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                              ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                                             ; sdram_control:sdram_control_inst|SA[12]                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                   ; sdram_control:sdram_control_inst|command:u_command|command_delay[5]                                                                                                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|command_delay[5]                                                                                                                                   ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                                   ; sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|mADDR[5]                                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[8]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[7]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[2]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                   ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[9]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sdram_control:sdram_control_inst|mADDR[4]                                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.383 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.951      ;
; 0.386 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.605      ;
; 0.386 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 0.887      ;
; 0.388 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 0.889      ;
; 0.389 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.608      ;
; 0.391 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.610      ;
; 0.393 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.395 ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                                   ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 0.896      ;
; 0.397 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.616      ;
; 0.397 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.616      ;
; 0.398 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 0.899      ;
; 0.398 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.617      ;
; 0.399 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.967      ;
; 0.400 ; sdram_control:sdram_control_inst|rWR1_ADDR[22]                                                                                                                                                        ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.620      ;
; 0.400 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.619      ;
; 0.404 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.623      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.342 ; wait_dly                                                                                                                                                                         ; wait_dly                                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.INIT                                                                ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.INIT                                                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.START                                                               ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.START                                                               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line45|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line45|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line23|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line23|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line23|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line23|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|color_bit                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|color_bit                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|done_move_reg                                                 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|done_move_reg                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|jump_reg                                                      ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|jump_reg                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line12|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line12|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line12|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line12|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line12|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line12|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[6][8]                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[6][8]                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[5][8]                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[5][8]                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[5][7]                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[5][7]                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line12|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line12|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line12|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line12|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|loading_buf                                                                                                           ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|loading_buf                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|no_data_yet                                                                                                           ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|no_data_yet                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line50|err[3]                                          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line50|err[3]                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line50|err[2]                                          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line50|err[2]                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line12|err[3]                                          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line12|err[3]                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line12|state                                           ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line12|state                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|err[2]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|err[2]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|err[1]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|err[1]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line64|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line64|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line64|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line64|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line06|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line06|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|RGB_state.01                                                                                     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|RGB_state.01                                                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|in_game_RGB:testcool|pause_play                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|in_game_RGB:testcool|pause_play                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_bit                                                                 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_bit                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[5]                                                         ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[5]                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[7]                                                         ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[7]                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[9]                                                         ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[9]                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[10]                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[10]                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line50|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line50|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line50|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line50|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line64|err[3]                                          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line64|err[3]                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line64|err[2]                                          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line64|err[2]                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|err[1]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|err[1]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|err[2]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|err[2]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line06|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line06|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line06|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line06|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP                                                                ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP                                                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END                                                                 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER                                                              ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE                                                                ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE                                                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.GAMEOVER                                                             ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.GAMEOVER                                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.PAUSE                                                                ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.PAUSE                                                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.RESUME                                                               ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.RESUME                                                               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[3]                                                                      ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[3]                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[2]                                                                      ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[2]                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[1]                                                                      ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[1]                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[8]                                                                      ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[8]                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[6]                                                                      ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[6]                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[7]                                                                      ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[7]                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[4]                                                                      ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[4]                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[3]                                                                      ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[3]                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[0]                                                                      ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[0]                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|color_reg[2]                                                     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|color_reg[2]                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|color_reg[1]                                                     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|color_reg[1]                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line45|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line45|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line45|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line45|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line50|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line50|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line50|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line50|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line45|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line45|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line50|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line50|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line50|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line50|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line50|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line50|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line06|state                                           ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line06|state                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line23|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line23|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line23|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line23|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line64|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line64|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line64|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line64|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line64|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line64|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line64|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line64|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06|err[1]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06|err[1]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line12|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line12|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line06|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line06|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.594      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.367 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.601      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.590      ;
; 0.373 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.377 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.596      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[6]                                                        ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.384 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[10]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.602      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.604      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.604      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.603      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.604      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.605      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.606      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.606      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.607      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.609      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[11]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[34]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.400 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.619      ;
; 0.401 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.620      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.632      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.636      ;
; 0.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.645      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.649      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.664      ;
; 0.446 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.665      ;
; 0.447 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.666      ;
; 0.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.669      ;
; 0.486 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[2]                                                        ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.704      ;
; 0.487 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.705      ;
; 0.487 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[5]                                                        ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.705      ;
; 0.487 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.705      ;
; 0.487 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.705      ;
; 0.488 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[14]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.706      ;
; 0.488 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.706      ;
; 0.488 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.706      ;
; 0.489 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[9]                                                        ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.707      ;
; 0.489 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[3]                                                        ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.707      ;
; 0.489 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[29]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.707      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.722      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.727      ;
; 0.510 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.728      ;
; 0.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.729      ;
; 0.512 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.732      ;
; 0.513 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.732      ;
; 0.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.736      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -4.528 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.847     ; 3.242      ;
; -4.528 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.847     ; 3.242      ;
; -4.362 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.914     ; 3.009      ;
; -4.362 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.914     ; 3.009      ;
; -4.347 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.914     ; 2.994      ;
; -4.347 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.914     ; 2.994      ;
; -4.335 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[6]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.860     ; 3.036      ;
; -4.322 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.914     ; 2.969      ;
; -4.322 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.914     ; 2.969      ;
; -4.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[1]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.864     ; 3.007      ;
; -4.305 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oHD                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 3.001      ;
; -4.305 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|mhd                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 3.001      ;
; -4.305 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[10]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 3.001      ;
; -4.305 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[9]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 3.001      ;
; -4.305 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[8]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 3.001      ;
; -4.305 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[7]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 3.001      ;
; -4.305 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[6]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 3.001      ;
; -4.305 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[5]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 3.001      ;
; -4.305 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[4]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 3.001      ;
; -4.305 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[3]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 3.001      ;
; -4.305 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[2]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 3.001      ;
; -4.305 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[1]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 3.001      ;
; -4.305 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[0]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.865     ; 3.001      ;
; -4.293 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[5]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.855     ; 2.999      ;
; -4.167 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[4]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.858     ; 2.870      ;
; -4.167 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[0]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.858     ; 2.870      ;
; -4.150 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.914     ; 2.797      ;
; -4.150 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.914     ; 2.797      ;
; -4.069 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[6]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.512     ; 3.118      ;
; -4.024 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[2]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.850     ; 2.735      ;
; -4.024 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[3]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.511     ; 3.074      ;
; -3.992 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.914     ; 2.639      ;
; -3.992 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.914     ; 2.639      ;
; -3.926 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[0]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.512     ; 2.975      ;
; -3.921 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[0]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.502     ; 2.980      ;
; -3.882 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.914     ; 2.529      ;
; -3.882 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.914     ; 2.529      ;
; -3.860 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[1]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.844     ; 2.577      ;
; -3.860 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oVD                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.844     ; 2.577      ;
; -3.860 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|mvd                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.844     ; 2.577      ;
; -3.860 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|loading_buf                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.844     ; 2.577      ;
; -3.860 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|no_data_yet                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.844     ; 2.577      ;
; -3.811 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[1]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.855     ; 2.517      ;
; -3.795 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[6]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.478     ; 2.878      ;
; -3.795 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[0]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.478     ; 2.878      ;
; -3.795 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[9]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.478     ; 2.878      ;
; -3.795 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[8]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.478     ; 2.878      ;
; -3.795 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[4]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.478     ; 2.878      ;
; -3.795 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[7]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.478     ; 2.878      ;
; -3.795 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[2]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.478     ; 2.878      ;
; -3.795 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[3]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.478     ; 2.878      ;
; -3.795 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[5]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.478     ; 2.878      ;
; -3.795 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[1]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.478     ; 2.878      ;
; -3.791 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[5]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.495     ; 2.857      ;
; -3.791 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[3]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.495     ; 2.857      ;
; -3.791 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[7]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.495     ; 2.857      ;
; -3.783 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[2]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.511     ; 2.833      ;
; -3.729 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[5]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.509     ; 2.781      ;
; -3.723 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[7]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.857     ; 2.427      ;
; -3.723 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[6]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.857     ; 2.427      ;
; -3.723 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[4]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.857     ; 2.427      ;
; -3.687 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[4]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.854     ; 2.394      ;
; -3.687 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[3]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.854     ; 2.394      ;
; -3.687 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[2]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.854     ; 2.394      ;
; -3.684 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[7]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.854     ; 2.391      ;
; 28.099 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.170      ; 2.303      ;
; 28.099 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.170      ; 2.303      ;
; 28.099 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.170      ; 2.303      ;
; 28.099 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.170      ; 2.303      ;
; 28.159 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 2.345      ;
; 28.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 2.052      ;
; 28.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 2.052      ;
; 28.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 2.052      ;
; 28.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 2.052      ;
; 28.178 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.170      ; 2.224      ;
; 28.178 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.170      ; 2.224      ;
; 28.178 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.170      ; 2.224      ;
; 28.178 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.170      ; 2.224      ;
; 28.178 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.170      ; 2.224      ;
; 28.178 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.170      ; 2.224      ;
; 28.178 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.170      ; 2.224      ;
; 28.178 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.170      ; 2.224      ;
; 28.198 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.193      ; 2.227      ;
; 28.198 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.193      ; 2.227      ;
; 28.198 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.193      ; 2.227      ;
; 28.198 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.193      ; 2.227      ;
; 28.198 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.193      ; 2.227      ;
; 28.198 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.193      ; 2.227      ;
; 28.198 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.193      ; 2.227      ;
; 28.198 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.193      ; 2.227      ;
; 28.215 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.193      ; 2.210      ;
; 28.215 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.193      ; 2.210      ;
; 28.215 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.193      ; 2.210      ;
; 28.215 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.193      ; 2.210      ;
; 28.244 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 2.260      ;
; 28.281 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.196      ; 2.246      ;
; 28.284 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.196      ; 2.243      ;
; 28.487 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 1.748      ;
; 28.487 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 1.748      ;
; 28.487 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 1.748      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.393 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.883     ; 1.679      ;
; -2.041 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.531     ; 1.679      ;
; 2.407  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.411      ;
; 2.407  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.411      ;
; 2.407  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.411      ;
; 2.407  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.411      ;
; 2.407  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.411      ;
; 2.407  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.411      ;
; 2.407  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.411      ;
; 2.407  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.411      ;
; 2.407  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.411      ;
; 2.407  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.411      ;
; 2.407  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.411      ;
; 2.407  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.411      ;
; 2.407  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.411      ;
; 2.407  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.411      ;
; 2.407  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.411      ;
; 2.407  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.061     ; 5.411      ;
; 2.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.407      ;
; 2.566  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.185      ;
; 2.566  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.185      ;
; 2.566  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.185      ;
; 2.566  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.185      ;
; 2.566  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.185      ;
; 2.566  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.185      ;
; 2.566  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.185      ;
; 2.566  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.185      ;
; 2.566  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.185      ;
; 2.566  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.185      ;
; 2.566  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.185      ;
; 2.566  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.185      ;
; 2.566  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.185      ;
; 2.566  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.185      ;
; 2.566  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.185      ;
; 2.566  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.185      ;
; 2.577  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.174      ;
; 2.577  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.174      ;
; 2.577  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.174      ;
; 2.577  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.174      ;
; 2.577  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.174      ;
; 2.577  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.174      ;
; 2.577  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.174      ;
; 2.577  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.174      ;
; 2.577  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.174      ;
; 2.577  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.174      ;
; 2.577  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.174      ;
; 2.577  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.174      ;
; 2.577  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.174      ;
; 2.577  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.174      ;
; 2.577  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.174      ;
; 2.577  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.174      ;
; 2.589  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.162      ;
; 2.589  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.162      ;
; 2.589  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.162      ;
; 2.589  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.162      ;
; 2.589  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.162      ;
; 2.589  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.162      ;
; 2.589  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.162      ;
; 2.589  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.162      ;
; 2.589  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.162      ;
; 2.589  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.162      ;
; 2.589  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.162      ;
; 2.589  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.162      ;
; 2.589  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.162      ;
; 2.589  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.162      ;
; 2.589  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.162      ;
; 2.589  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.128     ; 5.162      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 4.989      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.318     ; 4.992      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 4.994      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[3]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.317     ; 4.993      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[4]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.317     ; 4.993      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[5]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.317     ; 4.993      ;
; 2.635  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[7]                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.317     ; 4.993      ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.183  ; reset_delay:reset_delay_inst|cont[26]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 4.993      ;
; 5.183  ; reset_delay:reset_delay_inst|cont[26]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 4.993      ;
; 5.342  ; reset_delay:reset_delay_inst|cont[25]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.114      ; 4.767      ;
; 5.342  ; reset_delay:reset_delay_inst|cont[25]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.114      ; 4.767      ;
; 5.353  ; reset_delay:reset_delay_inst|cont[23]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.114      ; 4.756      ;
; 5.353  ; reset_delay:reset_delay_inst|cont[23]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.114      ; 4.756      ;
; 5.365  ; reset_delay:reset_delay_inst|cont[24]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.114      ; 4.744      ;
; 5.365  ; reset_delay:reset_delay_inst|cont[24]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.114      ; 4.744      ;
; 5.542  ; reset_delay:reset_delay_inst|cont[22]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.114      ; 4.567      ;
; 5.542  ; reset_delay:reset_delay_inst|cont[22]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.114      ; 4.567      ;
; 5.694  ; reset_delay:reset_delay_inst|cont[21]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.114      ; 4.415      ;
; 5.694  ; reset_delay:reset_delay_inst|cont[21]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.114      ; 4.415      ;
; 5.805  ; reset_delay:reset_delay_inst|cont[20]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.114      ; 4.304      ;
; 5.805  ; reset_delay:reset_delay_inst|cont[20]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.114      ; 4.304      ;
; 15.048 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.225      ; 5.106      ;
; 15.048 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.225      ; 5.106      ;
; 15.048 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.225      ; 5.106      ;
; 15.048 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.225      ; 5.106      ;
; 15.048 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.225      ; 5.106      ;
; 15.048 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.225      ; 5.106      ;
; 15.048 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.225      ; 5.106      ;
; 15.048 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.225      ; 5.106      ;
; 15.188 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_byteenable[3]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.737      ;
; 15.188 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_byteenable[2]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.737      ;
; 15.188 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_byteenable[0]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.737      ;
; 15.188 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_byteenable[1]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.737      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[8]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.731      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[9]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.731      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[12]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.731      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.731      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[2]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.731      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.734      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|F_pc[11]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.739      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|F_pc[12]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.739      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|F_pc[10]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.739      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|F_pc[8]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.739      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[13]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.739      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[19]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.739      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[12]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.739      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[11]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.739      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[10]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.739      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[8]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.739      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_LEDS:leds|data_out[7]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.744      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_LEDS:leds|data_out[6]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.730      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_LEDS:leds|data_out[5]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.744      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_LEDS:leds|data_out[4]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.744      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_LEDS:leds|data_out[1]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.744      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_LEDS:leds|data_out[0]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.744      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 4.749      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 4.749      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.748      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.748      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.748      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.736      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.736      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.736      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.736      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.736      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.736      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_single_step_mode           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.731      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.731      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.731      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.731      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.747      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.747      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|av_readdata_pre[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.747      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|readdata[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 4.749      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.744      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.731      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|av_readdata_pre[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 4.749      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.744      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.744      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.731      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[4]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.744      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|av_readdata_pre[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.744      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[5]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.744      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|av_readdata_pre[6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.748      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|av_readdata_pre[6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 4.749      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[6]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.730      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|av_readdata_pre[8]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 4.749      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|av_readdata_pre[9]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 4.749      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|av_readdata_pre[10]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.747      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.748      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|av_readdata_pre[10]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.748      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|av_readdata_pre[12]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.747      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|av_readdata_pre[20]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.747      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.736      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.736      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.736      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.736      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.736      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.736      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.748      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 4.749      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 4.749      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.748      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|av_readdata_pre[7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.730      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|av_readdata_pre[7]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.747      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[7]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.744      ;
; 15.189 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.731      ;
+--------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.508 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 1.678      ;
; 48.621 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 1.567      ;
; 48.621 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 1.567      ;
; 97.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.019      ;
; 98.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.902      ;
; 98.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.902      ;
; 98.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.902      ;
; 98.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.902      ;
; 98.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.902      ;
; 98.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.902      ;
; 98.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.902      ;
; 98.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.902      ;
; 98.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.902      ;
; 98.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.902      ;
; 98.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.902      ;
; 98.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.902      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.857      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.857      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.857      ;
; 98.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.725      ;
; 98.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.648      ;
; 98.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.648      ;
; 98.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.648      ;
; 98.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.648      ;
; 98.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.648      ;
; 98.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.648      ;
; 98.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.648      ;
; 98.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.648      ;
; 98.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.648      ;
; 98.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.648      ;
; 98.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.648      ;
; 98.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.648      ;
; 98.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.624      ;
; 98.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.624      ;
; 98.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.624      ;
; 98.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.624      ;
; 98.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.624      ;
; 98.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.624      ;
; 98.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.624      ;
; 98.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.624      ;
; 98.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.624      ;
; 98.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.624      ;
; 98.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.624      ;
; 98.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.624      ;
; 98.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.618      ;
; 98.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.618      ;
; 98.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.618      ;
; 98.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.618      ;
; 98.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.618      ;
; 98.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.618      ;
; 98.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.618      ;
; 98.323 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.611      ;
; 98.323 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.611      ;
; 98.323 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.611      ;
; 98.323 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.611      ;
; 98.323 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.611      ;
; 98.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.567      ;
; 98.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.567      ;
; 98.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.567      ;
; 98.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.567      ;
; 98.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.567      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.402      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.402      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.402      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.402      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.402      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.402      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.402      ;
; 98.661 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.273      ;
; 98.661 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.273      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.703 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.299      ;
; 0.703 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.299      ;
; 0.703 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.299      ;
; 0.703 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.299      ;
; 0.703 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.299      ;
; 1.078 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.299      ;
; 1.078 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.299      ;
; 1.078 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.299      ;
; 1.078 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.299      ;
; 1.078 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.299      ;
; 1.078 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.299      ;
; 1.078 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.299      ;
; 1.078 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.299      ;
; 1.078 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.299      ;
; 1.248 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.470      ;
; 1.248 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.470      ;
; 1.248 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.470      ;
; 1.248 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.470      ;
; 1.248 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.470      ;
; 1.248 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.470      ;
; 1.248 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.470      ;
; 1.248 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.470      ;
; 1.248 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.470      ;
; 1.501 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.716      ;
; 1.501 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.716      ;
; 1.501 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.716      ;
; 1.501 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.716      ;
; 1.524 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.739      ;
; 1.545 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.749      ;
; 1.545 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.749      ;
; 1.545 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.749      ;
; 1.545 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.749      ;
; 1.545 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.749      ;
; 1.545 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.749      ;
; 1.545 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.749      ;
; 1.549 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.753      ;
; 1.549 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.753      ;
; 1.549 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.753      ;
; 1.549 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.753      ;
; 1.549 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.753      ;
; 1.549 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.753      ;
; 1.549 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.753      ;
; 1.549 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.753      ;
; 1.549 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.753      ;
; 1.549 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.753      ;
; 1.549 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.753      ;
; 1.549 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.753      ;
; 1.549 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.753      ;
; 1.549 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.753      ;
; 2.398 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.662      ;
; 2.398 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[15]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.662      ;
; 2.398 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[14]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.662      ;
; 2.398 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[13]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.662      ;
; 2.398 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[12]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.662      ;
; 2.398 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[11]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.662      ;
; 2.398 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[10]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.662      ;
; 2.398 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[9]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.662      ;
; 2.398 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[8]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.662      ;
; 2.398 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[7]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.662      ;
; 2.398 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.662      ;
; 2.398 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.662      ;
; 2.398 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.662      ;
; 2.398 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.662      ;
; 2.398 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.662      ;
; 2.398 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.662      ;
; 2.429 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|step[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 2.692      ;
; 2.429 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|step[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 2.692      ;
; 2.608 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[9]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 2.856      ;
; 2.608 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[8]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 2.856      ;
; 2.608 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[5]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 2.856      ;
; 2.608 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[2]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 2.856      ;
; 2.608 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[1]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 2.856      ;
; 2.608 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[0]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 2.856      ;
; 2.711 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[7]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 2.969      ;
; 2.711 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[6]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 2.969      ;
; 2.711 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[4]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 2.969      ;
; 2.711 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[3]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 2.969      ;
; 2.991 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.456     ; 2.692      ;
; 2.991 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|step_i2c_clk                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.456     ; 2.692      ;
; 4.175 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|readdata[1]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 4.406      ;
; 4.175 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.404      ;
; 4.175 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.404      ;
; 4.175 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.404      ;
; 4.175 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.404      ;
; 4.175 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.404      ;
; 4.175 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.404      ;
; 4.175 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.404      ;
; 4.175 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.404      ;
; 4.175 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.404      ;
; 4.175 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.404      ;
; 4.175 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.404      ;
; 4.175 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.404      ;
; 4.175 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.404      ;
; 4.175 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.404      ;
; 4.176 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|period_l_register[9]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 4.407      ;
; 4.176 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|period_l_register[12]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 4.407      ;
; 4.176 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|period_l_register[13]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 4.407      ;
; 4.176 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|period_l_register[14]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 4.406      ;
; 4.176 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[15]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 4.408      ;
; 4.176 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[31]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 4.408      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.900 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.119      ;
; 0.947 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.310      ; 1.565      ;
; 1.225 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.810      ;
; 1.225 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.810      ;
; 1.225 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.810      ;
; 1.304 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.523      ;
; 1.304 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.523      ;
; 1.304 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.523      ;
; 1.304 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.523      ;
; 1.304 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.523      ;
; 1.307 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.526      ;
; 1.307 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.526      ;
; 1.307 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.526      ;
; 1.307 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.526      ;
; 1.307 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.526      ;
; 1.313 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 1.565      ;
; 1.360 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.579      ;
; 1.360 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.579      ;
; 1.360 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.579      ;
; 1.360 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.579      ;
; 1.360 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.579      ;
; 1.360 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.579      ;
; 1.360 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.579      ;
; 1.360 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.579      ;
; 1.360 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.579      ;
; 1.360 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.579      ;
; 1.360 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.579      ;
; 1.360 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.579      ;
; 1.364 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.583      ;
; 1.445 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.024      ;
; 1.445 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.024      ;
; 1.445 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.024      ;
; 1.445 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.024      ;
; 1.445 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.024      ;
; 1.445 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.024      ;
; 1.445 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.024      ;
; 1.445 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.024      ;
; 1.591 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.810      ;
; 1.591 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.810      ;
; 1.591 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.810      ;
; 1.591 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.810      ;
; 1.591 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.810      ;
; 1.591 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.810      ;
; 1.591 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.810      ;
; 1.591 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.810      ;
; 1.591 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.810      ;
; 1.591 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.810      ;
; 1.591 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.810      ;
; 1.607 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.822      ;
; 1.607 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.822      ;
; 1.607 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.822      ;
; 1.607 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.822      ;
; 1.607 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.822      ;
; 1.607 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.822      ;
; 1.607 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.822      ;
; 1.607 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.822      ;
; 1.607 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.822      ;
; 1.607 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.822      ;
; 1.607 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.822      ;
; 1.607 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.822      ;
; 1.607 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.822      ;
; 1.607 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.822      ;
; 1.607 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.822      ;
; 1.625 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.841      ;
; 1.625 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.841      ;
; 1.625 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.841      ;
; 1.625 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.841      ;
; 1.625 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.841      ;
; 1.625 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.841      ;
; 1.625 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.841      ;
; 1.625 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.841      ;
; 1.625 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.841      ;
; 1.625 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.841      ;
; 1.625 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.841      ;
; 1.625 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.841      ;
; 1.811 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.024      ;
; 1.811 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.024      ;
; 1.811 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.024      ;
; 2.117 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.333      ;
; 3.679 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.517     ; 2.419      ;
; 3.835 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 2.639      ;
; 3.879 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.517     ; 2.619      ;
; 3.985 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.517     ; 2.725      ;
; 4.045 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.883     ; 2.419      ;
; 4.130 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.517     ; 2.870      ;
; 4.201 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.819     ; 2.639      ;
; 4.245 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.883     ; 2.619      ;
; 4.300 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.517     ; 3.040      ;
; 4.312 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.517     ; 3.052      ;
; 4.351 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.883     ; 2.725      ;
; 4.496 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.883     ; 2.870      ;
; 4.666 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.883     ; 3.040      ;
; 4.678 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.883     ; 3.052      ;
; 5.310 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.504     ; 4.063      ;
; 5.310 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.504     ; 4.063      ;
; 5.310 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.504     ; 4.063      ;
; 5.310 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.504     ; 4.063      ;
; 5.334 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.519     ; 4.072      ;
; 5.334 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.518     ; 4.073      ;
; 5.334 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.519     ; 4.072      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.913  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.131      ;
; 0.913  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.131      ;
; 1.057  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.275      ;
; 1.057  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.275      ;
; 1.057  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.275      ;
; 1.057  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.275      ;
; 1.057  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.275      ;
; 1.057  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.275      ;
; 1.057  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.275      ;
; 1.235  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.452      ;
; 1.235  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.452      ;
; 1.235  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.452      ;
; 1.235  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.452      ;
; 1.235  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.452      ;
; 1.254  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.473      ;
; 1.254  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.473      ;
; 1.254  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.473      ;
; 1.254  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.473      ;
; 1.254  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.473      ;
; 1.254  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.473      ;
; 1.254  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.473      ;
; 1.254  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.473      ;
; 1.254  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.473      ;
; 1.254  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.473      ;
; 1.254  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.473      ;
; 1.254  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.473      ;
; 1.265  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.484      ;
; 1.265  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.484      ;
; 1.265  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.484      ;
; 1.265  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.484      ;
; 1.265  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.484      ;
; 1.272  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.486      ;
; 1.272  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.486      ;
; 1.272  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.486      ;
; 1.272  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.486      ;
; 1.272  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.486      ;
; 1.272  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.486      ;
; 1.272  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.486      ;
; 1.292  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.505      ;
; 1.292  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.505      ;
; 1.292  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.505      ;
; 1.292  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.505      ;
; 1.292  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.505      ;
; 1.292  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.505      ;
; 1.292  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.505      ;
; 1.292  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.505      ;
; 1.292  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.505      ;
; 1.292  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.505      ;
; 1.292  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.505      ;
; 1.292  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.505      ;
; 1.372  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.578      ;
; 1.502  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.723      ;
; 1.502  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.723      ;
; 1.502  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.723      ;
; 1.543  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.759      ;
; 1.543  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.759      ;
; 1.543  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.759      ;
; 1.543  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.759      ;
; 1.543  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.759      ;
; 1.543  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.759      ;
; 1.543  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.759      ;
; 1.543  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.759      ;
; 1.543  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.759      ;
; 1.543  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.759      ;
; 1.543  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.759      ;
; 1.543  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.759      ;
; 1.653  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.872      ;
; 50.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.316      ; 1.452      ;
; 50.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.316      ; 1.452      ;
; 51.040 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.315      ; 1.532      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.998 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.584      ;
; 0.998 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.584      ;
; 0.998 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.584      ;
; 0.998 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.584      ;
; 0.998 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.584      ;
; 0.998 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.584      ;
; 0.998 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.584      ;
; 0.998 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.584      ;
; 0.998 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.584      ;
; 1.067 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[4]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.285      ;
; 1.067 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.285      ;
; 1.067 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.285      ;
; 1.067 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.285      ;
; 1.067 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.285      ;
; 1.067 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.285      ;
; 1.067 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.285      ;
; 1.067 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.285      ;
; 1.067 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.285      ;
; 1.153 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.372      ;
; 1.153 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.372      ;
; 1.273 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.841      ;
; 1.273 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.841      ;
; 1.273 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.841      ;
; 1.273 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.841      ;
; 1.273 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.841      ;
; 1.273 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.841      ;
; 1.273 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.841      ;
; 1.273 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.841      ;
; 1.303 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.522      ;
; 1.303 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.522      ;
; 1.303 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.522      ;
; 1.303 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.522      ;
; 1.342 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.561      ;
; 1.342 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.561      ;
; 1.342 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.561      ;
; 1.342 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.561      ;
; 1.342 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.561      ;
; 1.342 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.561      ;
; 1.342 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.561      ;
; 1.342 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.561      ;
; 1.342 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.561      ;
; 1.342 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.561      ;
; 1.342 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.561      ;
; 1.342 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.561      ;
; 1.342 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.561      ;
; 1.342 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.561      ;
; 1.558 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 2.060      ;
; 1.563 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 2.073      ;
; 1.574 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 2.076      ;
; 1.581 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 2.052      ;
; 1.581 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 2.052      ;
; 1.581 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 2.052      ;
; 1.581 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 2.052      ;
; 1.584 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 2.055      ;
; 1.584 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 2.055      ;
; 1.584 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 2.055      ;
; 1.584 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 2.055      ;
; 1.584 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 2.055      ;
; 1.584 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 2.055      ;
; 1.584 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 2.055      ;
; 1.584 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 2.055      ;
; 1.589 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.068      ;
; 1.589 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.068      ;
; 1.589 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.068      ;
; 1.589 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.068      ;
; 1.589 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.068      ;
; 1.589 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.068      ;
; 1.589 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.068      ;
; 1.589 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.068      ;
; 1.613 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.841      ;
; 1.613 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.841      ;
; 1.613 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.841      ;
; 1.613 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.841      ;
; 1.628 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 2.138      ;
; 1.664 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.143      ;
; 1.664 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.143      ;
; 1.664 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.143      ;
; 1.664 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.143      ;
; 3.227 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[5]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.987     ; 2.486      ;
; 3.235 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[5]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.973     ; 2.508      ;
; 3.235 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[3]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.973     ; 2.508      ;
; 3.235 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[7]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.973     ; 2.508      ;
; 3.243 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[4]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.347     ; 2.142      ;
; 3.243 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[3]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.347     ; 2.142      ;
; 3.243 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[2]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.347     ; 2.142      ;
; 3.246 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[7]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.347     ; 2.145      ;
; 3.247 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[2]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.989     ; 2.504      ;
; 3.248 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[6]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.955     ; 2.539      ;
; 3.248 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[0]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.955     ; 2.539      ;
; 3.248 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[9]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.955     ; 2.539      ;
; 3.248 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[8]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.955     ; 2.539      ;
; 3.248 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[4]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.955     ; 2.539      ;
; 3.248 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[7]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.955     ; 2.539      ;
; 3.248 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[2]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.955     ; 2.539      ;
; 3.248 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[3]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.955     ; 2.539      ;
; 3.248 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[5]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.955     ; 2.539      ;
; 3.248 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[1]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.955     ; 2.539      ;
; 3.330 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[7]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.350     ; 2.226      ;
; 3.330 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[6]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.350     ; 2.226      ;
; 3.330 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[4]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.350     ; 2.226      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg          ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_we_reg          ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0     ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_we_reg          ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[12]                                                                                                                                                         ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[2]                                                                                                                                                          ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[7]                                                                                                                                                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CKE                                                                                                                                                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CS_N                                                                                                                                                                 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[0]                                                                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[1]                                                                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|PM_STOP                                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[11]                                                                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[12]                                                                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[5]                                                                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[7]                                                                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[8]                                                                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[9]                                                                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.482 ; 9.712        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ;
; 9.483 ; 9.713        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.483 ; 9.713        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.483 ; 9.713        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.483 ; 9.713        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.483 ; 9.713        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.483 ; 9.713        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.483 ; 9.713        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.483 ; 9.713        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.483 ; 9.713        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                                                                      ;
; 9.483 ; 9.713        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a14~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.483 ; 9.713        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.483 ; 9.713        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                                                                            ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                   ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                        ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                      ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a10~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                                                                            ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                                                                      ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a19~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                                                                            ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                                                                      ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                                                                            ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                                                                      ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a29~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a29~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                                                                            ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a6~porta_bytena_reg0                                                                                                                                                                                                        ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                        ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                                             ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                                                                      ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a15~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                                                                            ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                                      ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a28~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                                                                            ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                                                                      ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a30~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                                                                            ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                        ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                        ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                             ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                   ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                        ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                            ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                            ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                            ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                            ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                            ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                            ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                            ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                            ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                      ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                            ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                                                      ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a20~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                                                                            ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                                                                      ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a22~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a17~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a18~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a1~porta_bytena_reg0                                                                                                                                                                                                        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                                                                        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                                                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a24~porta_bytena_reg0                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                           ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                           ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                           ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                           ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                           ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                           ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                            ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                            ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                            ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                            ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                            ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                            ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0  ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0  ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                            ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                           ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                           ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                           ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                           ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                           ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                           ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                           ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                           ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                            ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                            ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                            ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0 ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[2]                                                                      ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[3]                                                                      ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[6]                                                                      ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[8]                                                                      ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|state                                                                       ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[0]                                                                   ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[10]                                                                  ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[1]                                                                   ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[2]                                                                   ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[3]                                                                   ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[4]                                                                   ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[5]                                                                   ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[6]                                                                   ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[7]                                                                   ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[8]                                                                   ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[9]                                                                   ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|err[0]                                                                      ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|state                                                                       ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|down                                                                        ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|dy[3]                                                                       ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|dy[4]                                                                       ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|dy[5]                                                                       ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|dy[6]                                                                       ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|dy[7]                                                                       ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|dy[8]                                                                       ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[10]                                                                     ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[4]                                                                      ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[5]                                                                      ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[7]                                                                      ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[9]                                                                      ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[0]                                                                      ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[10]                                                                     ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[1]                                                                      ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[2]                                                                      ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[3]                                                                      ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[4]                                                                      ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[5]                                                                      ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[6]                                                                      ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[7]                                                                      ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[8]                                                                      ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[9]                                                                      ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_plus[0]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_plus[1]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_plus[2]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_plus[3]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_plus[4]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_plus[5]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_plus[6]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_plus[7]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_plus[8]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_plus[9]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|y_plus[0]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|y_plus[1]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|y_plus[2]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|y_plus[3]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|y_plus[4]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|y_plus[5]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|y_plus[6]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|y_plus[7]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|y_plus[8]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|y_plus[9]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|x_line[0]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|x_line[10]                                                                  ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|x_line[1]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|x_line[2]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|x_line[3]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|x_line[4]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|x_line[5]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|x_line[6]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|x_line[7]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|x_line[8]                                                                   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|x_line[9]                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.539 ; 49.755       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ;
; 49.539 ; 49.755       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                    ;
; 49.539 ; 49.755       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                   ;
; 49.573 ; 49.757       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.573 ; 49.757       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.573 ; 49.757       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22]                                                       ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23]                                                       ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24]                                                       ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25]                                                       ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[26]                                                       ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27]                                                       ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28]                                                       ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[29]                                                       ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[30]                                                       ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[4]                                                        ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[5]                                                        ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[6]                                                        ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                               ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                         ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                         ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                        ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                        ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                        ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                        ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                        ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                        ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                        ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                        ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                        ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                        ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                    ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                   ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                   ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                   ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                   ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                   ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                   ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                    ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                    ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                    ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                    ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                   ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                   ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                  ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                  ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                       ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                       ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                       ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                         ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                           ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                           ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                           ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                           ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                           ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                           ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                  ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                  ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                  ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[18]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[21]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[32]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 4.870  ; 5.562  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 3.415  ; 4.120  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 1.317  ; 1.817  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 1.626  ; 2.179  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; 4.870  ; 5.562  ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 2.146  ; 2.693  ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; 2.146  ; 2.693  ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; -0.428 ; -0.177 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 3.116  ; 3.646  ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.991  ; 1.202  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; -0.254 ; -0.008 ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.392  ; 0.566  ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.991  ; 1.202  ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.639  ; 0.794  ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 6.698  ; 7.342  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 6.698  ; 7.342  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.832  ; 5.530  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.283  ; 3.779  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.302  ; 3.799  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 4.402  ; 5.000  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 4.211  ; 4.742  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.735  ; 4.212  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.291  ; 3.788  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.308  ; 3.804  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 4.257  ; 4.867  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.547  ; 4.049  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.923  ; 4.407  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.589  ; 4.093  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.559  ; 4.059  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.581  ; 4.081  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 4.832  ; 5.530  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 4.736  ; 5.418  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.790  ; 4.268  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.711  ; 1.895  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 7.033  ; 7.211  ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -0.952 ; -1.433 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -2.066 ; -2.701 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -0.952 ; -1.433 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -1.253 ; -1.782 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; -2.040 ; -2.599 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 0.736  ; 0.478  ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; -1.764 ; -2.298 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.736  ; 0.478  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -1.555 ; -2.080 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.717  ; 0.497  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.714  ; 0.451  ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.641  ; 0.431  ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.433  ; 0.251  ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.717  ; 0.497  ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -3.923 ; -4.515 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -3.923 ; -4.515 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; -2.612 ; -3.087 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -2.612 ; -3.087 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -2.630 ; -3.106 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -3.696 ; -4.281 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -3.505 ; -4.013 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -3.047 ; -3.503 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -2.620 ; -3.095 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -2.637 ; -3.111 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -3.545 ; -4.132 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -2.862 ; -3.346 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -3.224 ; -3.689 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -2.903 ; -3.388 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -2.874 ; -3.356 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -2.896 ; -3.377 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -4.109 ; -4.790 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -4.017 ; -4.682 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -3.099 ; -3.557 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.840  ; 0.670  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -1.038 ; -1.190 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 6.983  ; 6.936  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 6.983  ; 6.936  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 7.463  ; 7.449  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 6.944  ; 6.675  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 4.597  ; 4.541  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 5.231  ; 5.232  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.490  ; 4.473  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 4.725  ; 4.721  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 5.204  ; 5.211  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.649  ; 4.601  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 4.983  ; 4.932  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 6.944  ; 6.675  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 7.117  ; 6.787  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 4.257  ; 4.219  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 7.117  ; 6.787  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 4.270  ; 4.208  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 5.757  ; 5.711  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 4.539  ; 4.466  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 4.208  ; 4.167  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.654  ; 4.618  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 4.694  ; 4.639  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.963  ; 4.922  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 4.902  ; 4.883  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.688  ; 4.656  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.784  ; 4.722  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.902  ; 4.883  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.616  ; 4.571  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.745  ; 4.693  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 4.277  ; 4.221  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.562  ; 4.528  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.874  ; 4.837  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 4.761  ; 4.760  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 13.000 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.929 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 6.136  ; 6.285  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 5.555  ; 5.548  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 5.536  ; 5.528  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 5.797  ; 5.879  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 4.176  ; 4.196  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 4.662  ; 4.702  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 4.606  ; 4.622  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 4.219  ; 4.236  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 4.913  ; 4.963  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 6.136  ; 6.285  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 5.352  ; 5.372  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 4.901  ; 4.919  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.530  ; 5.617  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 5.256  ; 5.369  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 5.310  ; 5.360  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 5.282  ; 5.360  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 5.310  ; 5.349  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 4.357  ; 4.359  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 3.564  ; 3.518  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 5.697  ; 5.353  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 7.262  ; 7.350  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 5.787  ; 5.745  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 6.648  ; 6.617  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 6.174  ; 6.133  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 6.699  ; 6.829  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 6.451  ; 6.368  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 6.322  ; 6.265  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 6.240  ; 6.168  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 6.422  ; 6.413  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 6.577  ; 6.514  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 6.456  ; 6.498  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 7.262  ; 7.350  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 6.140  ; 6.098  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 6.495  ; 6.332  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 6.215  ; 6.250  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 6.405  ; 6.465  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 5.856  ; 5.870  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 5.362  ; 5.412  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 4.884  ; 4.936  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 5.362  ; 5.412  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.927  ; 4.925  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 4.439  ; 4.444  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.454 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.553 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.856 ; 11.396 ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 6.739  ; 6.691  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 6.739  ; 6.691  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 7.204  ; 7.189  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 3.954  ; 3.935  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 4.057  ; 4.000  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.662  ; 4.660  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 3.954  ; 3.935  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 4.178  ; 4.170  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 4.640  ; 4.644  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.108  ; 4.058  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 4.425  ; 4.372  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 6.386  ; 6.114  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 3.684  ; 3.642  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 3.729  ; 3.688  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 6.555  ; 6.223  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 3.741  ; 3.678  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 5.169  ; 5.121  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 3.999  ; 3.925  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 3.684  ; 3.642  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.113  ; 4.075  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 4.151  ; 4.095  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.406  ; 4.363  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 3.748  ; 3.690  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.143  ; 4.109  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.234  ; 4.171  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.348  ; 4.326  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.073  ; 4.027  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.197  ; 4.144  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 3.748  ; 3.690  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.021  ; 3.985  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.321  ; 4.282  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 4.215  ; 4.210  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.533 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.462 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.650  ; 3.666  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 4.977  ; 4.967  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 4.956  ; 4.945  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 5.206  ; 5.282  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.650  ; 3.666  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 4.117  ; 4.152  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 4.063  ; 4.075  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.692  ; 3.705  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 4.359  ; 4.403  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 5.531  ; 5.671  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 4.782  ; 4.799  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 4.349  ; 4.363  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 4.953  ; 5.034  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 4.685  ; 4.790  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 4.714  ; 4.773  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 4.714  ; 4.784  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 4.739  ; 4.773  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.827  ; 3.826  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 3.064  ; 3.016  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 5.192  ; 4.847  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.780  ; 4.707  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 4.780  ; 4.707  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 5.351  ; 5.290  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.234  ; 5.191  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.763  ; 5.860  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 5.264  ; 5.228  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 5.408  ; 5.337  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 5.301  ; 5.204  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.503  ; 5.466  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 5.604  ; 5.569  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.275  ; 5.284  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 6.227  ; 6.298  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.388  ; 5.316  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 5.036  ; 4.952  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 5.278  ; 5.298  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.380  ; 5.415  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 4.909  ; 4.916  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 4.330  ; 4.377  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 4.330  ; 4.377  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 4.789  ; 4.834  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.374  ; 4.369  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.906  ; 3.907  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.905 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.003 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 8.629  ; 9.171  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.985 ; 5.865 ; 6.511 ; 6.391 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.786 ; 5.666 ; 6.300 ; 6.180 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.877 ; 4.744 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.493 ; 6.371 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.493 ; 6.371 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.877 ; 4.744 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.836 ; 5.716 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.952 ; 5.830 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.276 ; 6.154 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.276 ; 6.154 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.139 ; 5.006 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.483 ; 6.350 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.292 ; 6.159 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.890 ; 5.757 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.890 ; 5.757 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.189 ; 5.056 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.890 ; 5.757 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.890 ; 5.757 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.952 ; 5.830 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.300 ; 4.167 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.879 ; 5.757 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.879 ; 5.757 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.300 ; 4.167 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.243 ; 5.123 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.359 ; 5.237 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.671 ; 5.549 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.671 ; 5.549 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.551 ; 4.418 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.841 ; 5.708 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.658 ; 5.525 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.272 ; 5.139 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.272 ; 5.139 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.599 ; 4.466 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.272 ; 5.139 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.272 ; 5.139 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.359 ; 5.237 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.878     ; 5.011     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.641     ; 6.763     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.641     ; 6.763     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.878     ; 5.011     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.976     ; 6.096     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.067     ; 6.189     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.443     ; 6.565     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.443     ; 6.565     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.159     ; 5.292     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.570     ; 6.703     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.391     ; 6.524     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.009     ; 6.142     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.009     ; 6.142     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.193     ; 5.326     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.009     ; 6.142     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.009     ; 6.142     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.067     ; 6.189     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.295     ; 4.428     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.016     ; 6.138     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.016     ; 6.138     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.295     ; 4.428     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.373     ; 5.493     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.465     ; 5.587     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.825     ; 5.947     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.825     ; 5.947     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.565     ; 4.698     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.919     ; 6.052     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.747     ; 5.880     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.381     ; 5.514     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.381     ; 5.514     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.597     ; 4.730     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.381     ; 5.514     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.381     ; 5.514     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.465     ; 5.587     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 45
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.734 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 71.08 MHz  ; 71.08 MHz       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 106.29 MHz ; 106.29 MHz      ; CLOCK_50                                                 ;      ;
; 179.31 MHz ; 179.31 MHz      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 217.77 MHz ; 217.77 MHz      ; altera_reserved_tck                                      ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.132 ; -13623.488    ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.513 ; -192.735      ;
; CLOCK_50                                                 ; -1.657 ; -36.243       ;
; altera_reserved_tck                                      ; 47.704 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLOCK_50                                                 ; 0.282 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.298 ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.298 ; 0.000         ;
; altera_reserved_tck                                      ; 0.311 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.019 ; -185.951      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.103 ; -3.890        ;
; CLOCK_50                                                 ; 5.694  ; 0.000         ;
; altera_reserved_tck                                      ; 48.728 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLOCK_50                                                 ; 0.647 ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.809 ; 0.000         ;
; altera_reserved_tck                                      ; 0.813 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.914 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.743  ; 0.000         ;
; CLOCK_50                                                 ; 9.484  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.897 ; 0.000         ;
; altera_reserved_tck                                      ; 49.501 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                                                             ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -5.132 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[22] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.651     ; 4.042      ;
; -5.105 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[19] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.651     ; 4.015      ;
; -5.044 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[16] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.651     ; 3.954      ;
; -5.039 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[22] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 3.957      ;
; -5.039 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[22] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 3.957      ;
; -5.012 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[19] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 3.930      ;
; -5.012 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[19] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 3.930      ;
; -5.004 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[23] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.651     ; 3.914      ;
; -4.997 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[18] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.651     ; 3.907      ;
; -4.993 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[22] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 3.911      ;
; -4.974 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[27] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.656     ; 3.879      ;
; -4.966 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[19] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 3.884      ;
; -4.964 ; MySPI:MySPI_instance|ImgNum[1]                                           ; loading                                                                                                             ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.300     ; 4.225      ;
; -4.951 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[16] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 3.869      ;
; -4.951 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[16] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 3.869      ;
; -4.950 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[3]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.872      ;
; -4.929 ; MySPI:MySPI_instance|ImgNum[1]                                           ; wait_dly                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.300     ; 4.190      ;
; -4.914 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[20] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.651     ; 3.824      ;
; -4.911 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[23] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 3.829      ;
; -4.911 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[23] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 3.829      ;
; -4.905 ; MySPI:MySPI_instance|ImgNum[6]                                           ; wait_dly                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 4.157      ;
; -4.905 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[16] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 3.823      ;
; -4.904 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[18] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 3.822      ;
; -4.904 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[18] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 3.822      ;
; -4.898 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[17] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.651     ; 3.808      ;
; -4.889 ; MySPI:MySPI_instance|ImgNum[6]                                           ; loading                                                                                                             ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 4.141      ;
; -4.876 ; MySPI:MySPI_instance|ImgNum[3]                                           ; loading                                                                                                             ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.300     ; 4.137      ;
; -4.876 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[27] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.789      ;
; -4.876 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[27] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.789      ;
; -4.865 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[23] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 3.783      ;
; -4.860 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[26] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.656     ; 3.765      ;
; -4.858 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[18] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 3.776      ;
; -4.857 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[3]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 3.787      ;
; -4.857 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[3]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 3.787      ;
; -4.851 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[27] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.764      ;
; -4.846 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[4]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.768      ;
; -4.841 ; MySPI:MySPI_instance|ImgNum[3]                                           ; wait_dly                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.300     ; 4.102      ;
; -4.835 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[12] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.647     ; 3.749      ;
; -4.822 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[2]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.744      ;
; -4.821 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[20] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 3.739      ;
; -4.821 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[20] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 3.739      ;
; -4.818 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[1]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.740      ;
; -4.811 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[3]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 3.741      ;
; -4.809 ; MySPI:MySPI_instance|ImgNum[5]                                           ; loading                                                                                                             ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 4.061      ;
; -4.805 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[17] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 3.723      ;
; -4.805 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[17] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 3.723      ;
; -4.799 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[15] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.647     ; 3.713      ;
; -4.789 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[8]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.647     ; 3.703      ;
; -4.778 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[21] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.651     ; 3.688      ;
; -4.777 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[24] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.656     ; 3.682      ;
; -4.775 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[14] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.647     ; 3.689      ;
; -4.775 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[20] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 3.693      ;
; -4.771 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[0]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.693      ;
; -4.770 ; MySPI:MySPI_instance|ImgNum[5]                                           ; wait_dly                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 4.022      ;
; -4.762 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[9]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.647     ; 3.676      ;
; -4.759 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[17] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 3.677      ;
; -4.753 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[4]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 3.683      ;
; -4.753 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[4]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 3.683      ;
; -4.743 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[6]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.665      ;
; -4.742 ; MySPI:MySPI_instance|ImgNum[4]                                           ; loading                                                                                                             ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 3.994      ;
; -4.742 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[12] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.664      ;
; -4.742 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[12] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.664      ;
; -4.740 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[5]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.662      ;
; -4.739 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[26] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.652      ;
; -4.738 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[26] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.651      ;
; -4.737 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[26] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.650      ;
; -4.729 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[2]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 3.659      ;
; -4.729 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[2]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 3.659      ;
; -4.724 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[22] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.INIT   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 3.957      ;
; -4.723 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[1]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 3.653      ;
; -4.723 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[1]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 3.653      ;
; -4.723 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[25] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.656     ; 3.628      ;
; -4.722 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[22] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.START  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 3.955      ;
; -4.719 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[13] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.647     ; 3.633      ;
; -4.714 ; MySPI:MySPI_instance|ImgNum[2]                                           ; loading                                                                                                             ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.300     ; 3.975      ;
; -4.707 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[4]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 3.637      ;
; -4.706 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[15] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.628      ;
; -4.706 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[15] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.628      ;
; -4.703 ; MySPI:MySPI_instance|ImgNum[4]                                           ; wait_dly                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 3.955      ;
; -4.702 ; MySPI:MySPI_instance|ImgNum[0]                                           ; loading                                                                                                             ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.300     ; 3.963      ;
; -4.697 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[19] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.INIT   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 3.930      ;
; -4.696 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[12] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.618      ;
; -4.695 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[1]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 3.625      ;
; -4.695 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[19] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.START  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 3.928      ;
; -4.693 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[8]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.615      ;
; -4.693 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[8]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.615      ;
; -4.690 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[2]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 3.620      ;
; -4.682 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[14] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.604      ;
; -4.682 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[14] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.604      ;
; -4.679 ; MySPI:MySPI_instance|ImgNum[2]                                           ; wait_dly                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.300     ; 3.940      ;
; -4.678 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[0]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 3.608      ;
; -4.678 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[0]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.631     ; 3.608      ;
; -4.675 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[21] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 3.593      ;
; -4.675 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[21] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.643     ; 3.593      ;
; -4.672 ; MySPI:MySPI_instance|ImgNum[7]                                           ; loading                                                                                                             ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.309     ; 3.924      ;
; -4.669 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[9]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.591      ;
; -4.669 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[9]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.591      ;
; -4.667 ; MySPI:MySPI_instance|ImgNum[0]                                           ; wait_dly                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.300     ; 3.928      ;
; -4.666 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[15] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.588      ;
; -4.666 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[8]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.588      ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+--------+--------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -4.513 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.773     ; 3.909      ;
; -4.512 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.773     ; 3.908      ;
; -4.511 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.773     ; 3.907      ;
; -4.511 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.773     ; 3.907      ;
; -4.503 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.774     ; 3.898      ;
; -4.501 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.774     ; 3.896      ;
; -4.501 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.774     ; 3.896      ;
; -4.492 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.885      ;
; -4.482 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.773     ; 3.878      ;
; -4.480 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.773     ; 3.876      ;
; -4.478 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.773     ; 3.874      ;
; -4.478 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.773     ; 3.874      ;
; -4.452 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.774     ; 3.847      ;
; -4.451 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.774     ; 3.846      ;
; -4.448 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.774     ; 3.843      ;
; -4.437 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.830      ;
; -4.286 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.680      ;
; -4.285 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.679      ;
; -4.284 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.678      ;
; -4.284 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.678      ;
; -4.278 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.672      ;
; -4.277 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.671      ;
; -4.276 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.670      ;
; -4.276 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.670      ;
; -4.276 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.669      ;
; -4.274 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.668      ;
; -4.274 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.667      ;
; -4.274 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.667      ;
; -4.265 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.778     ; 3.656      ;
; -4.242 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.636      ;
; -4.232 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.626      ;
; -4.231 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.625      ;
; -4.230 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.624      ;
; -4.230 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.624      ;
; -4.180 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.458     ; 3.891      ;
; -4.180 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.458     ; 3.891      ;
; -4.130 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.524      ;
; -4.129 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.523      ;
; -4.128 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.522      ;
; -4.128 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.522      ;
; -4.126 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.458     ; 3.837      ;
; -4.120 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.513      ;
; -4.118 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.511      ;
; -4.118 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.511      ;
; -4.113 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.458     ; 3.824      ;
; -4.109 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.778     ; 3.500      ;
; -4.051 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[9]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 3.443      ;
; -4.050 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 3.442      ;
; -4.049 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 3.441      ;
; -4.049 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 3.441      ;
; -4.047 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[10]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 3.439      ;
; -4.046 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.773     ; 3.442      ;
; -4.044 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.773     ; 3.440      ;
; -4.042 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.773     ; 3.438      ;
; -4.042 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.773     ; 3.438      ;
; -4.016 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.774     ; 3.411      ;
; -4.015 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.774     ; 3.410      ;
; -4.012 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.774     ; 3.407      ;
; -4.001 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.394      ;
; -3.953 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.460     ; 3.662      ;
; -3.953 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[23]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.460     ; 3.662      ;
; -3.895 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[9]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 3.287      ;
; -3.894 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 3.286      ;
; -3.893 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 3.285      ;
; -3.893 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 3.285      ;
; -3.891 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[10]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.777     ; 3.283      ;
; -3.879 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.773     ; 3.275      ;
; -3.878 ; base_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.773     ; 3.274      ;
; -3.877 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.773     ; 3.273      ;
; -3.875 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.773     ; 3.271      ;
; -3.875 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.773     ; 3.271      ;
; -3.866 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.460     ; 3.575      ;
; -3.864 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.460     ; 3.573      ;
; -3.859 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.460     ; 3.568      ;
; -3.859 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.460     ; 3.568      ;
; -3.855 ; base_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.079     ; 2.945      ;
; -3.854 ; base_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.079     ; 2.944      ;
; -3.853 ; base_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.079     ; 2.943      ;
; -3.853 ; base_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.079     ; 2.943      ;
; -3.849 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.774     ; 3.244      ;
; -3.848 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.774     ; 3.243      ;
; -3.845 ; base_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.080     ; 2.934      ;
; -3.845 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.774     ; 3.240      ;
; -3.843 ; base_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.080     ; 2.932      ;
; -3.843 ; base_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.080     ; 2.932      ;
; -3.834 ; base_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.082     ; 2.921      ;
; -3.834 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 3.227      ;
; -3.832 ; base_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.773     ; 3.228      ;
; -3.822 ; max_read_addr[16]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.773     ; 3.218      ;
; -3.822 ; base_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.216      ;
; -3.821 ; max_read_addr[16]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.773     ; 3.217      ;
; -3.820 ; max_read_addr[16]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.773     ; 3.216      ;
; -3.820 ; max_read_addr[16]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.773     ; 3.216      ;
; -3.812 ; max_read_addr[16]  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.774     ; 3.207      ;
; -3.810 ; max_read_addr[16]  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.774     ; 3.205      ;
; -3.810 ; max_read_addr[16]  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.774     ; 3.205      ;
; -3.806 ; base_read_addr[17] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.079     ; 2.896      ;
; -3.806 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.775     ; 3.200      ;
; -3.805 ; base_read_addr[17] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.079     ; 2.895      ;
; -3.804 ; base_read_addr[17] ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.079     ; 2.894      ;
+--------+--------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.657 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.RESTART  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.188      ; 3.377      ;
; -1.653 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.PAUSE    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.188      ; 3.373      ;
; -1.594 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.190      ; 3.316      ;
; -1.587 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[0]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[15]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.193      ; 3.312      ;
; -1.581 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.181      ; 3.294      ;
; -1.475 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.GAMEOVER ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[2]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.196      ; 3.203      ;
; -1.468 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[3]          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[3]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 3.189      ;
; -1.456 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[0]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[10]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.198      ; 3.186      ;
; -1.448 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[2]          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[2]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.197      ; 3.177      ;
; -1.417 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.INIT    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.861      ; 2.810      ;
; -1.411 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[1]          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 3.132      ;
; -1.411 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[2]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 3.132      ;
; -1.394 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[2]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 3.115      ;
; -1.389 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank3[0]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[3]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.190      ; 3.111      ;
; -1.343 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[4]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[14]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.198      ; 3.073      ;
; -1.342 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank2[1]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[2]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.187      ; 3.061      ;
; -1.331 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.RESUME   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.196      ; 3.059      ;
; -1.328 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[0]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[6]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.198      ; 3.058      ;
; -1.327 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[3]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[13]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.198      ; 3.057      ;
; -1.301 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[1]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[11]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 3.022      ;
; -1.280 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[5]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[20]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.194      ; 3.006      ;
; -1.272 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[4]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[25]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.197      ; 3.001      ;
; -1.264 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank2[0]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.190      ; 2.986      ;
; -1.258 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[1]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[7]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.181      ; 2.971      ;
; -1.258 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank1|box        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 2.979      ;
; -1.242 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank3[1]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[4]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.182      ; 2.956      ;
; -1.241 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[3]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[18]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.194      ; 2.967      ;
; -1.239 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[2]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[8]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 2.960      ;
; -1.237 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[3]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[9]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 2.958      ;
; -1.233 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[2]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[23]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.197      ; 2.962      ;
; -1.231 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[2]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[12]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 2.952      ;
; -1.229 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[6]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[27]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.197      ; 2.958      ;
; -1.222 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[1]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[16]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.198      ; 2.952      ;
; -1.221 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank3[2]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[5]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.182      ; 2.935      ;
; -1.215 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.RESTART  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.196      ; 2.943      ;
; -1.204 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[1]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[22]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.197      ; 2.933      ;
; -1.192 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[2]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[17]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.194      ; 2.918      ;
; -1.188 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[4]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[19]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 2.909      ;
; -1.173 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[5]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[26]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.197      ; 2.902      ;
; -1.124 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 2.845      ;
; -1.119 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[3]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[24]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.197      ; 2.848      ;
; -1.103 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[0]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[21]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.197      ; 2.832      ;
; -1.097 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[0]          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.189      ; 2.818      ;
; -0.974 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.198      ; 2.704      ;
; -0.968 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|done_move_reg       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.188      ; 2.688      ;
; 7.435  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.179      ; 2.739      ;
; 7.438  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.179      ; 2.736      ;
; 7.439  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.179      ; 2.735      ;
; 7.452  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.179      ; 2.722      ;
; 7.623  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.180      ; 2.552      ;
; 7.666  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.180      ; 2.509      ;
; 7.666  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.180      ; 2.509      ;
; 7.666  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.180      ; 2.509      ;
; 7.666  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.180      ; 2.509      ;
; 7.684  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.179      ; 2.490      ;
; 7.684  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.179      ; 2.490      ;
; 7.684  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.179      ; 2.490      ;
; 7.684  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.179      ; 2.490      ;
; 7.684  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.179      ; 2.490      ;
; 7.684  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.179      ; 2.490      ;
; 7.684  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.179      ; 2.490      ;
; 7.684  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.179      ; 2.490      ;
; 7.731  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.179      ; 2.443      ;
; 7.731  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.179      ; 2.443      ;
; 7.785  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.180      ; 2.390      ;
; 7.850  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.485      ; 2.655      ;
; 7.850  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.482      ; 2.652      ;
; 7.850  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.482      ; 2.652      ;
; 7.935  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.191      ; 2.251      ;
; 7.935  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.191      ; 2.251      ;
; 9.618  ; MySPI:MySPI_instance|Green[1]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.485      ; 0.887      ;
; 9.620  ; MySPI:MySPI_instance|Red[1]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.485      ; 0.885      ;
; 9.625  ; MySPI:MySPI_instance|Blue[3]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.487      ; 0.882      ;
; 9.625  ; MySPI:MySPI_instance|Blue[6]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.487      ; 0.882      ;
; 9.626  ; MySPI:MySPI_instance|Blue[5]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.487      ; 0.881      ;
; 9.628  ; MySPI:MySPI_instance|Red[7]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.485      ; 0.877      ;
; 9.632  ; MySPI:MySPI_instance|Green[0]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.485      ; 0.873      ;
; 9.633  ; MySPI:MySPI_instance|Green[6]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.485      ; 0.872      ;
; 9.635  ; MySPI:MySPI_instance|Red[2]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.485      ; 0.870      ;
; 9.639  ; MySPI:MySPI_instance|Blue[2]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.487      ; 0.868      ;
; 9.639  ; MySPI:MySPI_instance|Blue[7]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.487      ; 0.868      ;
; 9.643  ; MySPI:MySPI_instance|Blue[1]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.487      ; 0.864      ;
; 9.643  ; MySPI:MySPI_instance|Green[4]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.485      ; 0.862      ;
; 9.649  ; MySPI:MySPI_instance|Red[6]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.485      ; 0.856      ;
; 9.650  ; MySPI:MySPI_instance|Blue[0]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.487      ; 0.857      ;
; 9.652  ; MySPI:MySPI_instance|Red[0]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.485      ; 0.853      ;
; 9.652  ; MySPI:MySPI_instance|Green[2]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.485      ; 0.853      ;
; 9.653  ; MySPI:MySPI_instance|Blue[4]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.487      ; 0.854      ;
; 9.653  ; MySPI:MySPI_instance|Green[3]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.485      ; 0.852      ;
; 9.653  ; MySPI:MySPI_instance|Green[7]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.485      ; 0.852      ;
; 9.653  ; MySPI:MySPI_instance|Red[5]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.485      ; 0.852      ;
; 9.658  ; MySPI:MySPI_instance|Red[3]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.485      ; 0.847      ;
; 9.659  ; MySPI:MySPI_instance|Green[5]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.485      ; 0.846      ;
; 9.661  ; MySPI:MySPI_instance|Red[4]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.485      ; 0.844      ;
; 10.592 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[5]                                                 ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_we_reg                                                                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.212      ; 9.640      ;
; 10.620 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[5]                                                 ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a29~porta_we_reg                                                                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.213      ; 9.613      ;
; 10.665 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[5]                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_valid_from_R                                                                                                                                 ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.058     ; 9.272      ;
; 10.665 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[5]                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_valid                                                                                                                                        ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; -0.058     ; 9.272      ;
; 10.721 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[5]                                                 ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a20~porta_we_reg                                                                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.198      ; 9.497      ;
; 10.745 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[5]                                                 ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a16~porta_we_reg                                                                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.197      ; 9.472      ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.532      ;
; 47.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.528      ;
; 47.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.460      ;
; 47.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.457      ;
; 47.789 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.444      ;
; 47.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.274      ;
; 47.983 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.248      ;
; 47.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.246      ;
; 48.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.178      ;
; 48.080 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.156      ;
; 48.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.131      ;
; 48.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.086      ;
; 48.277 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.954      ;
; 48.302 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 1.927      ;
; 48.314 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 1.918      ;
; 48.390 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[0]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.863      ;
; 48.442 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 1.790      ;
; 49.319 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                         ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 0.919      ;
; 95.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.430      ;
; 95.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.430      ;
; 95.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.309      ;
; 95.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.309      ;
; 95.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.309      ;
; 95.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.309      ;
; 95.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.309      ;
; 95.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.309      ;
; 95.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.309      ;
; 95.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.309      ;
; 95.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.309      ;
; 95.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.092      ;
; 95.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.092      ;
; 95.875 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.050      ;
; 95.875 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.050      ;
; 95.875 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.050      ;
; 95.875 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.050      ;
; 95.875 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.050      ;
; 95.875 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.050      ;
; 95.875 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.050      ;
; 95.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.996      ;
; 95.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.996      ;
; 95.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.996      ;
; 95.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.996      ;
; 95.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.996      ;
; 95.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.996      ;
; 95.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.996      ;
; 95.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.996      ;
; 95.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.996      ;
; 96.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.779      ;
; 96.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.779      ;
; 96.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.741      ;
; 96.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.741      ;
; 96.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.741      ;
; 96.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.741      ;
; 96.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.741      ;
; 96.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.741      ;
; 96.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.741      ;
; 96.215 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.711      ;
; 96.247 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.675      ;
; 96.247 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.675      ;
; 96.247 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.675      ;
; 96.247 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.675      ;
; 96.247 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.675      ;
; 96.247 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.675      ;
; 96.247 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.675      ;
; 96.247 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.675      ;
; 96.247 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.675      ;
; 96.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.552      ;
; 96.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.552      ;
; 96.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.552      ;
; 96.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.552      ;
; 96.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.552      ;
; 96.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.527      ;
; 96.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.526      ;
; 96.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.497      ;
; 96.466 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.471      ;
; 96.466 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.471      ;
; 96.466 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.471      ;
; 96.466 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.471      ;
; 96.466 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.471      ;
; 96.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.429      ;
; 96.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.429      ;
; 96.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.429      ;
; 96.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.420      ;
; 96.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.420      ;
; 96.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.420      ;
; 96.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.420      ;
; 96.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.420      ;
; 96.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.420      ;
; 96.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.420      ;
; 96.578 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.344      ;
; 96.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.327      ;
; 96.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.327      ;
; 96.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.327      ;
; 96.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.327      ;
; 96.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.327      ;
; 96.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.327      ;
; 96.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.327      ;
; 96.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.327      ;
; 96.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.327      ;
; 96.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.327      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.282 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                                                                                                                                                 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 0.811      ;
; 0.286 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                                                                                                                                                 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 0.815      ;
; 0.308 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                                 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.519      ;
; 0.311 ; i2c_touch_config:i2c_touch_config_inst|step[1]                                                                                                                                                                                                                                                                                       ; i2c_touch_config:i2c_touch_config_inst|step[1]                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_touch_config:i2c_touch_config_inst|step[0]                                                                                                                                                                                                                                                                                       ; i2c_touch_config:i2c_touch_config_inst|step[0]                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                                                                                                                                                           ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[2]                                                                                                                                                                                                                                                           ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[2]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MySPI:MySPI_instance|SPI_counter[1]                                                                                                                                                                                                                                                                                                  ; MySPI:MySPI_instance|SPI_counter[1]                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                          ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                             ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                           ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                           ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                          ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                           ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                   ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                      ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; pulse_n                                                                                                                                                                                                                                                                                                                              ; pulse_n                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|trig_count[9]                                                                                                                                                                                                                                                                                 ; i2c_touch_config:i2c_touch_config_inst|trig_count[9]                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_bad_jump                                                                                                                                                                                                                                                                ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_bad_jump                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                                                                                                                                                           ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MySPI:MySPI_instance|SPI_state.S_Addr_11                                                                                                                                                                                                                                                                                             ; MySPI:MySPI_instance|SPI_state.S_Addr_11                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MySPI:MySPI_instance|SPI_state.S_Data_11                                                                                                                                                                                                                                                                                             ; MySPI:MySPI_instance|SPI_state.S_Data_11                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_menu_qb                                                                                                                                                                                                                                                                 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_menu_qb                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                     ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                  ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                          ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                      ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                      ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                  ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                      ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                         ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                             ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_pause_qb                                                                                                                                                                                                                                                                ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_pause_qb                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_resume_qb                                                                                                                                                                                                                                                               ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_resume_qb                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_start_qb                                                                                                                                                                                                                                                                ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_start_qb                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|enable                                                                                                                                                                                                                                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|enable                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_timer_freeze                                                                                                                                                                                                                                                            ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_timer_freeze                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_freeze_acc                                                                                                                                                                                                                                                              ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_freeze_acc                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                      ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                      ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                              ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                              ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                          ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                     ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                          ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                   ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                          ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                      ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                      ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                  ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                           ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                          ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                     ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                     ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                                                                                                                                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                                                                                                                                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                                                                                                                                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                                                                                                                                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                                                                                                                                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                                                                                                                                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                                                                                                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                                                                                                                                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                                                                                                                                     ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                      ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; MySPI:MySPI_instance|SPI_counter[0]                                                                                                                                                                                                                                                                                                  ; MySPI:MySPI_instance|SPI_counter[0]                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|wait_latency_counter[0]                                                                                                                                                                           ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|wait_latency_counter[0]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                                                                                                                                                                              ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                              ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[0]                                                                                                                                                                                     ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[0]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                             ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.826      ;
; 0.320 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.826      ;
; 0.320 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.326 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.539      ;
; 0.327 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.833      ;
; 0.329 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                      ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.528      ;
; 0.329 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                                                                                                                                                 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.348      ; 0.846      ;
; 0.330 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                          ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|waitrequest                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.529      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.298 ; wait_dly                                                                                                                                                                         ; wait_dly                                                                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|color_bit                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|color_bit                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|done_move_reg                                                 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|done_move_reg                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|jump_reg                                                      ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|jump_reg                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.INIT                                                                ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.INIT                                                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.START                                                               ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.START                                                               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line45|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line45|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line23|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line23|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line23|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line23|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.311 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line64|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line64|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|loading_buf                                                                                                           ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|loading_buf                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|no_data_yet                                                                                                           ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|no_data_yet                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line06|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line06|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|RGB_state.01                                                                                     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|RGB_state.01                                                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|in_game_RGB:testcool|pause_play                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|in_game_RGB:testcool|pause_play                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|err[1]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|err[1]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|err[2]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|err[2]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_bit                                                                 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_bit                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[5]                                                         ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[5]                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[7]                                                         ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[7]                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[9]                                                         ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[9]                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[10]                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[10]                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line45|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line45|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line50|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line50|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line50|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line50|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|err[1]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|err[1]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|err[2]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|err[2]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line12|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line12|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line12|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line12|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line06|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line06|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line06|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line06|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END                                                                 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER                                                              ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE                                                                ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE                                                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.GAMEOVER                                                             ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.GAMEOVER                                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.PAUSE                                                                ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.PAUSE                                                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.RESUME                                                               ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.RESUME                                                               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[3]                                                                      ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[3]                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[2]                                                                      ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[2]                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[1]                                                                      ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[1]                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|color_reg[2]                                                     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|color_reg[2]                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|color_reg[1]                                                     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|color_reg[1]                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line45|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line45|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line45|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line45|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line50|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line50|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line50|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line50|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line45|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line45|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line50|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line50|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line50|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line50|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line50|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line50|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line06|state                                           ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line06|state                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line23|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line23|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line23|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line23|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line64|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line64|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06|err[1]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06|err[1]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line12|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line12|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line12|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line12|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[6][8]                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[6][8]                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[5][8]                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[5][8]                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[5][7]                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[5][7]                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line06|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line06|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line06|err[1]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line06|err[1]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line06|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line06|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line12|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line12|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line12|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line12|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[4][8]                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[4][8]                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[4][6]                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[4][6]                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[4][3]                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[4][3]                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line12|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line12|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line12|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line12|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[2][2]                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[2][2]                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[2][4]                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[2][4]                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[2][3]                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[2][3]                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line06|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line06|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|up_jump.10                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|up_jump.10                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line45|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line45|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line50|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line50|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line45|err[0]                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line45|err[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line45|state                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line45|state                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.298 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.808      ;
; 0.299 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.305 ; sdram_control:sdram_control_inst|mDATAOUT[13]                                                                                                                                                         ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.819      ;
; 0.311 ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                           ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.322 ; sdram_control:sdram_control_inst|mDATAOUT[14]                                                                                                                                                         ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.836      ;
; 0.323 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.833      ;
; 0.324 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.834      ;
; 0.325 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.538      ;
; 0.325 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.538      ;
; 0.331 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.337 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                   ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sdram_control:sdram_control_inst|mADDR[1]                                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                              ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                                             ; sdram_control:sdram_control_inst|SA[12]                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                                             ; sdram_control:sdram_control_inst|SA[11]                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[7]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                   ; sdram_control:sdram_control_inst|command:u_command|command_delay[5]                                                                                                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|mADDR[6]                                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sdram_control:sdram_control_inst|mADDR[5]                                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[8]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|SA[10]                                                                                                                                             ; sdram_control:sdram_control_inst|SA[10]                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[2]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|command_delay[5]                                                                                                                                   ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                                   ; sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                   ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[9]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sdram_control:sdram_control_inst|mADDR[4]                                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.541      ;
; 0.341 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.343 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.542      ;
; 0.346 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.856      ;
; 0.348 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.349 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.548      ;
; 0.354 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.553      ;
; 0.354 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.553      ;
; 0.354 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.553      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                                   ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.558      ;
; 0.362 ; sdram_control:sdram_control_inst|rWR1_ADDR[22]                                                                                                                                                        ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.561      ;
; 0.363 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.562      ;
; 0.363 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.562      ;
; 0.366 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.565      ;
; 0.371 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.570      ;
; 0.374 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.884      ;
; 0.378 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.824      ;
; 0.380 ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.579      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.326 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.540      ;
; 0.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.530      ;
; 0.332 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.546      ;
; 0.334 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.534      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.341 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.542      ;
; 0.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.542      ;
; 0.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.542      ;
; 0.343 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[6]                                                        ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.547      ;
; 0.347 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[10]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.547      ;
; 0.348 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.548      ;
; 0.348 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.548      ;
; 0.350 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.550      ;
; 0.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.551      ;
; 0.352 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.552      ;
; 0.352 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.552      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.357 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[11]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.558      ;
; 0.358 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[34]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.362 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.562      ;
; 0.363 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.563      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.565      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.574      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.577      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.583      ;
; 0.392 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.592      ;
; 0.392 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.592      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.594      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.604      ;
; 0.436 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.636      ;
; 0.436 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[2]                                                        ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.636      ;
; 0.437 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[14]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.637      ;
; 0.437 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[5]                                                        ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.637      ;
; 0.437 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.637      ;
; 0.437 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.637      ;
; 0.438 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[3]                                                        ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.638      ;
; 0.438 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.637      ;
; 0.439 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[9]                                                        ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.639      ;
; 0.439 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[29]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.638      ;
; 0.439 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.638      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.649      ;
; 0.463 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.662      ;
; 0.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.663      ;
; 0.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.664      ;
; 0.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.664      ;
; 0.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.664      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.666      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.671      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -4.019 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.638     ; 2.942      ;
; -4.019 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.638     ; 2.942      ;
; -3.870 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.698     ; 2.733      ;
; -3.870 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.698     ; 2.733      ;
; -3.857 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.698     ; 2.720      ;
; -3.857 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.698     ; 2.720      ;
; -3.839 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.698     ; 2.702      ;
; -3.839 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.698     ; 2.702      ;
; -3.798 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[6]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.651     ; 2.708      ;
; -3.785 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[5]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 2.701      ;
; -3.785 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oHD                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.655     ; 2.691      ;
; -3.785 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|mhd                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.655     ; 2.691      ;
; -3.785 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[10]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.655     ; 2.691      ;
; -3.785 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[9]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.655     ; 2.691      ;
; -3.785 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[8]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.655     ; 2.691      ;
; -3.785 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[7]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.655     ; 2.691      ;
; -3.785 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[6]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.655     ; 2.691      ;
; -3.785 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[5]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.655     ; 2.691      ;
; -3.785 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[4]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.655     ; 2.691      ;
; -3.785 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[3]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.655     ; 2.691      ;
; -3.785 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[2]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.655     ; 2.691      ;
; -3.785 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[1]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.655     ; 2.691      ;
; -3.785 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[0]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.655     ; 2.691      ;
; -3.771 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[1]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.654     ; 2.678      ;
; -3.657 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.698     ; 2.520      ;
; -3.657 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.698     ; 2.520      ;
; -3.641 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[4]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.649     ; 2.553      ;
; -3.641 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[0]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.649     ; 2.553      ;
; -3.552 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[6]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 2.774      ;
; -3.539 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[2]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.461      ;
; -3.517 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.698     ; 2.380      ;
; -3.517 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.698     ; 2.380      ;
; -3.509 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[3]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 2.731      ;
; -3.436 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[0]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.331     ; 2.666      ;
; -3.430 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[0]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 2.652      ;
; -3.426 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.698     ; 2.289      ;
; -3.426 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.698     ; 2.289      ;
; -3.381 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[1]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.637     ; 2.305      ;
; -3.381 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oVD                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.637     ; 2.305      ;
; -3.381 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|mvd                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.637     ; 2.305      ;
; -3.381 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|loading_buf                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.637     ; 2.305      ;
; -3.381 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|no_data_yet                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.637     ; 2.305      ;
; -3.344 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[1]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.644     ; 2.261      ;
; -3.318 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[6]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 2.571      ;
; -3.318 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[0]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 2.571      ;
; -3.318 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[9]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 2.571      ;
; -3.318 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[8]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 2.571      ;
; -3.318 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[4]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 2.571      ;
; -3.318 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[7]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 2.571      ;
; -3.318 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[2]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 2.571      ;
; -3.318 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[3]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 2.571      ;
; -3.318 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[5]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 2.571      ;
; -3.318 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[1]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 2.571      ;
; -3.317 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[5]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.324     ; 2.554      ;
; -3.317 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[3]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.324     ; 2.554      ;
; -3.317 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[7]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.324     ; 2.554      ;
; -3.288 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[2]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 2.511      ;
; -3.278 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[7]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 2.191      ;
; -3.278 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[6]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 2.191      ;
; -3.278 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[4]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 2.191      ;
; -3.245 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[5]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.336     ; 2.470      ;
; -3.216 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[4]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.646     ; 2.131      ;
; -3.216 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[3]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.646     ; 2.131      ;
; -3.216 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[2]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.646     ; 2.131      ;
; -3.211 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[7]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 2.127      ;
; 28.316 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.146      ; 2.071      ;
; 28.316 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.146      ; 2.071      ;
; 28.316 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.146      ; 2.071      ;
; 28.316 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.146      ; 2.071      ;
; 28.374 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.146      ; 2.013      ;
; 28.374 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.146      ; 2.013      ;
; 28.374 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.146      ; 2.013      ;
; 28.374 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.146      ; 2.013      ;
; 28.374 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.146      ; 2.013      ;
; 28.374 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.146      ; 2.013      ;
; 28.374 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.146      ; 2.013      ;
; 28.374 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.146      ; 2.013      ;
; 28.382 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.148      ; 2.089      ;
; 28.392 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 1.828      ;
; 28.392 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 1.828      ;
; 28.392 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 1.828      ;
; 28.392 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 1.828      ;
; 28.396 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.168      ; 2.013      ;
; 28.396 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.168      ; 2.013      ;
; 28.396 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.168      ; 2.013      ;
; 28.396 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.168      ; 2.013      ;
; 28.396 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.168      ; 2.013      ;
; 28.396 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.168      ; 2.013      ;
; 28.396 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.168      ; 2.013      ;
; 28.396 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.168      ; 2.013      ;
; 28.411 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.168      ; 1.998      ;
; 28.411 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.168      ; 1.998      ;
; 28.411 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.168      ; 1.998      ;
; 28.411 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.168      ; 1.998      ;
; 28.444 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.148      ; 2.027      ;
; 28.483 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.170      ; 2.010      ;
; 28.485 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.170      ; 2.008      ;
; 28.685 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.215      ; 1.828      ;
; 28.685 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.215      ; 1.828      ;
; 28.685 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.215      ; 1.828      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.103 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.776     ; 1.496      ;
; -1.787 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.460     ; 1.496      ;
; 3.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.823     ; 4.820      ;
; 3.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.823     ; 4.820      ;
; 3.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.823     ; 4.820      ;
; 3.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.823     ; 4.820      ;
; 3.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.823     ; 4.820      ;
; 3.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.823     ; 4.820      ;
; 3.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.823     ; 4.820      ;
; 3.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.823     ; 4.820      ;
; 3.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.823     ; 4.820      ;
; 3.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.823     ; 4.820      ;
; 3.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.823     ; 4.820      ;
; 3.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.823     ; 4.820      ;
; 3.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.823     ; 4.820      ;
; 3.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.823     ; 4.820      ;
; 3.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.823     ; 4.820      ;
; 3.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.823     ; 4.820      ;
; 3.290  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.821     ; 4.859      ;
; 3.394  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.611      ;
; 3.394  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.611      ;
; 3.394  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.611      ;
; 3.394  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.611      ;
; 3.394  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.611      ;
; 3.394  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.611      ;
; 3.394  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.611      ;
; 3.394  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.611      ;
; 3.394  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.611      ;
; 3.394  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.611      ;
; 3.394  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.611      ;
; 3.394  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.611      ;
; 3.394  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.611      ;
; 3.394  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.611      ;
; 3.394  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.611      ;
; 3.394  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.611      ;
; 3.407  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.598      ;
; 3.407  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.598      ;
; 3.407  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.598      ;
; 3.407  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.598      ;
; 3.407  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.598      ;
; 3.407  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.598      ;
; 3.407  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.598      ;
; 3.407  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.598      ;
; 3.407  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.598      ;
; 3.407  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.598      ;
; 3.407  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.598      ;
; 3.407  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.598      ;
; 3.407  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.598      ;
; 3.407  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.598      ;
; 3.407  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.598      ;
; 3.407  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.598      ;
; 3.423  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.582      ;
; 3.423  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.582      ;
; 3.423  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.582      ;
; 3.423  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.582      ;
; 3.423  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.582      ;
; 3.423  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.582      ;
; 3.423  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.582      ;
; 3.423  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.582      ;
; 3.423  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.582      ;
; 3.423  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.582      ;
; 3.423  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.582      ;
; 3.423  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.582      ;
; 3.423  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.582      ;
; 3.423  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.582      ;
; 3.423  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.582      ;
; 3.423  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.883     ; 4.582      ;
; 3.433  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.048     ; 4.464      ;
; 3.433  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.048     ; 4.464      ;
; 3.433  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.048     ; 4.464      ;
; 3.433  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|READA                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.048     ; 4.464      ;
; 3.433  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|WRITEA                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.048     ; 4.464      ;
; 3.433  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.048     ; 4.464      ;
; 3.433  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[6]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.048     ; 4.464      ;
; 3.433  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[8]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.048     ; 4.464      ;
; 3.433  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[9]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.048     ; 4.464      ;
; 3.433  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_initial                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.051     ; 4.461      ;
; 3.433  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.051     ; 4.461      ;
; 3.433  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[20]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.051     ; 4.461      ;
; 3.434  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[1]                                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.047     ; 4.464      ;
; 3.434  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[7]                                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.047     ; 4.464      ;
; 3.434  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 4.471      ;
; 3.434  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[11]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 4.471      ;
; 3.434  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[4]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 4.471      ;
; 3.434  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[13]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 4.471      ;
; 3.434  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[5]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 4.471      ;
; 3.434  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 4.471      ;
; 3.434  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[7]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 4.471      ;
; 3.434  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 4.471      ;
; 3.434  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[8]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 4.471      ;
; 3.434  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.039     ; 4.472      ;
; 3.434  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.039     ; 4.472      ;
; 3.434  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 4.471      ;
; 3.434  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.039     ; 4.472      ;
; 3.434  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.039     ; 4.472      ;
; 3.434  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.052     ; 4.459      ;
; 3.434  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.046     ; 4.465      ;
; 3.434  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.046     ; 4.465      ;
; 3.434  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.046     ; 4.465      ;
; 3.434  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.046     ; 4.465      ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.694  ; reset_delay:reset_delay_inst|cont[26]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.163      ; 4.464      ;
; 5.694  ; reset_delay:reset_delay_inst|cont[26]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.163      ; 4.464      ;
; 5.843  ; reset_delay:reset_delay_inst|cont[25]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.103      ; 4.255      ;
; 5.843  ; reset_delay:reset_delay_inst|cont[25]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.103      ; 4.255      ;
; 5.856  ; reset_delay:reset_delay_inst|cont[23]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.103      ; 4.242      ;
; 5.856  ; reset_delay:reset_delay_inst|cont[23]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.103      ; 4.242      ;
; 5.874  ; reset_delay:reset_delay_inst|cont[24]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.103      ; 4.224      ;
; 5.874  ; reset_delay:reset_delay_inst|cont[24]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.103      ; 4.224      ;
; 6.021  ; reset_delay:reset_delay_inst|cont[22]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.103      ; 4.077      ;
; 6.021  ; reset_delay:reset_delay_inst|cont[22]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.103      ; 4.077      ;
; 6.164  ; reset_delay:reset_delay_inst|cont[21]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.103      ; 3.934      ;
; 6.164  ; reset_delay:reset_delay_inst|cont[21]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.103      ; 3.934      ;
; 6.263  ; reset_delay:reset_delay_inst|cont[20]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.103      ; 3.835      ;
; 6.263  ; reset_delay:reset_delay_inst|cont[20]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.103      ; 3.835      ;
; 15.590 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 4.541      ;
; 15.590 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 4.541      ;
; 15.590 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 4.541      ;
; 15.590 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 4.541      ;
; 15.590 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 4.541      ;
; 15.590 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 4.541      ;
; 15.590 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 4.541      ;
; 15.590 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 4.541      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.223      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.223      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[31]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.223      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[5]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.224      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[4]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.224      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[3]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.224      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[16]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.223      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[15]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.223      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[6]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.224      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[2]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.224      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_logic_op[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.223      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_logic_op[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.223      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_ctrl_rd_ctl_reg                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.223      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_ctrl_wrctl_inst                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.223      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_ctrl_shift_rot_right                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.223      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_result[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.226      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_result[10]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.226      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_result[12]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.226      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_result[9]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.226      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_result[11]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.226      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_result[13]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.226      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_result[6]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.226      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_result[16]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.226      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_result[15]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.226      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_result[14]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.226      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_result[3]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.226      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_result[5]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.226      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_result[4]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.226      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_result[7]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.226      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_result[8]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.226      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src2[3]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.224      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src2[2]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.224      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src2[4]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.224      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src2[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.224      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src2[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.224      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_control_rd_data[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.223      ;
; 15.711 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ipending_reg[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.223      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[17]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.223      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[14]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.223      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[18]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.223      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.228      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.228      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_estatus_reg                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.222      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_bstatus_reg                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.222      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_status_reg_pie                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.222      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[30]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.228      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[29]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.228      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[25]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.228      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[28]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.228      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[27]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.228      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[26]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.228      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[21]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.228      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[24]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.228      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[19]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.228      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[11]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.223      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[12]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.223      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[8]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.223      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[7]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.223      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[14]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.223      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[9]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.223      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[13]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.223      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[10]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.223      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_cnt[4]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.238      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_cnt[3]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.238      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_cnt[2]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.238      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_cnt[1]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.238      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_cnt[0]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.238      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_ctrl_br                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.222      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_ctrl_br_cmp                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.235      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_wr_dst_reg                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.222      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_ctrl_logic                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.223      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_dst_regnum[4]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.222      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_dst_regnum[3]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.222      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_dst_regnum[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.222      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_dst_regnum[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.222      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_dst_regnum[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.222      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_invert_arith_src_msb                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.235      ;
; 15.712 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_alu_sub                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.235      ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.728 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.503      ;
; 48.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 1.407      ;
; 48.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 1.407      ;
; 98.113 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.826      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.710      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.710      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.710      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.710      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.710      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.710      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.710      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.710      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.710      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.710      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.710      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.710      ;
; 98.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.666      ;
; 98.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.666      ;
; 98.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.666      ;
; 98.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.546      ;
; 98.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.484      ;
; 98.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.484      ;
; 98.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.484      ;
; 98.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.484      ;
; 98.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.484      ;
; 98.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.484      ;
; 98.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.484      ;
; 98.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.484      ;
; 98.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.484      ;
; 98.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.484      ;
; 98.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.484      ;
; 98.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.484      ;
; 98.478 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.457      ;
; 98.478 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.457      ;
; 98.478 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.457      ;
; 98.478 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.457      ;
; 98.478 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.457      ;
; 98.478 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.457      ;
; 98.478 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.457      ;
; 98.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.443      ;
; 98.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.443      ;
; 98.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.443      ;
; 98.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.443      ;
; 98.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.443      ;
; 98.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.443      ;
; 98.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.443      ;
; 98.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.443      ;
; 98.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.443      ;
; 98.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.443      ;
; 98.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.443      ;
; 98.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.443      ;
; 98.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.440      ;
; 98.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.440      ;
; 98.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.440      ;
; 98.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.440      ;
; 98.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.440      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.407      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.407      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.407      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.407      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.407      ;
; 98.676 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.262      ;
; 98.676 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.262      ;
; 98.676 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.262      ;
; 98.676 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.262      ;
; 98.676 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.262      ;
; 98.676 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.262      ;
; 98.676 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.262      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.141      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.141      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.647 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.174      ;
; 0.647 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.174      ;
; 0.647 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.174      ;
; 0.647 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.174      ;
; 0.647 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 1.174      ;
; 0.977 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.174      ;
; 0.977 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.174      ;
; 0.977 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.174      ;
; 0.977 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.174      ;
; 0.977 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.174      ;
; 0.977 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.174      ;
; 0.977 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.174      ;
; 0.977 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.174      ;
; 0.977 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.174      ;
; 1.143 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.340      ;
; 1.143 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.340      ;
; 1.143 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.340      ;
; 1.143 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.340      ;
; 1.143 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.340      ;
; 1.143 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.340      ;
; 1.143 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.340      ;
; 1.143 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.340      ;
; 1.143 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.340      ;
; 1.366 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.563      ;
; 1.366 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.563      ;
; 1.366 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.563      ;
; 1.366 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.563      ;
; 1.387 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.584      ;
; 1.410 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.596      ;
; 1.410 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.596      ;
; 1.410 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.596      ;
; 1.410 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.596      ;
; 1.410 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.596      ;
; 1.410 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.596      ;
; 1.410 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.596      ;
; 1.413 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.598      ;
; 1.413 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.598      ;
; 1.413 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.598      ;
; 1.413 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.598      ;
; 1.413 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.598      ;
; 1.413 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.598      ;
; 1.413 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.598      ;
; 1.413 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.598      ;
; 1.413 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.598      ;
; 1.413 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.598      ;
; 1.413 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.598      ;
; 1.413 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.598      ;
; 1.413 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.598      ;
; 1.413 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.598      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.446      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[15]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.446      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[14]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.446      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[13]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.446      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[12]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.446      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[11]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.446      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[10]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.446      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[9]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.446      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[8]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.446      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[7]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.446      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.446      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.446      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.446      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.446      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.446      ;
; 2.225 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.446      ;
; 2.248 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|step[1]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.469      ;
; 2.248 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|step[0]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.469      ;
; 2.414 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[9]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.620      ;
; 2.414 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[8]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.620      ;
; 2.414 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[5]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.620      ;
; 2.414 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[2]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.620      ;
; 2.414 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[1]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.620      ;
; 2.414 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[0]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.620      ;
; 2.507 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[7]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.723      ;
; 2.507 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[6]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.723      ;
; 2.507 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[4]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.723      ;
; 2.507 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[3]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.723      ;
; 2.732 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.407     ; 2.469      ;
; 2.732 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|step_i2c_clk                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.407     ; 2.469      ;
; 3.785 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|period_l_register[9]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.995      ;
; 3.785 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|period_l_register[12]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.995      ;
; 3.785 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|period_l_register[13]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.995      ;
; 3.785 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|period_l_register[14]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.994      ;
; 3.785 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[15]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.996      ;
; 3.785 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[31]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.996      ;
; 3.785 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[30]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.996      ;
; 3.785 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[14]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.996      ;
; 3.785 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[29]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.996      ;
; 3.785 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[13]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.996      ;
; 3.785 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[12]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.996      ;
; 3.785 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[28]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.996      ;
; 3.785 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[3]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.995      ;
; 3.785 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[19]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.995      ;
; 3.785 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[2]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.995      ;
; 3.785 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[18]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.995      ;
; 3.785 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[17]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.995      ;
; 3.785 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.995      ;
; 3.785 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.995      ;
; 3.785 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[16]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.995      ;
; 3.785 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.993      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.809 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.009      ;
; 0.832 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 1.414      ;
; 1.119 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.647      ;
; 1.119 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.647      ;
; 1.119 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.647      ;
; 1.161 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.042     ; 1.414      ;
; 1.188 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.388      ;
; 1.188 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.388      ;
; 1.188 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.388      ;
; 1.188 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.388      ;
; 1.188 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.388      ;
; 1.194 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.394      ;
; 1.194 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.394      ;
; 1.194 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.394      ;
; 1.194 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.394      ;
; 1.194 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.394      ;
; 1.236 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.436      ;
; 1.236 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.436      ;
; 1.236 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.436      ;
; 1.236 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.436      ;
; 1.236 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.436      ;
; 1.236 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.436      ;
; 1.236 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.436      ;
; 1.236 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.436      ;
; 1.236 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.436      ;
; 1.236 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.436      ;
; 1.236 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.436      ;
; 1.236 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.436      ;
; 1.241 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.441      ;
; 1.322 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.845      ;
; 1.322 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.845      ;
; 1.322 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.845      ;
; 1.322 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.845      ;
; 1.322 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.845      ;
; 1.322 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.845      ;
; 1.322 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.845      ;
; 1.322 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.845      ;
; 1.448 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.647      ;
; 1.448 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.647      ;
; 1.448 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.647      ;
; 1.448 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.647      ;
; 1.448 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.647      ;
; 1.448 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.647      ;
; 1.448 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.647      ;
; 1.448 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.647      ;
; 1.448 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.647      ;
; 1.448 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.647      ;
; 1.448 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.647      ;
; 1.465 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.661      ;
; 1.465 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.661      ;
; 1.465 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.661      ;
; 1.465 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.661      ;
; 1.465 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.661      ;
; 1.465 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.661      ;
; 1.465 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.661      ;
; 1.465 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.661      ;
; 1.465 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.661      ;
; 1.465 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.661      ;
; 1.465 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.661      ;
; 1.465 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.661      ;
; 1.465 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.661      ;
; 1.465 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.661      ;
; 1.465 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.661      ;
; 1.483 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.679      ;
; 1.483 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.679      ;
; 1.483 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.679      ;
; 1.483 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.679      ;
; 1.483 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.679      ;
; 1.483 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.679      ;
; 1.483 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.679      ;
; 1.483 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.679      ;
; 1.483 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.679      ;
; 1.483 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.679      ;
; 1.483 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.679      ;
; 1.483 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.679      ;
; 1.651 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.845      ;
; 1.651 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.845      ;
; 1.651 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.845      ;
; 1.923 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.119      ;
; 3.299 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.334     ; 2.209      ;
; 3.414 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.276     ; 2.382      ;
; 3.438 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.334     ; 2.348      ;
; 3.534 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.334     ; 2.444      ;
; 3.628 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.663     ; 2.209      ;
; 3.671 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.334     ; 2.581      ;
; 3.743 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.605     ; 2.382      ;
; 3.767 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.663     ; 2.348      ;
; 3.805 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.334     ; 2.715      ;
; 3.806 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.334     ; 2.716      ;
; 3.863 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.663     ; 2.444      ;
; 4.000 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.663     ; 2.581      ;
; 4.134 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.663     ; 2.715      ;
; 4.135 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.663     ; 2.716      ;
; 4.736 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.324     ; 3.656      ;
; 4.736 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.324     ; 3.656      ;
; 4.736 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.324     ; 3.656      ;
; 4.736 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.324     ; 3.656      ;
; 4.757 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.336     ; 3.665      ;
; 4.757 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.335     ; 3.666      ;
; 4.757 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.336     ; 3.665      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.813  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.013      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.013      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.149      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.149      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.149      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.149      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.149      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.149      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.149      ;
; 1.118  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.317      ;
; 1.118  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.317      ;
; 1.118  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.317      ;
; 1.118  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.317      ;
; 1.118  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.317      ;
; 1.146  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.347      ;
; 1.146  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.347      ;
; 1.146  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.347      ;
; 1.146  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.347      ;
; 1.146  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.347      ;
; 1.149  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.350      ;
; 1.149  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.350      ;
; 1.149  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.350      ;
; 1.149  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.350      ;
; 1.149  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.350      ;
; 1.149  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.350      ;
; 1.149  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.350      ;
; 1.149  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.350      ;
; 1.149  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.350      ;
; 1.149  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.350      ;
; 1.149  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.350      ;
; 1.149  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.350      ;
; 1.154  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.349      ;
; 1.154  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.349      ;
; 1.154  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.349      ;
; 1.154  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.349      ;
; 1.154  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.349      ;
; 1.154  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.349      ;
; 1.154  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.349      ;
; 1.170  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.365      ;
; 1.170  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.365      ;
; 1.170  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.365      ;
; 1.170  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.365      ;
; 1.170  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.365      ;
; 1.170  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.365      ;
; 1.170  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.365      ;
; 1.170  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.365      ;
; 1.170  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.365      ;
; 1.170  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.365      ;
; 1.170  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.365      ;
; 1.170  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.365      ;
; 1.239  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.426      ;
; 1.365  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.567      ;
; 1.365  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.567      ;
; 1.365  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.567      ;
; 1.396  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.594      ;
; 1.396  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.594      ;
; 1.396  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.594      ;
; 1.396  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.594      ;
; 1.396  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.594      ;
; 1.396  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.594      ;
; 1.396  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.594      ;
; 1.396  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.594      ;
; 1.396  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.594      ;
; 1.396  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.594      ;
; 1.396  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.594      ;
; 1.396  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.594      ;
; 1.500  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.699      ;
; 50.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.351      ; 1.317      ;
; 50.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.351      ; 1.317      ;
; 50.873 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.349      ; 1.386      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.914 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.443      ;
; 0.914 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.443      ;
; 0.914 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.443      ;
; 0.914 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.443      ;
; 0.914 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.443      ;
; 0.914 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.443      ;
; 0.914 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.443      ;
; 0.914 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.443      ;
; 0.914 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.443      ;
; 0.971 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[4]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.170      ;
; 0.971 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.170      ;
; 0.971 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.170      ;
; 0.971 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.170      ;
; 0.971 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.170      ;
; 0.971 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.170      ;
; 0.971 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.170      ;
; 0.971 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.170      ;
; 0.971 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.170      ;
; 1.027 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.227      ;
; 1.027 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.227      ;
; 1.173 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.683      ;
; 1.173 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.683      ;
; 1.173 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.683      ;
; 1.173 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.683      ;
; 1.173 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.683      ;
; 1.173 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.683      ;
; 1.173 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.683      ;
; 1.173 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.683      ;
; 1.188 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.388      ;
; 1.188 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.388      ;
; 1.188 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.388      ;
; 1.188 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.388      ;
; 1.225 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.425      ;
; 1.225 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.425      ;
; 1.225 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.425      ;
; 1.225 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.425      ;
; 1.225 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.425      ;
; 1.225 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.425      ;
; 1.225 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.425      ;
; 1.225 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.425      ;
; 1.225 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.425      ;
; 1.225 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.425      ;
; 1.225 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.425      ;
; 1.225 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.425      ;
; 1.225 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.425      ;
; 1.225 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.425      ;
; 1.418 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.866      ;
; 1.422 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.840      ;
; 1.422 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.840      ;
; 1.422 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.840      ;
; 1.422 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.840      ;
; 1.426 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.843      ;
; 1.426 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.843      ;
; 1.426 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.843      ;
; 1.426 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.843      ;
; 1.426 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.843      ;
; 1.426 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.843      ;
; 1.426 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.843      ;
; 1.426 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.843      ;
; 1.427 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.880      ;
; 1.433 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.880      ;
; 1.436 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 1.859      ;
; 1.436 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 1.859      ;
; 1.436 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 1.859      ;
; 1.436 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 1.859      ;
; 1.436 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 1.859      ;
; 1.436 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 1.859      ;
; 1.436 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 1.859      ;
; 1.436 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 1.859      ;
; 1.478 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.683      ;
; 1.478 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.683      ;
; 1.478 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.683      ;
; 1.478 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.683      ;
; 1.483 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.936      ;
; 1.496 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 1.919      ;
; 1.496 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 1.919      ;
; 1.496 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 1.919      ;
; 1.496 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 1.919      ;
; 2.919 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[4]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.197     ; 1.955      ;
; 2.919 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[5]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.874     ; 2.278      ;
; 2.919 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[3]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.197     ; 1.955      ;
; 2.919 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[2]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.197     ; 1.955      ;
; 2.925 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[7]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.196     ; 1.962      ;
; 2.933 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[5]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.862     ; 2.304      ;
; 2.933 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[3]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.862     ; 2.304      ;
; 2.933 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[7]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.862     ; 2.304      ;
; 2.940 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[2]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.876     ; 2.297      ;
; 2.944 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[6]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.845     ; 2.332      ;
; 2.944 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[0]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.845     ; 2.332      ;
; 2.944 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[9]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.845     ; 2.332      ;
; 2.944 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[8]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.845     ; 2.332      ;
; 2.944 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[4]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.845     ; 2.332      ;
; 2.944 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[7]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.845     ; 2.332      ;
; 2.944 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[2]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.845     ; 2.332      ;
; 2.944 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[3]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.845     ; 2.332      ;
; 2.944 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[5]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.845     ; 2.332      ;
; 2.944 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[1]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.845     ; 2.332      ;
; 3.001 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[7]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.199     ; 2.035      ;
; 3.001 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[6]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.199     ; 2.035      ;
; 3.001 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[4]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.199     ; 2.035      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                           ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                              ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                                              ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Read                                                                                                                                                                ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                   ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                   ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                   ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                         ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                   ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                   ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                   ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                          ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                         ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                          ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                          ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                          ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                          ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                          ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                          ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                               ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]                               ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6]                               ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1]                               ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2]                               ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4]                               ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6]                               ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                               ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                                 ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                 ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Write                                                                                                                                                               ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                                             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[13]                                                                                                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[14]                                                                                                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                                      ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                                      ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[11]                                                                                                                                                           ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[13]                                                                                                                                                           ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                                           ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                           ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                           ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                                            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[4]                                                                                                                                                            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[5]                                                                                                                                                            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[7]                                                                                                                                                            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[8]                                                                                                                                                            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[2]                                                                                                                                                         ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[7]                                                                                                                                                         ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                 ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated                                                                                                                                             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated                                                                                                                                             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated                                                                                                                                             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated                                                                                                                                             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[14]~_emulated                                                                                                                                         ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[22]~_emulated                                                                                                                                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[0]                                                                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CAS_N                                                                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CKE                                                                                                                                                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CS_N                                                                                                                                                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[0]                                                                                                                                                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[1]                                                                                                                                                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|PM_STOP                                                                                                                                                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|RAS_N                                                                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[11]                                                                                                                                                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[12]                                                                                                                                                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[2]                                                                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[3]                                                                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[4]                                                                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[5]                                                                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[6]                                                                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[7]                                                                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[8]                                                                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[9]                                                                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[1]                                                                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[2]                                                                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[3]                                                                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[4]                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                                                                      ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                                                                            ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                        ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                                                                      ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                                                                            ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                                      ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                                                                            ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                             ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                        ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                      ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                                                                            ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                                                                      ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                                                                            ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                                                                      ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                                                                            ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                                                                      ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                                                                            ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a30~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                                       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                                             ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                   ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a15~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                                                      ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                                                                            ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a28~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                        ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                        ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                   ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a10~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a14~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a19~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a22~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                                                                      ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                                                                            ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                                       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                                                             ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a6~porta_bytena_reg0                                                                                                                                                                                                        ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a26~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a26~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                             ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                                                                      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                                                       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                                                             ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                                                                      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                                                                      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[18]         ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_plus[10] ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[0]                             ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[10]                            ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]                             ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]                             ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[3]                             ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]                             ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]                             ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[6]                             ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]                             ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[8]                             ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[9]                             ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|start_x[0]                        ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|start_x[10]                       ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|start_x[1]                        ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|start_x[2]                        ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|start_x[3]                        ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|start_x[4]                        ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|start_x[5]                        ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|start_x[6]                        ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|start_x[7]                        ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|start_x[8]                        ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|start_x[9]                        ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[0]                             ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[10]                            ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[1]                             ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[2]                             ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[3]                             ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[4]                             ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[5]                             ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[6]                             ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[7]                             ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[8]                             ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[9]                             ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|err[2]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_line[0]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_line[10] ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_line[1]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_line[2]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_line[3]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_line[4]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_line[5]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_line[6]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_line[7]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_line[8]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_line[9]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[2]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[3]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[6]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[8]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|state      ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[0]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[10] ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[1]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[2]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[3]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[4]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[5]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[6]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[7]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[8]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[9]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[0]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[10]    ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[1]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[2]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[3]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[4]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[5]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[6]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[7]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[8]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[9]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_plus[0]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_plus[1]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_plus[2]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_plus[3]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_plus[4]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_plus[5]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_plus[6]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_plus[7]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_plus[8]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_plus[9]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|y_plus[0]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|y_plus[1]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|y_plus[2]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|y_plus[3]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|y_plus[4]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|y_plus[5]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|y_plus[6]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|y_plus[7]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|y_plus[8]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|y_plus[9]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|err[0]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|err[1]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|err[2]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|start      ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|state      ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|x_n[0]     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.501 ; 49.717       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                   ;
; 49.502 ; 49.718       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ;
; 49.502 ; 49.718       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                    ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22]                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23]                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24]                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25]                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[26]                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27]                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28]                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[29]                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[30]                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[4]                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[5]                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[6]                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                         ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                         ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                           ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                           ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                           ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                           ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                           ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[10]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[11]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[12]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[14]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[18]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[1]                                                        ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[21]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[2]                                                        ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[3]                                                        ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[7]                                                        ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[8]                                                        ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[9]                                                        ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                   ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 4.359  ; 4.874  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 3.025  ; 3.583  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 1.095  ; 1.524  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 1.392  ; 1.833  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; 4.359  ; 4.874  ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 1.859  ; 2.324  ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; 1.859  ; 2.324  ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; -0.372 ; -0.101 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 2.734  ; 3.199  ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.915  ; 1.174  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; -0.222 ; 0.050  ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.362  ; 0.582  ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.915  ; 1.174  ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.584  ; 0.789  ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 5.978  ; 6.424  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 5.978  ; 6.424  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.234  ; 4.814  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.807  ; 3.235  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.823  ; 3.252  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.834  ; 4.346  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.662  ; 4.103  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.223  ; 3.618  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.813  ; 3.240  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.827  ; 3.255  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.703  ; 4.210  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.044  ; 3.474  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.401  ; 3.791  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.082  ; 3.516  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.052  ; 3.482  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.077  ; 3.506  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 4.234  ; 4.814  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 4.160  ; 4.706  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.271  ; 3.670  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.809  ; 2.008  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 6.943  ; 7.110  ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -0.774 ; -1.189 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -1.814 ; -2.332 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -0.774 ; -1.189 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -1.062 ; -1.487 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; -1.757 ; -2.230 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 0.647  ; 0.374  ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; -1.521 ; -1.976 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.647  ; 0.374  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -1.335 ; -1.764 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.625  ; 0.364  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.625  ; 0.349  ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.547  ; 0.313  ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.362  ; 0.154  ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.622  ; 0.364  ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -3.443 ; -3.945 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -3.443 ; -3.945 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; -2.214 ; -2.627 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -2.214 ; -2.627 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -2.229 ; -2.644 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -3.210 ; -3.710 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -3.036 ; -3.462 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -2.615 ; -2.996 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -2.220 ; -2.633 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -2.234 ; -2.647 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -3.073 ; -3.563 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -2.439 ; -2.856 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -2.782 ; -3.161 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -2.477 ; -2.897 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -2.448 ; -2.864 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -2.470 ; -2.887 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -3.593 ; -4.159 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -3.522 ; -4.055 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -2.660 ; -3.045 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.638  ; 0.437  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -1.257 ; -1.444 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 6.328  ; 6.185  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 6.328  ; 6.185  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 6.775  ; 6.645  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 6.258  ; 5.850  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 4.147  ; 4.050  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.777  ; 4.683  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.043  ; 3.979  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 4.301  ; 4.248  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 4.710  ; 4.634  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.196  ; 4.110  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 4.547  ; 4.465  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 6.258  ; 5.850  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 6.417  ; 6.008  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 3.873  ; 3.811  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 6.417  ; 6.008  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 3.887  ; 3.822  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 5.260  ; 5.159  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 4.131  ; 4.073  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 3.785  ; 3.714  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.197  ; 4.107  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 4.235  ; 4.127  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.526  ; 4.443  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 4.474  ; 4.398  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.259  ; 4.210  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.356  ; 4.290  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.474  ; 4.398  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.196  ; 4.117  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.328  ; 4.224  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 3.893  ; 3.829  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.151  ; 4.086  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.452  ; 4.369  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 4.306  ; 4.249  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.728 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.651 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.640  ; 5.663  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 5.088  ; 4.968  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 5.087  ; 5.001  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 5.329  ; 5.286  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.833  ; 3.798  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 4.281  ; 4.232  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 4.231  ; 4.166  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.863  ; 3.841  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 4.514  ; 4.480  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 5.640  ; 5.663  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 4.895  ; 4.784  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 4.482  ; 4.380  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.062  ; 5.020  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 4.862  ; 4.846  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 4.907  ; 4.826  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 4.857  ; 4.825  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 4.907  ; 4.826  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.975  ; 3.889  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 3.258  ; 3.196  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 5.133  ; 4.685  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 6.665  ; 6.582  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 5.280  ; 5.120  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 6.081  ; 5.941  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.647  ; 5.529  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 6.154  ; 6.133  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 5.854  ; 5.720  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 5.775  ; 5.603  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 5.687  ; 5.523  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.875  ; 5.783  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 6.026  ; 5.864  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.900  ; 5.848  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 6.665  ; 6.582  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.650  ; 5.501  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 5.932  ; 5.769  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 5.694  ; 5.617  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.874  ; 5.796  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 5.308  ; 5.226  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 4.926  ; 4.858  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 4.487  ; 4.469  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 4.926  ; 4.858  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.494  ; 4.410  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 4.040  ; 3.951  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.666 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.775 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.128 ; 10.532 ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 6.097  ; 5.957  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 6.097  ; 5.957  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 6.530  ; 6.401  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 3.557  ; 3.492  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 3.656  ; 3.559  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.258  ; 4.165  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 3.557  ; 3.492  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 3.804  ; 3.749  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 4.197  ; 4.120  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 3.704  ; 3.617  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 4.039  ; 3.957  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 5.751  ; 5.342  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 3.309  ; 3.237  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 3.392  ; 3.329  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 5.904  ; 5.495  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 3.406  ; 3.340  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 4.723  ; 4.623  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 3.640  ; 3.580  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 3.309  ; 3.237  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 3.704  ; 3.614  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 3.741  ; 3.634  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.020  ; 3.936  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 3.412  ; 3.346  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 3.763  ; 3.712  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 3.857  ; 3.790  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 3.969  ; 3.892  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 3.702  ; 3.623  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 3.829  ; 3.726  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 3.412  ; 3.346  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 3.659  ; 3.593  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 3.948  ; 3.865  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 3.808  ; 3.750  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.303 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.225 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.352  ; 3.316  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 4.560  ; 4.440  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 4.558  ; 4.472  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 4.789  ; 4.745  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.352  ; 3.316  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.783  ; 3.733  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.735  ; 3.669  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.381  ; 3.357  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 4.007  ; 3.970  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 5.086  ; 5.105  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 4.374  ; 4.264  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.978  ; 3.877  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 4.534  ; 4.490  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 4.339  ; 4.321  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 4.336  ; 4.301  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 4.336  ; 4.301  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 4.384  ; 4.302  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.491  ; 3.404  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 2.801  ; 2.738  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 4.672  ; 4.225  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.370  ; 4.221  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 4.370  ; 4.221  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 4.885  ; 4.700  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 4.791  ; 4.685  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.285  ; 5.263  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 4.798  ; 4.664  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 4.939  ; 4.760  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 4.829  ; 4.657  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.038  ; 4.929  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 5.148  ; 4.994  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 4.839  ; 4.740  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.726  ; 5.630  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 4.979  ; 4.826  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 4.624  ; 4.471  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 4.845  ; 4.759  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 4.921  ; 4.874  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 4.456  ; 4.362  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.981  ; 3.960  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.981  ; 3.960  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 4.402  ; 4.333  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.989  ; 3.904  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.553  ; 3.464  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.078 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.186 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.914  ; 8.320  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.265 ; 5.154 ; 5.703 ; 5.592 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.095 ; 4.984 ; 5.523 ; 5.412 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.448 ; 4.323 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.918 ; 5.776 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.918 ; 5.776 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.448 ; 4.323 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.332 ; 5.221 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.413 ; 5.271 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.711 ; 5.569 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.711 ; 5.569 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.687 ; 4.562 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.936 ; 5.811 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.762 ; 5.637 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.387 ; 5.262 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.387 ; 5.262 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.735 ; 4.610 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.387 ; 5.262 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.387 ; 5.262 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.413 ; 5.271 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.925 ; 3.800 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.368 ; 5.226 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.368 ; 5.226 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.925 ; 3.800 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.802 ; 4.691 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.884 ; 4.742 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.170 ; 5.028 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.170 ; 5.028 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.155 ; 4.030 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.354 ; 5.229 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.187 ; 5.062 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.826 ; 4.701 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.826 ; 4.701 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.200 ; 4.075 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.826 ; 4.701 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.826 ; 4.701 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.884 ; 4.742 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.351     ; 4.476     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.882     ; 6.024     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.882     ; 6.024     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.351     ; 4.476     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.327     ; 5.438     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.371     ; 5.513     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.694     ; 5.836     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.694     ; 5.836     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.599     ; 4.724     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.861     ; 5.986     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.699     ; 5.824     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.363     ; 5.488     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.363     ; 5.488     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.633     ; 4.758     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.363     ; 5.488     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.363     ; 5.488     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.371     ; 5.513     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.827     ; 3.952     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.328     ; 5.470     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.328     ; 5.470     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.827     ; 3.952     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.793     ; 4.904     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.837     ; 4.979     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.147     ; 5.289     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.147     ; 5.289     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.065     ; 4.190     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.277     ; 5.402     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.121     ; 5.246     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.798     ; 4.923     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.798     ; 4.923     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.098     ; 4.223     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.798     ; 4.923     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.798     ; 4.923     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.837     ; 4.979     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 45
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 15.277 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.139 ; -8322.290     ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.885 ; -121.493      ;
; CLOCK_50                                                 ; -1.009 ; -19.847       ;
; altera_reserved_tck                                      ; 48.788 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.141 ; 0.000         ;
; CLOCK_50                                                 ; 0.156 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.179 ; 0.000         ;
; altera_reserved_tck                                      ; 0.186 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.375 ; -115.906      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.336 ; -2.482        ;
; CLOCK_50                                                 ; 7.578  ; 0.000         ;
; altera_reserved_tck                                      ; 49.457 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLOCK_50                                                 ; 0.355 ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.470 ; 0.000         ;
; altera_reserved_tck                                      ; 0.511 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.553 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.752  ; 0.000         ;
; CLOCK_50                                                 ; 9.204  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.903 ; 0.000         ;
; altera_reserved_tck                                      ; 49.311 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                                                             ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -3.139 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[22] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.104     ; 2.588      ;
; -3.124 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[19] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.104     ; 2.573      ;
; -3.095 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[22] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.550      ;
; -3.095 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[22] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.550      ;
; -3.080 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[19] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.535      ;
; -3.080 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[19] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.535      ;
; -3.074 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[16] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.104     ; 2.523      ;
; -3.065 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[23] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.104     ; 2.514      ;
; -3.062 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[18] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.104     ; 2.511      ;
; -3.059 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[22] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.514      ;
; -3.044 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[19] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.499      ;
; -3.030 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[16] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.485      ;
; -3.030 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[16] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.485      ;
; -3.026 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[27] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.108     ; 2.471      ;
; -3.023 ; MySPI:MySPI_instance|ImgNum[6]                                           ; wait_dly                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.899     ; 2.677      ;
; -3.021 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[23] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.476      ;
; -3.021 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[23] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.476      ;
; -3.018 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[18] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.473      ;
; -3.018 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[18] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.473      ;
; -3.008 ; MySPI:MySPI_instance|ImgNum[6]                                           ; loading                                                                                                             ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.899     ; 2.662      ;
; -2.999 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[20] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.104     ; 2.448      ;
; -2.994 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[16] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.449      ;
; -2.992 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[3]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 2.449      ;
; -2.990 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[17] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.104     ; 2.439      ;
; -2.985 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[23] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.440      ;
; -2.982 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[27] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 2.433      ;
; -2.982 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[27] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 2.433      ;
; -2.982 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[18] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.437      ;
; -2.955 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[20] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.410      ;
; -2.955 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[20] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.410      ;
; -2.948 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[3]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.090     ; 2.411      ;
; -2.948 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[3]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.090     ; 2.411      ;
; -2.946 ; MySPI:MySPI_instance|ImgNum[1]                                           ; loading                                                                                                             ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.893     ; 2.606      ;
; -2.946 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[27] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 2.397      ;
; -2.946 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[17] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.401      ;
; -2.946 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[17] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.401      ;
; -2.938 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[26] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.108     ; 2.383      ;
; -2.932 ; MySPI:MySPI_instance|ImgNum[5]                                           ; loading                                                                                                             ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.899     ; 2.586      ;
; -2.919 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[20] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.374      ;
; -2.918 ; MySPI:MySPI_instance|ImgNum[1]                                           ; wait_dly                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.893     ; 2.578      ;
; -2.918 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[2]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 2.375      ;
; -2.917 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[1]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 2.374      ;
; -2.916 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[4]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 2.373      ;
; -2.914 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[12] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.100     ; 2.367      ;
; -2.914 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[21] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.104     ; 2.363      ;
; -2.912 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[3]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.090     ; 2.375      ;
; -2.911 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[15] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.100     ; 2.364      ;
; -2.910 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[17] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.365      ;
; -2.905 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[22] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.INIT   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.550      ;
; -2.905 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[22] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.START  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.550      ;
; -2.904 ; MySPI:MySPI_instance|ImgNum[5]                                           ; wait_dly                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.899     ; 2.558      ;
; -2.902 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[8]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.100     ; 2.355      ;
; -2.898 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[14] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.100     ; 2.351      ;
; -2.894 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[26] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 2.345      ;
; -2.894 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[26] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 2.345      ;
; -2.891 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[0]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 2.348      ;
; -2.890 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[9]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.100     ; 2.343      ;
; -2.890 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[19] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.INIT   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.535      ;
; -2.890 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[19] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.START  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.535      ;
; -2.887 ; MySPI:MySPI_instance|ImgNum[4]                                           ; loading                                                                                                             ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.899     ; 2.541      ;
; -2.882 ; MySPI:MySPI_instance|ImgNum[3]                                           ; loading                                                                                                             ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.893     ; 2.542      ;
; -2.874 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[2]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.090     ; 2.337      ;
; -2.874 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[2]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.090     ; 2.337      ;
; -2.873 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[1]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.090     ; 2.336      ;
; -2.873 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[1]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.090     ; 2.336      ;
; -2.872 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[4]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.090     ; 2.335      ;
; -2.872 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[4]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.090     ; 2.335      ;
; -2.872 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[24] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.108     ; 2.317      ;
; -2.870 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[12] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 2.329      ;
; -2.870 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[12] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 2.329      ;
; -2.870 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[21] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.325      ;
; -2.870 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[21] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.325      ;
; -2.867 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[15] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 2.326      ;
; -2.867 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[15] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 2.326      ;
; -2.861 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[25] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.108     ; 2.306      ;
; -2.859 ; MySPI:MySPI_instance|ImgNum[4]                                           ; wait_dly                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.899     ; 2.513      ;
; -2.858 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[8]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 2.317      ;
; -2.858 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[8]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 2.317      ;
; -2.858 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[26] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 2.309      ;
; -2.856 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[6]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 2.313      ;
; -2.854 ; MySPI:MySPI_instance|ImgNum[3]                                           ; wait_dly                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.893     ; 2.514      ;
; -2.854 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[14] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 2.313      ;
; -2.854 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[14] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 2.313      ;
; -2.851 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[5]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 2.308      ;
; -2.847 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[0]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.090     ; 2.310      ;
; -2.847 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[0]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.090     ; 2.310      ;
; -2.846 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[9]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 2.305      ;
; -2.846 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[9]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 2.305      ;
; -2.843 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[13] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.100     ; 2.296      ;
; -2.840 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[16] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.INIT   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.485      ;
; -2.840 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[16] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.START  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.485      ;
; -2.838 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[2]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.090     ; 2.301      ;
; -2.837 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[1]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.090     ; 2.300      ;
; -2.836 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[4]  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.090     ; 2.299      ;
; -2.834 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[12] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 2.293      ;
; -2.834 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[21] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 2.289      ;
; -2.831 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[15] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.094     ; 2.290      ;
; -2.831 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[23] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.INIT   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.476      ;
; -2.831 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[23] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.START  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.476      ;
; -2.828 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_next_qb[24] ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END    ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 2.279      ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+--------+--------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.885 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.548     ; 2.498      ;
; -2.885 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.548     ; 2.498      ;
; -2.883 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.548     ; 2.496      ;
; -2.883 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.548     ; 2.496      ;
; -2.862 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.548     ; 2.475      ;
; -2.859 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.548     ; 2.472      ;
; -2.859 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.548     ; 2.472      ;
; -2.853 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.548     ; 2.466      ;
; -2.853 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.548     ; 2.466      ;
; -2.851 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.548     ; 2.464      ;
; -2.851 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.548     ; 2.464      ;
; -2.848 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.550     ; 2.459      ;
; -2.830 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.548     ; 2.443      ;
; -2.827 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.548     ; 2.440      ;
; -2.827 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.548     ; 2.440      ;
; -2.816 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.550     ; 2.427      ;
; -2.748 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.358      ;
; -2.748 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.358      ;
; -2.747 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.357      ;
; -2.747 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.357      ;
; -2.728 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.338      ;
; -2.726 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.336      ;
; -2.725 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.335      ;
; -2.720 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.553     ; 2.328      ;
; -2.718 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.330      ;
; -2.717 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.329      ;
; -2.716 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.328      ;
; -2.715 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.327      ;
; -2.713 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.325      ;
; -2.686 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.298      ;
; -2.685 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.297      ;
; -2.684 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.296      ;
; -2.683 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.295      ;
; -2.681 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.293      ;
; -2.671 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.358     ; 2.474      ;
; -2.671 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.358     ; 2.474      ;
; -2.639 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.251      ;
; -2.639 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.251      ;
; -2.639 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.358     ; 2.442      ;
; -2.639 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.358     ; 2.442      ;
; -2.637 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.249      ;
; -2.637 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.249      ;
; -2.618 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.228      ;
; -2.618 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.228      ;
; -2.617 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.227      ;
; -2.617 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.227      ;
; -2.616 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.228      ;
; -2.613 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.225      ;
; -2.613 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.225      ;
; -2.602 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.212      ;
; -2.598 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.208      ;
; -2.598 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.207      ;
; -2.596 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.206      ;
; -2.595 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.205      ;
; -2.590 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.553     ; 2.198      ;
; -2.588 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[9]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.197      ;
; -2.586 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.195      ;
; -2.585 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.194      ;
; -2.584 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[10]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.193      ;
; -2.539 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.361     ; 2.339      ;
; -2.528 ; base_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[23]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.361     ; 2.328      ;
; -2.523 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.135      ;
; -2.523 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.135      ;
; -2.521 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.133      ;
; -2.521 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.133      ;
; -2.500 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.112      ;
; -2.497 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.109      ;
; -2.497 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.109      ;
; -2.486 ; max_read_addr[19]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.096      ;
; -2.472 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.550     ; 2.083      ;
; -2.471 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.550     ; 2.082      ;
; -2.470 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.550     ; 2.081      ;
; -2.469 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.360     ; 2.270      ;
; -2.469 ; max_read_addr[12]  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.360     ; 2.270      ;
; -2.469 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.550     ; 2.080      ;
; -2.468 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.077      ;
; -2.467 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.550     ; 2.078      ;
; -2.458 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[9]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.067      ;
; -2.456 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.065      ;
; -2.455 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.064      ;
; -2.454 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[10]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.552     ; 2.063      ;
; -2.448 ; max_read_addr[15]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.060      ;
; -2.448 ; max_read_addr[15]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.060      ;
; -2.446 ; max_read_addr[15]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.058      ;
; -2.446 ; max_read_addr[15]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.058      ;
; -2.437 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.360     ; 2.238      ;
; -2.437 ; max_read_addr[11]  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.360     ; 2.238      ;
; -2.426 ; base_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.734     ; 1.853      ;
; -2.426 ; base_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.734     ; 1.853      ;
; -2.425 ; max_read_addr[15]  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.037      ;
; -2.425 ; base_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.734     ; 1.852      ;
; -2.425 ; base_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.734     ; 1.852      ;
; -2.425 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.359     ; 2.227      ;
; -2.425 ; max_read_addr[17]  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.359     ; 2.227      ;
; -2.422 ; max_read_addr[15]  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.034      ;
; -2.422 ; max_read_addr[15]  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 2.034      ;
; -2.417 ; base_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.027      ;
; -2.411 ; max_read_addr[15]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.021      ;
; -2.411 ; base_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 2.021      ;
; -2.409 ; base_read_addr[16] ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.361     ; 2.209      ;
+--------+--------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.009 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[0]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[15]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.790      ; 2.323      ;
; -0.899 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[0]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[10]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.794      ; 2.217      ;
; -0.823 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.RESTART  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.786      ; 2.133      ;
; -0.821 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.PAUSE    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.786      ; 2.131      ;
; -0.801 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.788      ; 2.113      ;
; -0.790 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[3]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[13]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.794      ; 2.108      ;
; -0.787 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.782      ; 2.093      ;
; -0.785 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[4]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[14]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.794      ; 2.103      ;
; -0.771 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[0]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[6]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.795      ; 2.090      ;
; -0.765 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[1]          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.787      ; 2.076      ;
; -0.739 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[1]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[11]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.786      ; 2.049      ;
; -0.732 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.GAMEOVER ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[2]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.792      ; 2.048      ;
; -0.721 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[2]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[8]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.787      ; 2.032      ;
; -0.720 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[3]          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[3]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.787      ; 2.031      ;
; -0.719 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[2]          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[2]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.793      ; 2.036      ;
; -0.713 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[3]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[9]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.787      ; 2.024      ;
; -0.708 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[5]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[20]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.791      ; 2.023      ;
; -0.700 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank4[1]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[7]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.783      ; 2.007      ;
; -0.700 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank3[1]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[4]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.784      ; 2.008      ;
; -0.697 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank5[2]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[12]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.786      ; 2.007      ;
; -0.696 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank3[2]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[5]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.784      ; 2.004      ;
; -0.689 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank2[1]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[2]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.786      ; 1.999      ;
; -0.684 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[1]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[22]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.794      ; 2.002      ;
; -0.681 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[2]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[17]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.791      ; 1.996      ;
; -0.678 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[4]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[19]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.787      ; 1.989      ;
; -0.677 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[3]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[18]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.791      ; 1.992      ;
; -0.677 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank2[0]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.788      ; 1.989      ;
; -0.676 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.INIT    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.590      ; 1.790      ;
; -0.669 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank6[1]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[16]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.794      ; 1.987      ;
; -0.668 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank3[0]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[3]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.788      ; 1.980      ;
; -0.644 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[3]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[24]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.794      ; 1.962      ;
; -0.631 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[5]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[26]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.795      ; 1.950      ;
; -0.631 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.RESUME   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.792      ; 1.947      ;
; -0.621 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[2]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.788      ; 1.933      ;
; -0.609 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[2]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.788      ; 1.921      ;
; -0.599 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[0]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[21]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.795      ; 1.918      ;
; -0.593 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank1|box        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.788      ; 1.905      ;
; -0.587 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[4]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[25]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.794      ; 1.905      ;
; -0.582 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[2]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[23]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.794      ; 1.900      ;
; -0.547 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.RESTART  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.792      ; 1.863      ;
; -0.536 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank7[6]|box     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[27]                                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.795      ; 1.855      ;
; -0.490 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[0]          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.787      ; 1.801      ;
; -0.425 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|done_move_reg       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.787      ; 1.736      ;
; -0.424 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.788      ; 1.736      ;
; -0.332 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.794      ; 1.650      ;
; 8.723  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.518      ; 1.782      ;
; 8.724  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.518      ; 1.781      ;
; 8.726  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.518      ; 1.779      ;
; 8.733  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.518      ; 1.772      ;
; 8.845  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.518      ; 1.660      ;
; 8.877  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.518      ; 1.628      ;
; 8.877  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.518      ; 1.628      ;
; 8.877  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.518      ; 1.628      ;
; 8.877  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.518      ; 1.628      ;
; 8.890  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.518      ; 1.615      ;
; 8.890  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.518      ; 1.615      ;
; 8.890  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.518      ; 1.615      ;
; 8.890  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.518      ; 1.615      ;
; 8.890  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.518      ; 1.615      ;
; 8.890  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.518      ; 1.615      ;
; 8.890  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.518      ; 1.615      ;
; 8.890  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.518      ; 1.615      ;
; 8.907  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.518      ; 1.598      ;
; 8.909  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.518      ; 1.596      ;
; 8.933  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.518      ; 1.572      ;
; 8.991  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.703      ; 1.721      ;
; 8.991  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.703      ; 1.721      ;
; 8.992  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.705      ; 1.722      ;
; 9.075  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.528      ; 1.440      ;
; 9.075  ; MySPI:MySPI_instance|Trigger                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.528      ; 1.440      ;
; 10.140 ; MySPI:MySPI_instance|Green[1]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.705      ; 0.574      ;
; 10.145 ; MySPI:MySPI_instance|Red[1]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.705      ; 0.569      ;
; 10.147 ; MySPI:MySPI_instance|Blue[3]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.706      ; 0.568      ;
; 10.147 ; MySPI:MySPI_instance|Blue[6]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.706      ; 0.568      ;
; 10.148 ; MySPI:MySPI_instance|Red[7]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.705      ; 0.566      ;
; 10.149 ; MySPI:MySPI_instance|Blue[5]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.706      ; 0.566      ;
; 10.150 ; MySPI:MySPI_instance|Green[0]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.705      ; 0.564      ;
; 10.153 ; MySPI:MySPI_instance|Red[2]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.705      ; 0.561      ;
; 10.154 ; MySPI:MySPI_instance|Green[6]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.705      ; 0.560      ;
; 10.158 ; MySPI:MySPI_instance|Blue[2]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.706      ; 0.557      ;
; 10.158 ; MySPI:MySPI_instance|Blue[7]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.706      ; 0.557      ;
; 10.159 ; MySPI:MySPI_instance|Blue[1]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.706      ; 0.556      ;
; 10.159 ; MySPI:MySPI_instance|Green[4]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.705      ; 0.555      ;
; 10.162 ; MySPI:MySPI_instance|Blue[0]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.706      ; 0.553      ;
; 10.162 ; MySPI:MySPI_instance|Red[6]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.705      ; 0.552      ;
; 10.163 ; MySPI:MySPI_instance|Green[7]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.705      ; 0.551      ;
; 10.165 ; MySPI:MySPI_instance|Green[2]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.705      ; 0.549      ;
; 10.165 ; MySPI:MySPI_instance|Green[3]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.705      ; 0.549      ;
; 10.165 ; MySPI:MySPI_instance|Red[5]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.705      ; 0.549      ;
; 10.166 ; MySPI:MySPI_instance|Blue[4]                                                                                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.706      ; 0.549      ;
; 10.166 ; MySPI:MySPI_instance|Red[3]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.705      ; 0.548      ;
; 10.167 ; MySPI:MySPI_instance|Red[0]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.705      ; 0.547      ;
; 10.167 ; MySPI:MySPI_instance|Green[5]                                                                                        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.705      ; 0.547      ;
; 10.167 ; MySPI:MySPI_instance|Red[4]                                                                                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                 ; CLOCK_50    ; 10.000       ; 0.705      ; 0.547      ;
; 13.824 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[5]                                                 ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_we_reg                                                                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.134      ; 6.319      ;
; 13.836 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[5]                                                 ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a29~porta_we_reg                                                                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.134      ; 6.307      ;
; 13.926 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[5]                                                 ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a20~porta_we_reg                                                                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.124      ; 6.207      ;
; 13.939 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[5]                                                 ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a16~porta_we_reg                                                                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.121      ; 6.191      ;
; 13.950 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[6]                                                 ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_we_reg                                                                   ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.134      ; 6.193      ;
; 13.952 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[5]                                                 ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a1~porta_we_reg                                                                    ; CLOCK_50                                                 ; CLOCK_50    ; 20.000       ; 0.128      ; 6.185      ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.788 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.638      ;
; 48.812 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.615      ;
; 48.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.530      ;
; 48.907 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.518      ;
; 48.911 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.515      ;
; 48.985 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.439      ;
; 48.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.426      ;
; 49.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.396      ;
; 49.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.394      ;
; 49.059 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.365      ;
; 49.064 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.363      ;
; 49.108 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.316      ;
; 49.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.235      ;
; 49.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.224      ;
; 49.235 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[0]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.204      ;
; 49.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.188      ;
; 49.324 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.101      ;
; 49.837 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                         ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 0.592      ;
; 97.134 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.805      ;
; 97.134 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.805      ;
; 97.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.740      ;
; 97.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.740      ;
; 97.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.740      ;
; 97.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.740      ;
; 97.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.740      ;
; 97.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.740      ;
; 97.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.740      ;
; 97.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.740      ;
; 97.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.740      ;
; 97.257 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.681      ;
; 97.257 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.681      ;
; 97.322 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.616      ;
; 97.322 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.616      ;
; 97.322 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.616      ;
; 97.322 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.616      ;
; 97.322 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.616      ;
; 97.322 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.616      ;
; 97.322 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.616      ;
; 97.322 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.616      ;
; 97.322 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.616      ;
; 97.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.554      ;
; 97.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.554      ;
; 97.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.554      ;
; 97.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.554      ;
; 97.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.554      ;
; 97.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.554      ;
; 97.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.554      ;
; 97.462 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.478      ;
; 97.462 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.478      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.430      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.430      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.430      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.430      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.430      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.430      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.430      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.413      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.413      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.413      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.413      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.413      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.413      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.413      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.413      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.413      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.372      ;
; 97.588 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.352      ;
; 97.588 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.352      ;
; 97.705 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.242      ;
; 97.705 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.242      ;
; 97.705 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.242      ;
; 97.705 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.242      ;
; 97.705 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.242      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.227      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.227      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.227      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.227      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.227      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.227      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.227      ;
; 97.738 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.202      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.194      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.194      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.194      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.194      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.194      ;
; 97.762 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.178      ;
; 97.773 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.164      ;
; 97.776 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.169      ;
; 97.776 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.169      ;
; 97.776 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.169      ;
; 97.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.153      ;
; 97.788 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.157      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.149      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.151      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.092      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.092      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.092      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.092      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.092      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.141 ; sdram_control:sdram_control_inst|mDATAOUT[13]                                                                                                                                                         ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.470      ;
; 0.145 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.473      ;
; 0.153 ; sdram_control:sdram_control_inst|mDATAOUT[14]                                                                                                                                                         ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.482      ;
; 0.157 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.485      ;
; 0.160 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.488      ;
; 0.172 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.500      ;
; 0.179 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                           ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.517      ;
; 0.192 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                                             ; sdram_control:sdram_control_inst|SA[12]                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                                             ; sdram_control:sdram_control_inst|SA[11]                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[7]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                   ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sdram_control:sdram_control_inst|mADDR[5]                                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|mADDR[1]                                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|SA[10]                                                                                                                                             ; sdram_control:sdram_control_inst|SA[10]                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[2]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                   ; sdram_control:sdram_control_inst|command:u_command|command_delay[5]                                                                                                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|command_delay[5]                                                                                                                                   ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                                   ; sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|mADDR[6]                                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[9]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[8]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                   ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                              ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_control:sdram_control_inst|mADDR[4]                                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.199 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.527      ;
; 0.201 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.483      ;
; 0.203 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; max_read_addr[16]                                                                                                                                                                                     ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[16]~_emulated                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.049     ; 0.390      ;
; 0.205 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.487      ;
; 0.206 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                                   ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.490      ;
; 0.209 ; sdram_control:sdram_control_inst|rWR1_ADDR[22]                                                                                                                                                        ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.211 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.493      ;
; 0.213 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.213 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.156 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.480      ;
; 0.156 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.485      ;
; 0.158 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.482      ;
; 0.159 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.488      ;
; 0.164 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.488      ;
; 0.165 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.489      ;
; 0.167 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.491      ;
; 0.176 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.500      ;
; 0.180 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 0.499      ;
; 0.181 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                                                          ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.504      ;
; 0.181 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 0.500      ;
; 0.183 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.507      ;
; 0.185 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                                                                                                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                                                                                                                                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                                                                                                                                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; pulse_n                                                                                                                                                                                                                                                                                                                               ; pulse_n                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|step[1]                                                                                                                                                                                                                                                                                        ; i2c_touch_config:i2c_touch_config_inst|step[1]                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|step[0]                                                                                                                                                                                                                                                                                        ; i2c_touch_config:i2c_touch_config_inst|step[0]                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                                                                                                                                                            ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[0]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_bad_jump                                                                                                                                                                                                                                                                 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_bad_jump                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[2]                                                                                                                                                                                                                                                            ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[2]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MySPI:MySPI_instance|SPI_counter[1]                                                                                                                                                                                                                                                                                                   ; MySPI:MySPI_instance|SPI_counter[1]                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MySPI:MySPI_instance|SPI_state.S_Addr_11                                                                                                                                                                                                                                                                                              ; MySPI:MySPI_instance|SPI_state.S_Addr_11                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MySPI:MySPI_instance|SPI_state.S_Data_11                                                                                                                                                                                                                                                                                              ; MySPI:MySPI_instance|SPI_state.S_Data_11                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_menu_qb                                                                                                                                                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_menu_qb                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                      ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                   ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                           ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                              ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                           ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                           ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                  ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                          ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                             ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                             ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_pause_qb                                                                                                                                                                                                                                                                 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_pause_qb                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_resume_qb                                                                                                                                                                                                                                                                ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_resume_qb                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_start_qb                                                                                                                                                                                                                                                                 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_start_qb                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|enable                                                                                                                                                                                                                                                                     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|enable                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_timer_freeze                                                                                                                                                                                                                                                             ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_timer_freeze                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_freeze_acc                                                                                                                                                                                                                                                               ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|e_freeze_acc                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                       ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                       ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                           ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                       ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                                                                                                                                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                                                                                                                                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                                                                                                                                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                                                                                                                                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                                                                                                                                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                                                                                                                                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                                  ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; i2c_touch_config:i2c_touch_config_inst|trig_count[9]                                                                                                                                                                                                                                                                                  ; i2c_touch_config:i2c_touch_config_inst|trig_count[9]                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                                                                                                                                                            ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|reg_readdata[1]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                             ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                       ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                       ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                  ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                   ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                       ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                             ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                              ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                  ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                  ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                    ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                             ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                           ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                    ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                           ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                   ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                           ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                      ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                             ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                      ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|sync2_udr                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.317      ;
; 0.191 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.319      ;
; 0.191 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                       ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; MySPI:MySPI_instance|SPI_counter[0]                                                                                                                                                                                                                                                                                                   ; MySPI:MySPI_instance|SPI_counter[0]                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                            ; To Node                                                                                                                                                                                              ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.179 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[0]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[0]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wait_dly                                                                                                                                                                                             ; wait_dly                                                                                                                                                                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.INIT                                                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.INIT                                                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.START                                                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.START                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line45|state                                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line45|state                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line23|err[0]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line23|err[0]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line23|state                                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line23|state                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|color_bit                                                                            ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|color_bit                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|done_move_reg                                                                     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|done_move_reg                                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|jump_reg                                                                          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|jump_reg                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line12|err[0]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line12|err[0]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|color_reg[2]                                                                         ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|color_reg[2]                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|color_reg[1]                                                                         ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|color_reg[1]                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line50|err[0]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line50|err[0]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06|err[1]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06|err[1]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06|err[0]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[6]|Draw_Line:line06|err[0]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[6][8]                                                                                                      ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[6][8]                                                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[5][8]                                                                                                      ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[5][8]                                                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[5][7]                                                                                                      ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|xy_offset[5][7]                                                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line12|state                                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line12|state                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line12|err[0]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line12|err[0]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line06|err[0]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line06|err[0]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|up_jump.10                                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|up_jump.10                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line50|state                                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[4]|Draw_Line:line50|state                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line45|err[0]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line45|err[0]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line45|state                                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line45|state                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line45|state                                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line45|state                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line45|err[0]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line45|err[0]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line45|err[3]                                                              ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line45|err[3]                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line50|err[3]                                                              ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line50|err[3]                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line50|err[2]                                                              ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line50|err[2]                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line64|err[0]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line64|err[0]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line64|state                                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line64|state                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|err[2]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|err[2]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|err[1]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|err[1]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|err[0]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|err[0]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|state                                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line23|state                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line64|state                                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[2]|Draw_Line:line64|state                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line23|state                                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line23|state                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line23|err[0]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line23|err[0]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line06|state                                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[3]|Draw_Line:line06|state                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|RGB_state.01                                                                                                         ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|RGB_state.01                                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|in_game_RGB:testcool|pause_play                                                                                      ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|in_game_RGB:testcool|pause_play                                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45|state                                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45|state                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45|err[0]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45|err[0]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|state                                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|state                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|err[0]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|err[0]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|err[1]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|err[1]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|err[2]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|err[2]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|err[0]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line23|err[0]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line64|state                                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line64|state                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line64|err[0]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line64|err[0]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_bit                                                                                     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_bit                                                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[0]                                                                             ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[0]                                                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[5]                                                                             ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[5]                                                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[7]                                                                             ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[7]                                                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[9]                                                                             ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[9]                                                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[10]                                                                            ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M|XC[10]                                                                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line45|err[0]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line45|err[0]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line50|state                                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line50|state                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line50|err[0]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line50|err[0]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|state                                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|state                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|err[0]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line50|err[0]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line64|state                                                               ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro|Draw_Line:line64|state                                                               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|state                                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|state                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|err[1]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|err[1]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|err[2]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|err[2]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|err[0]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line23|err[0]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line12|state                                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line12|state                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line06|state                                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line06|state                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line06|err[0]                                                                       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[5]|Draw_Line:line06|err[0]                                                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|state                                                                        ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|state                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP                                                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.JUMP                                                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END                                                                                     ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.END                                                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.SAUCER                                                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE                                                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|qbert_state.IDLE                                                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.GAMEOVER                                                                                 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.GAMEOVER                                                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.PAUSE                                                                                    ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.PAUSE                                                                                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.RESUME                                                                                   ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|game_state.RESUME                                                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[3]                                                                                          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[3]                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[2]                                                                                          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[2]                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[1]                                                                                          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|LIFE_qb[1]                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[9]                                                                                          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[9]                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[8]                                                                                          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[8]                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[10]                                                                                         ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[10]                                                                                         ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[6]                                                                                          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[6]                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[7]                                                                                          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[7]                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[4]                                                                                          ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|shade_x[4]                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.316      ;
; 0.191 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.319      ;
; 0.193 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[6]                                                        ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[10]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[34]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[11]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.209 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.218 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.338      ;
; 0.222 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.342      ;
; 0.225 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.345      ;
; 0.230 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.350      ;
; 0.236 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.356      ;
; 0.238 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.358      ;
; 0.240 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.360      ;
; 0.240 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.360      ;
; 0.257 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.377      ;
; 0.257 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[2]                                                        ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.377      ;
; 0.258 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[5]                                                        ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[14]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.379      ;
; 0.259 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.379      ;
; 0.259 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.379      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[9]                                                        ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[3]                                                        ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[29]                                                       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.380      ;
; 0.262 ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.381      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.383      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.375 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oHD                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.113     ; 1.815      ;
; -2.375 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|mhd                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.113     ; 1.815      ;
; -2.375 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[10]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.113     ; 1.815      ;
; -2.375 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[9]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.113     ; 1.815      ;
; -2.375 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[8]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.113     ; 1.815      ;
; -2.375 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[7]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.113     ; 1.815      ;
; -2.375 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[6]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.113     ; 1.815      ;
; -2.375 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[5]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.113     ; 1.815      ;
; -2.375 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[4]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.113     ; 1.815      ;
; -2.375 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[3]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.113     ; 1.815      ;
; -2.375 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[2]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.113     ; 1.815      ;
; -2.375 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[1]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.113     ; 1.815      ;
; -2.375 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|x_cnt[0]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.113     ; 1.815      ;
; -2.374 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[5]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.103     ; 1.824      ;
; -2.372 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[6]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.109     ; 1.816      ;
; -2.357 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 1.814      ;
; -2.357 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 1.814      ;
; -2.346 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[1]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.112     ; 1.787      ;
; -2.291 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[4]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.107     ; 1.737      ;
; -2.291 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[0]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.107     ; 1.737      ;
; -2.269 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.135     ; 1.687      ;
; -2.269 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.135     ; 1.687      ;
; -2.263 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.135     ; 1.681      ;
; -2.263 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.135     ; 1.681      ;
; -2.253 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.135     ; 1.671      ;
; -2.253 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.135     ; 1.671      ;
; -2.246 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[6]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.921     ; 1.878      ;
; -2.206 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[3]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.919     ; 1.840      ;
; -2.205 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[2]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 1.662      ;
; -2.147 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.135     ; 1.565      ;
; -2.147 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.135     ; 1.565      ;
; -2.147 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[0]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.920     ; 1.780      ;
; -2.142 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[0]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.914     ; 1.781      ;
; -2.098 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[1]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.095     ; 1.556      ;
; -2.098 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oVD                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.095     ; 1.556      ;
; -2.098 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|mvd                                                                                                                                      ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.095     ; 1.556      ;
; -2.098 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|loading_buf                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.095     ; 1.556      ;
; -2.098 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|no_data_yet                                                                                                                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.095     ; 1.556      ;
; -2.088 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[6]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 1.737      ;
; -2.088 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[0]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 1.737      ;
; -2.088 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[9]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 1.737      ;
; -2.088 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[8]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 1.737      ;
; -2.088 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[4]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 1.737      ;
; -2.088 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[7]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 1.737      ;
; -2.088 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[2]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 1.737      ;
; -2.088 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[3]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 1.737      ;
; -2.088 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[5]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 1.737      ;
; -2.088 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[1]                                                                                                                                 ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 1.737      ;
; -2.078 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[5]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.907     ; 1.724      ;
; -2.078 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[3]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.907     ; 1.724      ;
; -2.078 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[7]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.907     ; 1.724      ;
; -2.075 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[1]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.103     ; 1.525      ;
; -2.058 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[2]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.919     ; 1.692      ;
; -2.056 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.135     ; 1.474      ;
; -2.056 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.135     ; 1.474      ;
; -2.026 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[5]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.917     ; 1.662      ;
; -2.025 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[7]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.105     ; 1.473      ;
; -2.025 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[6]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.105     ; 1.473      ;
; -2.025 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[4]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.105     ; 1.473      ;
; -1.999 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.135     ; 1.417      ;
; -1.999 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.135     ; 1.417      ;
; -1.965 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[4]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 1.416      ;
; -1.965 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[3]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 1.416      ;
; -1.965 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[2]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 1.416      ;
; -1.964 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[7]                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 1.415      ;
; 28.997 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.089      ; 1.350      ;
; 28.997 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.089      ; 1.350      ;
; 28.997 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.089      ; 1.350      ;
; 28.997 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.089      ; 1.350      ;
; 29.033 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.053     ; 1.204      ;
; 29.033 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.053     ; 1.204      ;
; 29.033 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.053     ; 1.204      ;
; 29.033 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.053     ; 1.204      ;
; 29.033 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.089      ; 1.368      ;
; 29.043 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.089      ; 1.304      ;
; 29.043 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.089      ; 1.304      ;
; 29.043 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.089      ; 1.304      ;
; 29.043 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.089      ; 1.304      ;
; 29.043 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.089      ; 1.304      ;
; 29.043 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.089      ; 1.304      ;
; 29.043 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.089      ; 1.304      ;
; 29.043 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.089      ; 1.304      ;
; 29.076 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.105      ; 1.287      ;
; 29.076 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.105      ; 1.287      ;
; 29.076 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.105      ; 1.287      ;
; 29.076 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.105      ; 1.287      ;
; 29.079 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.089      ; 1.322      ;
; 29.082 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.105      ; 1.281      ;
; 29.082 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.105      ; 1.281      ;
; 29.082 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.105      ; 1.281      ;
; 29.082 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.105      ; 1.281      ;
; 29.082 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.105      ; 1.281      ;
; 29.082 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.105      ; 1.281      ;
; 29.082 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.105      ; 1.281      ;
; 29.082 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.105      ; 1.281      ;
; 29.112 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.105      ; 1.305      ;
; 29.118 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.105      ; 1.299      ;
; 29.210 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.124      ; 1.204      ;
; 29.210 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.124      ; 1.204      ;
; 29.210 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.124      ; 1.204      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.336 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.551     ; 0.946      ;
; -1.146 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.361     ; 0.946      ;
; 5.508  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.254     ; 3.143      ;
; 5.508  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.254     ; 3.143      ;
; 5.508  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.254     ; 3.143      ;
; 5.508  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.254     ; 3.143      ;
; 5.508  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.254     ; 3.143      ;
; 5.508  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.254     ; 3.143      ;
; 5.508  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.254     ; 3.143      ;
; 5.508  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.254     ; 3.143      ;
; 5.508  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.254     ; 3.143      ;
; 5.508  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.254     ; 3.143      ;
; 5.508  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.254     ; 3.143      ;
; 5.508  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.254     ; 3.143      ;
; 5.508  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.254     ; 3.143      ;
; 5.508  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.254     ; 3.143      ;
; 5.508  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.254     ; 3.143      ;
; 5.508  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.254     ; 3.143      ;
; 5.571  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.254     ; 3.134      ;
; 5.593  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.019      ;
; 5.593  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.019      ;
; 5.593  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.019      ;
; 5.593  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.019      ;
; 5.593  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.019      ;
; 5.593  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.019      ;
; 5.593  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.019      ;
; 5.593  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.019      ;
; 5.593  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.019      ;
; 5.593  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.019      ;
; 5.593  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.019      ;
; 5.593  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.019      ;
; 5.593  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.019      ;
; 5.593  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.019      ;
; 5.593  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.019      ;
; 5.593  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.019      ;
; 5.599  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.013      ;
; 5.599  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.013      ;
; 5.599  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.013      ;
; 5.599  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.013      ;
; 5.599  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.013      ;
; 5.599  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.013      ;
; 5.599  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.013      ;
; 5.599  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.013      ;
; 5.599  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.013      ;
; 5.599  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.013      ;
; 5.599  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.013      ;
; 5.599  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.013      ;
; 5.599  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.013      ;
; 5.599  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.013      ;
; 5.599  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.013      ;
; 5.599  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.013      ;
; 5.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.003      ;
; 5.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.003      ;
; 5.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.003      ;
; 5.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.003      ;
; 5.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.003      ;
; 5.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.003      ;
; 5.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.003      ;
; 5.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.003      ;
; 5.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.003      ;
; 5.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.003      ;
; 5.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.003      ;
; 5.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.003      ;
; 5.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.003      ;
; 5.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.003      ;
; 5.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.003      ;
; 5.609  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.293     ; 3.003      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[0]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.403     ; 2.905      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[1]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.403     ; 2.905      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[2]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.403     ; 2.905      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[3]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.403     ; 2.905      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[4]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.403     ; 2.905      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[5]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.403     ; 2.905      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[6]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.403     ; 2.905      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[7]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.403     ; 2.905      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[8]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.403     ; 2.905      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[9]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.403     ; 2.905      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[10]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.403     ; 2.905      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[11]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.403     ; 2.905      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[12]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.403     ; 2.905      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[13]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.403     ; 2.905      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[14]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.403     ; 2.905      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[15]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.403     ; 2.905      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_initial                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.401     ; 2.907      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.401     ; 2.907      ;
; 5.629  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[20]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.401     ; 2.907      ;
; 5.630  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[1]                                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.397     ; 2.910      ;
; 5.630  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[7]                                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.397     ; 2.910      ;
; 5.630  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.392     ; 2.915      ;
; 5.630  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[11]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.392     ; 2.915      ;
; 5.630  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[4]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.392     ; 2.915      ;
; 5.630  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[13]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.392     ; 2.915      ;
; 5.630  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[5]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.392     ; 2.915      ;
; 5.630  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[14]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.392     ; 2.915      ;
; 5.630  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[19]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.392     ; 2.915      ;
; 5.630  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.392     ; 2.915      ;
; 5.630  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[7]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.392     ; 2.915      ;
; 5.630  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.392     ; 2.915      ;
; 5.630  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[8]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.392     ; 2.915      ;
; 5.630  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.392     ; 2.915      ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.578  ; reset_delay:reset_delay_inst|cont[26]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.501      ; 2.910      ;
; 7.578  ; reset_delay:reset_delay_inst|cont[26]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.501      ; 2.910      ;
; 7.663  ; reset_delay:reset_delay_inst|cont[25]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.462      ; 2.786      ;
; 7.663  ; reset_delay:reset_delay_inst|cont[25]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.462      ; 2.786      ;
; 7.669  ; reset_delay:reset_delay_inst|cont[23]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.462      ; 2.780      ;
; 7.669  ; reset_delay:reset_delay_inst|cont[23]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.462      ; 2.780      ;
; 7.679  ; reset_delay:reset_delay_inst|cont[24]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.462      ; 2.770      ;
; 7.679  ; reset_delay:reset_delay_inst|cont[24]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.462      ; 2.770      ;
; 7.792  ; reset_delay:reset_delay_inst|cont[22]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.462      ; 2.657      ;
; 7.792  ; reset_delay:reset_delay_inst|cont[22]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.462      ; 2.657      ;
; 7.876  ; reset_delay:reset_delay_inst|cont[21]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.462      ; 2.573      ;
; 7.876  ; reset_delay:reset_delay_inst|cont[21]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.462      ; 2.573      ;
; 7.933  ; reset_delay:reset_delay_inst|cont[20]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.462      ; 2.516      ;
; 7.933  ; reset_delay:reset_delay_inst|cont[20]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.462      ; 2.516      ;
; 17.017 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.122      ; 3.060      ;
; 17.017 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.122      ; 3.060      ;
; 17.017 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.122      ; 3.060      ;
; 17.017 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.122      ; 3.060      ;
; 17.017 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.122      ; 3.060      ;
; 17.017 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.122      ; 3.060      ;
; 17.017 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.122      ; 3.060      ;
; 17.017 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.122      ; 3.060      ;
; 17.086 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.868      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[17]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.859      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[14]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.859      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[18]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.859      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[10]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.858      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[7]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.858      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[20]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.858      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_iw[6]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.858      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.863      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.863      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_estatus_reg                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.857      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_bstatus_reg                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.857      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_status_reg_pie                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.857      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.858      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_ienable_reg[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.858      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[30]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.863      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[31]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.858      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[29]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.863      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[25]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.863      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[28]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.863      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[27]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.863      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[26]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.863      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[17]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.862      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[18]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.862      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[22]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.862      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[21]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.863      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[24]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.863      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[23]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.862      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[19]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.863      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[11]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.859      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[12]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.859      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[8]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.859      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[7]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.859      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[14]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.859      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[16]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.858      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[15]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.858      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[9]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.859      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[13]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.859      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_src1[10]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.859      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_cnt[4]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.869      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_cnt[3]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.869      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_cnt[2]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.869      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_cnt[1]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.869      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_shift_rot_cnt[0]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.869      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_ctrl_jmp_direct                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.865      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_ctrl_br_cmp                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.867      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_ctrl_ld_signed                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.865      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_ctrl_st                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.865      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_ctrl_ld                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.865      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.865      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_ctrl_logic                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.859      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_logic_op[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.858      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_logic_op[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.858      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_invert_arith_src_msb                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.867      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|E_alu_sub                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.867      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_ctrl_hi_imm16                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.865      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_ctrl_rd_ctl_reg                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.858      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_ctrl_wrctl_inst                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.858      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|R_ctrl_shift_rot_right                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.858      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_byte1_data[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.866      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.864      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|D_valid                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.858      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_byte0_data[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.866      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|av_ld_byte0_data[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.866      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.869      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_write                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.869      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.869      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|F_pc[7]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.860      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|F_pc[6]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.860      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|F_pc[5]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.860      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[17]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.862      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|W_alu_result[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.862      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.866      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|read_latency_shift_reg[0]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.867      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.867      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo|mem_used[1]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.867      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|wait_latency_counter[1]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.867      ;
; 17.087 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst ; nios_mtl:Qbert|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator|wait_latency_counter[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.867      ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.457 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 0.967      ;
; 49.534 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 0.891      ;
; 49.534 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 0.891      ;
; 98.773 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.177      ;
; 98.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.111      ;
; 98.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.111      ;
; 98.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.111      ;
; 98.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.111      ;
; 98.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.111      ;
; 98.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.111      ;
; 98.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.111      ;
; 98.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.111      ;
; 98.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.111      ;
; 98.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.111      ;
; 98.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.111      ;
; 98.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.111      ;
; 98.874 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.077      ;
; 98.874 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.077      ;
; 98.874 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.077      ;
; 98.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.996      ;
; 99.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.945      ;
; 99.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.945      ;
; 99.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.945      ;
; 99.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.945      ;
; 99.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.945      ;
; 99.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.945      ;
; 99.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.945      ;
; 99.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.945      ;
; 99.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.945      ;
; 99.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.945      ;
; 99.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.945      ;
; 99.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.945      ;
; 99.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.928      ;
; 99.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.928      ;
; 99.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.928      ;
; 99.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.928      ;
; 99.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.928      ;
; 99.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.928      ;
; 99.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.928      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.929      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.929      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.929      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.929      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.929      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.929      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.929      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.929      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.929      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.929      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.929      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.929      ;
; 99.041 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.911      ;
; 99.041 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.911      ;
; 99.041 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.911      ;
; 99.041 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.911      ;
; 99.041 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.911      ;
; 99.058 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.891      ;
; 99.058 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.891      ;
; 99.058 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.891      ;
; 99.058 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.891      ;
; 99.058 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.891      ;
; 99.161 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.789      ;
; 99.161 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.789      ;
; 99.161 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.789      ;
; 99.161 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.789      ;
; 99.161 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.789      ;
; 99.161 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.789      ;
; 99.161 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.789      ;
; 99.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.711      ;
; 99.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.711      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.355 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.261      ; 0.700      ;
; 0.355 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.261      ; 0.700      ;
; 0.355 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.261      ; 0.700      ;
; 0.355 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.261      ; 0.700      ;
; 0.355 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.261      ; 0.700      ;
; 0.577 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.700      ;
; 0.672 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.795      ;
; 0.672 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.795      ;
; 0.672 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.795      ;
; 0.672 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.795      ;
; 0.672 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.795      ;
; 0.672 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.795      ;
; 0.672 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.795      ;
; 0.672 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.795      ;
; 0.672 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.795      ;
; 0.820 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.940      ;
; 0.820 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.940      ;
; 0.820 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.940      ;
; 0.820 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.940      ;
; 0.828 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.948      ;
; 0.840 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.953      ;
; 0.840 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.953      ;
; 0.840 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.953      ;
; 0.840 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.953      ;
; 0.840 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.953      ;
; 0.840 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.953      ;
; 0.840 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.953      ;
; 0.844 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 0.956      ;
; 0.844 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 0.956      ;
; 0.844 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 0.956      ;
; 0.844 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 0.956      ;
; 0.844 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 0.956      ;
; 0.844 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 0.956      ;
; 0.844 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 0.956      ;
; 0.844 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 0.956      ;
; 0.844 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 0.956      ;
; 0.844 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 0.956      ;
; 0.844 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 0.956      ;
; 0.844 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 0.956      ;
; 0.844 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 0.956      ;
; 0.844 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 0.956      ;
; 1.362 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.496      ;
; 1.362 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[15]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.496      ;
; 1.362 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[14]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.496      ;
; 1.362 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[13]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.496      ;
; 1.362 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[12]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.496      ;
; 1.362 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[11]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.496      ;
; 1.362 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[10]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.496      ;
; 1.362 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[9]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.496      ;
; 1.362 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[8]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.496      ;
; 1.362 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[7]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.496      ;
; 1.362 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.496      ;
; 1.362 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.496      ;
; 1.362 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.496      ;
; 1.362 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.496      ;
; 1.362 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.496      ;
; 1.362 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.496      ;
; 1.374 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|step[1]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.508      ;
; 1.374 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|step[0]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.508      ;
; 1.482 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[9]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.605      ;
; 1.482 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[8]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.605      ;
; 1.482 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[5]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.605      ;
; 1.482 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[2]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.605      ;
; 1.482 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[1]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.605      ;
; 1.482 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[0]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.605      ;
; 1.543 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[7]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.673      ;
; 1.543 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[6]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.673      ;
; 1.543 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[4]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.673      ;
; 1.543 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|trig_count[3]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.673      ;
; 1.716 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.292     ; 1.508      ;
; 1.716 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|step_i2c_clk                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.292     ; 1.508      ;
; 2.415 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[18]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.534      ;
; 2.415 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[17]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.534      ;
; 2.415 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|d_writedata[2]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.534      ;
; 2.416 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|period_l_register[9]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.541      ;
; 2.416 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|period_l_register[12]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.541      ;
; 2.416 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|period_l_register[13]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.541      ;
; 2.416 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|period_l_register[14]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.540      ;
; 2.416 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[15]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.542      ;
; 2.416 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[31]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.542      ;
; 2.416 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[30]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.542      ;
; 2.416 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[14]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.542      ;
; 2.416 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[29]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.542      ;
; 2.416 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[13]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.542      ;
; 2.416 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[12]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.542      ;
; 2.416 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[28]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.542      ;
; 2.416 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[3]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.541      ;
; 2.416 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[19]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.541      ;
; 2.416 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[2]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.541      ;
; 2.416 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[18]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.541      ;
; 2.416 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[17]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.541      ;
; 2.416 ; nios_mtl:Qbert|altera_reset_controller:rst_controller|r_sync_rst                                                                                                        ; nios_mtl:Qbert|nios_mtl_timer_timestamp:timer_timestamp|counter_snapshot[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.541      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.470 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.148      ; 0.853      ;
; 0.492 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.613      ;
; 0.664 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.983      ;
; 0.664 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.983      ;
; 0.664 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.983      ;
; 0.668 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.050     ; 0.853      ;
; 0.713 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.834      ;
; 0.713 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.834      ;
; 0.713 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.834      ;
; 0.713 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.834      ;
; 0.713 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.834      ;
; 0.721 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.842      ;
; 0.721 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.842      ;
; 0.721 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.842      ;
; 0.721 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.842      ;
; 0.721 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.842      ;
; 0.739 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.860      ;
; 0.739 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.860      ;
; 0.739 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.860      ;
; 0.739 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.860      ;
; 0.739 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.860      ;
; 0.739 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.860      ;
; 0.739 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.860      ;
; 0.739 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.860      ;
; 0.739 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.860      ;
; 0.739 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.860      ;
; 0.739 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.860      ;
; 0.739 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.860      ;
; 0.748 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.869      ;
; 0.794 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.107      ;
; 0.794 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.107      ;
; 0.794 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.107      ;
; 0.794 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.107      ;
; 0.794 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.107      ;
; 0.794 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.107      ;
; 0.794 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.107      ;
; 0.794 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.107      ;
; 0.862 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.983      ;
; 0.862 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.983      ;
; 0.862 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.983      ;
; 0.862 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.983      ;
; 0.862 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.983      ;
; 0.862 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.983      ;
; 0.862 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.983      ;
; 0.862 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.983      ;
; 0.862 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.983      ;
; 0.862 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.983      ;
; 0.862 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.983      ;
; 0.886 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.002      ;
; 0.886 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.002      ;
; 0.886 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.002      ;
; 0.886 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.002      ;
; 0.886 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.002      ;
; 0.886 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.002      ;
; 0.886 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.002      ;
; 0.886 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.002      ;
; 0.886 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.002      ;
; 0.886 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.002      ;
; 0.886 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.002      ;
; 0.886 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.002      ;
; 0.886 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.002      ;
; 0.886 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.002      ;
; 0.886 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.002      ;
; 0.894 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.011      ;
; 0.894 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.011      ;
; 0.894 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.011      ;
; 0.894 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.011      ;
; 0.894 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.011      ;
; 0.894 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.011      ;
; 0.894 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.011      ;
; 0.894 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.011      ;
; 0.894 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.011      ;
; 0.894 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.011      ;
; 0.894 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.011      ;
; 0.894 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.011      ;
; 0.991 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.107      ;
; 0.991 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.107      ;
; 0.991 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.107      ;
; 1.154 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.271      ;
; 2.080 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.935     ; 1.329      ;
; 2.176 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.897     ; 1.463      ;
; 2.194 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.935     ; 1.443      ;
; 2.259 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.935     ; 1.508      ;
; 2.278 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.133     ; 1.329      ;
; 2.350 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.935     ; 1.599      ;
; 2.374 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.095     ; 1.463      ;
; 2.392 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.133     ; 1.443      ;
; 2.406 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.935     ; 1.655      ;
; 2.424 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.935     ; 1.673      ;
; 2.457 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.133     ; 1.508      ;
; 2.548 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.133     ; 1.599      ;
; 2.604 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.133     ; 1.655      ;
; 2.622 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.133     ; 1.673      ;
; 3.085 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.934     ; 2.335      ;
; 3.085 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.934     ; 2.335      ;
; 3.085 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.934     ; 2.335      ;
; 3.085 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.934     ; 2.335      ;
; 3.094 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.937     ; 2.341      ;
; 3.094 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.936     ; 2.342      ;
; 3.094 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.937     ; 2.341      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.511  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.632      ;
; 0.511  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.632      ;
; 0.583  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.703      ;
; 0.583  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.703      ;
; 0.583  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.703      ;
; 0.583  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.703      ;
; 0.583  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.703      ;
; 0.583  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.703      ;
; 0.583  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.703      ;
; 0.675  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.797      ;
; 0.675  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.797      ;
; 0.675  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.797      ;
; 0.675  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.797      ;
; 0.675  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.797      ;
; 0.675  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.797      ;
; 0.675  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.797      ;
; 0.675  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.797      ;
; 0.675  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.797      ;
; 0.675  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.797      ;
; 0.675  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.797      ;
; 0.675  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.797      ;
; 0.678  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.797      ;
; 0.678  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.797      ;
; 0.678  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.797      ;
; 0.678  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.797      ;
; 0.678  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.797      ;
; 0.687  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.809      ;
; 0.687  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.809      ;
; 0.687  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.809      ;
; 0.687  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.809      ;
; 0.687  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.809      ;
; 0.702  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.819      ;
; 0.702  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.819      ;
; 0.702  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.819      ;
; 0.702  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.819      ;
; 0.702  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.819      ;
; 0.702  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.819      ;
; 0.702  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.819      ;
; 0.713  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.829      ;
; 0.713  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.829      ;
; 0.713  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.829      ;
; 0.713  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.829      ;
; 0.713  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.829      ;
; 0.713  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.829      ;
; 0.713  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.829      ;
; 0.713  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.829      ;
; 0.713  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.829      ;
; 0.713  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.829      ;
; 0.713  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.829      ;
; 0.713  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.829      ;
; 0.753  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.866      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.948      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.948      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.948      ;
; 0.854  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.972      ;
; 0.854  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.972      ;
; 0.854  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.972      ;
; 0.854  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.972      ;
; 0.854  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.972      ;
; 0.854  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.972      ;
; 0.854  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.972      ;
; 0.854  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.972      ;
; 0.854  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.972      ;
; 0.854  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.972      ;
; 0.854  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.972      ;
; 0.854  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.972      ;
; 0.898  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.017      ;
; 50.178 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.515      ; 0.797      ;
; 50.178 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.515      ; 0.797      ;
; 50.221 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.514      ; 0.839      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.553 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.871      ;
; 0.553 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.871      ;
; 0.553 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.871      ;
; 0.553 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.871      ;
; 0.553 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.871      ;
; 0.553 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.871      ;
; 0.553 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.871      ;
; 0.553 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.871      ;
; 0.553 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.871      ;
; 0.576 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[4]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.636 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.757      ;
; 0.636 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.757      ;
; 0.705 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.014      ;
; 0.705 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.014      ;
; 0.705 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.014      ;
; 0.705 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.014      ;
; 0.705 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.014      ;
; 0.705 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.014      ;
; 0.705 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.014      ;
; 0.705 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.014      ;
; 0.713 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.833      ;
; 0.713 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.833      ;
; 0.713 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.833      ;
; 0.713 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.833      ;
; 0.744 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.864      ;
; 0.744 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.864      ;
; 0.744 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.864      ;
; 0.744 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.864      ;
; 0.744 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.864      ;
; 0.744 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.864      ;
; 0.744 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.864      ;
; 0.744 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.864      ;
; 0.744 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.864      ;
; 0.744 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.864      ;
; 0.744 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.864      ;
; 0.744 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.864      ;
; 0.744 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.864      ;
; 0.744 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.864      ;
; 0.866 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.148      ;
; 0.872 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.154      ;
; 0.884 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 1.170      ;
; 0.889 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.156      ;
; 0.889 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.156      ;
; 0.889 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.156      ;
; 0.889 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.156      ;
; 0.889 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.156      ;
; 0.889 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.156      ;
; 0.889 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.156      ;
; 0.889 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.156      ;
; 0.890 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.014      ;
; 0.890 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.014      ;
; 0.890 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.014      ;
; 0.890 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.014      ;
; 0.895 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.162      ;
; 0.895 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.162      ;
; 0.895 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.162      ;
; 0.895 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.162      ;
; 0.907 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.178      ;
; 0.907 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.178      ;
; 0.907 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.178      ;
; 0.907 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.178      ;
; 0.907 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.178      ;
; 0.907 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.178      ;
; 0.907 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.178      ;
; 0.907 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.178      ;
; 0.915 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 1.201      ;
; 0.938 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.209      ;
; 0.938 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.209      ;
; 0.938 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.209      ;
; 0.938 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.209      ;
; 1.815 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[4]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.796     ; 1.192      ;
; 1.815 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[3]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.796     ; 1.192      ;
; 1.815 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[2]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.796     ; 1.192      ;
; 1.817 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[7]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.796     ; 1.194      ;
; 1.824 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[5]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.603     ; 1.394      ;
; 1.848 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[5]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.593     ; 1.428      ;
; 1.848 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[3]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.593     ; 1.428      ;
; 1.848 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_G[7]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.593     ; 1.428      ;
; 1.849 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[2]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.605     ; 1.417      ;
; 1.853 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[6]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.589     ; 1.437      ;
; 1.853 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[0]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.589     ; 1.437      ;
; 1.853 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[9]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.589     ; 1.437      ;
; 1.853 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[8]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.589     ; 1.437      ;
; 1.853 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[4]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.589     ; 1.437      ;
; 1.853 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[7]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.589     ; 1.437      ;
; 1.853 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[2]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.589     ; 1.437      ;
; 1.853 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[3]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.589     ; 1.437      ;
; 1.853 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[5]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.589     ; 1.437      ;
; 1.853 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|y_cnt[1]                                                                                                                                   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.589     ; 1.437      ;
; 1.870 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_B[7]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.799     ; 1.244      ;
; 1.870 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[6]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.799     ; 1.244      ;
; 1.870 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|oLCD_R[4]                                                                                                                                  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.799     ; 1.244      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg        ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0 ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_we_reg       ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_we_reg        ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_we_reg        ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0   ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0  ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0   ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0   ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated                                                                                                                                            ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated                                                                                                                                            ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated                                                                                                                                            ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[15]~_emulated                                                                                                                                        ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[17]~_emulated                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[0]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CAS_N                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CKE                                                                                                                                                                ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CS_N                                                                                                                                                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[0]                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[1]                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|RAS_N                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.204 ; 9.420        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0]                                                                                                                                        ;
; 9.204 ; 9.420        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1]                                                                                                                                        ;
; 9.204 ; 9.420        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4]                                                                                                                                        ;
; 9.204 ; 9.420        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6]                                                                                                                                        ;
; 9.204 ; 9.420        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8]                                                                                                                                        ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                        ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                      ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                                                                      ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                                                                      ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                                                                      ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                                                                      ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                                                      ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                                                                      ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                                       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                            ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                            ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                            ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                            ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                            ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                            ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                            ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                            ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                  ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                        ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                                                                      ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                                                                            ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                                      ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                                                                            ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                                                                      ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                                                                            ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                             ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a10~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                                                                      ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                                                                            ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a14~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                      ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                            ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a19~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                                                             ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a22~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a26~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a26~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a29~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a29~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                                                             ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                                                             ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a6~porta_bytena_reg0                                                                                                                                                                                                        ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                                                                            ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a15~porta_bytena_reg0                                                                                                                                                                                                       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                                                                       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                                                                            ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                                                                            ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                                                                            ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                                                                            ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; nios_mtl:Qbert|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                            ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                            ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                            ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                            ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                            ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                            ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                            ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                            ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                            ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                            ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0 ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0  ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0  ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45|down                                                                        ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45|dy[4]                                                                       ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45|dy[5]                                                                       ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45|dy[6]                                                                       ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45|dy[7]                                                                       ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45|dy[8]                                                                       ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line45|err[1]                                                                      ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[1]                                                                                              ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[2]                                                                                              ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[3]                                                                                              ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[4]                                                                                              ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[5]                                                                                              ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|XC[7]                                                                                              ;
; 14.933 ; 15.117       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|tilt_acc_reg[0]                                                                                    ;
; 14.933 ; 15.117       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|tilt_acc_reg[1]                                                                                    ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[0]                                                                                              ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[1]                                                                                              ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[2]                                                                                              ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[3]                                                                                              ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[4]                                                                                              ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[5]                                                                                              ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[6]                                                                                              ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[7]                                                                                              ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta|x0[8]                                                                                              ;
; 14.934 ; 15.118       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter_dly[0]                                                                                                                                                                                      ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|err[0]                                                                      ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|err[1]                                                                      ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|state                                                                       ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_n[0]                                                                      ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_n[10]                                                                     ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_n[1]                                                                      ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_n[2]                                                                      ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_n[3]                                                                      ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_n[4]                                                                      ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_n[5]                                                                      ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_n[6]                                                                      ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_n[7]                                                                      ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_n[8]                                                                      ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_n[9]                                                                      ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_plus[0]                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_plus[10]                                                                  ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_plus[1]                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_plus[2]                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_plus[3]                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_plus[4]                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_plus[5]                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_plus[6]                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_plus[7]                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_plus[8]                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line45|x_plus[9]                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|color_state_reg[18]                                                                          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|down                                                                        ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|dy[3]                                                                       ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|dy[4]                                                                       ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|dy[5]                                                                       ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|dy[6]                                                                       ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|dy[7]                                                                       ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|dy[8]                                                                       ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[10]                                                                     ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[2]                                                                      ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[3]                                                                      ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[4]                                                                      ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[5]                                                                      ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[6]                                                                      ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[7]                                                                      ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[8]                                                                      ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|err[9]                                                                      ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|state                                                                       ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[10]                                                                  ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[8]                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_line[9]                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[1]|Draw_Line:line06|x_n[0]                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.311 ; 49.527       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ;
; 49.311 ; 49.527       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                    ;
; 49.312 ; 49.528       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                   ;
; 49.330 ; 49.514       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.330 ; 49.514       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.330 ; 49.514       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.337 ; 49.521       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.337 ; 49.521       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.337 ; 49.521       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[10]                                                       ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[11]                                                       ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[12]                                                       ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[13]                                                       ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[14]                                                       ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[1]                                                        ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[2]                                                        ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[3]                                                        ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[4]                                                        ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[5]                                                        ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[6]                                                        ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[8]                                                        ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[9]                                                        ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                               ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                    ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                    ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                    ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                    ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                         ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                         ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                    ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                    ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                    ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                    ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                    ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[18]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[19]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[20]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[21]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[22]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[23]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[24]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[25]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[26]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[27]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[28]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[29]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[30]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck|sr[7]                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_mtl:Qbert|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 2.740  ; 3.738 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 1.936  ; 2.886 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 0.731  ; 1.471 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 0.932  ; 1.700 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; 2.740  ; 3.738 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 1.206  ; 2.011 ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; 1.206  ; 2.011 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; -0.266 ; 0.243 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 1.760  ; 2.492 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.669  ; 1.036 ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; -0.157 ; 0.350 ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.258  ; 0.682 ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.669  ; 1.036 ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.432  ; 0.824 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 3.795  ; 4.783 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 3.795  ; 4.783 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.853  ; 3.736 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.909  ; 2.628 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.917  ; 2.638 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.558  ; 3.386 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.453  ; 3.251 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.158  ; 2.902 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.911  ; 2.631 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.917  ; 2.639 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.501  ; 3.344 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.062  ; 2.800 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.265  ; 3.023 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.082  ; 2.828 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.068  ; 2.807 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.079  ; 2.824 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.853  ; 3.736 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.784  ; 3.657 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.181  ; 2.935 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.468  ; 0.941 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 2.959  ; 3.463 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -0.527 ; -1.253 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -1.194 ; -2.045 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -0.527 ; -1.253 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -0.718 ; -1.472 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; -1.137 ; -1.959 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 0.434  ; -0.077 ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; -0.986 ; -1.782 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.434  ; -0.077 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -0.854 ; -1.632 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.432  ; -0.074 ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.432  ; -0.074 ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.330  ; -0.116 ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.190  ; -0.241 ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.378  ; -0.083 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -2.248 ; -3.080 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -2.248 ; -3.080 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; -1.515 ; -2.222 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -1.515 ; -2.222 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -1.523 ; -2.232 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -2.145 ; -2.962 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -2.038 ; -2.821 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -1.755 ; -2.486 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -1.518 ; -2.225 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -1.523 ; -2.233 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -2.086 ; -2.910 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -1.665 ; -2.388 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -1.859 ; -2.601 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -1.683 ; -2.415 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -1.670 ; -2.395 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -1.682 ; -2.412 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -2.430 ; -3.299 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -2.364 ; -3.223 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -1.777 ; -2.517 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.813  ; 0.370  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 0.020  ; -0.432 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 4.039  ; 4.132  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 4.039  ; 4.132  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 4.272  ; 4.417  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 4.371  ; 4.224  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 2.675  ; 2.665  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 3.061  ; 3.150  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 2.630  ; 2.624  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 2.776  ; 2.807  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 3.053  ; 3.130  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 2.717  ; 2.711  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 2.920  ; 2.972  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 4.371  ; 4.224  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 4.524  ; 4.357  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 2.513  ; 2.525  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 4.524  ; 4.357  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 2.525  ; 2.531  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 3.379  ; 3.485  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 2.670  ; 2.697  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 2.463  ; 2.434  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 2.702  ; 2.695  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 2.734  ; 2.726  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.909  ; 2.963  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 2.881  ; 2.947  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.755  ; 2.775  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 2.811  ; 2.854  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 2.881  ; 2.947  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 2.701  ; 2.708  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.756  ; 2.799  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 2.518  ; 2.533  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 2.676  ; 2.719  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 2.855  ; 2.914  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 2.808  ; 2.857  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.847 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.827 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.555  ; 3.795  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.195  ; 3.328  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.203  ; 3.351  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.401  ; 3.582  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.443  ; 2.498  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.742  ; 2.828  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.700  ; 2.782  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.478  ; 2.544  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.872  ; 2.985  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.555  ; 3.795  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.119  ; 3.222  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.842  ; 2.932  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.216  ; 3.374  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.071  ; 3.245  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.063  ; 3.221  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.061  ; 3.221  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.063  ; 3.207  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.517  ; 2.570  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 2.083  ; 2.081  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.662  ; 3.416  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.152  ; 4.397  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.315  ; 3.423  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.808  ; 3.974  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.538  ; 3.689  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.869  ; 4.113  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.783  ; 3.810  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.600  ; 3.737  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.546  ; 3.683  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.710  ; 3.875  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.844  ; 3.939  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.776  ; 3.893  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 4.152  ; 4.397  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.514  ; 3.662  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.797  ; 3.816  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.577  ; 3.751  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.697  ; 3.878  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.454  ; 3.495  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.139  ; 3.272  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.843  ; 2.971  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.139  ; 3.272  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.864  ; 2.949  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.578  ; 2.629  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.488 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.517 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.328  ; 6.792  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 3.898  ; 3.986  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 3.898  ; 3.986  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 4.126  ; 4.263  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 2.311  ; 2.302  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 2.354  ; 2.342  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 2.720  ; 2.805  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 2.311  ; 2.302  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 2.447  ; 2.475  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 2.718  ; 2.788  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 2.395  ; 2.387  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 2.584  ; 2.632  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 4.040  ; 3.888  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 2.150  ; 2.120  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 2.195  ; 2.205  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 4.187  ; 4.016  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 2.206  ; 2.210  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 3.027  ; 3.126  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 2.345  ; 2.370  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 2.150  ; 2.120  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 2.380  ; 2.371  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 2.411  ; 2.401  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.575  ; 2.624  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 2.200  ; 2.212  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.428  ; 2.444  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 2.481  ; 2.520  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 2.548  ; 2.610  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 2.375  ; 2.379  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.429  ; 2.467  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 2.200  ; 2.212  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 2.352  ; 2.391  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 2.524  ; 2.578  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 2.482  ; 2.527  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.566 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.545 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.126  ; 2.177  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.852  ; 2.977  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.856  ; 2.996  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.047  ; 3.218  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.126  ; 2.177  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.414  ; 2.494  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.373  ; 2.448  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.160  ; 2.221  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.538  ; 2.644  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.194  ; 3.423  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.778  ; 2.875  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.513  ; 2.597  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.872  ; 3.021  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.730  ; 2.895  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.719  ; 2.858  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.719  ; 2.871  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.722  ; 2.858  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.202  ; 2.250  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 1.782  ; 1.777  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.359  ; 3.110  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.721  ; 2.739  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.721  ; 2.739  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.044  ; 3.120  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.990  ; 3.074  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.322  ; 3.485  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.011  ; 3.125  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.073  ; 3.145  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.003  ; 3.066  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.169  ; 3.260  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.198  ; 3.334  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.005  ; 3.141  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.563  ; 3.754  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.060  ; 3.140  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.872  ; 2.969  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.030  ; 3.162  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.100  ; 3.199  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.824  ; 2.908  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.510  ; 2.630  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.510  ; 2.630  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.794  ; 2.919  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.534  ; 2.614  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.260  ; 2.306  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.762 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.791 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.148  ; 5.611  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.516 ; 3.451 ; 4.259 ; 4.194 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.401 ; 3.336 ; 4.139 ; 4.074 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.846 ; 2.772 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.833 ; 3.740 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.833 ; 3.740 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.846 ; 2.772 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.413 ; 3.348 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.484 ; 3.391 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.678 ; 3.585 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.678 ; 3.585 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.989 ; 2.915 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.744 ; 3.670 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.650 ; 3.576 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.433 ; 3.359 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.433 ; 3.359 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.017 ; 2.943 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.433 ; 3.359 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.433 ; 3.359 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.484 ; 3.391 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.511 ; 2.437 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.469 ; 3.376 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.469 ; 3.376 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.511 ; 2.437 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.062 ; 2.997 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.133 ; 3.040 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.319 ; 3.226 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.319 ; 3.226 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.648 ; 2.574 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.373 ; 3.299 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.283 ; 3.209 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.075 ; 3.001 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.075 ; 3.001 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.676 ; 2.602 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.075 ; 3.001 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.075 ; 3.001 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.133 ; 3.040 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.915     ; 2.989     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.045     ; 4.138     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.045     ; 4.138     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.915     ; 2.989     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.614     ; 3.679     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.656     ; 3.749     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.887     ; 3.980     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.887     ; 3.980     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.085     ; 3.159     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.956     ; 4.030     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.853     ; 3.927     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.621     ; 3.695     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.621     ; 3.695     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.120     ; 3.194     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.621     ; 3.695     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.621     ; 3.695     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.656     ; 3.749     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.574     ; 2.648     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.668     ; 3.761     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.668     ; 3.761     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.574     ; 2.648     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.253     ; 3.318     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.294     ; 3.387     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.516     ; 3.609     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.516     ; 3.609     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.738     ; 2.812     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.574     ; 3.648     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.474     ; 3.548     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.252     ; 3.326     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.252     ; 3.326     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.771     ; 2.845     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.252     ; 3.326     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.252     ; 3.326     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.294     ; 3.387     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 45
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.044 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+-----------------------------------------------------------+------------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; -5.800     ; 0.141 ; -4.528   ; 0.355   ; 4.743               ;
;  CLOCK_50                                                 ; -1.906     ; 0.156 ; 5.183    ; 0.355   ; 9.204               ;
;  MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.800     ; 0.179 ; -4.528   ; 0.553   ; 14.895              ;
;  RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.101     ; 0.141 ; -2.393   ; 0.470   ; 4.743               ;
;  altera_reserved_tck                                      ; 47.341     ; 0.186 ; 48.508   ; 0.511   ; 49.311              ;
; Design-wide TNS                                           ; -15747.887 ; 0.0   ; -216.551 ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                 ; -41.266    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -15488.701 ; 0.000 ; -212.117 ; 0.000   ; 0.000               ;
;  RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -217.920   ; 0.000 ; -4.434   ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                      ; 0.000      ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------------------+------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 4.870  ; 5.562 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 3.415  ; 4.120 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 1.317  ; 1.817 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 1.626  ; 2.179 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; 4.870  ; 5.562 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 2.146  ; 2.693 ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; 2.146  ; 2.693 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; -0.266 ; 0.243 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 3.116  ; 3.646 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.991  ; 1.202 ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; -0.157 ; 0.350 ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.392  ; 0.682 ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.991  ; 1.202 ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.639  ; 0.824 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 6.698  ; 7.342 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 6.698  ; 7.342 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.832  ; 5.530 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.283  ; 3.779 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.302  ; 3.799 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 4.402  ; 5.000 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 4.211  ; 4.742 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.735  ; 4.212 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.291  ; 3.788 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.308  ; 3.804 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 4.257  ; 4.867 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.547  ; 4.049 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.923  ; 4.407 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.589  ; 4.093 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.559  ; 4.059 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.581  ; 4.081 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 4.832  ; 5.530 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 4.736  ; 5.418 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.790  ; 4.268 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.809  ; 2.008 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 7.033  ; 7.211 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -0.527 ; -1.189 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -1.194 ; -2.045 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -0.527 ; -1.189 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -0.718 ; -1.472 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; -1.137 ; -1.959 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 0.736  ; 0.478  ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; -0.986 ; -1.782 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.736  ; 0.478  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -0.854 ; -1.632 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.717  ; 0.497  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.714  ; 0.451  ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.641  ; 0.431  ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.433  ; 0.251  ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.717  ; 0.497  ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -2.248 ; -3.080 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -2.248 ; -3.080 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; -1.515 ; -2.222 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -1.515 ; -2.222 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -1.523 ; -2.232 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -2.145 ; -2.962 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -2.038 ; -2.821 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -1.755 ; -2.486 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -1.518 ; -2.225 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -1.523 ; -2.233 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -2.086 ; -2.910 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -1.665 ; -2.388 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -1.859 ; -2.601 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -1.683 ; -2.415 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -1.670 ; -2.395 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -1.682 ; -2.412 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -2.430 ; -3.299 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -2.364 ; -3.223 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -1.777 ; -2.517 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.840  ; 0.670  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 0.020  ; -0.432 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 6.983  ; 6.936  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 6.983  ; 6.936  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 7.463  ; 7.449  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 6.944  ; 6.675  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 4.597  ; 4.541  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 5.231  ; 5.232  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.490  ; 4.473  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 4.725  ; 4.721  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 5.204  ; 5.211  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.649  ; 4.601  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 4.983  ; 4.932  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 6.944  ; 6.675  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 7.117  ; 6.787  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 4.257  ; 4.219  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 7.117  ; 6.787  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 4.270  ; 4.208  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 5.757  ; 5.711  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 4.539  ; 4.466  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 4.208  ; 4.167  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.654  ; 4.618  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 4.694  ; 4.639  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.963  ; 4.922  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 4.902  ; 4.883  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.688  ; 4.656  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.784  ; 4.722  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.902  ; 4.883  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.616  ; 4.571  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.745  ; 4.693  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 4.277  ; 4.221  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.562  ; 4.528  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.874  ; 4.837  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 4.761  ; 4.760  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 13.000 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.929 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 6.136  ; 6.285  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 5.555  ; 5.548  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 5.536  ; 5.528  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 5.797  ; 5.879  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 4.176  ; 4.196  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 4.662  ; 4.702  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 4.606  ; 4.622  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 4.219  ; 4.236  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 4.913  ; 4.963  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 6.136  ; 6.285  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 5.352  ; 5.372  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 4.901  ; 4.919  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.530  ; 5.617  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 5.256  ; 5.369  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 5.310  ; 5.360  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 5.282  ; 5.360  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 5.310  ; 5.349  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 4.357  ; 4.359  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 3.564  ; 3.518  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 5.697  ; 5.353  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 7.262  ; 7.350  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 5.787  ; 5.745  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 6.648  ; 6.617  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 6.174  ; 6.133  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 6.699  ; 6.829  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 6.451  ; 6.368  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 6.322  ; 6.265  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 6.240  ; 6.168  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 6.422  ; 6.413  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 6.577  ; 6.514  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 6.456  ; 6.498  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 7.262  ; 7.350  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 6.140  ; 6.098  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 6.495  ; 6.332  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 6.215  ; 6.250  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 6.405  ; 6.465  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 5.856  ; 5.870  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 5.362  ; 5.412  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 4.884  ; 4.936  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 5.362  ; 5.412  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.927  ; 4.925  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 4.439  ; 4.444  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.454 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.553 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.856 ; 11.396 ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 3.898  ; 3.986  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 3.898  ; 3.986  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 4.126  ; 4.263  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 2.311  ; 2.302  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 2.354  ; 2.342  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 2.720  ; 2.805  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 2.311  ; 2.302  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 2.447  ; 2.475  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 2.718  ; 2.788  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 2.395  ; 2.387  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 2.584  ; 2.632  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 4.040  ; 3.888  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 2.150  ; 2.120  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 2.195  ; 2.205  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 4.187  ; 4.016  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 2.206  ; 2.210  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 3.027  ; 3.126  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 2.345  ; 2.370  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 2.150  ; 2.120  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 2.380  ; 2.371  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 2.411  ; 2.401  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.575  ; 2.624  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 2.200  ; 2.212  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.428  ; 2.444  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 2.481  ; 2.520  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 2.548  ; 2.610  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 2.375  ; 2.379  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.429  ; 2.467  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 2.200  ; 2.212  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 2.352  ; 2.391  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 2.524  ; 2.578  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 2.482  ; 2.527  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.566 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.545 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.126  ; 2.177  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.852  ; 2.977  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.856  ; 2.996  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.047  ; 3.218  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.126  ; 2.177  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.414  ; 2.494  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.373  ; 2.448  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.160  ; 2.221  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.538  ; 2.644  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.194  ; 3.423  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.778  ; 2.875  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.513  ; 2.597  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.872  ; 3.021  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.730  ; 2.895  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.719  ; 2.858  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.719  ; 2.871  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.722  ; 2.858  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.202  ; 2.250  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 1.782  ; 1.777  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.359  ; 3.110  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.721  ; 2.739  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.721  ; 2.739  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.044  ; 3.120  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.990  ; 3.074  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.322  ; 3.485  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.011  ; 3.125  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.073  ; 3.145  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.003  ; 3.066  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.169  ; 3.260  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.198  ; 3.334  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.005  ; 3.141  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.563  ; 3.754  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.060  ; 3.140  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.872  ; 2.969  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.030  ; 3.162  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.100  ; 3.199  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.824  ; 2.908  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.510  ; 2.630  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.510  ; 2.630  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.794  ; 2.919  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.534  ; 2.614  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.260  ; 2.306  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.762 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.791 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.148  ; 5.611  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.985 ; 5.865 ; 6.511 ; 6.391 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.401 ; 3.336 ; 4.139 ; 4.074 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_INT_n     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 1521       ; 0          ; 32       ; 2        ;
; CLOCK_50                                                 ; altera_reserved_tck                                      ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                      ; CLOCK_50                                                 ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; 52589      ; 0          ; 50       ; 596      ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                 ; 48         ; 0          ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                 ; 0          ; 0          ; 9        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 6950       ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 540029     ; 0          ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 11         ; 0          ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 45263      ; 9          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 640        ; 0          ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 11584      ; 0          ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 1521       ; 0          ; 32       ; 2        ;
; CLOCK_50                                                 ; altera_reserved_tck                                      ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                      ; CLOCK_50                                                 ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; 52589      ; 0          ; 50       ; 596      ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                 ; 48         ; 0          ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                 ; 0          ; 0          ; 9        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 6950       ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 540029     ; 0          ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 11         ; 0          ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 45263      ; 9          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 640        ; 0          ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 11584      ; 0          ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                              ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 67       ; 0        ; 3        ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; 726      ; 0        ; 14       ; 49       ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 69       ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 78       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1880     ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 77       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                               ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 67       ; 0        ; 3        ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; 726      ; 0        ; 14       ; 49       ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 69       ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 78       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1880     ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 77       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 272   ; 272  ;
; Unconstrained Output Ports      ; 78    ; 78   ;
; Unconstrained Output Port Paths ; 129   ; 129  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File sdram_control/Sdram_RD_RAM.qip not found
    Info (125063): set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Wed Apr 20 03:42:35 2016
Info: Command: quartus_sta DE0_NANO -c DE0_NANO
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_hgj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_pej1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'nios_mtl/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'DE0_NANO.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: i2c_touch_config:i2c_touch_config_inst|step_i2c_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_touch_config:i2c_touch_config_inst|i2c_touch_controller:u_i2c_touch_controller|reg_num[2] is being clocked by i2c_touch_config:i2c_touch_config_inst|step_i2c_clk
Warning (332060): Node: reset_delay:reset_delay_inst|cont[20] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch sdram_control:sdram_control_inst|rWR1_MAX_ADDR[12]~41 is being clocked by reset_delay:reset_delay_inst|cont[20]
Warning (332060): Node: i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_touch_config:i2c_touch_config_inst|i2c_touch_controller:u_i2c_touch_controller|oREG_TOUCH_COUNT[0] is being clocked by i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.800
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.800          -15488.701 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.101            -217.920 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.906             -41.266 CLOCK_50 
    Info (332119):    47.341               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.289               0.000 CLOCK_50 
    Info (332119):     0.304               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.342               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is -4.528
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.528            -212.117 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.393              -4.434 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.183               0.000 CLOCK_50 
    Info (332119):    48.508               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.703
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.703               0.000 CLOCK_50 
    Info (332119):     0.900               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.913               0.000 altera_reserved_tck 
    Info (332119):     0.998               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.744
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.744               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.482               0.000 CLOCK_50 
    Info (332119):    14.895               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.539               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 45 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 45
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.734 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: i2c_touch_config:i2c_touch_config_inst|step_i2c_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_touch_config:i2c_touch_config_inst|i2c_touch_controller:u_i2c_touch_controller|reg_num[2] is being clocked by i2c_touch_config:i2c_touch_config_inst|step_i2c_clk
Warning (332060): Node: reset_delay:reset_delay_inst|cont[20] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch sdram_control:sdram_control_inst|rWR1_MAX_ADDR[12]~41 is being clocked by reset_delay:reset_delay_inst|cont[20]
Warning (332060): Node: i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_touch_config:i2c_touch_config_inst|i2c_touch_controller:u_i2c_touch_controller|oREG_TOUCH_COUNT[0] is being clocked by i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.132          -13623.488 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.513            -192.735 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.657             -36.243 CLOCK_50 
    Info (332119):    47.704               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.282
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.282               0.000 CLOCK_50 
    Info (332119):     0.298               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.298               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.311               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is -4.019
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.019            -185.951 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.103              -3.890 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.694               0.000 CLOCK_50 
    Info (332119):    48.728               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.647
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.647               0.000 CLOCK_50 
    Info (332119):     0.809               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.813               0.000 altera_reserved_tck 
    Info (332119):     0.914               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.743
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.743               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.484               0.000 CLOCK_50 
    Info (332119):    14.897               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.501               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 45 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 45
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 15.277 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: i2c_touch_config:i2c_touch_config_inst|step_i2c_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_touch_config:i2c_touch_config_inst|i2c_touch_controller:u_i2c_touch_controller|reg_num[2] is being clocked by i2c_touch_config:i2c_touch_config_inst|step_i2c_clk
Warning (332060): Node: reset_delay:reset_delay_inst|cont[20] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch sdram_control:sdram_control_inst|rWR1_MAX_ADDR[12]~41 is being clocked by reset_delay:reset_delay_inst|cont[20]
Warning (332060): Node: i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_touch_config:i2c_touch_config_inst|i2c_touch_controller:u_i2c_touch_controller|oREG_TOUCH_COUNT[0] is being clocked by i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.139
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.139           -8322.290 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.885            -121.493 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.009             -19.847 CLOCK_50 
    Info (332119):    48.788               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.141               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.156               0.000 CLOCK_50 
    Info (332119):     0.179               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is -2.375
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.375            -115.906 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.336              -2.482 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.578               0.000 CLOCK_50 
    Info (332119):    49.457               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.355
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.355               0.000 CLOCK_50 
    Info (332119):     0.470               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.511               0.000 altera_reserved_tck 
    Info (332119):     0.553               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.752
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.752               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.204               0.000 CLOCK_50 
    Info (332119):    14.903               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.311               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 45 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 45
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.044 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 902 megabytes
    Info: Processing ended: Wed Apr 20 03:42:52 2016
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:19


