,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/stc0_core,stc0_core,stc0_core,Flow_completed,0h59m25s,0h22m28s,58908.096971385945,1.521466,17672.429091415783,33,1088.71,26888,0,0,0,0,0,0,0,92,0,-1,-1,1788207,211976,-51.53,-51.53,-3.56,-4.76,-3.42,-199918.53,-199918.53,-118.43,-118.43,-141.47,1363000045,0.0,33.2,33.23,4.85,2.36,-1,26866,26899,5549,5582,0,0,0,26888,130,488,345,487,1793,4601,600,4711,5416,5618,36,728,16651,9,17388,74.51564828614009,13.42,10,DELAY 0,5,30,1,153.6,153.18,0.4,0.2,sky130_fd_sc_ls,2,3
