// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_HH_
#define _softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mul_mul_18s_17ns_26_3_1.h"
#include "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1.h"
#include "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table2.h"

namespace ap_rtl {

struct softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s : public sc_module {
    // Port declarations 17
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > ap_ce;
    sc_in< sc_lv<16> > data_0_V_read;
    sc_in< sc_lv<16> > data_1_V_read;
    sc_in< sc_lv<16> > data_2_V_read;
    sc_in< sc_lv<16> > data_3_V_read;
    sc_in< sc_lv<16> > data_4_V_read;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;
    sc_out< sc_lv<16> > ap_return_3;
    sc_out< sc_lv<16> > ap_return_4;


    // Module declarations
    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s(sc_module_name name);
    SC_HAS_PROCESS(softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s);

    ~softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s();

    sc_trace_file* mVcdFile;

    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1* exp_table1_U;
    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table2* invert_table2_U;
    myproject_mul_mul_18s_17ns_26_3_1<1,3,18,17,26>* myproject_mul_mul_18s_17ns_26_3_1_U1193;
    myproject_mul_mul_18s_17ns_26_3_1<1,3,18,17,26>* myproject_mul_mul_18s_17ns_26_3_1_U1194;
    myproject_mul_mul_18s_17ns_26_3_1<1,3,18,17,26>* myproject_mul_mul_18s_17ns_26_3_1_U1195;
    myproject_mul_mul_18s_17ns_26_3_1<1,3,18,17,26>* myproject_mul_mul_18s_17ns_26_3_1_U1196;
    myproject_mul_mul_18s_17ns_26_3_1<1,3,18,17,26>* myproject_mul_mul_18s_17ns_26_3_1_U1197;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > exp_table1_address0;
    sc_signal< sc_logic > exp_table1_ce0;
    sc_signal< sc_lv<17> > exp_table1_q0;
    sc_signal< sc_lv<10> > exp_table1_address1;
    sc_signal< sc_logic > exp_table1_ce1;
    sc_signal< sc_lv<17> > exp_table1_q1;
    sc_signal< sc_lv<10> > exp_table1_address2;
    sc_signal< sc_logic > exp_table1_ce2;
    sc_signal< sc_lv<17> > exp_table1_q2;
    sc_signal< sc_lv<10> > exp_table1_address3;
    sc_signal< sc_logic > exp_table1_ce3;
    sc_signal< sc_lv<17> > exp_table1_q3;
    sc_signal< sc_lv<10> > exp_table1_address4;
    sc_signal< sc_logic > exp_table1_ce4;
    sc_signal< sc_lv<17> > exp_table1_q4;
    sc_signal< sc_lv<10> > invert_table2_address0;
    sc_signal< sc_logic > invert_table2_ce0;
    sc_signal< sc_lv<18> > invert_table2_q0;
    sc_signal< sc_lv<16> > data_4_V_read_1_reg_1055;
    sc_signal< sc_lv<16> > data_4_V_read_1_reg_1055_pp0_iter1_reg;
    sc_signal< sc_lv<16> > data_4_V_read_1_reg_1055_pp0_iter2_reg;
    sc_signal< sc_lv<16> > data_3_V_read_1_reg_1062;
    sc_signal< sc_lv<16> > data_3_V_read_1_reg_1062_pp0_iter1_reg;
    sc_signal< sc_lv<16> > data_3_V_read_1_reg_1062_pp0_iter2_reg;
    sc_signal< sc_lv<16> > data_2_V_read_1_reg_1068;
    sc_signal< sc_lv<16> > data_2_V_read_1_reg_1068_pp0_iter1_reg;
    sc_signal< sc_lv<16> > data_2_V_read_1_reg_1068_pp0_iter2_reg;
    sc_signal< sc_lv<16> > data_1_V_read_1_reg_1074;
    sc_signal< sc_lv<16> > data_1_V_read_1_reg_1074_pp0_iter1_reg;
    sc_signal< sc_lv<16> > data_1_V_read_1_reg_1074_pp0_iter2_reg;
    sc_signal< sc_lv<16> > data_0_V_read_1_reg_1080;
    sc_signal< sc_lv<16> > data_0_V_read_1_reg_1080_pp0_iter1_reg;
    sc_signal< sc_lv<16> > data_0_V_read_1_reg_1080_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_172_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_reg_1086;
    sc_signal< sc_lv<1> > icmp_ln1496_1_fu_178_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_1_reg_1091;
    sc_signal< sc_lv<16> > select_ln66_2_fu_200_p3;
    sc_signal< sc_lv<16> > select_ln66_2_reg_1096;
    sc_signal< sc_lv<16> > x_max_V_fu_212_p3;
    sc_signal< sc_lv<16> > x_max_V_reg_1102;
    sc_signal< sc_lv<10> > y_V_fu_522_p3;
    sc_signal< sc_lv<10> > y_V_reg_1107;
    sc_signal< sc_lv<10> > y_V_1_fu_556_p3;
    sc_signal< sc_lv<10> > y_V_1_reg_1112;
    sc_signal< sc_lv<10> > y_V_2_fu_590_p3;
    sc_signal< sc_lv<10> > y_V_2_reg_1117;
    sc_signal< sc_lv<10> > y_V_3_fu_624_p3;
    sc_signal< sc_lv<10> > y_V_3_reg_1122;
    sc_signal< sc_lv<10> > y_V_4_fu_658_p3;
    sc_signal< sc_lv<10> > y_V_4_reg_1127;
    sc_signal< sc_lv<10> > y_V_4_reg_1127_pp0_iter4_reg;
    sc_signal< sc_lv<10> > y_V_4_reg_1127_pp0_iter5_reg;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_1152;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_1152_pp0_iter6_reg;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_1152_pp0_iter7_reg;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_1152_pp0_iter8_reg;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_1152_pp0_iter9_reg;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_1152_pp0_iter10_reg;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_1158;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_1158_pp0_iter6_reg;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_1158_pp0_iter7_reg;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_1158_pp0_iter8_reg;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_1158_pp0_iter9_reg;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_1158_pp0_iter10_reg;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_1164;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_1164_pp0_iter6_reg;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_1164_pp0_iter7_reg;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_1164_pp0_iter8_reg;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_1164_pp0_iter9_reg;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_1164_pp0_iter10_reg;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_1170;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_1170_pp0_iter6_reg;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_1170_pp0_iter7_reg;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_1170_pp0_iter8_reg;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_1170_pp0_iter9_reg;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_1170_pp0_iter10_reg;
    sc_signal< sc_lv<18> > p_Val2_12_fu_706_p3;
    sc_signal< sc_lv<18> > p_Val2_12_reg_1181;
    sc_signal< sc_lv<18> > p_Val2_13_fu_734_p3;
    sc_signal< sc_lv<18> > p_Val2_13_reg_1187;
    sc_signal< sc_lv<17> > exp_res_4_V_reg_1193;
    sc_signal< sc_lv<17> > exp_res_4_V_reg_1193_pp0_iter8_reg;
    sc_signal< sc_lv<17> > exp_res_4_V_reg_1193_pp0_iter9_reg;
    sc_signal< sc_lv<17> > exp_res_4_V_reg_1193_pp0_iter10_reg;
    sc_signal< sc_lv<18> > p_Val2_16_fu_820_p3;
    sc_signal< sc_lv<18> > p_Val2_16_reg_1200;
    sc_signal< sc_lv<10> > y_V_5_fu_920_p3;
    sc_signal< sc_lv<10> > y_V_5_reg_1206;
    sc_signal< sc_lv<18> > inv_exp_sum_V_reg_1216;
    sc_signal< sc_lv<26> > sext_ln1116_fu_932_p1;
    sc_signal< sc_lv<26> > grp_fu_1025_p2;
    sc_signal< sc_lv<26> > mul_ln1118_reg_1255;
    sc_signal< sc_lv<26> > grp_fu_1031_p2;
    sc_signal< sc_lv<26> > mul_ln1118_1_reg_1260;
    sc_signal< sc_lv<26> > grp_fu_1037_p2;
    sc_signal< sc_lv<26> > mul_ln1118_2_reg_1265;
    sc_signal< sc_lv<26> > grp_fu_1043_p2;
    sc_signal< sc_lv<26> > mul_ln1118_3_reg_1270;
    sc_signal< sc_lv<26> > grp_fu_1049_p2;
    sc_signal< sc_lv<26> > mul_ln1118_4_reg_1275;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln255_fu_666_p1;
    sc_signal< sc_lv<64> > zext_ln255_1_fu_670_p1;
    sc_signal< sc_lv<64> > zext_ln255_2_fu_674_p1;
    sc_signal< sc_lv<64> > zext_ln255_3_fu_678_p1;
    sc_signal< sc_lv<64> > zext_ln255_4_fu_682_p1;
    sc_signal< sc_lv<64> > zext_ln265_fu_928_p1;
    sc_signal< sc_lv<16> > icmp_ln1496_fu_172_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_fu_172_p1;
    sc_signal< sc_lv<16> > icmp_ln1496_1_fu_178_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_1_fu_178_p1;
    sc_signal< sc_lv<16> > select_ln66_fu_184_p3;
    sc_signal< sc_lv<16> > select_ln66_1_fu_189_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_2_fu_194_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_3_fu_208_p2;
    sc_signal< sc_lv<17> > sext_ln703_fu_218_p1;
    sc_signal< sc_lv<17> > sext_ln703_1_fu_221_p1;
    sc_signal< sc_lv<17> > sub_ln1193_fu_224_p2;
    sc_signal< sc_lv<1> > tmp_3_fu_238_p3;
    sc_signal< sc_lv<1> > tmp_1_fu_230_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_246_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_264_p2;
    sc_signal< sc_lv<17> > sext_ln703_2_fu_276_p1;
    sc_signal< sc_lv<17> > sub_ln1193_1_fu_279_p2;
    sc_signal< sc_lv<1> > tmp_7_fu_293_p3;
    sc_signal< sc_lv<1> > tmp_5_fu_285_p3;
    sc_signal< sc_lv<1> > xor_ln786_1_fu_301_p2;
    sc_signal< sc_lv<1> > xor_ln340_1_fu_319_p2;
    sc_signal< sc_lv<17> > sext_ln703_3_fu_331_p1;
    sc_signal< sc_lv<17> > sub_ln1193_2_fu_334_p2;
    sc_signal< sc_lv<1> > tmp_10_fu_348_p3;
    sc_signal< sc_lv<1> > tmp_9_fu_340_p3;
    sc_signal< sc_lv<1> > xor_ln786_2_fu_356_p2;
    sc_signal< sc_lv<1> > xor_ln340_2_fu_374_p2;
    sc_signal< sc_lv<17> > sext_ln703_4_fu_386_p1;
    sc_signal< sc_lv<17> > sub_ln1193_3_fu_389_p2;
    sc_signal< sc_lv<1> > tmp_12_fu_403_p3;
    sc_signal< sc_lv<1> > tmp_11_fu_395_p3;
    sc_signal< sc_lv<1> > xor_ln786_3_fu_411_p2;
    sc_signal< sc_lv<1> > xor_ln340_3_fu_429_p2;
    sc_signal< sc_lv<17> > sext_ln703_5_fu_441_p1;
    sc_signal< sc_lv<17> > sub_ln1193_4_fu_444_p2;
    sc_signal< sc_lv<1> > tmp_14_fu_458_p3;
    sc_signal< sc_lv<1> > tmp_13_fu_450_p3;
    sc_signal< sc_lv<1> > xor_ln786_4_fu_466_p2;
    sc_signal< sc_lv<1> > xor_ln340_4_fu_484_p2;
    sc_signal< sc_lv<1> > xor_ln340_5_fu_258_p2;
    sc_signal< sc_lv<10> > tmp_fu_496_p4;
    sc_signal< sc_lv<1> > and_ln786_fu_252_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_270_p2;
    sc_signal< sc_lv<10> > select_ln340_fu_506_p3;
    sc_signal< sc_lv<10> > select_ln388_fu_514_p3;
    sc_signal< sc_lv<1> > xor_ln340_6_fu_313_p2;
    sc_signal< sc_lv<10> > tmp_2_fu_530_p4;
    sc_signal< sc_lv<1> > and_ln786_1_fu_307_p2;
    sc_signal< sc_lv<1> > or_ln340_1_fu_325_p2;
    sc_signal< sc_lv<10> > select_ln340_2_fu_540_p3;
    sc_signal< sc_lv<10> > select_ln388_1_fu_548_p3;
    sc_signal< sc_lv<1> > xor_ln340_7_fu_368_p2;
    sc_signal< sc_lv<10> > tmp_4_fu_564_p4;
    sc_signal< sc_lv<1> > and_ln786_2_fu_362_p2;
    sc_signal< sc_lv<1> > or_ln340_2_fu_380_p2;
    sc_signal< sc_lv<10> > select_ln340_4_fu_574_p3;
    sc_signal< sc_lv<10> > select_ln388_2_fu_582_p3;
    sc_signal< sc_lv<1> > xor_ln340_8_fu_423_p2;
    sc_signal< sc_lv<10> > tmp_6_fu_598_p4;
    sc_signal< sc_lv<1> > and_ln786_3_fu_417_p2;
    sc_signal< sc_lv<1> > or_ln340_3_fu_435_p2;
    sc_signal< sc_lv<10> > select_ln340_6_fu_608_p3;
    sc_signal< sc_lv<10> > select_ln388_3_fu_616_p3;
    sc_signal< sc_lv<1> > xor_ln340_9_fu_478_p2;
    sc_signal< sc_lv<10> > tmp_8_fu_632_p4;
    sc_signal< sc_lv<1> > and_ln786_4_fu_472_p2;
    sc_signal< sc_lv<1> > or_ln340_4_fu_490_p2;
    sc_signal< sc_lv<10> > select_ln340_8_fu_642_p3;
    sc_signal< sc_lv<10> > select_ln388_4_fu_650_p3;
    sc_signal< sc_lv<18> > p_Val2_6_fu_686_p1;
    sc_signal< sc_lv<18> > p_Val2_7_fu_689_p1;
    sc_signal< sc_lv<18> > p_Val2_8_fu_692_p2;
    sc_signal< sc_lv<1> > p_Result_s_fu_698_p3;
    sc_signal< sc_lv<18> > p_Val2_9_fu_714_p1;
    sc_signal< sc_lv<18> > p_Val2_10_fu_717_p1;
    sc_signal< sc_lv<18> > p_Val2_11_fu_720_p2;
    sc_signal< sc_lv<1> > p_Result_14_fu_726_p3;
    sc_signal< sc_lv<19> > rhs_V_fu_745_p1;
    sc_signal< sc_lv<19> > lhs_V_fu_742_p1;
    sc_signal< sc_lv<19> > ret_V_fu_748_p2;
    sc_signal< sc_lv<18> > p_Val2_15_fu_762_p2;
    sc_signal< sc_lv<1> > p_Result_16_fu_766_p3;
    sc_signal< sc_lv<1> > p_Result_15_fu_754_p3;
    sc_signal< sc_lv<1> > xor_ln786_5_fu_774_p2;
    sc_signal< sc_lv<1> > xor_ln340_11_fu_792_p2;
    sc_signal< sc_lv<1> > xor_ln340_10_fu_786_p2;
    sc_signal< sc_lv<1> > underflow_fu_780_p2;
    sc_signal< sc_lv<1> > or_ln340_5_fu_798_p2;
    sc_signal< sc_lv<18> > select_ln340_12_fu_804_p3;
    sc_signal< sc_lv<18> > select_ln388_5_fu_812_p3;
    sc_signal< sc_lv<19> > lhs_V_1_fu_831_p1;
    sc_signal< sc_lv<19> > rhs_V_1_fu_834_p1;
    sc_signal< sc_lv<19> > ret_V_1_fu_837_p2;
    sc_signal< sc_lv<18> > p_Val2_17_fu_828_p1;
    sc_signal< sc_lv<18> > p_Val2_19_fu_851_p2;
    sc_signal< sc_lv<1> > p_Result_18_fu_856_p3;
    sc_signal< sc_lv<1> > p_Result_17_fu_843_p3;
    sc_signal< sc_lv<1> > xor_ln786_6_fu_864_p2;
    sc_signal< sc_lv<1> > xor_ln340_13_fu_882_p2;
    sc_signal< sc_lv<1> > xor_ln340_12_fu_876_p2;
    sc_signal< sc_lv<10> > tmp_s_fu_894_p4;
    sc_signal< sc_lv<1> > underflow_1_fu_870_p2;
    sc_signal< sc_lv<1> > or_ln340_6_fu_888_p2;
    sc_signal< sc_lv<10> > select_ln340_14_fu_904_p3;
    sc_signal< sc_lv<10> > select_ln388_6_fu_912_p3;
    sc_signal< sc_lv<18> > grp_fu_1025_p0;
    sc_signal< sc_lv<17> > grp_fu_1025_p1;
    sc_signal< sc_lv<18> > grp_fu_1031_p0;
    sc_signal< sc_lv<17> > grp_fu_1031_p1;
    sc_signal< sc_lv<18> > grp_fu_1037_p0;
    sc_signal< sc_lv<17> > grp_fu_1037_p1;
    sc_signal< sc_lv<18> > grp_fu_1043_p0;
    sc_signal< sc_lv<17> > grp_fu_1043_p1;
    sc_signal< sc_lv<18> > grp_fu_1049_p0;
    sc_signal< sc_lv<17> > grp_fu_1049_p1;
    sc_signal< sc_logic > grp_fu_1025_ce;
    sc_signal< sc_logic > grp_fu_1031_ce;
    sc_signal< sc_logic > grp_fu_1037_ce;
    sc_signal< sc_logic > grp_fu_1043_ce;
    sc_signal< sc_logic > grp_fu_1049_ce;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to13;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<26> > grp_fu_1025_p10;
    sc_signal< sc_lv<26> > grp_fu_1031_p10;
    sc_signal< sc_lv<26> > grp_fu_1037_p10;
    sc_signal< sc_lv<26> > grp_fu_1043_p10;
    sc_signal< sc_lv<26> > grp_fu_1049_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<10> ap_const_lv10_1FF;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<18> ap_const_lv18_1FFFF;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<18> ap_const_lv18_20000;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_and_ln786_1_fu_307_p2();
    void thread_and_ln786_2_fu_362_p2();
    void thread_and_ln786_3_fu_417_p2();
    void thread_and_ln786_4_fu_472_p2();
    void thread_and_ln786_fu_252_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state14_pp0_stage0_iter13();
    void thread_ap_block_state15_pp0_stage0_iter14();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to13();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_exp_table1_address0();
    void thread_exp_table1_address1();
    void thread_exp_table1_address2();
    void thread_exp_table1_address3();
    void thread_exp_table1_address4();
    void thread_exp_table1_ce0();
    void thread_exp_table1_ce1();
    void thread_exp_table1_ce2();
    void thread_exp_table1_ce3();
    void thread_exp_table1_ce4();
    void thread_grp_fu_1025_ce();
    void thread_grp_fu_1025_p0();
    void thread_grp_fu_1025_p1();
    void thread_grp_fu_1025_p10();
    void thread_grp_fu_1031_ce();
    void thread_grp_fu_1031_p0();
    void thread_grp_fu_1031_p1();
    void thread_grp_fu_1031_p10();
    void thread_grp_fu_1037_ce();
    void thread_grp_fu_1037_p0();
    void thread_grp_fu_1037_p1();
    void thread_grp_fu_1037_p10();
    void thread_grp_fu_1043_ce();
    void thread_grp_fu_1043_p0();
    void thread_grp_fu_1043_p1();
    void thread_grp_fu_1043_p10();
    void thread_grp_fu_1049_ce();
    void thread_grp_fu_1049_p0();
    void thread_grp_fu_1049_p1();
    void thread_grp_fu_1049_p10();
    void thread_icmp_ln1496_1_fu_178_p0();
    void thread_icmp_ln1496_1_fu_178_p1();
    void thread_icmp_ln1496_1_fu_178_p2();
    void thread_icmp_ln1496_2_fu_194_p2();
    void thread_icmp_ln1496_3_fu_208_p2();
    void thread_icmp_ln1496_fu_172_p0();
    void thread_icmp_ln1496_fu_172_p1();
    void thread_icmp_ln1496_fu_172_p2();
    void thread_invert_table2_address0();
    void thread_invert_table2_ce0();
    void thread_lhs_V_1_fu_831_p1();
    void thread_lhs_V_fu_742_p1();
    void thread_or_ln340_1_fu_325_p2();
    void thread_or_ln340_2_fu_380_p2();
    void thread_or_ln340_3_fu_435_p2();
    void thread_or_ln340_4_fu_490_p2();
    void thread_or_ln340_5_fu_798_p2();
    void thread_or_ln340_6_fu_888_p2();
    void thread_or_ln340_fu_270_p2();
    void thread_p_Result_14_fu_726_p3();
    void thread_p_Result_15_fu_754_p3();
    void thread_p_Result_16_fu_766_p3();
    void thread_p_Result_17_fu_843_p3();
    void thread_p_Result_18_fu_856_p3();
    void thread_p_Result_s_fu_698_p3();
    void thread_p_Val2_10_fu_717_p1();
    void thread_p_Val2_11_fu_720_p2();
    void thread_p_Val2_12_fu_706_p3();
    void thread_p_Val2_13_fu_734_p3();
    void thread_p_Val2_15_fu_762_p2();
    void thread_p_Val2_16_fu_820_p3();
    void thread_p_Val2_17_fu_828_p1();
    void thread_p_Val2_19_fu_851_p2();
    void thread_p_Val2_6_fu_686_p1();
    void thread_p_Val2_7_fu_689_p1();
    void thread_p_Val2_8_fu_692_p2();
    void thread_p_Val2_9_fu_714_p1();
    void thread_ret_V_1_fu_837_p2();
    void thread_ret_V_fu_748_p2();
    void thread_rhs_V_1_fu_834_p1();
    void thread_rhs_V_fu_745_p1();
    void thread_select_ln340_12_fu_804_p3();
    void thread_select_ln340_14_fu_904_p3();
    void thread_select_ln340_2_fu_540_p3();
    void thread_select_ln340_4_fu_574_p3();
    void thread_select_ln340_6_fu_608_p3();
    void thread_select_ln340_8_fu_642_p3();
    void thread_select_ln340_fu_506_p3();
    void thread_select_ln388_1_fu_548_p3();
    void thread_select_ln388_2_fu_582_p3();
    void thread_select_ln388_3_fu_616_p3();
    void thread_select_ln388_4_fu_650_p3();
    void thread_select_ln388_5_fu_812_p3();
    void thread_select_ln388_6_fu_912_p3();
    void thread_select_ln388_fu_514_p3();
    void thread_select_ln66_1_fu_189_p3();
    void thread_select_ln66_2_fu_200_p3();
    void thread_select_ln66_fu_184_p3();
    void thread_sext_ln1116_fu_932_p1();
    void thread_sext_ln703_1_fu_221_p1();
    void thread_sext_ln703_2_fu_276_p1();
    void thread_sext_ln703_3_fu_331_p1();
    void thread_sext_ln703_4_fu_386_p1();
    void thread_sext_ln703_5_fu_441_p1();
    void thread_sext_ln703_fu_218_p1();
    void thread_sub_ln1193_1_fu_279_p2();
    void thread_sub_ln1193_2_fu_334_p2();
    void thread_sub_ln1193_3_fu_389_p2();
    void thread_sub_ln1193_4_fu_444_p2();
    void thread_sub_ln1193_fu_224_p2();
    void thread_tmp_10_fu_348_p3();
    void thread_tmp_11_fu_395_p3();
    void thread_tmp_12_fu_403_p3();
    void thread_tmp_13_fu_450_p3();
    void thread_tmp_14_fu_458_p3();
    void thread_tmp_1_fu_230_p3();
    void thread_tmp_2_fu_530_p4();
    void thread_tmp_3_fu_238_p3();
    void thread_tmp_4_fu_564_p4();
    void thread_tmp_5_fu_285_p3();
    void thread_tmp_6_fu_598_p4();
    void thread_tmp_7_fu_293_p3();
    void thread_tmp_8_fu_632_p4();
    void thread_tmp_9_fu_340_p3();
    void thread_tmp_fu_496_p4();
    void thread_tmp_s_fu_894_p4();
    void thread_underflow_1_fu_870_p2();
    void thread_underflow_fu_780_p2();
    void thread_x_max_V_fu_212_p3();
    void thread_xor_ln340_10_fu_786_p2();
    void thread_xor_ln340_11_fu_792_p2();
    void thread_xor_ln340_12_fu_876_p2();
    void thread_xor_ln340_13_fu_882_p2();
    void thread_xor_ln340_1_fu_319_p2();
    void thread_xor_ln340_2_fu_374_p2();
    void thread_xor_ln340_3_fu_429_p2();
    void thread_xor_ln340_4_fu_484_p2();
    void thread_xor_ln340_5_fu_258_p2();
    void thread_xor_ln340_6_fu_313_p2();
    void thread_xor_ln340_7_fu_368_p2();
    void thread_xor_ln340_8_fu_423_p2();
    void thread_xor_ln340_9_fu_478_p2();
    void thread_xor_ln340_fu_264_p2();
    void thread_xor_ln786_1_fu_301_p2();
    void thread_xor_ln786_2_fu_356_p2();
    void thread_xor_ln786_3_fu_411_p2();
    void thread_xor_ln786_4_fu_466_p2();
    void thread_xor_ln786_5_fu_774_p2();
    void thread_xor_ln786_6_fu_864_p2();
    void thread_xor_ln786_fu_246_p2();
    void thread_y_V_1_fu_556_p3();
    void thread_y_V_2_fu_590_p3();
    void thread_y_V_3_fu_624_p3();
    void thread_y_V_4_fu_658_p3();
    void thread_y_V_5_fu_920_p3();
    void thread_y_V_fu_522_p3();
    void thread_zext_ln255_1_fu_670_p1();
    void thread_zext_ln255_2_fu_674_p1();
    void thread_zext_ln255_3_fu_678_p1();
    void thread_zext_ln255_4_fu_682_p1();
    void thread_zext_ln255_fu_666_p1();
    void thread_zext_ln265_fu_928_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
