

================================================================
== Vivado HLS Report for 'DCT_MAT_Multiply2_Loop_Row_proc'
================================================================
* Date:           Wed Oct 28 18:15:01 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      9.59|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   67|   67|   67|   67|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_RowCaching  |   65|   65|         3|          1|          1|    64|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: A_cached_row_7_36 [1/1] 0.00ns
newFuncRoot:0  %A_cached_row_7_36 = alloca float, align 4

ST_1: A_cached_row_7_32 [1/1] 0.00ns
newFuncRoot:1  %A_cached_row_7_32 = alloca float, align 4

ST_1: A_cached_row_7_27 [1/1] 0.00ns
newFuncRoot:2  %A_cached_row_7_27 = alloca float, align 4

ST_1: A_cached_row_7_21 [1/1] 0.00ns
newFuncRoot:3  %A_cached_row_7_21 = alloca float, align 4

ST_1: A_cached_row_7_14 [1/1] 0.00ns
newFuncRoot:4  %A_cached_row_7_14 = alloca float, align 4

ST_1: A_cached_row_7_37 [1/1] 0.00ns
newFuncRoot:5  %A_cached_row_7_37 = alloca float, align 4

ST_1: A_cached_row_7_38 [1/1] 0.00ns
newFuncRoot:6  %A_cached_row_7_38 = alloca float, align 4

ST_1: A_cached_row_7_39 [1/1] 0.00ns
newFuncRoot:7  %A_cached_row_7_39 = alloca float, align 4

ST_1: stg_14 [1/1] 1.57ns
newFuncRoot:8  br label %0


 <State 2>: 7.68ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.reset ]

ST_2: i_0_i_i [1/1] 0.00ns
:1  %i_0_i_i = phi i4 [ 0, %newFuncRoot ], [ %i_0_i_i_mid2, %.reset ]

ST_2: k_0_i_i [1/1] 0.00ns
:2  %k_0_i_i = phi i4 [ 0, %newFuncRoot ], [ %k, %.reset ]

ST_2: exitcond_flatten [1/1] 1.97ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next [1/1] 1.72ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: stg_20 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %.preheader.exitStub, label %.reset

ST_2: exitcond2_i_i5 [1/1] 1.88ns
.reset:10  %exitcond2_i_i5 = icmp eq i4 %k_0_i_i, -8

ST_2: k_0_i_i_mid2 [1/1] 1.37ns
.reset:11  %k_0_i_i_mid2 = select i1 %exitcond2_i_i5, i4 0, i4 %k_0_i_i

ST_2: tmp_1_i_dup3 [1/1] 0.80ns
.reset:12  %tmp_1_i_dup3 = add i4 1, %i_0_i_i

ST_2: i_0_i_i_mid2 [1/1] 1.37ns
.reset:13  %i_0_i_i_mid2 = select i1 %exitcond2_i_i5, i4 %tmp_1_i_dup3, i4 %i_0_i_i

ST_2: tmp_2_i_trn_cast [1/1] 0.00ns
.reset:17  %tmp_2_i_trn_cast = zext i4 %k_0_i_i_mid2 to i8

ST_2: tmp [1/1] 0.00ns
.reset:18  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0_i_i_mid2, i3 0)

ST_2: p_addr_cast [1/1] 0.00ns
.reset:19  %p_addr_cast = zext i7 %tmp to i8

ST_2: p_addr1 [1/1] 1.72ns
.reset:20  %p_addr1 = add i8 %p_addr_cast, %tmp_2_i_trn_cast

ST_2: tmp_19 [1/1] 0.00ns
.reset:21  %tmp_19 = zext i8 %p_addr1 to i64

ST_2: A_addr [1/1] 0.00ns
.reset:22  %A_addr = getelementptr [64 x float]* %A, i64 0, i64 %tmp_19

ST_2: A_cached_row_0 [2/2] 2.71ns
.reset:23  %A_cached_row_0 = load float* %A_addr, align 4

ST_2: tmp_21 [1/1] 0.00ns
.reset:24  %tmp_21 = trunc i4 %k_0_i_i_mid2 to i3

ST_2: k [1/1] 0.80ns
.reset:68  %k = add i4 1, %k_0_i_i_mid2


 <State 3>: 2.71ns
ST_3: A_cached_row_0 [1/2] 2.71ns
.reset:23  %A_cached_row_0 = load float* %A_addr, align 4

ST_3: sel_tmp [1/1] 1.62ns
.reset:25  %sel_tmp = icmp eq i3 %tmp_21, -2

ST_3: sel_tmp2 [1/1] 1.62ns
.reset:27  %sel_tmp2 = icmp eq i3 %tmp_21, -3


 <State 4>: 9.59ns
ST_4: A_cached_row_7_36_load_1 [1/1] 0.00ns
.reset:0  %A_cached_row_7_36_load_1 = load float* %A_cached_row_7_36, align 4

ST_4: A_cached_row_7_32_load_1 [1/1] 0.00ns
.reset:1  %A_cached_row_7_32_load_1 = load float* %A_cached_row_7_32, align 4

ST_4: A_cached_row_7_27_load_1 [1/1] 0.00ns
.reset:2  %A_cached_row_7_27_load_1 = load float* %A_cached_row_7_27, align 4

ST_4: A_cached_row_7_21_load_1 [1/1] 0.00ns
.reset:3  %A_cached_row_7_21_load_1 = load float* %A_cached_row_7_21, align 4

ST_4: A_cached_row_7_14_load_1 [1/1] 0.00ns
.reset:4  %A_cached_row_7_14_load_1 = load float* %A_cached_row_7_14, align 4

ST_4: A_cached_row_7_37_load_1 [1/1] 0.00ns
.reset:5  %A_cached_row_7_37_load_1 = load float* %A_cached_row_7_37, align 4

ST_4: A_cached_row_7_38_load_1 [1/1] 0.00ns
.reset:6  %A_cached_row_7_38_load_1 = load float* %A_cached_row_7_38, align 4

ST_4: A_cached_row_7_39_load_1 [1/1] 0.00ns
.reset:7  %A_cached_row_7_39_load_1 = load float* %A_cached_row_7_39, align 4

ST_4: stg_45 [1/1] 0.00ns
.reset:8  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @str2)

ST_4: empty [1/1] 0.00ns
.reset:9  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_4: stg_47 [1/1] 0.00ns
.reset:14  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind

ST_4: tmp_s [1/1] 0.00ns
.reset:15  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str7)

ST_4: stg_49 [1/1] 0.00ns
.reset:16  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_4: A_cached_row_7 [1/1] 1.37ns
.reset:26  %A_cached_row_7 = select i1 %sel_tmp, float %A_cached_row_7_39_load_1, float %A_cached_row_0

ST_4: A_cached_row_7_1 [1/1] 1.37ns
.reset:28  %A_cached_row_7_1 = select i1 %sel_tmp2, float %A_cached_row_7_39_load_1, float %A_cached_row_7

ST_4: sel_tmp4 [1/1] 1.62ns
.reset:29  %sel_tmp4 = icmp eq i3 %tmp_21, -4

ST_4: A_cached_row_7_2 [1/1] 1.37ns
.reset:30  %A_cached_row_7_2 = select i1 %sel_tmp4, float %A_cached_row_7_39_load_1, float %A_cached_row_7_1

ST_4: sel_tmp6 [1/1] 1.62ns
.reset:31  %sel_tmp6 = icmp eq i3 %tmp_21, 3

ST_4: A_cached_row_7_3 [1/1] 1.37ns
.reset:32  %A_cached_row_7_3 = select i1 %sel_tmp6, float %A_cached_row_7_39_load_1, float %A_cached_row_7_2

ST_4: sel_tmp8 [1/1] 1.62ns
.reset:33  %sel_tmp8 = icmp eq i3 %tmp_21, 2

ST_4: A_cached_row_7_4 [1/1] 1.37ns
.reset:34  %A_cached_row_7_4 = select i1 %sel_tmp8, float %A_cached_row_7_39_load_1, float %A_cached_row_7_3

ST_4: sel_tmp1 [1/1] 1.62ns
.reset:35  %sel_tmp1 = icmp eq i3 %tmp_21, 1

ST_4: A_cached_row_7_5 [1/1] 1.37ns
.reset:36  %A_cached_row_7_5 = select i1 %sel_tmp1, float %A_cached_row_7_39_load_1, float %A_cached_row_7_4

ST_4: sel_tmp5 [1/1] 1.62ns
.reset:37  %sel_tmp5 = icmp eq i3 %tmp_21, 0

ST_4: A_cached_row_7_6 [1/1] 1.37ns
.reset:38  %A_cached_row_7_6 = select i1 %sel_tmp5, float %A_cached_row_7_39_load_1, float %A_cached_row_7_5

ST_4: A_cached_row_7_7 [1/1] 1.37ns
.reset:39  %A_cached_row_7_7 = select i1 %sel_tmp, float %A_cached_row_0, float %A_cached_row_7_38_load_1

ST_4: A_cached_row_7_8 [1/1] 1.37ns
.reset:40  %A_cached_row_7_8 = select i1 %sel_tmp2, float %A_cached_row_7_38_load_1, float %A_cached_row_7_7

ST_4: A_cached_row_7_9 [1/1] 1.37ns
.reset:41  %A_cached_row_7_9 = select i1 %sel_tmp4, float %A_cached_row_7_38_load_1, float %A_cached_row_7_8

ST_4: A_cached_row_7_41 [1/1] 1.37ns
.reset:42  %A_cached_row_7_41 = select i1 %sel_tmp6, float %A_cached_row_7_38_load_1, float %A_cached_row_7_9

ST_4: A_cached_row_7_45 [1/1] 1.37ns
.reset:43  %A_cached_row_7_45 = select i1 %sel_tmp8, float %A_cached_row_7_38_load_1, float %A_cached_row_7_41

ST_4: A_cached_row_7_46 [1/1] 1.37ns
.reset:44  %A_cached_row_7_46 = select i1 %sel_tmp1, float %A_cached_row_7_38_load_1, float %A_cached_row_7_45

ST_4: A_cached_row_7_47 [1/1] 1.37ns
.reset:45  %A_cached_row_7_47 = select i1 %sel_tmp5, float %A_cached_row_7_38_load_1, float %A_cached_row_7_46

ST_4: A_cached_row_7_48 [1/1] 1.37ns
.reset:46  %A_cached_row_7_48 = select i1 %sel_tmp2, float %A_cached_row_0, float %A_cached_row_7_37_load_1

ST_4: A_cached_row_7_49 [1/1] 1.37ns
.reset:47  %A_cached_row_7_49 = select i1 %sel_tmp4, float %A_cached_row_7_37_load_1, float %A_cached_row_7_48

ST_4: A_cached_row_7_50 [1/1] 1.37ns
.reset:48  %A_cached_row_7_50 = select i1 %sel_tmp6, float %A_cached_row_7_37_load_1, float %A_cached_row_7_49

ST_4: A_cached_row_7_51 [1/1] 1.37ns
.reset:49  %A_cached_row_7_51 = select i1 %sel_tmp8, float %A_cached_row_7_37_load_1, float %A_cached_row_7_50

ST_4: A_cached_row_7_52 [1/1] 1.37ns
.reset:50  %A_cached_row_7_52 = select i1 %sel_tmp1, float %A_cached_row_7_37_load_1, float %A_cached_row_7_51

ST_4: A_cached_row_7_53 [1/1] 1.37ns
.reset:51  %A_cached_row_7_53 = select i1 %sel_tmp5, float %A_cached_row_7_37_load_1, float %A_cached_row_7_52

ST_4: A_cached_row_7_54 [1/1] 1.37ns
.reset:52  %A_cached_row_7_54 = select i1 %sel_tmp4, float %A_cached_row_0, float %A_cached_row_7_14_load_1

ST_4: A_cached_row_7_55 [1/1] 1.37ns
.reset:53  %A_cached_row_7_55 = select i1 %sel_tmp6, float %A_cached_row_7_14_load_1, float %A_cached_row_7_54

ST_4: A_cached_row_7_56 [1/1] 1.37ns
.reset:54  %A_cached_row_7_56 = select i1 %sel_tmp8, float %A_cached_row_7_14_load_1, float %A_cached_row_7_55

ST_4: A_cached_row_7_57 [1/1] 1.37ns
.reset:55  %A_cached_row_7_57 = select i1 %sel_tmp1, float %A_cached_row_7_14_load_1, float %A_cached_row_7_56

ST_4: A_cached_row_7_58 [1/1] 1.37ns
.reset:56  %A_cached_row_7_58 = select i1 %sel_tmp5, float %A_cached_row_7_14_load_1, float %A_cached_row_7_57

ST_4: A_cached_row_7_59 [1/1] 1.37ns
.reset:57  %A_cached_row_7_59 = select i1 %sel_tmp6, float %A_cached_row_0, float %A_cached_row_7_21_load_1

ST_4: A_cached_row_7_60 [1/1] 1.37ns
.reset:58  %A_cached_row_7_60 = select i1 %sel_tmp8, float %A_cached_row_7_21_load_1, float %A_cached_row_7_59

ST_4: A_cached_row_7_61 [1/1] 1.37ns
.reset:59  %A_cached_row_7_61 = select i1 %sel_tmp1, float %A_cached_row_7_21_load_1, float %A_cached_row_7_60

ST_4: A_cached_row_7_62 [1/1] 1.37ns
.reset:60  %A_cached_row_7_62 = select i1 %sel_tmp5, float %A_cached_row_7_21_load_1, float %A_cached_row_7_61

ST_4: A_cached_row_7_63 [1/1] 1.37ns
.reset:61  %A_cached_row_7_63 = select i1 %sel_tmp8, float %A_cached_row_0, float %A_cached_row_7_27_load_1

ST_4: A_cached_row_7_64 [1/1] 1.37ns
.reset:62  %A_cached_row_7_64 = select i1 %sel_tmp1, float %A_cached_row_7_27_load_1, float %A_cached_row_7_63

ST_4: A_cached_row_7_65 [1/1] 1.37ns
.reset:63  %A_cached_row_7_65 = select i1 %sel_tmp5, float %A_cached_row_7_27_load_1, float %A_cached_row_7_64

ST_4: A_cached_row_7_66 [1/1] 1.37ns
.reset:64  %A_cached_row_7_66 = select i1 %sel_tmp1, float %A_cached_row_0, float %A_cached_row_7_32_load_1

ST_4: A_cached_row_7_67 [1/1] 1.37ns
.reset:65  %A_cached_row_7_67 = select i1 %sel_tmp5, float %A_cached_row_7_32_load_1, float %A_cached_row_7_66

ST_4: A_cached_row_7_68 [1/1] 1.37ns
.reset:66  %A_cached_row_7_68 = select i1 %sel_tmp5, float %A_cached_row_0, float %A_cached_row_7_36_load_1

ST_4: empty_5 [1/1] 0.00ns
.reset:67  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str7, i32 %tmp_s)

ST_4: stg_91 [1/1] 0.00ns
.reset:69  store float %A_cached_row_7_6, float* %A_cached_row_7_39, align 4

ST_4: stg_92 [1/1] 0.00ns
.reset:70  store float %A_cached_row_7_47, float* %A_cached_row_7_38, align 4

ST_4: stg_93 [1/1] 0.00ns
.reset:71  store float %A_cached_row_7_53, float* %A_cached_row_7_37, align 4

ST_4: stg_94 [1/1] 0.00ns
.reset:72  store float %A_cached_row_7_58, float* %A_cached_row_7_14, align 4

ST_4: stg_95 [1/1] 0.00ns
.reset:73  store float %A_cached_row_7_62, float* %A_cached_row_7_21, align 4

ST_4: stg_96 [1/1] 0.00ns
.reset:74  store float %A_cached_row_7_65, float* %A_cached_row_7_27, align 4

ST_4: stg_97 [1/1] 0.00ns
.reset:75  store float %A_cached_row_7_67, float* %A_cached_row_7_32, align 4

ST_4: stg_98 [1/1] 0.00ns
.reset:76  store float %A_cached_row_7_68, float* %A_cached_row_7_36, align 4

ST_4: stg_99 [1/1] 0.00ns
.reset:77  br label %0


 <State 5>: 0.00ns
ST_5: A_cached_row_7_36_load [1/1] 0.00ns
.preheader.exitStub:0  %A_cached_row_7_36_load = load float* %A_cached_row_7_36, align 4

ST_5: A_cached_row_7_32_load [1/1] 0.00ns
.preheader.exitStub:1  %A_cached_row_7_32_load = load float* %A_cached_row_7_32, align 4

ST_5: A_cached_row_7_27_load [1/1] 0.00ns
.preheader.exitStub:2  %A_cached_row_7_27_load = load float* %A_cached_row_7_27, align 4

ST_5: A_cached_row_7_21_load [1/1] 0.00ns
.preheader.exitStub:3  %A_cached_row_7_21_load = load float* %A_cached_row_7_21, align 4

ST_5: A_cached_row_7_14_load [1/1] 0.00ns
.preheader.exitStub:4  %A_cached_row_7_14_load = load float* %A_cached_row_7_14, align 4

ST_5: A_cached_row_7_37_load [1/1] 0.00ns
.preheader.exitStub:5  %A_cached_row_7_37_load = load float* %A_cached_row_7_37, align 4

ST_5: A_cached_row_7_38_load [1/1] 0.00ns
.preheader.exitStub:6  %A_cached_row_7_38_load = load float* %A_cached_row_7_38, align 4

ST_5: A_cached_row_7_39_load [1/1] 0.00ns
.preheader.exitStub:7  %A_cached_row_7_39_load = load float* %A_cached_row_7_39, align 4

ST_5: mrv [1/1] 0.00ns
.preheader.exitStub:8  %mrv = insertvalue { float, float, float, float, float, float, float, float } undef, float %A_cached_row_7_39_load, 0

ST_5: mrv_1 [1/1] 0.00ns
.preheader.exitStub:9  %mrv_1 = insertvalue { float, float, float, float, float, float, float, float } %mrv, float %A_cached_row_7_38_load, 1

ST_5: mrv_2 [1/1] 0.00ns
.preheader.exitStub:10  %mrv_2 = insertvalue { float, float, float, float, float, float, float, float } %mrv_1, float %A_cached_row_7_37_load, 2

ST_5: mrv_3 [1/1] 0.00ns
.preheader.exitStub:11  %mrv_3 = insertvalue { float, float, float, float, float, float, float, float } %mrv_2, float %A_cached_row_7_14_load, 3

ST_5: mrv_4 [1/1] 0.00ns
.preheader.exitStub:12  %mrv_4 = insertvalue { float, float, float, float, float, float, float, float } %mrv_3, float %A_cached_row_7_21_load, 4

ST_5: mrv_5 [1/1] 0.00ns
.preheader.exitStub:13  %mrv_5 = insertvalue { float, float, float, float, float, float, float, float } %mrv_4, float %A_cached_row_7_27_load, 5

ST_5: mrv_6 [1/1] 0.00ns
.preheader.exitStub:14  %mrv_6 = insertvalue { float, float, float, float, float, float, float, float } %mrv_5, float %A_cached_row_7_32_load, 6

ST_5: mrv_7 [1/1] 0.00ns
.preheader.exitStub:15  %mrv_7 = insertvalue { float, float, float, float, float, float, float, float } %mrv_6, float %A_cached_row_7_36_load, 7

ST_5: stg_116 [1/1] 0.00ns
.preheader.exitStub:16  ret { float, float, float, float, float, float, float, float } %mrv_7



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x14c6c06110; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
A_cached_row_7_36        (alloca           ) [ 001111]
A_cached_row_7_32        (alloca           ) [ 001111]
A_cached_row_7_27        (alloca           ) [ 001111]
A_cached_row_7_21        (alloca           ) [ 001111]
A_cached_row_7_14        (alloca           ) [ 001111]
A_cached_row_7_37        (alloca           ) [ 001111]
A_cached_row_7_38        (alloca           ) [ 001111]
A_cached_row_7_39        (alloca           ) [ 001111]
stg_14                   (br               ) [ 011110]
indvar_flatten           (phi              ) [ 001000]
i_0_i_i                  (phi              ) [ 001000]
k_0_i_i                  (phi              ) [ 001000]
exitcond_flatten         (icmp             ) [ 001110]
indvar_flatten_next      (add              ) [ 011110]
stg_20                   (br               ) [ 000000]
exitcond2_i_i5           (icmp             ) [ 000000]
k_0_i_i_mid2             (select           ) [ 000000]
tmp_1_i_dup3             (add              ) [ 000000]
i_0_i_i_mid2             (select           ) [ 011110]
tmp_2_i_trn_cast         (zext             ) [ 000000]
tmp                      (bitconcatenate   ) [ 000000]
p_addr_cast              (zext             ) [ 000000]
p_addr1                  (add              ) [ 000000]
tmp_19                   (zext             ) [ 000000]
A_addr                   (getelementptr    ) [ 001100]
tmp_21                   (trunc            ) [ 001110]
k                        (add              ) [ 011110]
A_cached_row_0           (load             ) [ 001010]
sel_tmp                  (icmp             ) [ 001010]
sel_tmp2                 (icmp             ) [ 001010]
A_cached_row_7_36_load_1 (load             ) [ 000000]
A_cached_row_7_32_load_1 (load             ) [ 000000]
A_cached_row_7_27_load_1 (load             ) [ 000000]
A_cached_row_7_21_load_1 (load             ) [ 000000]
A_cached_row_7_14_load_1 (load             ) [ 000000]
A_cached_row_7_37_load_1 (load             ) [ 000000]
A_cached_row_7_38_load_1 (load             ) [ 000000]
A_cached_row_7_39_load_1 (load             ) [ 000000]
stg_45                   (specloopname     ) [ 000000]
empty                    (speclooptripcount) [ 000000]
stg_47                   (specloopname     ) [ 000000]
tmp_s                    (specregionbegin  ) [ 000000]
stg_49                   (specpipeline     ) [ 000000]
A_cached_row_7           (select           ) [ 000000]
A_cached_row_7_1         (select           ) [ 000000]
sel_tmp4                 (icmp             ) [ 000000]
A_cached_row_7_2         (select           ) [ 000000]
sel_tmp6                 (icmp             ) [ 000000]
A_cached_row_7_3         (select           ) [ 000000]
sel_tmp8                 (icmp             ) [ 000000]
A_cached_row_7_4         (select           ) [ 000000]
sel_tmp1                 (icmp             ) [ 000000]
A_cached_row_7_5         (select           ) [ 000000]
sel_tmp5                 (icmp             ) [ 000000]
A_cached_row_7_6         (select           ) [ 000000]
A_cached_row_7_7         (select           ) [ 000000]
A_cached_row_7_8         (select           ) [ 000000]
A_cached_row_7_9         (select           ) [ 000000]
A_cached_row_7_41        (select           ) [ 000000]
A_cached_row_7_45        (select           ) [ 000000]
A_cached_row_7_46        (select           ) [ 000000]
A_cached_row_7_47        (select           ) [ 000000]
A_cached_row_7_48        (select           ) [ 000000]
A_cached_row_7_49        (select           ) [ 000000]
A_cached_row_7_50        (select           ) [ 000000]
A_cached_row_7_51        (select           ) [ 000000]
A_cached_row_7_52        (select           ) [ 000000]
A_cached_row_7_53        (select           ) [ 000000]
A_cached_row_7_54        (select           ) [ 000000]
A_cached_row_7_55        (select           ) [ 000000]
A_cached_row_7_56        (select           ) [ 000000]
A_cached_row_7_57        (select           ) [ 000000]
A_cached_row_7_58        (select           ) [ 000000]
A_cached_row_7_59        (select           ) [ 000000]
A_cached_row_7_60        (select           ) [ 000000]
A_cached_row_7_61        (select           ) [ 000000]
A_cached_row_7_62        (select           ) [ 000000]
A_cached_row_7_63        (select           ) [ 000000]
A_cached_row_7_64        (select           ) [ 000000]
A_cached_row_7_65        (select           ) [ 000000]
A_cached_row_7_66        (select           ) [ 000000]
A_cached_row_7_67        (select           ) [ 000000]
A_cached_row_7_68        (select           ) [ 000000]
empty_5                  (specregionend    ) [ 000000]
stg_91                   (store            ) [ 000000]
stg_92                   (store            ) [ 000000]
stg_93                   (store            ) [ 000000]
stg_94                   (store            ) [ 000000]
stg_95                   (store            ) [ 000000]
stg_96                   (store            ) [ 000000]
stg_97                   (store            ) [ 000000]
stg_98                   (store            ) [ 000000]
stg_99                   (br               ) [ 011110]
A_cached_row_7_36_load   (load             ) [ 000000]
A_cached_row_7_32_load   (load             ) [ 000000]
A_cached_row_7_27_load   (load             ) [ 000000]
A_cached_row_7_21_load   (load             ) [ 000000]
A_cached_row_7_14_load   (load             ) [ 000000]
A_cached_row_7_37_load   (load             ) [ 000000]
A_cached_row_7_38_load   (load             ) [ 000000]
A_cached_row_7_39_load   (load             ) [ 000000]
mrv                      (insertvalue      ) [ 000000]
mrv_1                    (insertvalue      ) [ 000000]
mrv_2                    (insertvalue      ) [ 000000]
mrv_3                    (insertvalue      ) [ 000000]
mrv_4                    (insertvalue      ) [ 000000]
mrv_5                    (insertvalue      ) [ 000000]
mrv_6                    (insertvalue      ) [ 000000]
mrv_7                    (insertvalue      ) [ 000000]
stg_116                  (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="A_cached_row_7_36_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_cached_row_7_36/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="A_cached_row_7_32_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_cached_row_7_32/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="A_cached_row_7_27_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_cached_row_7_27/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="A_cached_row_7_21_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_cached_row_7_21/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="A_cached_row_7_14_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_cached_row_7_14/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="A_cached_row_7_37_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_cached_row_7_37/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="A_cached_row_7_38_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_cached_row_7_38/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="A_cached_row_7_39_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_cached_row_7_39/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="A_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_cached_row_0/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="indvar_flatten_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="1"/>
<pin id="104" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="7" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="i_0_i_i_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="1"/>
<pin id="115" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_0_i_i_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="k_0_i_i_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="1"/>
<pin id="126" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="k_0_i_i_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_i_i/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="2"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_cached_row_7_36_load_1/4 A_cached_row_7_36_load/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="2"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_cached_row_7_32_load_1/4 A_cached_row_7_32_load/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="2"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_cached_row_7_27_load_1/4 A_cached_row_7_27_load/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="2"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_cached_row_7_21_load_1/4 A_cached_row_7_21_load/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="2"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_cached_row_7_14_load_1/4 A_cached_row_7_14_load/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="2"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_cached_row_7_37_load_1/4 A_cached_row_7_37_load/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="2"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_cached_row_7_38_load_1/4 A_cached_row_7_38_load/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="2"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_cached_row_7_39_load_1/4 A_cached_row_7_39_load/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="exitcond_flatten_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="7" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="indvar_flatten_next_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="exitcond2_i_i5_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="4" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_i_i5/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="k_0_i_i_mid2_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_0_i_i_mid2/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_1_i_dup3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_i_dup3/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_0_i_i_mid2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_0_i_i_mid2/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_2_i_trn_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i_trn_cast/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_addr_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_addr1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_19_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_21_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="k_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sel_tmp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="1"/>
<pin id="239" dir="0" index="1" bw="2" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sel_tmp2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="1"/>
<pin id="244" dir="0" index="1" bw="3" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="A_cached_row_7_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="0" index="2" bw="32" slack="1"/>
<pin id="251" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="A_cached_row_7_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_1/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sel_tmp4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="2"/>
<pin id="262" dir="0" index="1" bw="3" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="A_cached_row_7_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="0" index="2" bw="32" slack="0"/>
<pin id="269" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_2/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sel_tmp6_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="2"/>
<pin id="275" dir="0" index="1" bw="3" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp6/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="A_cached_row_7_3_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="0" index="2" bw="32" slack="0"/>
<pin id="282" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_3/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sel_tmp8_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="2"/>
<pin id="288" dir="0" index="1" bw="3" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp8/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="A_cached_row_7_4_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="0" index="2" bw="32" slack="0"/>
<pin id="295" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_4/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sel_tmp1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="2"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp1/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="A_cached_row_7_5_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="32" slack="0"/>
<pin id="308" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_5/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sel_tmp5_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="2"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp5/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="A_cached_row_7_6_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="0" index="2" bw="32" slack="0"/>
<pin id="321" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_6/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="A_cached_row_7_7_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="32" slack="1"/>
<pin id="328" dir="0" index="2" bw="32" slack="0"/>
<pin id="329" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_7/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="A_cached_row_7_8_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="0" index="2" bw="32" slack="0"/>
<pin id="335" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_8/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="A_cached_row_7_9_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="32" slack="0"/>
<pin id="342" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_9/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="A_cached_row_7_41_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="32" slack="0"/>
<pin id="350" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_41/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="A_cached_row_7_45_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="0" index="2" bw="32" slack="0"/>
<pin id="358" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_45/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="A_cached_row_7_46_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="0" index="2" bw="32" slack="0"/>
<pin id="366" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_46/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="A_cached_row_7_47_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="0" index="2" bw="32" slack="0"/>
<pin id="374" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_47/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="A_cached_row_7_48_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="0" index="1" bw="32" slack="1"/>
<pin id="381" dir="0" index="2" bw="32" slack="0"/>
<pin id="382" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_48/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="A_cached_row_7_49_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="0" index="2" bw="32" slack="0"/>
<pin id="388" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_49/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="A_cached_row_7_50_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="0" index="2" bw="32" slack="0"/>
<pin id="396" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_50/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="A_cached_row_7_51_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="0" index="2" bw="32" slack="0"/>
<pin id="404" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_51/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="A_cached_row_7_52_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="32" slack="0"/>
<pin id="412" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_52/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="A_cached_row_7_53_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="0" index="2" bw="32" slack="0"/>
<pin id="420" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_53/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="A_cached_row_7_54_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="1"/>
<pin id="427" dir="0" index="2" bw="32" slack="0"/>
<pin id="428" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_54/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="A_cached_row_7_55_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="0" index="2" bw="32" slack="0"/>
<pin id="435" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_55/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="A_cached_row_7_56_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="0" index="2" bw="32" slack="0"/>
<pin id="443" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_56/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="A_cached_row_7_57_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="0" index="2" bw="32" slack="0"/>
<pin id="451" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_57/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="A_cached_row_7_58_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="0" index="2" bw="32" slack="0"/>
<pin id="459" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_58/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="A_cached_row_7_59_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="1"/>
<pin id="466" dir="0" index="2" bw="32" slack="0"/>
<pin id="467" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_59/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="A_cached_row_7_60_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="0" index="2" bw="32" slack="0"/>
<pin id="474" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_60/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="A_cached_row_7_61_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="0" index="2" bw="32" slack="0"/>
<pin id="482" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_61/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="A_cached_row_7_62_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="0" index="2" bw="32" slack="0"/>
<pin id="490" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_62/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="A_cached_row_7_63_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="1"/>
<pin id="497" dir="0" index="2" bw="32" slack="0"/>
<pin id="498" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_63/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="A_cached_row_7_64_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="0" index="2" bw="32" slack="0"/>
<pin id="505" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_64/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="A_cached_row_7_65_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="0" index="2" bw="32" slack="0"/>
<pin id="513" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_65/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="A_cached_row_7_66_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="1"/>
<pin id="520" dir="0" index="2" bw="32" slack="0"/>
<pin id="521" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_66/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="A_cached_row_7_67_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="0" index="2" bw="32" slack="0"/>
<pin id="528" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_67/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="A_cached_row_7_68_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="1"/>
<pin id="535" dir="0" index="2" bw="32" slack="0"/>
<pin id="536" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_cached_row_7_68/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="stg_91_store_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="3"/>
<pin id="542" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_91/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="stg_92_store_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="3"/>
<pin id="547" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_92/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="stg_93_store_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="3"/>
<pin id="552" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_93/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="stg_94_store_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="3"/>
<pin id="557" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_94/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="stg_95_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="3"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_95/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="stg_96_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="3"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_96/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="stg_97_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="3"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_97/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="stg_98_store_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="3"/>
<pin id="577" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_98/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="mrv_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="256" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="mrv_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="256" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="0"/>
<pin id="588" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="mrv_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="256" slack="0"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="mrv_3_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="256" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="mrv_4_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="256" slack="0"/>
<pin id="605" dir="0" index="1" bw="32" slack="0"/>
<pin id="606" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="mrv_5_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="256" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="mrv_6_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="256" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/5 "/>
</bind>
</comp>

<comp id="621" class="1004" name="mrv_7_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="256" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/5 "/>
</bind>
</comp>

<comp id="627" class="1005" name="A_cached_row_7_36_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="2"/>
<pin id="629" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="A_cached_row_7_36 "/>
</bind>
</comp>

<comp id="633" class="1005" name="A_cached_row_7_32_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="2"/>
<pin id="635" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="A_cached_row_7_32 "/>
</bind>
</comp>

<comp id="639" class="1005" name="A_cached_row_7_27_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="2"/>
<pin id="641" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="A_cached_row_7_27 "/>
</bind>
</comp>

<comp id="645" class="1005" name="A_cached_row_7_21_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="2"/>
<pin id="647" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="A_cached_row_7_21 "/>
</bind>
</comp>

<comp id="651" class="1005" name="A_cached_row_7_14_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="2"/>
<pin id="653" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="A_cached_row_7_14 "/>
</bind>
</comp>

<comp id="657" class="1005" name="A_cached_row_7_37_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="2"/>
<pin id="659" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="A_cached_row_7_37 "/>
</bind>
</comp>

<comp id="663" class="1005" name="A_cached_row_7_38_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="2"/>
<pin id="665" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="A_cached_row_7_38 "/>
</bind>
</comp>

<comp id="669" class="1005" name="A_cached_row_7_39_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="2"/>
<pin id="671" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="A_cached_row_7_39 "/>
</bind>
</comp>

<comp id="675" class="1005" name="exitcond_flatten_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="679" class="1005" name="indvar_flatten_next_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="7" slack="0"/>
<pin id="681" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="684" class="1005" name="i_0_i_i_mid2_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="4" slack="0"/>
<pin id="686" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_0_i_i_mid2 "/>
</bind>
</comp>

<comp id="689" class="1005" name="A_addr_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="6" slack="1"/>
<pin id="691" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="694" class="1005" name="tmp_21_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="3" slack="1"/>
<pin id="696" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="705" class="1005" name="k_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="4" slack="0"/>
<pin id="707" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="710" class="1005" name="A_cached_row_0_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_cached_row_0 "/>
</bind>
</comp>

<comp id="722" class="1005" name="sel_tmp_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="1"/>
<pin id="724" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="728" class="1005" name="sel_tmp2_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="1"/>
<pin id="730" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="164"><net_src comp="106" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="106" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="128" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="128" pin="4"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="117" pin="4"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="172" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="186" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="117" pin="4"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="178" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="192" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="200" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="230"><net_src comp="178" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="14" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="178" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="22" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="24" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="157" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="157" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="247" pin="3"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="260" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="157" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="253" pin="3"/><net_sink comp="265" pin=2"/></net>

<net id="277"><net_src comp="48" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="157" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="265" pin="3"/><net_sink comp="278" pin=2"/></net>

<net id="290"><net_src comp="50" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="157" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="278" pin="3"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="52" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="299" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="157" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="291" pin="3"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="18" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="157" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="304" pin="3"/><net_sink comp="317" pin=2"/></net>

<net id="330"><net_src comp="154" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="336"><net_src comp="154" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="337"><net_src comp="325" pin="3"/><net_sink comp="331" pin=2"/></net>

<net id="343"><net_src comp="260" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="154" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="331" pin="3"/><net_sink comp="338" pin=2"/></net>

<net id="351"><net_src comp="273" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="154" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="338" pin="3"/><net_sink comp="346" pin=2"/></net>

<net id="359"><net_src comp="286" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="154" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="346" pin="3"/><net_sink comp="354" pin=2"/></net>

<net id="367"><net_src comp="299" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="154" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="354" pin="3"/><net_sink comp="362" pin=2"/></net>

<net id="375"><net_src comp="312" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="154" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="362" pin="3"/><net_sink comp="370" pin=2"/></net>

<net id="383"><net_src comp="151" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="260" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="151" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="378" pin="3"/><net_sink comp="384" pin=2"/></net>

<net id="397"><net_src comp="273" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="151" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="384" pin="3"/><net_sink comp="392" pin=2"/></net>

<net id="405"><net_src comp="286" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="151" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="392" pin="3"/><net_sink comp="400" pin=2"/></net>

<net id="413"><net_src comp="299" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="151" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="400" pin="3"/><net_sink comp="408" pin=2"/></net>

<net id="421"><net_src comp="312" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="151" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="408" pin="3"/><net_sink comp="416" pin=2"/></net>

<net id="429"><net_src comp="260" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="148" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="436"><net_src comp="273" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="148" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="424" pin="3"/><net_sink comp="431" pin=2"/></net>

<net id="444"><net_src comp="286" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="148" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="431" pin="3"/><net_sink comp="439" pin=2"/></net>

<net id="452"><net_src comp="299" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="148" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="439" pin="3"/><net_sink comp="447" pin=2"/></net>

<net id="460"><net_src comp="312" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="148" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="447" pin="3"/><net_sink comp="455" pin=2"/></net>

<net id="468"><net_src comp="273" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="145" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="475"><net_src comp="286" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="145" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="463" pin="3"/><net_sink comp="470" pin=2"/></net>

<net id="483"><net_src comp="299" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="145" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="470" pin="3"/><net_sink comp="478" pin=2"/></net>

<net id="491"><net_src comp="312" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="145" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="478" pin="3"/><net_sink comp="486" pin=2"/></net>

<net id="499"><net_src comp="286" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="142" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="506"><net_src comp="299" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="142" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="494" pin="3"/><net_sink comp="501" pin=2"/></net>

<net id="514"><net_src comp="312" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="142" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="501" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="522"><net_src comp="299" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="139" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="312" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="139" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="517" pin="3"/><net_sink comp="524" pin=2"/></net>

<net id="537"><net_src comp="312" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="136" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="543"><net_src comp="317" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="370" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="416" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="455" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="486" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="509" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="524" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="532" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="56" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="157" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="154" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="151" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="148" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="145" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="603" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="142" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="139" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="615" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="136" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="58" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="636"><net_src comp="62" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="642"><net_src comp="66" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="648"><net_src comp="70" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="654"><net_src comp="74" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="660"><net_src comp="78" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="666"><net_src comp="82" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="672"><net_src comp="86" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="678"><net_src comp="160" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="166" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="687"><net_src comp="192" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="692"><net_src comp="90" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="697"><net_src comp="227" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="700"><net_src comp="694" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="701"><net_src comp="694" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="702"><net_src comp="694" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="703"><net_src comp="694" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="704"><net_src comp="694" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="708"><net_src comp="231" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="713"><net_src comp="97" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="716"><net_src comp="710" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="717"><net_src comp="710" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="718"><net_src comp="710" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="719"><net_src comp="710" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="720"><net_src comp="710" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="721"><net_src comp="710" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="725"><net_src comp="237" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="731"><net_src comp="242" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="734"><net_src comp="728" pin="1"/><net_sink comp="378" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_20 : 2
		exitcond2_i_i5 : 1
		k_0_i_i_mid2 : 2
		tmp_1_i_dup3 : 1
		i_0_i_i_mid2 : 2
		tmp_2_i_trn_cast : 3
		tmp : 3
		p_addr_cast : 4
		p_addr1 : 5
		tmp_19 : 6
		A_addr : 7
		A_cached_row_0 : 8
		tmp_21 : 3
		k : 3
	State 3
	State 4
		A_cached_row_7 : 1
		A_cached_row_7_1 : 2
		A_cached_row_7_2 : 3
		A_cached_row_7_3 : 4
		A_cached_row_7_4 : 5
		A_cached_row_7_5 : 6
		A_cached_row_7_6 : 7
		A_cached_row_7_7 : 1
		A_cached_row_7_8 : 2
		A_cached_row_7_9 : 3
		A_cached_row_7_41 : 4
		A_cached_row_7_45 : 5
		A_cached_row_7_46 : 6
		A_cached_row_7_47 : 7
		A_cached_row_7_48 : 1
		A_cached_row_7_49 : 2
		A_cached_row_7_50 : 3
		A_cached_row_7_51 : 4
		A_cached_row_7_52 : 5
		A_cached_row_7_53 : 6
		A_cached_row_7_54 : 1
		A_cached_row_7_55 : 2
		A_cached_row_7_56 : 3
		A_cached_row_7_57 : 4
		A_cached_row_7_58 : 5
		A_cached_row_7_59 : 1
		A_cached_row_7_60 : 2
		A_cached_row_7_61 : 3
		A_cached_row_7_62 : 4
		A_cached_row_7_63 : 1
		A_cached_row_7_64 : 2
		A_cached_row_7_65 : 3
		A_cached_row_7_66 : 1
		A_cached_row_7_67 : 2
		A_cached_row_7_68 : 1
		empty_5 : 1
		stg_91 : 8
		stg_92 : 8
		stg_93 : 7
		stg_94 : 6
		stg_95 : 5
		stg_96 : 4
		stg_97 : 3
		stg_98 : 2
	State 5
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		stg_116 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |     k_0_i_i_mid2_fu_178    |    0    |    4    |
|          |     i_0_i_i_mid2_fu_192    |    0    |    4    |
|          |    A_cached_row_7_fu_247   |    0    |    32   |
|          |   A_cached_row_7_1_fu_253  |    0    |    32   |
|          |   A_cached_row_7_2_fu_265  |    0    |    32   |
|          |   A_cached_row_7_3_fu_278  |    0    |    32   |
|          |   A_cached_row_7_4_fu_291  |    0    |    32   |
|          |   A_cached_row_7_5_fu_304  |    0    |    32   |
|          |   A_cached_row_7_6_fu_317  |    0    |    32   |
|          |   A_cached_row_7_7_fu_325  |    0    |    32   |
|          |   A_cached_row_7_8_fu_331  |    0    |    32   |
|          |   A_cached_row_7_9_fu_338  |    0    |    32   |
|          |  A_cached_row_7_41_fu_346  |    0    |    32   |
|          |  A_cached_row_7_45_fu_354  |    0    |    32   |
|          |  A_cached_row_7_46_fu_362  |    0    |    32   |
|          |  A_cached_row_7_47_fu_370  |    0    |    32   |
|          |  A_cached_row_7_48_fu_378  |    0    |    32   |
|          |  A_cached_row_7_49_fu_384  |    0    |    32   |
|  select  |  A_cached_row_7_50_fu_392  |    0    |    32   |
|          |  A_cached_row_7_51_fu_400  |    0    |    32   |
|          |  A_cached_row_7_52_fu_408  |    0    |    32   |
|          |  A_cached_row_7_53_fu_416  |    0    |    32   |
|          |  A_cached_row_7_54_fu_424  |    0    |    32   |
|          |  A_cached_row_7_55_fu_431  |    0    |    32   |
|          |  A_cached_row_7_56_fu_439  |    0    |    32   |
|          |  A_cached_row_7_57_fu_447  |    0    |    32   |
|          |  A_cached_row_7_58_fu_455  |    0    |    32   |
|          |  A_cached_row_7_59_fu_463  |    0    |    32   |
|          |  A_cached_row_7_60_fu_470  |    0    |    32   |
|          |  A_cached_row_7_61_fu_478  |    0    |    32   |
|          |  A_cached_row_7_62_fu_486  |    0    |    32   |
|          |  A_cached_row_7_63_fu_494  |    0    |    32   |
|          |  A_cached_row_7_64_fu_501  |    0    |    32   |
|          |  A_cached_row_7_65_fu_509  |    0    |    32   |
|          |  A_cached_row_7_66_fu_517  |    0    |    32   |
|          |  A_cached_row_7_67_fu_524  |    0    |    32   |
|          |  A_cached_row_7_68_fu_532  |    0    |    32   |
|----------|----------------------------|---------|---------|
|          | indvar_flatten_next_fu_166 |    0    |    7    |
|    add   |     tmp_1_i_dup3_fu_186    |    0    |    4    |
|          |       p_addr1_fu_216       |    0    |    7    |
|          |          k_fu_231          |    0    |    4    |
|----------|----------------------------|---------|---------|
|          |   exitcond_flatten_fu_160  |    0    |    3    |
|          |    exitcond2_i_i5_fu_172   |    0    |    2    |
|          |       sel_tmp_fu_237       |    0    |    2    |
|          |       sel_tmp2_fu_242      |    0    |    2    |
|   icmp   |       sel_tmp4_fu_260      |    0    |    2    |
|          |       sel_tmp6_fu_273      |    0    |    2    |
|          |       sel_tmp8_fu_286      |    0    |    2    |
|          |       sel_tmp1_fu_299      |    0    |    2    |
|          |       sel_tmp5_fu_312      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |   tmp_2_i_trn_cast_fu_200  |    0    |    0    |
|   zext   |     p_addr_cast_fu_212     |    0    |    0    |
|          |        tmp_19_fu_222       |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|         tmp_fu_204         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        tmp_21_fu_227       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         mrv_fu_579         |    0    |    0    |
|          |        mrv_1_fu_585        |    0    |    0    |
|          |        mrv_2_fu_591        |    0    |    0    |
|insertvalue|        mrv_3_fu_597        |    0    |    0    |
|          |        mrv_4_fu_603        |    0    |    0    |
|          |        mrv_5_fu_609        |    0    |    0    |
|          |        mrv_6_fu_615        |    0    |    0    |
|          |        mrv_7_fu_621        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   1169  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       A_addr_reg_689      |    6   |
|   A_cached_row_0_reg_710  |   32   |
| A_cached_row_7_14_reg_651 |   32   |
| A_cached_row_7_21_reg_645 |   32   |
| A_cached_row_7_27_reg_639 |   32   |
| A_cached_row_7_32_reg_633 |   32   |
| A_cached_row_7_36_reg_627 |   32   |
| A_cached_row_7_37_reg_657 |   32   |
| A_cached_row_7_38_reg_663 |   32   |
| A_cached_row_7_39_reg_669 |   32   |
|  exitcond_flatten_reg_675 |    1   |
|    i_0_i_i_mid2_reg_684   |    4   |
|      i_0_i_i_reg_113      |    4   |
|indvar_flatten_next_reg_679|    7   |
|   indvar_flatten_reg_102  |    7   |
|      k_0_i_i_reg_124      |    4   |
|         k_reg_705         |    4   |
|      sel_tmp2_reg_728     |    1   |
|      sel_tmp_reg_722      |    1   |
|       tmp_21_reg_694      |    3   |
+---------------------------+--------+
|           Total           |   330  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_97 |  p0  |   2  |   6  |   12   ||    6    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.571  ||    6    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1169  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    6   |
|  Register |    -   |   330  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   330  |  1175  |
+-----------+--------+--------+--------+
