/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* T1 */
#define T1__0__DR CYREG_GPIO_PRT3_DR
#define T1__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define T1__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define T1__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define T1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define T1__0__HSIOM_MASK 0x0000F000u
#define T1__0__HSIOM_SHIFT 12u
#define T1__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define T1__0__INTR CYREG_GPIO_PRT3_INTR
#define T1__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define T1__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define T1__0__MASK 0x08u
#define T1__0__OUT_SEL CYREG_UDB_PA7_CFG10
#define T1__0__OUT_SEL_SHIFT 6u
#define T1__0__OUT_SEL_VAL 3u
#define T1__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define T1__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define T1__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define T1__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define T1__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define T1__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define T1__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define T1__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define T1__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define T1__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define T1__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define T1__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define T1__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define T1__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define T1__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define T1__0__PC CYREG_GPIO_PRT3_PC
#define T1__0__PC2 CYREG_GPIO_PRT3_PC2
#define T1__0__PORT 3u
#define T1__0__PS CYREG_GPIO_PRT3_PS
#define T1__0__SHIFT 3u
#define T1__DR CYREG_GPIO_PRT3_DR
#define T1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define T1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define T1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define T1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define T1__INTR CYREG_GPIO_PRT3_INTR
#define T1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define T1__INTSTAT CYREG_GPIO_PRT3_INTR
#define T1__MASK 0x08u
#define T1__PA__CFG0 CYREG_UDB_PA7_CFG0
#define T1__PA__CFG1 CYREG_UDB_PA7_CFG1
#define T1__PA__CFG10 CYREG_UDB_PA7_CFG10
#define T1__PA__CFG11 CYREG_UDB_PA7_CFG11
#define T1__PA__CFG12 CYREG_UDB_PA7_CFG12
#define T1__PA__CFG13 CYREG_UDB_PA7_CFG13
#define T1__PA__CFG14 CYREG_UDB_PA7_CFG14
#define T1__PA__CFG2 CYREG_UDB_PA7_CFG2
#define T1__PA__CFG3 CYREG_UDB_PA7_CFG3
#define T1__PA__CFG4 CYREG_UDB_PA7_CFG4
#define T1__PA__CFG5 CYREG_UDB_PA7_CFG5
#define T1__PA__CFG6 CYREG_UDB_PA7_CFG6
#define T1__PA__CFG7 CYREG_UDB_PA7_CFG7
#define T1__PA__CFG8 CYREG_UDB_PA7_CFG8
#define T1__PA__CFG9 CYREG_UDB_PA7_CFG9
#define T1__PC CYREG_GPIO_PRT3_PC
#define T1__PC2 CYREG_GPIO_PRT3_PC2
#define T1__PORT 3u
#define T1__PS CYREG_GPIO_PRT3_PS
#define T1__SHIFT 3u

/* T2 */
#define T2__0__DR CYREG_GPIO_PRT3_DR
#define T2__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define T2__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define T2__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define T2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define T2__0__HSIOM_MASK 0x00000F00u
#define T2__0__HSIOM_SHIFT 8u
#define T2__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define T2__0__INTR CYREG_GPIO_PRT3_INTR
#define T2__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define T2__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define T2__0__MASK 0x04u
#define T2__0__OUT_SEL CYREG_UDB_PA7_CFG10
#define T2__0__OUT_SEL_SHIFT 4u
#define T2__0__OUT_SEL_VAL 1u
#define T2__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define T2__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define T2__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define T2__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define T2__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define T2__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define T2__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define T2__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define T2__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define T2__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define T2__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define T2__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define T2__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define T2__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define T2__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define T2__0__PC CYREG_GPIO_PRT3_PC
#define T2__0__PC2 CYREG_GPIO_PRT3_PC2
#define T2__0__PORT 3u
#define T2__0__PS CYREG_GPIO_PRT3_PS
#define T2__0__SHIFT 2u
#define T2__DR CYREG_GPIO_PRT3_DR
#define T2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define T2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define T2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define T2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define T2__INTR CYREG_GPIO_PRT3_INTR
#define T2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define T2__INTSTAT CYREG_GPIO_PRT3_INTR
#define T2__MASK 0x04u
#define T2__PA__CFG0 CYREG_UDB_PA7_CFG0
#define T2__PA__CFG1 CYREG_UDB_PA7_CFG1
#define T2__PA__CFG10 CYREG_UDB_PA7_CFG10
#define T2__PA__CFG11 CYREG_UDB_PA7_CFG11
#define T2__PA__CFG12 CYREG_UDB_PA7_CFG12
#define T2__PA__CFG13 CYREG_UDB_PA7_CFG13
#define T2__PA__CFG14 CYREG_UDB_PA7_CFG14
#define T2__PA__CFG2 CYREG_UDB_PA7_CFG2
#define T2__PA__CFG3 CYREG_UDB_PA7_CFG3
#define T2__PA__CFG4 CYREG_UDB_PA7_CFG4
#define T2__PA__CFG5 CYREG_UDB_PA7_CFG5
#define T2__PA__CFG6 CYREG_UDB_PA7_CFG6
#define T2__PA__CFG7 CYREG_UDB_PA7_CFG7
#define T2__PA__CFG8 CYREG_UDB_PA7_CFG8
#define T2__PA__CFG9 CYREG_UDB_PA7_CFG9
#define T2__PC CYREG_GPIO_PRT3_PC
#define T2__PC2 CYREG_GPIO_PRT3_PC2
#define T2__PORT 3u
#define T2__PS CYREG_GPIO_PRT3_PS
#define T2__SHIFT 2u

/* IN0 */
#define IN0__0__DR CYREG_GPIO_PRT2_DR
#define IN0__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define IN0__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define IN0__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define IN0__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define IN0__0__HSIOM_MASK 0x0000000Fu
#define IN0__0__HSIOM_SHIFT 0u
#define IN0__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define IN0__0__INTR CYREG_GPIO_PRT2_INTR
#define IN0__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define IN0__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define IN0__0__MASK 0x01u
#define IN0__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define IN0__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define IN0__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define IN0__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define IN0__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define IN0__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define IN0__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define IN0__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define IN0__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define IN0__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define IN0__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define IN0__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define IN0__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define IN0__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define IN0__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define IN0__0__PC CYREG_GPIO_PRT2_PC
#define IN0__0__PC2 CYREG_GPIO_PRT2_PC2
#define IN0__0__PORT 2u
#define IN0__0__PS CYREG_GPIO_PRT2_PS
#define IN0__0__SHIFT 0u
#define IN0__DR CYREG_GPIO_PRT2_DR
#define IN0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define IN0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define IN0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define IN0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define IN0__INTR CYREG_GPIO_PRT2_INTR
#define IN0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define IN0__INTSTAT CYREG_GPIO_PRT2_INTR
#define IN0__MASK 0x01u
#define IN0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define IN0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define IN0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define IN0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define IN0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define IN0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define IN0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define IN0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define IN0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define IN0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define IN0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define IN0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define IN0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define IN0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define IN0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define IN0__PC CYREG_GPIO_PRT2_PC
#define IN0__PC2 CYREG_GPIO_PRT2_PC2
#define IN0__PORT 2u
#define IN0__PS CYREG_GPIO_PRT2_PS
#define IN0__SHIFT 0u

/* IN1 */
#define IN1__0__DR CYREG_GPIO_PRT2_DR
#define IN1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define IN1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define IN1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define IN1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define IN1__0__HSIOM_MASK 0x000000F0u
#define IN1__0__HSIOM_SHIFT 4u
#define IN1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define IN1__0__INTR CYREG_GPIO_PRT2_INTR
#define IN1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define IN1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define IN1__0__MASK 0x02u
#define IN1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define IN1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define IN1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define IN1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define IN1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define IN1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define IN1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define IN1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define IN1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define IN1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define IN1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define IN1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define IN1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define IN1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define IN1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define IN1__0__PC CYREG_GPIO_PRT2_PC
#define IN1__0__PC2 CYREG_GPIO_PRT2_PC2
#define IN1__0__PORT 2u
#define IN1__0__PS CYREG_GPIO_PRT2_PS
#define IN1__0__SHIFT 1u
#define IN1__DR CYREG_GPIO_PRT2_DR
#define IN1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define IN1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define IN1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define IN1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define IN1__INTR CYREG_GPIO_PRT2_INTR
#define IN1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define IN1__INTSTAT CYREG_GPIO_PRT2_INTR
#define IN1__MASK 0x02u
#define IN1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define IN1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define IN1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define IN1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define IN1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define IN1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define IN1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define IN1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define IN1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define IN1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define IN1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define IN1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define IN1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define IN1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define IN1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define IN1__PC CYREG_GPIO_PRT2_PC
#define IN1__PC2 CYREG_GPIO_PRT2_PC2
#define IN1__PORT 2u
#define IN1__PS CYREG_GPIO_PRT2_PS
#define IN1__SHIFT 1u

/* IDAC */
#define IDAC_cy_psoc4_idac__CONTROL CYREG_CSD1_CONFIG
#define IDAC_cy_psoc4_idac__CSD_IDAC CYREG_CSD1_IDAC
#define IDAC_cy_psoc4_idac__CSD_IDAC_SHIFT 0u
#define IDAC_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD1_TRIM1
#define IDAC_cy_psoc4_idac__CSD_TRIM1_SHIFT 0u
#define IDAC_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD1_TRIM2
#define IDAC_cy_psoc4_idac__CSD_TRIM2_SHIFT 0u
#define IDAC_cy_psoc4_idac__IDAC_NUMBER 3u
#define IDAC_cy_psoc4_idac__POLARITY CYREG_CSD1_CONFIG
#define IDAC_cy_psoc4_idac__POLARITY_SHIFT 16u

/* SWAP */
#define SWAP_Sync_ctrl_reg__0__MASK 0x01u
#define SWAP_Sync_ctrl_reg__0__POS 0
#define SWAP_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define SWAP_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL1
#define SWAP_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL1
#define SWAP_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL1
#define SWAP_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL1
#define SWAP_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK1
#define SWAP_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK1
#define SWAP_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK1
#define SWAP_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK1
#define SWAP_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL1
#define SWAP_Sync_ctrl_reg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL1
#define SWAP_Sync_ctrl_reg__32BIT_COUNT_REG CYREG_UDB_W32_CTL1
#define SWAP_Sync_ctrl_reg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK1
#define SWAP_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define SWAP_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL1
#define SWAP_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define SWAP_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL1
#define SWAP_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define SWAP_Sync_ctrl_reg__MASK 0x01u
#define SWAP_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define SWAP_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define SWAP_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK1

/* DMA_A */
#define DMA_A__CH_CTL CYREG_DMAC_CH_CTL3
#define DMA_A__CHANNEL_NUMBER 3
#define DMA_A__DESCR_PING_CTL CYREG_DMAC_DESCR3_PING_CTL
#define DMA_A__DESCR_PING_DST CYREG_DMAC_DESCR3_PING_DST
#define DMA_A__DESCR_PING_SRC CYREG_DMAC_DESCR3_PING_SRC
#define DMA_A__DESCR_PING_STATUS CYREG_DMAC_DESCR3_PING_STATUS
#define DMA_A__DESCR_PONG_CTL CYREG_DMAC_DESCR3_PONG_CTL
#define DMA_A__DESCR_PONG_DST CYREG_DMAC_DESCR3_PONG_DST
#define DMA_A__DESCR_PONG_SRC CYREG_DMAC_DESCR3_PONG_SRC
#define DMA_A__DESCR_PONG_STATUS CYREG_DMAC_DESCR3_PONG_STATUS
#define DMA_A__PRIORITY 0
#define DMA_A__TR_GROUP 0u
#define DMA_A__TR_OUTPUT 3u

/* DMA_B */
#define DMA_B__CH_CTL CYREG_DMAC_CH_CTL2
#define DMA_B__CHANNEL_NUMBER 2
#define DMA_B__DESCR_PING_CTL CYREG_DMAC_DESCR2_PING_CTL
#define DMA_B__DESCR_PING_DST CYREG_DMAC_DESCR2_PING_DST
#define DMA_B__DESCR_PING_SRC CYREG_DMAC_DESCR2_PING_SRC
#define DMA_B__DESCR_PING_STATUS CYREG_DMAC_DESCR2_PING_STATUS
#define DMA_B__DESCR_PONG_CTL CYREG_DMAC_DESCR2_PONG_CTL
#define DMA_B__DESCR_PONG_DST CYREG_DMAC_DESCR2_PONG_DST
#define DMA_B__DESCR_PONG_SRC CYREG_DMAC_DESCR2_PONG_SRC
#define DMA_B__DESCR_PONG_STATUS CYREG_DMAC_DESCR2_PONG_STATUS
#define DMA_B__PRIORITY 0
#define DMA_B__TR_GROUP 0u
#define DMA_B__TR_OUTPUT 2u

/* Opamp */
#define Opamp_cy_psoc4_abuf__COMP_STAT CYREG_CTBM0_COMP_STAT
#define Opamp_cy_psoc4_abuf__COMP_STAT_SHIFT 0u
#define Opamp_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM0_CTB_CTRL
#define Opamp_cy_psoc4_abuf__INTR CYREG_CTBM0_INTR
#define Opamp_cy_psoc4_abuf__INTR_MASK CYREG_CTBM0_INTR_MASK
#define Opamp_cy_psoc4_abuf__INTR_MASK_SHIFT 0u
#define Opamp_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM0_INTR_MASKED
#define Opamp_cy_psoc4_abuf__INTR_MASKED_SHIFT 0u
#define Opamp_cy_psoc4_abuf__INTR_SET CYREG_CTBM0_INTR_SET
#define Opamp_cy_psoc4_abuf__INTR_SET_SHIFT 0u
#define Opamp_cy_psoc4_abuf__INTR_SHIFT 0u
#define Opamp_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM0_OA0_COMP_TRIM
#define Opamp_cy_psoc4_abuf__OA_NUMBER 0u
#define Opamp_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM0_OA0_OFFSET_TRIM
#define Opamp_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM0_OA_RES0_CTRL
#define Opamp_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM
#define Opamp_cy_psoc4_abuf__OA_SW CYREG_CTBM0_OA0_SW
#define Opamp_cy_psoc4_abuf__OA_SW_CLEAR CYREG_CTBM0_OA0_SW_CLEAR

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL11
#define Clock_1__DIV_ID 0x00000041u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define Clock_1__PA_DIV_ID 0x000000FFu

/* Clock_2 */
#define Clock_2__CTRL_REGISTER CYREG_PERI_PCLK_CTL12
#define Clock_2__DIV_ID 0x00000040u
#define Clock_2__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define Clock_2__PA_DIV_ID 0x000000FFu

/* DAC_OUT */
#define DAC_OUT__0__DR CYREG_GPIO_PRT5_DR
#define DAC_OUT__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define DAC_OUT__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define DAC_OUT__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define DAC_OUT__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define DAC_OUT__0__HSIOM_MASK 0x0000000Fu
#define DAC_OUT__0__HSIOM_SHIFT 0u
#define DAC_OUT__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define DAC_OUT__0__INTR CYREG_GPIO_PRT5_INTR
#define DAC_OUT__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define DAC_OUT__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define DAC_OUT__0__MASK 0x01u
#define DAC_OUT__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define DAC_OUT__0__OUT_SEL_SHIFT 0u
#define DAC_OUT__0__OUT_SEL_VAL 2u
#define DAC_OUT__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DAC_OUT__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DAC_OUT__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DAC_OUT__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DAC_OUT__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DAC_OUT__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DAC_OUT__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DAC_OUT__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DAC_OUT__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DAC_OUT__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DAC_OUT__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DAC_OUT__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DAC_OUT__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DAC_OUT__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DAC_OUT__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DAC_OUT__0__PC CYREG_GPIO_PRT5_PC
#define DAC_OUT__0__PC2 CYREG_GPIO_PRT5_PC2
#define DAC_OUT__0__PORT 5u
#define DAC_OUT__0__PS CYREG_GPIO_PRT5_PS
#define DAC_OUT__0__SHIFT 0u
#define DAC_OUT__DR CYREG_GPIO_PRT5_DR
#define DAC_OUT__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define DAC_OUT__DR_INV CYREG_GPIO_PRT5_DR_INV
#define DAC_OUT__DR_SET CYREG_GPIO_PRT5_DR_SET
#define DAC_OUT__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define DAC_OUT__INTR CYREG_GPIO_PRT5_INTR
#define DAC_OUT__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define DAC_OUT__INTSTAT CYREG_GPIO_PRT5_INTR
#define DAC_OUT__MASK 0x01u
#define DAC_OUT__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DAC_OUT__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DAC_OUT__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DAC_OUT__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DAC_OUT__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DAC_OUT__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DAC_OUT__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DAC_OUT__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DAC_OUT__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DAC_OUT__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DAC_OUT__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DAC_OUT__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DAC_OUT__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DAC_OUT__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DAC_OUT__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DAC_OUT__PC CYREG_GPIO_PRT5_PC
#define DAC_OUT__PC2 CYREG_GPIO_PRT5_PC2
#define DAC_OUT__PORT 5u
#define DAC_OUT__PS CYREG_GPIO_PRT5_PS
#define DAC_OUT__SHIFT 0u

/* USBUART */
#define USBUART_cy_m0s8_usb__ARB_CFG CYREG_USBDEVv2_ARB_CFG
#define USBUART_cy_m0s8_usb__ARB_EP1_CFG CYREG_USBDEVv2_ARB_EP1_CFG
#define USBUART_cy_m0s8_usb__ARB_EP1_INT_EN CYREG_USBDEVv2_ARB_EP1_INT_EN
#define USBUART_cy_m0s8_usb__ARB_EP1_SR CYREG_USBDEVv2_ARB_EP1_SR
#define USBUART_cy_m0s8_usb__ARB_EP2_CFG CYREG_USBDEVv2_ARB_EP2_CFG
#define USBUART_cy_m0s8_usb__ARB_EP2_INT_EN CYREG_USBDEVv2_ARB_EP2_INT_EN
#define USBUART_cy_m0s8_usb__ARB_EP2_SR CYREG_USBDEVv2_ARB_EP2_SR
#define USBUART_cy_m0s8_usb__ARB_EP3_CFG CYREG_USBDEVv2_ARB_EP3_CFG
#define USBUART_cy_m0s8_usb__ARB_EP3_INT_EN CYREG_USBDEVv2_ARB_EP3_INT_EN
#define USBUART_cy_m0s8_usb__ARB_EP3_SR CYREG_USBDEVv2_ARB_EP3_SR
#define USBUART_cy_m0s8_usb__ARB_EP4_CFG CYREG_USBDEVv2_ARB_EP4_CFG
#define USBUART_cy_m0s8_usb__ARB_EP4_INT_EN CYREG_USBDEVv2_ARB_EP4_INT_EN
#define USBUART_cy_m0s8_usb__ARB_EP4_SR CYREG_USBDEVv2_ARB_EP4_SR
#define USBUART_cy_m0s8_usb__ARB_EP5_CFG CYREG_USBDEVv2_ARB_EP5_CFG
#define USBUART_cy_m0s8_usb__ARB_EP5_INT_EN CYREG_USBDEVv2_ARB_EP5_INT_EN
#define USBUART_cy_m0s8_usb__ARB_EP5_SR CYREG_USBDEVv2_ARB_EP5_SR
#define USBUART_cy_m0s8_usb__ARB_EP6_CFG CYREG_USBDEVv2_ARB_EP6_CFG
#define USBUART_cy_m0s8_usb__ARB_EP6_INT_EN CYREG_USBDEVv2_ARB_EP6_INT_EN
#define USBUART_cy_m0s8_usb__ARB_EP6_SR CYREG_USBDEVv2_ARB_EP6_SR
#define USBUART_cy_m0s8_usb__ARB_EP7_CFG CYREG_USBDEVv2_ARB_EP7_CFG
#define USBUART_cy_m0s8_usb__ARB_EP7_INT_EN CYREG_USBDEVv2_ARB_EP7_INT_EN
#define USBUART_cy_m0s8_usb__ARB_EP7_SR CYREG_USBDEVv2_ARB_EP7_SR
#define USBUART_cy_m0s8_usb__ARB_EP8_CFG CYREG_USBDEVv2_ARB_EP8_CFG
#define USBUART_cy_m0s8_usb__ARB_EP8_INT_EN CYREG_USBDEVv2_ARB_EP8_INT_EN
#define USBUART_cy_m0s8_usb__ARB_EP8_SR CYREG_USBDEVv2_ARB_EP8_SR
#define USBUART_cy_m0s8_usb__ARB_INT_EN CYREG_USBDEVv2_ARB_INT_EN
#define USBUART_cy_m0s8_usb__ARB_INT_SR CYREG_USBDEVv2_ARB_INT_SR
#define USBUART_cy_m0s8_usb__ARB_RW1_DR CYREG_USBDEVv2_ARB_RW1_DR
#define USBUART_cy_m0s8_usb__ARB_RW1_DR16 CYREG_USBDEVv2_ARB_RW1_DR16
#define USBUART_cy_m0s8_usb__ARB_RW1_RA CYREG_USBDEVv2_ARB_RW1_RA
#define USBUART_cy_m0s8_usb__ARB_RW1_RA_MSB CYREG_USBDEVv2_ARB_RW1_RA_MSB
#define USBUART_cy_m0s8_usb__ARB_RW1_RA16 CYREG_USBDEVv2_ARB_RW1_RA16
#define USBUART_cy_m0s8_usb__ARB_RW1_WA CYREG_USBDEVv2_ARB_RW1_WA
#define USBUART_cy_m0s8_usb__ARB_RW1_WA_MSB CYREG_USBDEVv2_ARB_RW1_WA_MSB
#define USBUART_cy_m0s8_usb__ARB_RW1_WA16 CYREG_USBDEVv2_ARB_RW1_WA16
#define USBUART_cy_m0s8_usb__ARB_RW2_DR CYREG_USBDEVv2_ARB_RW2_DR
#define USBUART_cy_m0s8_usb__ARB_RW2_DR16 CYREG_USBDEVv2_ARB_RW2_DR16
#define USBUART_cy_m0s8_usb__ARB_RW2_RA CYREG_USBDEVv2_ARB_RW2_RA
#define USBUART_cy_m0s8_usb__ARB_RW2_RA_MSB CYREG_USBDEVv2_ARB_RW2_RA_MSB
#define USBUART_cy_m0s8_usb__ARB_RW2_RA16 CYREG_USBDEVv2_ARB_RW2_RA16
#define USBUART_cy_m0s8_usb__ARB_RW2_WA CYREG_USBDEVv2_ARB_RW2_WA
#define USBUART_cy_m0s8_usb__ARB_RW2_WA_MSB CYREG_USBDEVv2_ARB_RW2_WA_MSB
#define USBUART_cy_m0s8_usb__ARB_RW2_WA16 CYREG_USBDEVv2_ARB_RW2_WA16
#define USBUART_cy_m0s8_usb__ARB_RW3_DR CYREG_USBDEVv2_ARB_RW3_DR
#define USBUART_cy_m0s8_usb__ARB_RW3_DR16 CYREG_USBDEVv2_ARB_RW3_DR16
#define USBUART_cy_m0s8_usb__ARB_RW3_RA CYREG_USBDEVv2_ARB_RW3_RA
#define USBUART_cy_m0s8_usb__ARB_RW3_RA_MSB CYREG_USBDEVv2_ARB_RW3_RA_MSB
#define USBUART_cy_m0s8_usb__ARB_RW3_RA16 CYREG_USBDEVv2_ARB_RW3_RA16
#define USBUART_cy_m0s8_usb__ARB_RW3_WA CYREG_USBDEVv2_ARB_RW3_WA
#define USBUART_cy_m0s8_usb__ARB_RW3_WA_MSB CYREG_USBDEVv2_ARB_RW3_WA_MSB
#define USBUART_cy_m0s8_usb__ARB_RW3_WA16 CYREG_USBDEVv2_ARB_RW3_WA16
#define USBUART_cy_m0s8_usb__ARB_RW4_DR CYREG_USBDEVv2_ARB_RW4_DR
#define USBUART_cy_m0s8_usb__ARB_RW4_DR16 CYREG_USBDEVv2_ARB_RW4_DR16
#define USBUART_cy_m0s8_usb__ARB_RW4_RA CYREG_USBDEVv2_ARB_RW4_RA
#define USBUART_cy_m0s8_usb__ARB_RW4_RA_MSB CYREG_USBDEVv2_ARB_RW4_RA_MSB
#define USBUART_cy_m0s8_usb__ARB_RW4_RA16 CYREG_USBDEVv2_ARB_RW4_RA16
#define USBUART_cy_m0s8_usb__ARB_RW4_WA CYREG_USBDEVv2_ARB_RW4_WA
#define USBUART_cy_m0s8_usb__ARB_RW4_WA_MSB CYREG_USBDEVv2_ARB_RW4_WA_MSB
#define USBUART_cy_m0s8_usb__ARB_RW4_WA16 CYREG_USBDEVv2_ARB_RW4_WA16
#define USBUART_cy_m0s8_usb__ARB_RW5_DR CYREG_USBDEVv2_ARB_RW5_DR
#define USBUART_cy_m0s8_usb__ARB_RW5_DR16 CYREG_USBDEVv2_ARB_RW5_DR16
#define USBUART_cy_m0s8_usb__ARB_RW5_RA CYREG_USBDEVv2_ARB_RW5_RA
#define USBUART_cy_m0s8_usb__ARB_RW5_RA_MSB CYREG_USBDEVv2_ARB_RW5_RA_MSB
#define USBUART_cy_m0s8_usb__ARB_RW5_RA16 CYREG_USBDEVv2_ARB_RW5_RA16
#define USBUART_cy_m0s8_usb__ARB_RW5_WA CYREG_USBDEVv2_ARB_RW5_WA
#define USBUART_cy_m0s8_usb__ARB_RW5_WA_MSB CYREG_USBDEVv2_ARB_RW5_WA_MSB
#define USBUART_cy_m0s8_usb__ARB_RW5_WA16 CYREG_USBDEVv2_ARB_RW5_WA16
#define USBUART_cy_m0s8_usb__ARB_RW6_DR CYREG_USBDEVv2_ARB_RW6_DR
#define USBUART_cy_m0s8_usb__ARB_RW6_DR16 CYREG_USBDEVv2_ARB_RW6_DR16
#define USBUART_cy_m0s8_usb__ARB_RW6_RA CYREG_USBDEVv2_ARB_RW6_RA
#define USBUART_cy_m0s8_usb__ARB_RW6_RA_MSB CYREG_USBDEVv2_ARB_RW6_RA_MSB
#define USBUART_cy_m0s8_usb__ARB_RW6_RA16 CYREG_USBDEVv2_ARB_RW6_RA16
#define USBUART_cy_m0s8_usb__ARB_RW6_WA CYREG_USBDEVv2_ARB_RW6_WA
#define USBUART_cy_m0s8_usb__ARB_RW6_WA_MSB CYREG_USBDEVv2_ARB_RW6_WA_MSB
#define USBUART_cy_m0s8_usb__ARB_RW6_WA16 CYREG_USBDEVv2_ARB_RW6_WA16
#define USBUART_cy_m0s8_usb__ARB_RW7_DR CYREG_USBDEVv2_ARB_RW7_DR
#define USBUART_cy_m0s8_usb__ARB_RW7_DR16 CYREG_USBDEVv2_ARB_RW7_DR16
#define USBUART_cy_m0s8_usb__ARB_RW7_RA CYREG_USBDEVv2_ARB_RW7_RA
#define USBUART_cy_m0s8_usb__ARB_RW7_RA_MSB CYREG_USBDEVv2_ARB_RW7_RA_MSB
#define USBUART_cy_m0s8_usb__ARB_RW7_RA16 CYREG_USBDEVv2_ARB_RW7_RA16
#define USBUART_cy_m0s8_usb__ARB_RW7_WA CYREG_USBDEVv2_ARB_RW7_WA
#define USBUART_cy_m0s8_usb__ARB_RW7_WA_MSB CYREG_USBDEVv2_ARB_RW7_WA_MSB
#define USBUART_cy_m0s8_usb__ARB_RW7_WA16 CYREG_USBDEVv2_ARB_RW7_WA16
#define USBUART_cy_m0s8_usb__ARB_RW8_DR CYREG_USBDEVv2_ARB_RW8_DR
#define USBUART_cy_m0s8_usb__ARB_RW8_DR16 CYREG_USBDEVv2_ARB_RW8_DR16
#define USBUART_cy_m0s8_usb__ARB_RW8_RA CYREG_USBDEVv2_ARB_RW8_RA
#define USBUART_cy_m0s8_usb__ARB_RW8_RA_MSB CYREG_USBDEVv2_ARB_RW8_RA_MSB
#define USBUART_cy_m0s8_usb__ARB_RW8_RA16 CYREG_USBDEVv2_ARB_RW8_RA16
#define USBUART_cy_m0s8_usb__ARB_RW8_WA CYREG_USBDEVv2_ARB_RW8_WA
#define USBUART_cy_m0s8_usb__ARB_RW8_WA_MSB CYREG_USBDEVv2_ARB_RW8_WA_MSB
#define USBUART_cy_m0s8_usb__ARB_RW8_WA16 CYREG_USBDEVv2_ARB_RW8_WA16
#define USBUART_cy_m0s8_usb__BUF_SIZE CYREG_USBDEVv2_BUF_SIZE
#define USBUART_cy_m0s8_usb__BURSTEND0_TR_GROUP 3u
#define USBUART_cy_m0s8_usb__BURSTEND0_TR_OUTPUT 0u
#define USBUART_cy_m0s8_usb__BURSTEND1_TR_GROUP 3u
#define USBUART_cy_m0s8_usb__BURSTEND1_TR_OUTPUT 1u
#define USBUART_cy_m0s8_usb__BURSTEND2_TR_GROUP 3u
#define USBUART_cy_m0s8_usb__BURSTEND2_TR_OUTPUT 2u
#define USBUART_cy_m0s8_usb__BURSTEND3_TR_GROUP 3u
#define USBUART_cy_m0s8_usb__BURSTEND3_TR_OUTPUT 3u
#define USBUART_cy_m0s8_usb__BURSTEND4_TR_GROUP 3u
#define USBUART_cy_m0s8_usb__BURSTEND4_TR_OUTPUT 4u
#define USBUART_cy_m0s8_usb__BURSTEND5_TR_GROUP 3u
#define USBUART_cy_m0s8_usb__BURSTEND5_TR_OUTPUT 5u
#define USBUART_cy_m0s8_usb__BURSTEND6_TR_GROUP 3u
#define USBUART_cy_m0s8_usb__BURSTEND6_TR_OUTPUT 6u
#define USBUART_cy_m0s8_usb__BURSTEND7_TR_GROUP 3u
#define USBUART_cy_m0s8_usb__BURSTEND7_TR_OUTPUT 7u
#define USBUART_cy_m0s8_usb__BUS_RST_CNT CYREG_USBDEVv2_BUS_RST_CNT
#define USBUART_cy_m0s8_usb__CR0 CYREG_USBDEVv2_CR0
#define USBUART_cy_m0s8_usb__CR1 CYREG_USBDEVv2_CR1
#define USBUART_cy_m0s8_usb__CWA CYREG_USBDEVv2_CWA
#define USBUART_cy_m0s8_usb__CWA_MSB CYREG_USBDEVv2_CWA_MSB
#define USBUART_cy_m0s8_usb__CWA16 CYREG_USBDEVv2_CWA16
#define USBUART_cy_m0s8_usb__DMA_THRES CYREG_USBDEVv2_DMA_THRES
#define USBUART_cy_m0s8_usb__DMA_THRES_MSB CYREG_USBDEVv2_DMA_THRES_MSB
#define USBUART_cy_m0s8_usb__DMA_THRES16 CYREG_USBDEVv2_DMA_THRES16
#define USBUART_cy_m0s8_usb__DYN_RECONFIG CYREG_USBDEVv2_DYN_RECONFIG
#define USBUART_cy_m0s8_usb__EP_ACTIVE CYREG_USBDEVv2_EP_ACTIVE
#define USBUART_cy_m0s8_usb__EP_TYPE CYREG_USBDEVv2_EP_TYPE
#define USBUART_cy_m0s8_usb__EP0_CNT CYREG_USBDEVv2_EP0_CNT
#define USBUART_cy_m0s8_usb__EP0_CR CYREG_USBDEVv2_EP0_CR
#define USBUART_cy_m0s8_usb__EP0_DR0 CYREG_USBDEVv2_EP0_DR0
#define USBUART_cy_m0s8_usb__EP0_DR1 CYREG_USBDEVv2_EP0_DR1
#define USBUART_cy_m0s8_usb__EP0_DR2 CYREG_USBDEVv2_EP0_DR2
#define USBUART_cy_m0s8_usb__EP0_DR3 CYREG_USBDEVv2_EP0_DR3
#define USBUART_cy_m0s8_usb__EP0_DR4 CYREG_USBDEVv2_EP0_DR4
#define USBUART_cy_m0s8_usb__EP0_DR5 CYREG_USBDEVv2_EP0_DR5
#define USBUART_cy_m0s8_usb__EP0_DR6 CYREG_USBDEVv2_EP0_DR6
#define USBUART_cy_m0s8_usb__EP0_DR7 CYREG_USBDEVv2_EP0_DR7
#define USBUART_cy_m0s8_usb__MEM_DATA0 CYREG_USBDEVv2_MEM_DATA0
#define USBUART_cy_m0s8_usb__MEM_DATA1 CYREG_USBDEVv2_MEM_DATA1
#define USBUART_cy_m0s8_usb__MEM_DATA10 CYREG_USBDEVv2_MEM_DATA10
#define USBUART_cy_m0s8_usb__MEM_DATA100 CYREG_USBDEVv2_MEM_DATA100
#define USBUART_cy_m0s8_usb__MEM_DATA101 CYREG_USBDEVv2_MEM_DATA101
#define USBUART_cy_m0s8_usb__MEM_DATA102 CYREG_USBDEVv2_MEM_DATA102
#define USBUART_cy_m0s8_usb__MEM_DATA103 CYREG_USBDEVv2_MEM_DATA103
#define USBUART_cy_m0s8_usb__MEM_DATA104 CYREG_USBDEVv2_MEM_DATA104
#define USBUART_cy_m0s8_usb__MEM_DATA105 CYREG_USBDEVv2_MEM_DATA105
#define USBUART_cy_m0s8_usb__MEM_DATA106 CYREG_USBDEVv2_MEM_DATA106
#define USBUART_cy_m0s8_usb__MEM_DATA107 CYREG_USBDEVv2_MEM_DATA107
#define USBUART_cy_m0s8_usb__MEM_DATA108 CYREG_USBDEVv2_MEM_DATA108
#define USBUART_cy_m0s8_usb__MEM_DATA109 CYREG_USBDEVv2_MEM_DATA109
#define USBUART_cy_m0s8_usb__MEM_DATA11 CYREG_USBDEVv2_MEM_DATA11
#define USBUART_cy_m0s8_usb__MEM_DATA110 CYREG_USBDEVv2_MEM_DATA110
#define USBUART_cy_m0s8_usb__MEM_DATA111 CYREG_USBDEVv2_MEM_DATA111
#define USBUART_cy_m0s8_usb__MEM_DATA112 CYREG_USBDEVv2_MEM_DATA112
#define USBUART_cy_m0s8_usb__MEM_DATA113 CYREG_USBDEVv2_MEM_DATA113
#define USBUART_cy_m0s8_usb__MEM_DATA114 CYREG_USBDEVv2_MEM_DATA114
#define USBUART_cy_m0s8_usb__MEM_DATA115 CYREG_USBDEVv2_MEM_DATA115
#define USBUART_cy_m0s8_usb__MEM_DATA116 CYREG_USBDEVv2_MEM_DATA116
#define USBUART_cy_m0s8_usb__MEM_DATA117 CYREG_USBDEVv2_MEM_DATA117
#define USBUART_cy_m0s8_usb__MEM_DATA118 CYREG_USBDEVv2_MEM_DATA118
#define USBUART_cy_m0s8_usb__MEM_DATA119 CYREG_USBDEVv2_MEM_DATA119
#define USBUART_cy_m0s8_usb__MEM_DATA12 CYREG_USBDEVv2_MEM_DATA12
#define USBUART_cy_m0s8_usb__MEM_DATA120 CYREG_USBDEVv2_MEM_DATA120
#define USBUART_cy_m0s8_usb__MEM_DATA121 CYREG_USBDEVv2_MEM_DATA121
#define USBUART_cy_m0s8_usb__MEM_DATA122 CYREG_USBDEVv2_MEM_DATA122
#define USBUART_cy_m0s8_usb__MEM_DATA123 CYREG_USBDEVv2_MEM_DATA123
#define USBUART_cy_m0s8_usb__MEM_DATA124 CYREG_USBDEVv2_MEM_DATA124
#define USBUART_cy_m0s8_usb__MEM_DATA125 CYREG_USBDEVv2_MEM_DATA125
#define USBUART_cy_m0s8_usb__MEM_DATA126 CYREG_USBDEVv2_MEM_DATA126
#define USBUART_cy_m0s8_usb__MEM_DATA127 CYREG_USBDEVv2_MEM_DATA127
#define USBUART_cy_m0s8_usb__MEM_DATA128 CYREG_USBDEVv2_MEM_DATA128
#define USBUART_cy_m0s8_usb__MEM_DATA129 CYREG_USBDEVv2_MEM_DATA129
#define USBUART_cy_m0s8_usb__MEM_DATA13 CYREG_USBDEVv2_MEM_DATA13
#define USBUART_cy_m0s8_usb__MEM_DATA130 CYREG_USBDEVv2_MEM_DATA130
#define USBUART_cy_m0s8_usb__MEM_DATA131 CYREG_USBDEVv2_MEM_DATA131
#define USBUART_cy_m0s8_usb__MEM_DATA132 CYREG_USBDEVv2_MEM_DATA132
#define USBUART_cy_m0s8_usb__MEM_DATA133 CYREG_USBDEVv2_MEM_DATA133
#define USBUART_cy_m0s8_usb__MEM_DATA134 CYREG_USBDEVv2_MEM_DATA134
#define USBUART_cy_m0s8_usb__MEM_DATA135 CYREG_USBDEVv2_MEM_DATA135
#define USBUART_cy_m0s8_usb__MEM_DATA136 CYREG_USBDEVv2_MEM_DATA136
#define USBUART_cy_m0s8_usb__MEM_DATA137 CYREG_USBDEVv2_MEM_DATA137
#define USBUART_cy_m0s8_usb__MEM_DATA138 CYREG_USBDEVv2_MEM_DATA138
#define USBUART_cy_m0s8_usb__MEM_DATA139 CYREG_USBDEVv2_MEM_DATA139
#define USBUART_cy_m0s8_usb__MEM_DATA14 CYREG_USBDEVv2_MEM_DATA14
#define USBUART_cy_m0s8_usb__MEM_DATA140 CYREG_USBDEVv2_MEM_DATA140
#define USBUART_cy_m0s8_usb__MEM_DATA141 CYREG_USBDEVv2_MEM_DATA141
#define USBUART_cy_m0s8_usb__MEM_DATA142 CYREG_USBDEVv2_MEM_DATA142
#define USBUART_cy_m0s8_usb__MEM_DATA143 CYREG_USBDEVv2_MEM_DATA143
#define USBUART_cy_m0s8_usb__MEM_DATA144 CYREG_USBDEVv2_MEM_DATA144
#define USBUART_cy_m0s8_usb__MEM_DATA145 CYREG_USBDEVv2_MEM_DATA145
#define USBUART_cy_m0s8_usb__MEM_DATA146 CYREG_USBDEVv2_MEM_DATA146
#define USBUART_cy_m0s8_usb__MEM_DATA147 CYREG_USBDEVv2_MEM_DATA147
#define USBUART_cy_m0s8_usb__MEM_DATA148 CYREG_USBDEVv2_MEM_DATA148
#define USBUART_cy_m0s8_usb__MEM_DATA149 CYREG_USBDEVv2_MEM_DATA149
#define USBUART_cy_m0s8_usb__MEM_DATA15 CYREG_USBDEVv2_MEM_DATA15
#define USBUART_cy_m0s8_usb__MEM_DATA150 CYREG_USBDEVv2_MEM_DATA150
#define USBUART_cy_m0s8_usb__MEM_DATA151 CYREG_USBDEVv2_MEM_DATA151
#define USBUART_cy_m0s8_usb__MEM_DATA152 CYREG_USBDEVv2_MEM_DATA152
#define USBUART_cy_m0s8_usb__MEM_DATA153 CYREG_USBDEVv2_MEM_DATA153
#define USBUART_cy_m0s8_usb__MEM_DATA154 CYREG_USBDEVv2_MEM_DATA154
#define USBUART_cy_m0s8_usb__MEM_DATA155 CYREG_USBDEVv2_MEM_DATA155
#define USBUART_cy_m0s8_usb__MEM_DATA156 CYREG_USBDEVv2_MEM_DATA156
#define USBUART_cy_m0s8_usb__MEM_DATA157 CYREG_USBDEVv2_MEM_DATA157
#define USBUART_cy_m0s8_usb__MEM_DATA158 CYREG_USBDEVv2_MEM_DATA158
#define USBUART_cy_m0s8_usb__MEM_DATA159 CYREG_USBDEVv2_MEM_DATA159
#define USBUART_cy_m0s8_usb__MEM_DATA16 CYREG_USBDEVv2_MEM_DATA16
#define USBUART_cy_m0s8_usb__MEM_DATA160 CYREG_USBDEVv2_MEM_DATA160
#define USBUART_cy_m0s8_usb__MEM_DATA161 CYREG_USBDEVv2_MEM_DATA161
#define USBUART_cy_m0s8_usb__MEM_DATA162 CYREG_USBDEVv2_MEM_DATA162
#define USBUART_cy_m0s8_usb__MEM_DATA163 CYREG_USBDEVv2_MEM_DATA163
#define USBUART_cy_m0s8_usb__MEM_DATA164 CYREG_USBDEVv2_MEM_DATA164
#define USBUART_cy_m0s8_usb__MEM_DATA165 CYREG_USBDEVv2_MEM_DATA165
#define USBUART_cy_m0s8_usb__MEM_DATA166 CYREG_USBDEVv2_MEM_DATA166
#define USBUART_cy_m0s8_usb__MEM_DATA167 CYREG_USBDEVv2_MEM_DATA167
#define USBUART_cy_m0s8_usb__MEM_DATA168 CYREG_USBDEVv2_MEM_DATA168
#define USBUART_cy_m0s8_usb__MEM_DATA169 CYREG_USBDEVv2_MEM_DATA169
#define USBUART_cy_m0s8_usb__MEM_DATA17 CYREG_USBDEVv2_MEM_DATA17
#define USBUART_cy_m0s8_usb__MEM_DATA170 CYREG_USBDEVv2_MEM_DATA170
#define USBUART_cy_m0s8_usb__MEM_DATA171 CYREG_USBDEVv2_MEM_DATA171
#define USBUART_cy_m0s8_usb__MEM_DATA172 CYREG_USBDEVv2_MEM_DATA172
#define USBUART_cy_m0s8_usb__MEM_DATA173 CYREG_USBDEVv2_MEM_DATA173
#define USBUART_cy_m0s8_usb__MEM_DATA174 CYREG_USBDEVv2_MEM_DATA174
#define USBUART_cy_m0s8_usb__MEM_DATA175 CYREG_USBDEVv2_MEM_DATA175
#define USBUART_cy_m0s8_usb__MEM_DATA176 CYREG_USBDEVv2_MEM_DATA176
#define USBUART_cy_m0s8_usb__MEM_DATA177 CYREG_USBDEVv2_MEM_DATA177
#define USBUART_cy_m0s8_usb__MEM_DATA178 CYREG_USBDEVv2_MEM_DATA178
#define USBUART_cy_m0s8_usb__MEM_DATA179 CYREG_USBDEVv2_MEM_DATA179
#define USBUART_cy_m0s8_usb__MEM_DATA18 CYREG_USBDEVv2_MEM_DATA18
#define USBUART_cy_m0s8_usb__MEM_DATA180 CYREG_USBDEVv2_MEM_DATA180
#define USBUART_cy_m0s8_usb__MEM_DATA181 CYREG_USBDEVv2_MEM_DATA181
#define USBUART_cy_m0s8_usb__MEM_DATA182 CYREG_USBDEVv2_MEM_DATA182
#define USBUART_cy_m0s8_usb__MEM_DATA183 CYREG_USBDEVv2_MEM_DATA183
#define USBUART_cy_m0s8_usb__MEM_DATA184 CYREG_USBDEVv2_MEM_DATA184
#define USBUART_cy_m0s8_usb__MEM_DATA185 CYREG_USBDEVv2_MEM_DATA185
#define USBUART_cy_m0s8_usb__MEM_DATA186 CYREG_USBDEVv2_MEM_DATA186
#define USBUART_cy_m0s8_usb__MEM_DATA187 CYREG_USBDEVv2_MEM_DATA187
#define USBUART_cy_m0s8_usb__MEM_DATA188 CYREG_USBDEVv2_MEM_DATA188
#define USBUART_cy_m0s8_usb__MEM_DATA189 CYREG_USBDEVv2_MEM_DATA189
#define USBUART_cy_m0s8_usb__MEM_DATA19 CYREG_USBDEVv2_MEM_DATA19
#define USBUART_cy_m0s8_usb__MEM_DATA190 CYREG_USBDEVv2_MEM_DATA190
#define USBUART_cy_m0s8_usb__MEM_DATA191 CYREG_USBDEVv2_MEM_DATA191
#define USBUART_cy_m0s8_usb__MEM_DATA192 CYREG_USBDEVv2_MEM_DATA192
#define USBUART_cy_m0s8_usb__MEM_DATA193 CYREG_USBDEVv2_MEM_DATA193
#define USBUART_cy_m0s8_usb__MEM_DATA194 CYREG_USBDEVv2_MEM_DATA194
#define USBUART_cy_m0s8_usb__MEM_DATA195 CYREG_USBDEVv2_MEM_DATA195
#define USBUART_cy_m0s8_usb__MEM_DATA196 CYREG_USBDEVv2_MEM_DATA196
#define USBUART_cy_m0s8_usb__MEM_DATA197 CYREG_USBDEVv2_MEM_DATA197
#define USBUART_cy_m0s8_usb__MEM_DATA198 CYREG_USBDEVv2_MEM_DATA198
#define USBUART_cy_m0s8_usb__MEM_DATA199 CYREG_USBDEVv2_MEM_DATA199
#define USBUART_cy_m0s8_usb__MEM_DATA2 CYREG_USBDEVv2_MEM_DATA2
#define USBUART_cy_m0s8_usb__MEM_DATA20 CYREG_USBDEVv2_MEM_DATA20
#define USBUART_cy_m0s8_usb__MEM_DATA200 CYREG_USBDEVv2_MEM_DATA200
#define USBUART_cy_m0s8_usb__MEM_DATA201 CYREG_USBDEVv2_MEM_DATA201
#define USBUART_cy_m0s8_usb__MEM_DATA202 CYREG_USBDEVv2_MEM_DATA202
#define USBUART_cy_m0s8_usb__MEM_DATA203 CYREG_USBDEVv2_MEM_DATA203
#define USBUART_cy_m0s8_usb__MEM_DATA204 CYREG_USBDEVv2_MEM_DATA204
#define USBUART_cy_m0s8_usb__MEM_DATA205 CYREG_USBDEVv2_MEM_DATA205
#define USBUART_cy_m0s8_usb__MEM_DATA206 CYREG_USBDEVv2_MEM_DATA206
#define USBUART_cy_m0s8_usb__MEM_DATA207 CYREG_USBDEVv2_MEM_DATA207
#define USBUART_cy_m0s8_usb__MEM_DATA208 CYREG_USBDEVv2_MEM_DATA208
#define USBUART_cy_m0s8_usb__MEM_DATA209 CYREG_USBDEVv2_MEM_DATA209
#define USBUART_cy_m0s8_usb__MEM_DATA21 CYREG_USBDEVv2_MEM_DATA21
#define USBUART_cy_m0s8_usb__MEM_DATA210 CYREG_USBDEVv2_MEM_DATA210
#define USBUART_cy_m0s8_usb__MEM_DATA211 CYREG_USBDEVv2_MEM_DATA211
#define USBUART_cy_m0s8_usb__MEM_DATA212 CYREG_USBDEVv2_MEM_DATA212
#define USBUART_cy_m0s8_usb__MEM_DATA213 CYREG_USBDEVv2_MEM_DATA213
#define USBUART_cy_m0s8_usb__MEM_DATA214 CYREG_USBDEVv2_MEM_DATA214
#define USBUART_cy_m0s8_usb__MEM_DATA215 CYREG_USBDEVv2_MEM_DATA215
#define USBUART_cy_m0s8_usb__MEM_DATA216 CYREG_USBDEVv2_MEM_DATA216
#define USBUART_cy_m0s8_usb__MEM_DATA217 CYREG_USBDEVv2_MEM_DATA217
#define USBUART_cy_m0s8_usb__MEM_DATA218 CYREG_USBDEVv2_MEM_DATA218
#define USBUART_cy_m0s8_usb__MEM_DATA219 CYREG_USBDEVv2_MEM_DATA219
#define USBUART_cy_m0s8_usb__MEM_DATA22 CYREG_USBDEVv2_MEM_DATA22
#define USBUART_cy_m0s8_usb__MEM_DATA220 CYREG_USBDEVv2_MEM_DATA220
#define USBUART_cy_m0s8_usb__MEM_DATA221 CYREG_USBDEVv2_MEM_DATA221
#define USBUART_cy_m0s8_usb__MEM_DATA222 CYREG_USBDEVv2_MEM_DATA222
#define USBUART_cy_m0s8_usb__MEM_DATA223 CYREG_USBDEVv2_MEM_DATA223
#define USBUART_cy_m0s8_usb__MEM_DATA224 CYREG_USBDEVv2_MEM_DATA224
#define USBUART_cy_m0s8_usb__MEM_DATA225 CYREG_USBDEVv2_MEM_DATA225
#define USBUART_cy_m0s8_usb__MEM_DATA226 CYREG_USBDEVv2_MEM_DATA226
#define USBUART_cy_m0s8_usb__MEM_DATA227 CYREG_USBDEVv2_MEM_DATA227
#define USBUART_cy_m0s8_usb__MEM_DATA228 CYREG_USBDEVv2_MEM_DATA228
#define USBUART_cy_m0s8_usb__MEM_DATA229 CYREG_USBDEVv2_MEM_DATA229
#define USBUART_cy_m0s8_usb__MEM_DATA23 CYREG_USBDEVv2_MEM_DATA23
#define USBUART_cy_m0s8_usb__MEM_DATA230 CYREG_USBDEVv2_MEM_DATA230
#define USBUART_cy_m0s8_usb__MEM_DATA231 CYREG_USBDEVv2_MEM_DATA231
#define USBUART_cy_m0s8_usb__MEM_DATA232 CYREG_USBDEVv2_MEM_DATA232
#define USBUART_cy_m0s8_usb__MEM_DATA233 CYREG_USBDEVv2_MEM_DATA233
#define USBUART_cy_m0s8_usb__MEM_DATA234 CYREG_USBDEVv2_MEM_DATA234
#define USBUART_cy_m0s8_usb__MEM_DATA235 CYREG_USBDEVv2_MEM_DATA235
#define USBUART_cy_m0s8_usb__MEM_DATA236 CYREG_USBDEVv2_MEM_DATA236
#define USBUART_cy_m0s8_usb__MEM_DATA237 CYREG_USBDEVv2_MEM_DATA237
#define USBUART_cy_m0s8_usb__MEM_DATA238 CYREG_USBDEVv2_MEM_DATA238
#define USBUART_cy_m0s8_usb__MEM_DATA239 CYREG_USBDEVv2_MEM_DATA239
#define USBUART_cy_m0s8_usb__MEM_DATA24 CYREG_USBDEVv2_MEM_DATA24
#define USBUART_cy_m0s8_usb__MEM_DATA240 CYREG_USBDEVv2_MEM_DATA240
#define USBUART_cy_m0s8_usb__MEM_DATA241 CYREG_USBDEVv2_MEM_DATA241
#define USBUART_cy_m0s8_usb__MEM_DATA242 CYREG_USBDEVv2_MEM_DATA242
#define USBUART_cy_m0s8_usb__MEM_DATA243 CYREG_USBDEVv2_MEM_DATA243
#define USBUART_cy_m0s8_usb__MEM_DATA244 CYREG_USBDEVv2_MEM_DATA244
#define USBUART_cy_m0s8_usb__MEM_DATA245 CYREG_USBDEVv2_MEM_DATA245
#define USBUART_cy_m0s8_usb__MEM_DATA246 CYREG_USBDEVv2_MEM_DATA246
#define USBUART_cy_m0s8_usb__MEM_DATA247 CYREG_USBDEVv2_MEM_DATA247
#define USBUART_cy_m0s8_usb__MEM_DATA248 CYREG_USBDEVv2_MEM_DATA248
#define USBUART_cy_m0s8_usb__MEM_DATA249 CYREG_USBDEVv2_MEM_DATA249
#define USBUART_cy_m0s8_usb__MEM_DATA25 CYREG_USBDEVv2_MEM_DATA25
#define USBUART_cy_m0s8_usb__MEM_DATA250 CYREG_USBDEVv2_MEM_DATA250
#define USBUART_cy_m0s8_usb__MEM_DATA251 CYREG_USBDEVv2_MEM_DATA251
#define USBUART_cy_m0s8_usb__MEM_DATA252 CYREG_USBDEVv2_MEM_DATA252
#define USBUART_cy_m0s8_usb__MEM_DATA253 CYREG_USBDEVv2_MEM_DATA253
#define USBUART_cy_m0s8_usb__MEM_DATA254 CYREG_USBDEVv2_MEM_DATA254
#define USBUART_cy_m0s8_usb__MEM_DATA255 CYREG_USBDEVv2_MEM_DATA255
#define USBUART_cy_m0s8_usb__MEM_DATA256 CYREG_USBDEVv2_MEM_DATA256
#define USBUART_cy_m0s8_usb__MEM_DATA257 CYREG_USBDEVv2_MEM_DATA257
#define USBUART_cy_m0s8_usb__MEM_DATA258 CYREG_USBDEVv2_MEM_DATA258
#define USBUART_cy_m0s8_usb__MEM_DATA259 CYREG_USBDEVv2_MEM_DATA259
#define USBUART_cy_m0s8_usb__MEM_DATA26 CYREG_USBDEVv2_MEM_DATA26
#define USBUART_cy_m0s8_usb__MEM_DATA260 CYREG_USBDEVv2_MEM_DATA260
#define USBUART_cy_m0s8_usb__MEM_DATA261 CYREG_USBDEVv2_MEM_DATA261
#define USBUART_cy_m0s8_usb__MEM_DATA262 CYREG_USBDEVv2_MEM_DATA262
#define USBUART_cy_m0s8_usb__MEM_DATA263 CYREG_USBDEVv2_MEM_DATA263
#define USBUART_cy_m0s8_usb__MEM_DATA264 CYREG_USBDEVv2_MEM_DATA264
#define USBUART_cy_m0s8_usb__MEM_DATA265 CYREG_USBDEVv2_MEM_DATA265
#define USBUART_cy_m0s8_usb__MEM_DATA266 CYREG_USBDEVv2_MEM_DATA266
#define USBUART_cy_m0s8_usb__MEM_DATA267 CYREG_USBDEVv2_MEM_DATA267
#define USBUART_cy_m0s8_usb__MEM_DATA268 CYREG_USBDEVv2_MEM_DATA268
#define USBUART_cy_m0s8_usb__MEM_DATA269 CYREG_USBDEVv2_MEM_DATA269
#define USBUART_cy_m0s8_usb__MEM_DATA27 CYREG_USBDEVv2_MEM_DATA27
#define USBUART_cy_m0s8_usb__MEM_DATA270 CYREG_USBDEVv2_MEM_DATA270
#define USBUART_cy_m0s8_usb__MEM_DATA271 CYREG_USBDEVv2_MEM_DATA271
#define USBUART_cy_m0s8_usb__MEM_DATA272 CYREG_USBDEVv2_MEM_DATA272
#define USBUART_cy_m0s8_usb__MEM_DATA273 CYREG_USBDEVv2_MEM_DATA273
#define USBUART_cy_m0s8_usb__MEM_DATA274 CYREG_USBDEVv2_MEM_DATA274
#define USBUART_cy_m0s8_usb__MEM_DATA275 CYREG_USBDEVv2_MEM_DATA275
#define USBUART_cy_m0s8_usb__MEM_DATA276 CYREG_USBDEVv2_MEM_DATA276
#define USBUART_cy_m0s8_usb__MEM_DATA277 CYREG_USBDEVv2_MEM_DATA277
#define USBUART_cy_m0s8_usb__MEM_DATA278 CYREG_USBDEVv2_MEM_DATA278
#define USBUART_cy_m0s8_usb__MEM_DATA279 CYREG_USBDEVv2_MEM_DATA279
#define USBUART_cy_m0s8_usb__MEM_DATA28 CYREG_USBDEVv2_MEM_DATA28
#define USBUART_cy_m0s8_usb__MEM_DATA280 CYREG_USBDEVv2_MEM_DATA280
#define USBUART_cy_m0s8_usb__MEM_DATA281 CYREG_USBDEVv2_MEM_DATA281
#define USBUART_cy_m0s8_usb__MEM_DATA282 CYREG_USBDEVv2_MEM_DATA282
#define USBUART_cy_m0s8_usb__MEM_DATA283 CYREG_USBDEVv2_MEM_DATA283
#define USBUART_cy_m0s8_usb__MEM_DATA284 CYREG_USBDEVv2_MEM_DATA284
#define USBUART_cy_m0s8_usb__MEM_DATA285 CYREG_USBDEVv2_MEM_DATA285
#define USBUART_cy_m0s8_usb__MEM_DATA286 CYREG_USBDEVv2_MEM_DATA286
#define USBUART_cy_m0s8_usb__MEM_DATA287 CYREG_USBDEVv2_MEM_DATA287
#define USBUART_cy_m0s8_usb__MEM_DATA288 CYREG_USBDEVv2_MEM_DATA288
#define USBUART_cy_m0s8_usb__MEM_DATA289 CYREG_USBDEVv2_MEM_DATA289
#define USBUART_cy_m0s8_usb__MEM_DATA29 CYREG_USBDEVv2_MEM_DATA29
#define USBUART_cy_m0s8_usb__MEM_DATA290 CYREG_USBDEVv2_MEM_DATA290
#define USBUART_cy_m0s8_usb__MEM_DATA291 CYREG_USBDEVv2_MEM_DATA291
#define USBUART_cy_m0s8_usb__MEM_DATA292 CYREG_USBDEVv2_MEM_DATA292
#define USBUART_cy_m0s8_usb__MEM_DATA293 CYREG_USBDEVv2_MEM_DATA293
#define USBUART_cy_m0s8_usb__MEM_DATA294 CYREG_USBDEVv2_MEM_DATA294
#define USBUART_cy_m0s8_usb__MEM_DATA295 CYREG_USBDEVv2_MEM_DATA295
#define USBUART_cy_m0s8_usb__MEM_DATA296 CYREG_USBDEVv2_MEM_DATA296
#define USBUART_cy_m0s8_usb__MEM_DATA297 CYREG_USBDEVv2_MEM_DATA297
#define USBUART_cy_m0s8_usb__MEM_DATA298 CYREG_USBDEVv2_MEM_DATA298
#define USBUART_cy_m0s8_usb__MEM_DATA299 CYREG_USBDEVv2_MEM_DATA299
#define USBUART_cy_m0s8_usb__MEM_DATA3 CYREG_USBDEVv2_MEM_DATA3
#define USBUART_cy_m0s8_usb__MEM_DATA30 CYREG_USBDEVv2_MEM_DATA30
#define USBUART_cy_m0s8_usb__MEM_DATA300 CYREG_USBDEVv2_MEM_DATA300
#define USBUART_cy_m0s8_usb__MEM_DATA301 CYREG_USBDEVv2_MEM_DATA301
#define USBUART_cy_m0s8_usb__MEM_DATA302 CYREG_USBDEVv2_MEM_DATA302
#define USBUART_cy_m0s8_usb__MEM_DATA303 CYREG_USBDEVv2_MEM_DATA303
#define USBUART_cy_m0s8_usb__MEM_DATA304 CYREG_USBDEVv2_MEM_DATA304
#define USBUART_cy_m0s8_usb__MEM_DATA305 CYREG_USBDEVv2_MEM_DATA305
#define USBUART_cy_m0s8_usb__MEM_DATA306 CYREG_USBDEVv2_MEM_DATA306
#define USBUART_cy_m0s8_usb__MEM_DATA307 CYREG_USBDEVv2_MEM_DATA307
#define USBUART_cy_m0s8_usb__MEM_DATA308 CYREG_USBDEVv2_MEM_DATA308
#define USBUART_cy_m0s8_usb__MEM_DATA309 CYREG_USBDEVv2_MEM_DATA309
#define USBUART_cy_m0s8_usb__MEM_DATA31 CYREG_USBDEVv2_MEM_DATA31
#define USBUART_cy_m0s8_usb__MEM_DATA310 CYREG_USBDEVv2_MEM_DATA310
#define USBUART_cy_m0s8_usb__MEM_DATA311 CYREG_USBDEVv2_MEM_DATA311
#define USBUART_cy_m0s8_usb__MEM_DATA312 CYREG_USBDEVv2_MEM_DATA312
#define USBUART_cy_m0s8_usb__MEM_DATA313 CYREG_USBDEVv2_MEM_DATA313
#define USBUART_cy_m0s8_usb__MEM_DATA314 CYREG_USBDEVv2_MEM_DATA314
#define USBUART_cy_m0s8_usb__MEM_DATA315 CYREG_USBDEVv2_MEM_DATA315
#define USBUART_cy_m0s8_usb__MEM_DATA316 CYREG_USBDEVv2_MEM_DATA316
#define USBUART_cy_m0s8_usb__MEM_DATA317 CYREG_USBDEVv2_MEM_DATA317
#define USBUART_cy_m0s8_usb__MEM_DATA318 CYREG_USBDEVv2_MEM_DATA318
#define USBUART_cy_m0s8_usb__MEM_DATA319 CYREG_USBDEVv2_MEM_DATA319
#define USBUART_cy_m0s8_usb__MEM_DATA32 CYREG_USBDEVv2_MEM_DATA32
#define USBUART_cy_m0s8_usb__MEM_DATA320 CYREG_USBDEVv2_MEM_DATA320
#define USBUART_cy_m0s8_usb__MEM_DATA321 CYREG_USBDEVv2_MEM_DATA321
#define USBUART_cy_m0s8_usb__MEM_DATA322 CYREG_USBDEVv2_MEM_DATA322
#define USBUART_cy_m0s8_usb__MEM_DATA323 CYREG_USBDEVv2_MEM_DATA323
#define USBUART_cy_m0s8_usb__MEM_DATA324 CYREG_USBDEVv2_MEM_DATA324
#define USBUART_cy_m0s8_usb__MEM_DATA325 CYREG_USBDEVv2_MEM_DATA325
#define USBUART_cy_m0s8_usb__MEM_DATA326 CYREG_USBDEVv2_MEM_DATA326
#define USBUART_cy_m0s8_usb__MEM_DATA327 CYREG_USBDEVv2_MEM_DATA327
#define USBUART_cy_m0s8_usb__MEM_DATA328 CYREG_USBDEVv2_MEM_DATA328
#define USBUART_cy_m0s8_usb__MEM_DATA329 CYREG_USBDEVv2_MEM_DATA329
#define USBUART_cy_m0s8_usb__MEM_DATA33 CYREG_USBDEVv2_MEM_DATA33
#define USBUART_cy_m0s8_usb__MEM_DATA330 CYREG_USBDEVv2_MEM_DATA330
#define USBUART_cy_m0s8_usb__MEM_DATA331 CYREG_USBDEVv2_MEM_DATA331
#define USBUART_cy_m0s8_usb__MEM_DATA332 CYREG_USBDEVv2_MEM_DATA332
#define USBUART_cy_m0s8_usb__MEM_DATA333 CYREG_USBDEVv2_MEM_DATA333
#define USBUART_cy_m0s8_usb__MEM_DATA334 CYREG_USBDEVv2_MEM_DATA334
#define USBUART_cy_m0s8_usb__MEM_DATA335 CYREG_USBDEVv2_MEM_DATA335
#define USBUART_cy_m0s8_usb__MEM_DATA336 CYREG_USBDEVv2_MEM_DATA336
#define USBUART_cy_m0s8_usb__MEM_DATA337 CYREG_USBDEVv2_MEM_DATA337
#define USBUART_cy_m0s8_usb__MEM_DATA338 CYREG_USBDEVv2_MEM_DATA338
#define USBUART_cy_m0s8_usb__MEM_DATA339 CYREG_USBDEVv2_MEM_DATA339
#define USBUART_cy_m0s8_usb__MEM_DATA34 CYREG_USBDEVv2_MEM_DATA34
#define USBUART_cy_m0s8_usb__MEM_DATA340 CYREG_USBDEVv2_MEM_DATA340
#define USBUART_cy_m0s8_usb__MEM_DATA341 CYREG_USBDEVv2_MEM_DATA341
#define USBUART_cy_m0s8_usb__MEM_DATA342 CYREG_USBDEVv2_MEM_DATA342
#define USBUART_cy_m0s8_usb__MEM_DATA343 CYREG_USBDEVv2_MEM_DATA343
#define USBUART_cy_m0s8_usb__MEM_DATA344 CYREG_USBDEVv2_MEM_DATA344
#define USBUART_cy_m0s8_usb__MEM_DATA345 CYREG_USBDEVv2_MEM_DATA345
#define USBUART_cy_m0s8_usb__MEM_DATA346 CYREG_USBDEVv2_MEM_DATA346
#define USBUART_cy_m0s8_usb__MEM_DATA347 CYREG_USBDEVv2_MEM_DATA347
#define USBUART_cy_m0s8_usb__MEM_DATA348 CYREG_USBDEVv2_MEM_DATA348
#define USBUART_cy_m0s8_usb__MEM_DATA349 CYREG_USBDEVv2_MEM_DATA349
#define USBUART_cy_m0s8_usb__MEM_DATA35 CYREG_USBDEVv2_MEM_DATA35
#define USBUART_cy_m0s8_usb__MEM_DATA350 CYREG_USBDEVv2_MEM_DATA350
#define USBUART_cy_m0s8_usb__MEM_DATA351 CYREG_USBDEVv2_MEM_DATA351
#define USBUART_cy_m0s8_usb__MEM_DATA352 CYREG_USBDEVv2_MEM_DATA352
#define USBUART_cy_m0s8_usb__MEM_DATA353 CYREG_USBDEVv2_MEM_DATA353
#define USBUART_cy_m0s8_usb__MEM_DATA354 CYREG_USBDEVv2_MEM_DATA354
#define USBUART_cy_m0s8_usb__MEM_DATA355 CYREG_USBDEVv2_MEM_DATA355
#define USBUART_cy_m0s8_usb__MEM_DATA356 CYREG_USBDEVv2_MEM_DATA356
#define USBUART_cy_m0s8_usb__MEM_DATA357 CYREG_USBDEVv2_MEM_DATA357
#define USBUART_cy_m0s8_usb__MEM_DATA358 CYREG_USBDEVv2_MEM_DATA358
#define USBUART_cy_m0s8_usb__MEM_DATA359 CYREG_USBDEVv2_MEM_DATA359
#define USBUART_cy_m0s8_usb__MEM_DATA36 CYREG_USBDEVv2_MEM_DATA36
#define USBUART_cy_m0s8_usb__MEM_DATA360 CYREG_USBDEVv2_MEM_DATA360
#define USBUART_cy_m0s8_usb__MEM_DATA361 CYREG_USBDEVv2_MEM_DATA361
#define USBUART_cy_m0s8_usb__MEM_DATA362 CYREG_USBDEVv2_MEM_DATA362
#define USBUART_cy_m0s8_usb__MEM_DATA363 CYREG_USBDEVv2_MEM_DATA363
#define USBUART_cy_m0s8_usb__MEM_DATA364 CYREG_USBDEVv2_MEM_DATA364
#define USBUART_cy_m0s8_usb__MEM_DATA365 CYREG_USBDEVv2_MEM_DATA365
#define USBUART_cy_m0s8_usb__MEM_DATA366 CYREG_USBDEVv2_MEM_DATA366
#define USBUART_cy_m0s8_usb__MEM_DATA367 CYREG_USBDEVv2_MEM_DATA367
#define USBUART_cy_m0s8_usb__MEM_DATA368 CYREG_USBDEVv2_MEM_DATA368
#define USBUART_cy_m0s8_usb__MEM_DATA369 CYREG_USBDEVv2_MEM_DATA369
#define USBUART_cy_m0s8_usb__MEM_DATA37 CYREG_USBDEVv2_MEM_DATA37
#define USBUART_cy_m0s8_usb__MEM_DATA370 CYREG_USBDEVv2_MEM_DATA370
#define USBUART_cy_m0s8_usb__MEM_DATA371 CYREG_USBDEVv2_MEM_DATA371
#define USBUART_cy_m0s8_usb__MEM_DATA372 CYREG_USBDEVv2_MEM_DATA372
#define USBUART_cy_m0s8_usb__MEM_DATA373 CYREG_USBDEVv2_MEM_DATA373
#define USBUART_cy_m0s8_usb__MEM_DATA374 CYREG_USBDEVv2_MEM_DATA374
#define USBUART_cy_m0s8_usb__MEM_DATA375 CYREG_USBDEVv2_MEM_DATA375
#define USBUART_cy_m0s8_usb__MEM_DATA376 CYREG_USBDEVv2_MEM_DATA376
#define USBUART_cy_m0s8_usb__MEM_DATA377 CYREG_USBDEVv2_MEM_DATA377
#define USBUART_cy_m0s8_usb__MEM_DATA378 CYREG_USBDEVv2_MEM_DATA378
#define USBUART_cy_m0s8_usb__MEM_DATA379 CYREG_USBDEVv2_MEM_DATA379
#define USBUART_cy_m0s8_usb__MEM_DATA38 CYREG_USBDEVv2_MEM_DATA38
#define USBUART_cy_m0s8_usb__MEM_DATA380 CYREG_USBDEVv2_MEM_DATA380
#define USBUART_cy_m0s8_usb__MEM_DATA381 CYREG_USBDEVv2_MEM_DATA381
#define USBUART_cy_m0s8_usb__MEM_DATA382 CYREG_USBDEVv2_MEM_DATA382
#define USBUART_cy_m0s8_usb__MEM_DATA383 CYREG_USBDEVv2_MEM_DATA383
#define USBUART_cy_m0s8_usb__MEM_DATA384 CYREG_USBDEVv2_MEM_DATA384
#define USBUART_cy_m0s8_usb__MEM_DATA385 CYREG_USBDEVv2_MEM_DATA385
#define USBUART_cy_m0s8_usb__MEM_DATA386 CYREG_USBDEVv2_MEM_DATA386
#define USBUART_cy_m0s8_usb__MEM_DATA387 CYREG_USBDEVv2_MEM_DATA387
#define USBUART_cy_m0s8_usb__MEM_DATA388 CYREG_USBDEVv2_MEM_DATA388
#define USBUART_cy_m0s8_usb__MEM_DATA389 CYREG_USBDEVv2_MEM_DATA389
#define USBUART_cy_m0s8_usb__MEM_DATA39 CYREG_USBDEVv2_MEM_DATA39
#define USBUART_cy_m0s8_usb__MEM_DATA390 CYREG_USBDEVv2_MEM_DATA390
#define USBUART_cy_m0s8_usb__MEM_DATA391 CYREG_USBDEVv2_MEM_DATA391
#define USBUART_cy_m0s8_usb__MEM_DATA392 CYREG_USBDEVv2_MEM_DATA392
#define USBUART_cy_m0s8_usb__MEM_DATA393 CYREG_USBDEVv2_MEM_DATA393
#define USBUART_cy_m0s8_usb__MEM_DATA394 CYREG_USBDEVv2_MEM_DATA394
#define USBUART_cy_m0s8_usb__MEM_DATA395 CYREG_USBDEVv2_MEM_DATA395
#define USBUART_cy_m0s8_usb__MEM_DATA396 CYREG_USBDEVv2_MEM_DATA396
#define USBUART_cy_m0s8_usb__MEM_DATA397 CYREG_USBDEVv2_MEM_DATA397
#define USBUART_cy_m0s8_usb__MEM_DATA398 CYREG_USBDEVv2_MEM_DATA398
#define USBUART_cy_m0s8_usb__MEM_DATA399 CYREG_USBDEVv2_MEM_DATA399
#define USBUART_cy_m0s8_usb__MEM_DATA4 CYREG_USBDEVv2_MEM_DATA4
#define USBUART_cy_m0s8_usb__MEM_DATA40 CYREG_USBDEVv2_MEM_DATA40
#define USBUART_cy_m0s8_usb__MEM_DATA400 CYREG_USBDEVv2_MEM_DATA400
#define USBUART_cy_m0s8_usb__MEM_DATA401 CYREG_USBDEVv2_MEM_DATA401
#define USBUART_cy_m0s8_usb__MEM_DATA402 CYREG_USBDEVv2_MEM_DATA402
#define USBUART_cy_m0s8_usb__MEM_DATA403 CYREG_USBDEVv2_MEM_DATA403
#define USBUART_cy_m0s8_usb__MEM_DATA404 CYREG_USBDEVv2_MEM_DATA404
#define USBUART_cy_m0s8_usb__MEM_DATA405 CYREG_USBDEVv2_MEM_DATA405
#define USBUART_cy_m0s8_usb__MEM_DATA406 CYREG_USBDEVv2_MEM_DATA406
#define USBUART_cy_m0s8_usb__MEM_DATA407 CYREG_USBDEVv2_MEM_DATA407
#define USBUART_cy_m0s8_usb__MEM_DATA408 CYREG_USBDEVv2_MEM_DATA408
#define USBUART_cy_m0s8_usb__MEM_DATA409 CYREG_USBDEVv2_MEM_DATA409
#define USBUART_cy_m0s8_usb__MEM_DATA41 CYREG_USBDEVv2_MEM_DATA41
#define USBUART_cy_m0s8_usb__MEM_DATA410 CYREG_USBDEVv2_MEM_DATA410
#define USBUART_cy_m0s8_usb__MEM_DATA411 CYREG_USBDEVv2_MEM_DATA411
#define USBUART_cy_m0s8_usb__MEM_DATA412 CYREG_USBDEVv2_MEM_DATA412
#define USBUART_cy_m0s8_usb__MEM_DATA413 CYREG_USBDEVv2_MEM_DATA413
#define USBUART_cy_m0s8_usb__MEM_DATA414 CYREG_USBDEVv2_MEM_DATA414
#define USBUART_cy_m0s8_usb__MEM_DATA415 CYREG_USBDEVv2_MEM_DATA415
#define USBUART_cy_m0s8_usb__MEM_DATA416 CYREG_USBDEVv2_MEM_DATA416
#define USBUART_cy_m0s8_usb__MEM_DATA417 CYREG_USBDEVv2_MEM_DATA417
#define USBUART_cy_m0s8_usb__MEM_DATA418 CYREG_USBDEVv2_MEM_DATA418
#define USBUART_cy_m0s8_usb__MEM_DATA419 CYREG_USBDEVv2_MEM_DATA419
#define USBUART_cy_m0s8_usb__MEM_DATA42 CYREG_USBDEVv2_MEM_DATA42
#define USBUART_cy_m0s8_usb__MEM_DATA420 CYREG_USBDEVv2_MEM_DATA420
#define USBUART_cy_m0s8_usb__MEM_DATA421 CYREG_USBDEVv2_MEM_DATA421
#define USBUART_cy_m0s8_usb__MEM_DATA422 CYREG_USBDEVv2_MEM_DATA422
#define USBUART_cy_m0s8_usb__MEM_DATA423 CYREG_USBDEVv2_MEM_DATA423
#define USBUART_cy_m0s8_usb__MEM_DATA424 CYREG_USBDEVv2_MEM_DATA424
#define USBUART_cy_m0s8_usb__MEM_DATA425 CYREG_USBDEVv2_MEM_DATA425
#define USBUART_cy_m0s8_usb__MEM_DATA426 CYREG_USBDEVv2_MEM_DATA426
#define USBUART_cy_m0s8_usb__MEM_DATA427 CYREG_USBDEVv2_MEM_DATA427
#define USBUART_cy_m0s8_usb__MEM_DATA428 CYREG_USBDEVv2_MEM_DATA428
#define USBUART_cy_m0s8_usb__MEM_DATA429 CYREG_USBDEVv2_MEM_DATA429
#define USBUART_cy_m0s8_usb__MEM_DATA43 CYREG_USBDEVv2_MEM_DATA43
#define USBUART_cy_m0s8_usb__MEM_DATA430 CYREG_USBDEVv2_MEM_DATA430
#define USBUART_cy_m0s8_usb__MEM_DATA431 CYREG_USBDEVv2_MEM_DATA431
#define USBUART_cy_m0s8_usb__MEM_DATA432 CYREG_USBDEVv2_MEM_DATA432
#define USBUART_cy_m0s8_usb__MEM_DATA433 CYREG_USBDEVv2_MEM_DATA433
#define USBUART_cy_m0s8_usb__MEM_DATA434 CYREG_USBDEVv2_MEM_DATA434
#define USBUART_cy_m0s8_usb__MEM_DATA435 CYREG_USBDEVv2_MEM_DATA435
#define USBUART_cy_m0s8_usb__MEM_DATA436 CYREG_USBDEVv2_MEM_DATA436
#define USBUART_cy_m0s8_usb__MEM_DATA437 CYREG_USBDEVv2_MEM_DATA437
#define USBUART_cy_m0s8_usb__MEM_DATA438 CYREG_USBDEVv2_MEM_DATA438
#define USBUART_cy_m0s8_usb__MEM_DATA439 CYREG_USBDEVv2_MEM_DATA439
#define USBUART_cy_m0s8_usb__MEM_DATA44 CYREG_USBDEVv2_MEM_DATA44
#define USBUART_cy_m0s8_usb__MEM_DATA440 CYREG_USBDEVv2_MEM_DATA440
#define USBUART_cy_m0s8_usb__MEM_DATA441 CYREG_USBDEVv2_MEM_DATA441
#define USBUART_cy_m0s8_usb__MEM_DATA442 CYREG_USBDEVv2_MEM_DATA442
#define USBUART_cy_m0s8_usb__MEM_DATA443 CYREG_USBDEVv2_MEM_DATA443
#define USBUART_cy_m0s8_usb__MEM_DATA444 CYREG_USBDEVv2_MEM_DATA444
#define USBUART_cy_m0s8_usb__MEM_DATA445 CYREG_USBDEVv2_MEM_DATA445
#define USBUART_cy_m0s8_usb__MEM_DATA446 CYREG_USBDEVv2_MEM_DATA446
#define USBUART_cy_m0s8_usb__MEM_DATA447 CYREG_USBDEVv2_MEM_DATA447
#define USBUART_cy_m0s8_usb__MEM_DATA448 CYREG_USBDEVv2_MEM_DATA448
#define USBUART_cy_m0s8_usb__MEM_DATA449 CYREG_USBDEVv2_MEM_DATA449
#define USBUART_cy_m0s8_usb__MEM_DATA45 CYREG_USBDEVv2_MEM_DATA45
#define USBUART_cy_m0s8_usb__MEM_DATA450 CYREG_USBDEVv2_MEM_DATA450
#define USBUART_cy_m0s8_usb__MEM_DATA451 CYREG_USBDEVv2_MEM_DATA451
#define USBUART_cy_m0s8_usb__MEM_DATA452 CYREG_USBDEVv2_MEM_DATA452
#define USBUART_cy_m0s8_usb__MEM_DATA453 CYREG_USBDEVv2_MEM_DATA453
#define USBUART_cy_m0s8_usb__MEM_DATA454 CYREG_USBDEVv2_MEM_DATA454
#define USBUART_cy_m0s8_usb__MEM_DATA455 CYREG_USBDEVv2_MEM_DATA455
#define USBUART_cy_m0s8_usb__MEM_DATA456 CYREG_USBDEVv2_MEM_DATA456
#define USBUART_cy_m0s8_usb__MEM_DATA457 CYREG_USBDEVv2_MEM_DATA457
#define USBUART_cy_m0s8_usb__MEM_DATA458 CYREG_USBDEVv2_MEM_DATA458
#define USBUART_cy_m0s8_usb__MEM_DATA459 CYREG_USBDEVv2_MEM_DATA459
#define USBUART_cy_m0s8_usb__MEM_DATA46 CYREG_USBDEVv2_MEM_DATA46
#define USBUART_cy_m0s8_usb__MEM_DATA460 CYREG_USBDEVv2_MEM_DATA460
#define USBUART_cy_m0s8_usb__MEM_DATA461 CYREG_USBDEVv2_MEM_DATA461
#define USBUART_cy_m0s8_usb__MEM_DATA462 CYREG_USBDEVv2_MEM_DATA462
#define USBUART_cy_m0s8_usb__MEM_DATA463 CYREG_USBDEVv2_MEM_DATA463
#define USBUART_cy_m0s8_usb__MEM_DATA464 CYREG_USBDEVv2_MEM_DATA464
#define USBUART_cy_m0s8_usb__MEM_DATA465 CYREG_USBDEVv2_MEM_DATA465
#define USBUART_cy_m0s8_usb__MEM_DATA466 CYREG_USBDEVv2_MEM_DATA466
#define USBUART_cy_m0s8_usb__MEM_DATA467 CYREG_USBDEVv2_MEM_DATA467
#define USBUART_cy_m0s8_usb__MEM_DATA468 CYREG_USBDEVv2_MEM_DATA468
#define USBUART_cy_m0s8_usb__MEM_DATA469 CYREG_USBDEVv2_MEM_DATA469
#define USBUART_cy_m0s8_usb__MEM_DATA47 CYREG_USBDEVv2_MEM_DATA47
#define USBUART_cy_m0s8_usb__MEM_DATA470 CYREG_USBDEVv2_MEM_DATA470
#define USBUART_cy_m0s8_usb__MEM_DATA471 CYREG_USBDEVv2_MEM_DATA471
#define USBUART_cy_m0s8_usb__MEM_DATA472 CYREG_USBDEVv2_MEM_DATA472
#define USBUART_cy_m0s8_usb__MEM_DATA473 CYREG_USBDEVv2_MEM_DATA473
#define USBUART_cy_m0s8_usb__MEM_DATA474 CYREG_USBDEVv2_MEM_DATA474
#define USBUART_cy_m0s8_usb__MEM_DATA475 CYREG_USBDEVv2_MEM_DATA475
#define USBUART_cy_m0s8_usb__MEM_DATA476 CYREG_USBDEVv2_MEM_DATA476
#define USBUART_cy_m0s8_usb__MEM_DATA477 CYREG_USBDEVv2_MEM_DATA477
#define USBUART_cy_m0s8_usb__MEM_DATA478 CYREG_USBDEVv2_MEM_DATA478
#define USBUART_cy_m0s8_usb__MEM_DATA479 CYREG_USBDEVv2_MEM_DATA479
#define USBUART_cy_m0s8_usb__MEM_DATA48 CYREG_USBDEVv2_MEM_DATA48
#define USBUART_cy_m0s8_usb__MEM_DATA480 CYREG_USBDEVv2_MEM_DATA480
#define USBUART_cy_m0s8_usb__MEM_DATA481 CYREG_USBDEVv2_MEM_DATA481
#define USBUART_cy_m0s8_usb__MEM_DATA482 CYREG_USBDEVv2_MEM_DATA482
#define USBUART_cy_m0s8_usb__MEM_DATA483 CYREG_USBDEVv2_MEM_DATA483
#define USBUART_cy_m0s8_usb__MEM_DATA484 CYREG_USBDEVv2_MEM_DATA484
#define USBUART_cy_m0s8_usb__MEM_DATA485 CYREG_USBDEVv2_MEM_DATA485
#define USBUART_cy_m0s8_usb__MEM_DATA486 CYREG_USBDEVv2_MEM_DATA486
#define USBUART_cy_m0s8_usb__MEM_DATA487 CYREG_USBDEVv2_MEM_DATA487
#define USBUART_cy_m0s8_usb__MEM_DATA488 CYREG_USBDEVv2_MEM_DATA488
#define USBUART_cy_m0s8_usb__MEM_DATA489 CYREG_USBDEVv2_MEM_DATA489
#define USBUART_cy_m0s8_usb__MEM_DATA49 CYREG_USBDEVv2_MEM_DATA49
#define USBUART_cy_m0s8_usb__MEM_DATA490 CYREG_USBDEVv2_MEM_DATA490
#define USBUART_cy_m0s8_usb__MEM_DATA491 CYREG_USBDEVv2_MEM_DATA491
#define USBUART_cy_m0s8_usb__MEM_DATA492 CYREG_USBDEVv2_MEM_DATA492
#define USBUART_cy_m0s8_usb__MEM_DATA493 CYREG_USBDEVv2_MEM_DATA493
#define USBUART_cy_m0s8_usb__MEM_DATA494 CYREG_USBDEVv2_MEM_DATA494
#define USBUART_cy_m0s8_usb__MEM_DATA495 CYREG_USBDEVv2_MEM_DATA495
#define USBUART_cy_m0s8_usb__MEM_DATA496 CYREG_USBDEVv2_MEM_DATA496
#define USBUART_cy_m0s8_usb__MEM_DATA497 CYREG_USBDEVv2_MEM_DATA497
#define USBUART_cy_m0s8_usb__MEM_DATA498 CYREG_USBDEVv2_MEM_DATA498
#define USBUART_cy_m0s8_usb__MEM_DATA499 CYREG_USBDEVv2_MEM_DATA499
#define USBUART_cy_m0s8_usb__MEM_DATA5 CYREG_USBDEVv2_MEM_DATA5
#define USBUART_cy_m0s8_usb__MEM_DATA50 CYREG_USBDEVv2_MEM_DATA50
#define USBUART_cy_m0s8_usb__MEM_DATA500 CYREG_USBDEVv2_MEM_DATA500
#define USBUART_cy_m0s8_usb__MEM_DATA501 CYREG_USBDEVv2_MEM_DATA501
#define USBUART_cy_m0s8_usb__MEM_DATA502 CYREG_USBDEVv2_MEM_DATA502
#define USBUART_cy_m0s8_usb__MEM_DATA503 CYREG_USBDEVv2_MEM_DATA503
#define USBUART_cy_m0s8_usb__MEM_DATA504 CYREG_USBDEVv2_MEM_DATA504
#define USBUART_cy_m0s8_usb__MEM_DATA505 CYREG_USBDEVv2_MEM_DATA505
#define USBUART_cy_m0s8_usb__MEM_DATA506 CYREG_USBDEVv2_MEM_DATA506
#define USBUART_cy_m0s8_usb__MEM_DATA507 CYREG_USBDEVv2_MEM_DATA507
#define USBUART_cy_m0s8_usb__MEM_DATA508 CYREG_USBDEVv2_MEM_DATA508
#define USBUART_cy_m0s8_usb__MEM_DATA509 CYREG_USBDEVv2_MEM_DATA509
#define USBUART_cy_m0s8_usb__MEM_DATA51 CYREG_USBDEVv2_MEM_DATA51
#define USBUART_cy_m0s8_usb__MEM_DATA510 CYREG_USBDEVv2_MEM_DATA510
#define USBUART_cy_m0s8_usb__MEM_DATA511 CYREG_USBDEVv2_MEM_DATA511
#define USBUART_cy_m0s8_usb__MEM_DATA52 CYREG_USBDEVv2_MEM_DATA52
#define USBUART_cy_m0s8_usb__MEM_DATA53 CYREG_USBDEVv2_MEM_DATA53
#define USBUART_cy_m0s8_usb__MEM_DATA54 CYREG_USBDEVv2_MEM_DATA54
#define USBUART_cy_m0s8_usb__MEM_DATA55 CYREG_USBDEVv2_MEM_DATA55
#define USBUART_cy_m0s8_usb__MEM_DATA56 CYREG_USBDEVv2_MEM_DATA56
#define USBUART_cy_m0s8_usb__MEM_DATA57 CYREG_USBDEVv2_MEM_DATA57
#define USBUART_cy_m0s8_usb__MEM_DATA58 CYREG_USBDEVv2_MEM_DATA58
#define USBUART_cy_m0s8_usb__MEM_DATA59 CYREG_USBDEVv2_MEM_DATA59
#define USBUART_cy_m0s8_usb__MEM_DATA6 CYREG_USBDEVv2_MEM_DATA6
#define USBUART_cy_m0s8_usb__MEM_DATA60 CYREG_USBDEVv2_MEM_DATA60
#define USBUART_cy_m0s8_usb__MEM_DATA61 CYREG_USBDEVv2_MEM_DATA61
#define USBUART_cy_m0s8_usb__MEM_DATA62 CYREG_USBDEVv2_MEM_DATA62
#define USBUART_cy_m0s8_usb__MEM_DATA63 CYREG_USBDEVv2_MEM_DATA63
#define USBUART_cy_m0s8_usb__MEM_DATA64 CYREG_USBDEVv2_MEM_DATA64
#define USBUART_cy_m0s8_usb__MEM_DATA65 CYREG_USBDEVv2_MEM_DATA65
#define USBUART_cy_m0s8_usb__MEM_DATA66 CYREG_USBDEVv2_MEM_DATA66
#define USBUART_cy_m0s8_usb__MEM_DATA67 CYREG_USBDEVv2_MEM_DATA67
#define USBUART_cy_m0s8_usb__MEM_DATA68 CYREG_USBDEVv2_MEM_DATA68
#define USBUART_cy_m0s8_usb__MEM_DATA69 CYREG_USBDEVv2_MEM_DATA69
#define USBUART_cy_m0s8_usb__MEM_DATA7 CYREG_USBDEVv2_MEM_DATA7
#define USBUART_cy_m0s8_usb__MEM_DATA70 CYREG_USBDEVv2_MEM_DATA70
#define USBUART_cy_m0s8_usb__MEM_DATA71 CYREG_USBDEVv2_MEM_DATA71
#define USBUART_cy_m0s8_usb__MEM_DATA72 CYREG_USBDEVv2_MEM_DATA72
#define USBUART_cy_m0s8_usb__MEM_DATA73 CYREG_USBDEVv2_MEM_DATA73
#define USBUART_cy_m0s8_usb__MEM_DATA74 CYREG_USBDEVv2_MEM_DATA74
#define USBUART_cy_m0s8_usb__MEM_DATA75 CYREG_USBDEVv2_MEM_DATA75
#define USBUART_cy_m0s8_usb__MEM_DATA76 CYREG_USBDEVv2_MEM_DATA76
#define USBUART_cy_m0s8_usb__MEM_DATA77 CYREG_USBDEVv2_MEM_DATA77
#define USBUART_cy_m0s8_usb__MEM_DATA78 CYREG_USBDEVv2_MEM_DATA78
#define USBUART_cy_m0s8_usb__MEM_DATA79 CYREG_USBDEVv2_MEM_DATA79
#define USBUART_cy_m0s8_usb__MEM_DATA8 CYREG_USBDEVv2_MEM_DATA8
#define USBUART_cy_m0s8_usb__MEM_DATA80 CYREG_USBDEVv2_MEM_DATA80
#define USBUART_cy_m0s8_usb__MEM_DATA81 CYREG_USBDEVv2_MEM_DATA81
#define USBUART_cy_m0s8_usb__MEM_DATA82 CYREG_USBDEVv2_MEM_DATA82
#define USBUART_cy_m0s8_usb__MEM_DATA83 CYREG_USBDEVv2_MEM_DATA83
#define USBUART_cy_m0s8_usb__MEM_DATA84 CYREG_USBDEVv2_MEM_DATA84
#define USBUART_cy_m0s8_usb__MEM_DATA85 CYREG_USBDEVv2_MEM_DATA85
#define USBUART_cy_m0s8_usb__MEM_DATA86 CYREG_USBDEVv2_MEM_DATA86
#define USBUART_cy_m0s8_usb__MEM_DATA87 CYREG_USBDEVv2_MEM_DATA87
#define USBUART_cy_m0s8_usb__MEM_DATA88 CYREG_USBDEVv2_MEM_DATA88
#define USBUART_cy_m0s8_usb__MEM_DATA89 CYREG_USBDEVv2_MEM_DATA89
#define USBUART_cy_m0s8_usb__MEM_DATA9 CYREG_USBDEVv2_MEM_DATA9
#define USBUART_cy_m0s8_usb__MEM_DATA90 CYREG_USBDEVv2_MEM_DATA90
#define USBUART_cy_m0s8_usb__MEM_DATA91 CYREG_USBDEVv2_MEM_DATA91
#define USBUART_cy_m0s8_usb__MEM_DATA92 CYREG_USBDEVv2_MEM_DATA92
#define USBUART_cy_m0s8_usb__MEM_DATA93 CYREG_USBDEVv2_MEM_DATA93
#define USBUART_cy_m0s8_usb__MEM_DATA94 CYREG_USBDEVv2_MEM_DATA94
#define USBUART_cy_m0s8_usb__MEM_DATA95 CYREG_USBDEVv2_MEM_DATA95
#define USBUART_cy_m0s8_usb__MEM_DATA96 CYREG_USBDEVv2_MEM_DATA96
#define USBUART_cy_m0s8_usb__MEM_DATA97 CYREG_USBDEVv2_MEM_DATA97
#define USBUART_cy_m0s8_usb__MEM_DATA98 CYREG_USBDEVv2_MEM_DATA98
#define USBUART_cy_m0s8_usb__MEM_DATA99 CYREG_USBDEVv2_MEM_DATA99
#define USBUART_cy_m0s8_usb__OSCLK_DR0 CYREG_USBDEVv2_OSCLK_DR0
#define USBUART_cy_m0s8_usb__OSCLK_DR1 CYREG_USBDEVv2_OSCLK_DR1
#define USBUART_cy_m0s8_usb__OSCLK_DR16 CYREG_USBDEVv2_OSCLK_DR16
#define USBUART_cy_m0s8_usb__SIE_EP_INT_EN CYREG_USBDEVv2_SIE_EP_INT_EN
#define USBUART_cy_m0s8_usb__SIE_EP_INT_SR CYREG_USBDEVv2_SIE_EP_INT_SR
#define USBUART_cy_m0s8_usb__SIE_EP1_CNT0 CYREG_USBDEVv2_SIE_EP1_CNT0
#define USBUART_cy_m0s8_usb__SIE_EP1_CNT1 CYREG_USBDEVv2_SIE_EP1_CNT1
#define USBUART_cy_m0s8_usb__SIE_EP1_CR0 CYREG_USBDEVv2_SIE_EP1_CR0
#define USBUART_cy_m0s8_usb__SIE_EP2_CNT0 CYREG_USBDEVv2_SIE_EP2_CNT0
#define USBUART_cy_m0s8_usb__SIE_EP2_CNT1 CYREG_USBDEVv2_SIE_EP2_CNT1
#define USBUART_cy_m0s8_usb__SIE_EP2_CR0 CYREG_USBDEVv2_SIE_EP2_CR0
#define USBUART_cy_m0s8_usb__SIE_EP3_CNT0 CYREG_USBDEVv2_SIE_EP3_CNT0
#define USBUART_cy_m0s8_usb__SIE_EP3_CNT1 CYREG_USBDEVv2_SIE_EP3_CNT1
#define USBUART_cy_m0s8_usb__SIE_EP3_CR0 CYREG_USBDEVv2_SIE_EP3_CR0
#define USBUART_cy_m0s8_usb__SIE_EP4_CNT0 CYREG_USBDEVv2_SIE_EP4_CNT0
#define USBUART_cy_m0s8_usb__SIE_EP4_CNT1 CYREG_USBDEVv2_SIE_EP4_CNT1
#define USBUART_cy_m0s8_usb__SIE_EP4_CR0 CYREG_USBDEVv2_SIE_EP4_CR0
#define USBUART_cy_m0s8_usb__SIE_EP5_CNT0 CYREG_USBDEVv2_SIE_EP5_CNT0
#define USBUART_cy_m0s8_usb__SIE_EP5_CNT1 CYREG_USBDEVv2_SIE_EP5_CNT1
#define USBUART_cy_m0s8_usb__SIE_EP5_CR0 CYREG_USBDEVv2_SIE_EP5_CR0
#define USBUART_cy_m0s8_usb__SIE_EP6_CNT0 CYREG_USBDEVv2_SIE_EP6_CNT0
#define USBUART_cy_m0s8_usb__SIE_EP6_CNT1 CYREG_USBDEVv2_SIE_EP6_CNT1
#define USBUART_cy_m0s8_usb__SIE_EP6_CR0 CYREG_USBDEVv2_SIE_EP6_CR0
#define USBUART_cy_m0s8_usb__SIE_EP7_CNT0 CYREG_USBDEVv2_SIE_EP7_CNT0
#define USBUART_cy_m0s8_usb__SIE_EP7_CNT1 CYREG_USBDEVv2_SIE_EP7_CNT1
#define USBUART_cy_m0s8_usb__SIE_EP7_CR0 CYREG_USBDEVv2_SIE_EP7_CR0
#define USBUART_cy_m0s8_usb__SIE_EP8_CNT0 CYREG_USBDEVv2_SIE_EP8_CNT0
#define USBUART_cy_m0s8_usb__SIE_EP8_CNT1 CYREG_USBDEVv2_SIE_EP8_CNT1
#define USBUART_cy_m0s8_usb__SIE_EP8_CR0 CYREG_USBDEVv2_SIE_EP8_CR0
#define USBUART_cy_m0s8_usb__SOF0 CYREG_USBDEVv2_SOF0
#define USBUART_cy_m0s8_usb__SOF1 CYREG_USBDEVv2_SOF1
#define USBUART_cy_m0s8_usb__SOF16 CYREG_USBDEVv2_SOF16
#define USBUART_cy_m0s8_usb__USB_CHGDET_CTRL CYREG_USBDEVv2_USB_CHGDET_CTRL
#define USBUART_cy_m0s8_usb__USB_CHGDET_TRIM CYREG_USBDEVv2_USB_CHGDET_TRIM
#define USBUART_cy_m0s8_usb__USB_CLK_EN CYREG_USBDEVv2_USB_CLK_EN
#define USBUART_cy_m0s8_usb__USB_DFT_CTRL CYREG_USBDEVv2_USB_DFT_CTRL
#define USBUART_cy_m0s8_usb__USB_FLOW_CTRL CYREG_USBDEVv2_USB_FLOW_CTRL
#define USBUART_cy_m0s8_usb__USB_INTR_CAUSE_HI CYREG_USBDEVv2_USB_INTR_CAUSE_HI
#define USBUART_cy_m0s8_usb__USB_INTR_CAUSE_LO CYREG_USBDEVv2_USB_INTR_CAUSE_LO
#define USBUART_cy_m0s8_usb__USB_INTR_CAUSE_MED CYREG_USBDEVv2_USB_INTR_CAUSE_MED
#define USBUART_cy_m0s8_usb__USB_INTR_LVL_SEL CYREG_USBDEVv2_USB_INTR_LVL_SEL
#define USBUART_cy_m0s8_usb__USB_INTR_SIE CYREG_USBDEVv2_USB_INTR_SIE
#define USBUART_cy_m0s8_usb__USB_INTR_SIE_MASK CYREG_USBDEVv2_USB_INTR_SIE_MASK
#define USBUART_cy_m0s8_usb__USB_INTR_SIE_MASKED CYREG_USBDEVv2_USB_INTR_SIE_MASKED
#define USBUART_cy_m0s8_usb__USB_INTR_SIE_SET CYREG_USBDEVv2_USB_INTR_SIE_SET
#define USBUART_cy_m0s8_usb__USB_LPM_CTRL CYREG_USBDEVv2_USB_LPM_CTRL
#define USBUART_cy_m0s8_usb__USB_LPM_STAT CYREG_USBDEVv2_USB_LPM_STAT
#define USBUART_cy_m0s8_usb__USB_PHY_TRIM0 CYREG_USBDEVv2_USB_PHY_TRIM0
#define USBUART_cy_m0s8_usb__USB_PHY_TRIM1 CYREG_USBDEVv2_USB_PHY_TRIM1
#define USBUART_cy_m0s8_usb__USB_PHY_TRIM2 CYREG_USBDEVv2_USB_PHY_TRIM2
#define USBUART_cy_m0s8_usb__USB_PHY_TRIM3 CYREG_USBDEVv2_USB_PHY_TRIM3
#define USBUART_cy_m0s8_usb__USB_POWER_CTRL CYREG_USBDEVv2_USB_POWER_CTRL
#define USBUART_cy_m0s8_usb__USB_TRIM CYREG_USBDEVv2_USB_TRIM
#define USBUART_cy_m0s8_usb__USB_USBIO_CTRL CYREG_USBDEVv2_USB_USBIO_CTRL
#define USBUART_cy_m0s8_usb__USB_USBIO_TRIM CYREG_USBDEVv2_USB_USBIO_TRIM
#define USBUART_cy_m0s8_usb__USBIO_CR0 CYREG_USBDEVv2_USBIO_CR0
#define USBUART_cy_m0s8_usb__USBIO_CR1 CYREG_USBDEVv2_USBIO_CR1
#define USBUART_cy_m0s8_usb__USBIO_CR2 CYREG_USBDEVv2_USBIO_CR2
#define USBUART_Dm__0__DR CYREG_GPIO_PRT13_DR
#define USBUART_Dm__0__DR_CLR CYREG_GPIO_PRT13_DR_CLR
#define USBUART_Dm__0__DR_INV CYREG_GPIO_PRT13_DR_INV
#define USBUART_Dm__0__DR_SET CYREG_GPIO_PRT13_DR_SET
#define USBUART_Dm__0__HSIOM CYREG_HSIOM_PORT_SEL13
#define USBUART_Dm__0__HSIOM_MASK 0x000000F0u
#define USBUART_Dm__0__HSIOM_SHIFT 4u
#define USBUART_Dm__0__INTCFG CYREG_GPIO_PRT13_INTR_CFG
#define USBUART_Dm__0__INTR CYREG_GPIO_PRT13_INTR
#define USBUART_Dm__0__INTR_CFG CYREG_GPIO_PRT13_INTR_CFG
#define USBUART_Dm__0__INTSTAT CYREG_GPIO_PRT13_INTR
#define USBUART_Dm__0__MASK 0x02u
#define USBUART_Dm__0__PORT 13u
#define USBUART_Dm__0__PS CYREG_GPIO_PRT13_PS
#define USBUART_Dm__0__SHIFT 1u
#define USBUART_Dm__DR CYREG_GPIO_PRT13_DR
#define USBUART_Dm__DR_CLR CYREG_GPIO_PRT13_DR_CLR
#define USBUART_Dm__DR_INV CYREG_GPIO_PRT13_DR_INV
#define USBUART_Dm__DR_SET CYREG_GPIO_PRT13_DR_SET
#define USBUART_Dm__INTCFG CYREG_GPIO_PRT13_INTR_CFG
#define USBUART_Dm__INTR CYREG_GPIO_PRT13_INTR
#define USBUART_Dm__INTR_CFG CYREG_GPIO_PRT13_INTR_CFG
#define USBUART_Dm__INTSTAT CYREG_GPIO_PRT13_INTR
#define USBUART_Dm__MASK 0x02u
#define USBUART_Dm__PORT 13u
#define USBUART_Dm__PS CYREG_GPIO_PRT13_PS
#define USBUART_Dm__SHIFT 1u
#define USBUART_Dp__0__DR CYREG_GPIO_PRT13_DR
#define USBUART_Dp__0__DR_CLR CYREG_GPIO_PRT13_DR_CLR
#define USBUART_Dp__0__DR_INV CYREG_GPIO_PRT13_DR_INV
#define USBUART_Dp__0__DR_SET CYREG_GPIO_PRT13_DR_SET
#define USBUART_Dp__0__HSIOM CYREG_HSIOM_PORT_SEL13
#define USBUART_Dp__0__HSIOM_MASK 0x0000000Fu
#define USBUART_Dp__0__HSIOM_SHIFT 0u
#define USBUART_Dp__0__INTCFG CYREG_GPIO_PRT13_INTR_CFG
#define USBUART_Dp__0__INTR CYREG_GPIO_PRT13_INTR
#define USBUART_Dp__0__INTR_CFG CYREG_GPIO_PRT13_INTR_CFG
#define USBUART_Dp__0__INTSTAT CYREG_GPIO_PRT13_INTR
#define USBUART_Dp__0__MASK 0x01u
#define USBUART_Dp__0__PORT 13u
#define USBUART_Dp__0__PS CYREG_GPIO_PRT13_PS
#define USBUART_Dp__0__SHIFT 0u
#define USBUART_Dp__DR CYREG_GPIO_PRT13_DR
#define USBUART_Dp__DR_CLR CYREG_GPIO_PRT13_DR_CLR
#define USBUART_Dp__DR_INV CYREG_GPIO_PRT13_DR_INV
#define USBUART_Dp__DR_SET CYREG_GPIO_PRT13_DR_SET
#define USBUART_Dp__INTCFG CYREG_GPIO_PRT13_INTR_CFG
#define USBUART_Dp__INTR CYREG_GPIO_PRT13_INTR
#define USBUART_Dp__INTR_CFG CYREG_GPIO_PRT13_INTR_CFG
#define USBUART_Dp__INTSTAT CYREG_GPIO_PRT13_INTR
#define USBUART_Dp__MASK 0x01u
#define USBUART_Dp__PORT 13u
#define USBUART_Dp__PS CYREG_GPIO_PRT13_PS
#define USBUART_Dp__SHIFT 0u
#define USBUART_Dp__SNAP CYREG_GPIO_PRT13_INTR
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define USBUART_dp_int__INTC_MASK 0x20u
#define USBUART_dp_int__INTC_NUMBER 5u
#define USBUART_dp_int__INTC_PRIOR_MASK 0xC000u
#define USBUART_dp_int__INTC_PRIOR_NUM 3u
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_CM0_IPR1
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_CM0_ISER
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_CM0_ISPR
#define USBUART_high_int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define USBUART_high_int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define USBUART_high_int__INTC_MASK 0x40000000u
#define USBUART_high_int__INTC_NUMBER 30u
#define USBUART_high_int__INTC_PRIOR_MASK 0xC00000u
#define USBUART_high_int__INTC_PRIOR_NUM 3u
#define USBUART_high_int__INTC_PRIOR_REG CYREG_CM0_IPR7
#define USBUART_high_int__INTC_SET_EN_REG CYREG_CM0_ISER
#define USBUART_high_int__INTC_SET_PD_REG CYREG_CM0_ISPR
#define USBUART_lo_int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define USBUART_lo_int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define USBUART_lo_int__INTC_MASK 0x80000000u
#define USBUART_lo_int__INTC_NUMBER 31u
#define USBUART_lo_int__INTC_PRIOR_MASK 0xC0000000u
#define USBUART_lo_int__INTC_PRIOR_NUM 3u
#define USBUART_lo_int__INTC_PRIOR_REG CYREG_CM0_IPR7
#define USBUART_lo_int__INTC_SET_EN_REG CYREG_CM0_ISER
#define USBUART_lo_int__INTC_SET_PD_REG CYREG_CM0_ISPR
#define USBUART_med_int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define USBUART_med_int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define USBUART_med_int__INTC_MASK 0x02u
#define USBUART_med_int__INTC_NUMBER 1u
#define USBUART_med_int__INTC_PRIOR_MASK 0xC000u
#define USBUART_med_int__INTC_PRIOR_NUM 3u
#define USBUART_med_int__INTC_PRIOR_REG CYREG_CM0_IPR0
#define USBUART_med_int__INTC_SET_EN_REG CYREG_CM0_ISER
#define USBUART_med_int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* COUNTERA */
#define COUNTERA_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT3_CC
#define COUNTERA_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT3_CC_BUFF
#define COUNTERA_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT3_COUNTER
#define COUNTERA_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT3_CTRL
#define COUNTERA_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT3_INTR
#define COUNTERA_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT3_INTR_MASK
#define COUNTERA_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT3_INTR_MASKED
#define COUNTERA_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT3_INTR_SET
#define COUNTERA_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT3_PERIOD
#define COUNTERA_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT3_PERIOD_BUFF
#define COUNTERA_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT3_STATUS
#define COUNTERA_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define COUNTERA_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x08u
#define COUNTERA_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 3u
#define COUNTERA_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x800u
#define COUNTERA_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 11u
#define COUNTERA_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x8000000u
#define COUNTERA_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 27u
#define COUNTERA_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x80000u
#define COUNTERA_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 19u
#define COUNTERA_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define COUNTERA_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x08u
#define COUNTERA_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 3u
#define COUNTERA_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define COUNTERA_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x08u
#define COUNTERA_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 3u
#define COUNTERA_cy_m0s8_tcpwm_1__TCPWM_NUMBER 3u
#define COUNTERA_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT3_TR_CTRL0
#define COUNTERA_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT3_TR_CTRL1
#define COUNTERA_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT3_TR_CTRL2

/* COUNTERB */
#define COUNTERB_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define COUNTERB_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define COUNTERB_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define COUNTERB_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define COUNTERB_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define COUNTERB_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define COUNTERB_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define COUNTERB_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define COUNTERB_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define COUNTERB_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define COUNTERB_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define COUNTERB_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define COUNTERB_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define COUNTERB_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2u
#define COUNTERB_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define COUNTERB_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10u
#define COUNTERB_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define COUNTERB_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26u
#define COUNTERB_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define COUNTERB_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18u
#define COUNTERB_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define COUNTERB_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define COUNTERB_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2u
#define COUNTERB_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define COUNTERB_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define COUNTERB_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2u
#define COUNTERB_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define COUNTERB_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define COUNTERB_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define COUNTERB_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* AB_SELECT */
#define AB_SELECT_sts_sts_reg__0__MASK 0x01u
#define AB_SELECT_sts_sts_reg__0__POS 0
#define AB_SELECT_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL4
#define AB_SELECT_sts_sts_reg__16BIT_STATUS_REG CYREG_UDB_W16_ST4
#define AB_SELECT_sts_sts_reg__32BIT_MASK_REG CYREG_UDB_W32_MSK4
#define AB_SELECT_sts_sts_reg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL4
#define AB_SELECT_sts_sts_reg__32BIT_STATUS_REG CYREG_UDB_W32_ST4
#define AB_SELECT_sts_sts_reg__MASK 0x01u
#define AB_SELECT_sts_sts_reg__MASK_REG CYREG_UDB_W8_MSK4
#define AB_SELECT_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define AB_SELECT_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define AB_SELECT_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL4
#define AB_SELECT_sts_sts_reg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST4
#define AB_SELECT_sts_sts_reg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST4
#define AB_SELECT_sts_sts_reg__STATUS_REG CYREG_UDB_W8_ST4

/* COUNTER1A */
#define COUNTER1A_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define COUNTER1A_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define COUNTER1A_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define COUNTER1A_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define COUNTER1A_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define COUNTER1A_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define COUNTER1A_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define COUNTER1A_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define COUNTER1A_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define COUNTER1A_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define COUNTER1A_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define COUNTER1A_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define COUNTER1A_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define COUNTER1A_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define COUNTER1A_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define COUNTER1A_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define COUNTER1A_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define COUNTER1A_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define COUNTER1A_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define COUNTER1A_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define COUNTER1A_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define COUNTER1A_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define COUNTER1A_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define COUNTER1A_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define COUNTER1A_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define COUNTER1A_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define COUNTER1A_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define COUNTER1A_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define COUNTER1A_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define COUNTER1A_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2
#define COUNTER1A_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define COUNTER1A_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define COUNTER1A_ISR__INTC_MASK 0x200000u
#define COUNTER1A_ISR__INTC_NUMBER 21u
#define COUNTER1A_ISR__INTC_PRIOR_MASK 0xC000u
#define COUNTER1A_ISR__INTC_PRIOR_NUM 2u
#define COUNTER1A_ISR__INTC_PRIOR_REG CYREG_CM0_IPR5
#define COUNTER1A_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define COUNTER1A_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* COUNTER2A */
#define COUNTER2A_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define COUNTER2A_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define COUNTER2A_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define COUNTER2A_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define COUNTER2A_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define COUNTER2A_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define COUNTER2A_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define COUNTER2A_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define COUNTER2A_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define COUNTER2A_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define COUNTER2A_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define COUNTER2A_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define COUNTER2A_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define COUNTER2A_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define COUNTER2A_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define COUNTER2A_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define COUNTER2A_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define COUNTER2A_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define COUNTER2A_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define COUNTER2A_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define COUNTER2A_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define COUNTER2A_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define COUNTER2A_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define COUNTER2A_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define COUNTER2A_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define COUNTER2A_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define COUNTER2A_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define COUNTER2A_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define COUNTER2A_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define COUNTER2A_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2
#define COUNTER2A_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define COUNTER2A_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define COUNTER2A_ISR__INTC_MASK 0x100000u
#define COUNTER2A_ISR__INTC_NUMBER 20u
#define COUNTER2A_ISR__INTC_PRIOR_MASK 0xC0u
#define COUNTER2A_ISR__INTC_PRIOR_NUM 2u
#define COUNTER2A_ISR__INTC_PRIOR_REG CYREG_CM0_IPR5
#define COUNTER2A_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define COUNTER2A_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* ACTIVE_DATA */
#define ACTIVE_DATA_sts_sts_reg__0__MASK 0x01u
#define ACTIVE_DATA_sts_sts_reg__0__POS 0
#define ACTIVE_DATA_sts_sts_reg__1__MASK 0x02u
#define ACTIVE_DATA_sts_sts_reg__1__POS 1
#define ACTIVE_DATA_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL6
#define ACTIVE_DATA_sts_sts_reg__16BIT_STATUS_REG CYREG_UDB_W16_ST6
#define ACTIVE_DATA_sts_sts_reg__2__MASK 0x04u
#define ACTIVE_DATA_sts_sts_reg__2__POS 2
#define ACTIVE_DATA_sts_sts_reg__3__MASK 0x08u
#define ACTIVE_DATA_sts_sts_reg__3__POS 3
#define ACTIVE_DATA_sts_sts_reg__4__MASK 0x10u
#define ACTIVE_DATA_sts_sts_reg__4__POS 4
#define ACTIVE_DATA_sts_sts_reg__5__MASK 0x20u
#define ACTIVE_DATA_sts_sts_reg__5__POS 5
#define ACTIVE_DATA_sts_sts_reg__6__MASK 0x40u
#define ACTIVE_DATA_sts_sts_reg__6__POS 6
#define ACTIVE_DATA_sts_sts_reg__7__MASK 0x80u
#define ACTIVE_DATA_sts_sts_reg__7__POS 7
#define ACTIVE_DATA_sts_sts_reg__MASK 0xFFu
#define ACTIVE_DATA_sts_sts_reg__MASK_REG CYREG_UDB_W8_MSK6
#define ACTIVE_DATA_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL6
#define ACTIVE_DATA_sts_sts_reg__STATUS_REG CYREG_UDB_W8_ST6

/* timer_clock */
#define timer_clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL14
#define timer_clock_1__DIV_ID 0x00000042u
#define timer_clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define timer_clock_1__PA_DIV_ID 0x000000FFu
#define timer_clock_2__CTRL_REGISTER CYREG_PERI_PCLK_CTL13
#define timer_clock_2__DIV_ID 0x00000043u
#define timer_clock_2__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define timer_clock_2__PA_DIV_ID 0x000000FFu

/* Timestamp_ISR */
#define Timestamp_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Timestamp_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Timestamp_ISR__INTC_MASK 0x01u
#define Timestamp_ISR__INTC_NUMBER 0u
#define Timestamp_ISR__INTC_PRIOR_MASK 0xC0u
#define Timestamp_ISR__INTC_PRIOR_NUM 0u
#define Timestamp_ISR__INTC_PRIOR_REG CYREG_CM0_IPR0
#define Timestamp_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define Timestamp_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* TimestampTimer */
#define TimestampTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define TimestampTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define TimestampTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define TimestampTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define TimestampTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define TimestampTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define TimestampTimer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define TimestampTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_UDB_W8_MSK7
#define TimestampTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK7
#define TimestampTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK7
#define TimestampTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL7
#define TimestampTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST7
#define TimestampTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST7
#define TimestampTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_UDB_W8_ST7
#define TimestampTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define TimestampTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define TimestampTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL7
#define TimestampTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL7
#define TimestampTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST7
#define TimestampTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL7
#define TimestampTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST7
#define TimestampTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define TimestampTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK7
#define TimestampTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK7
#define TimestampTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK7
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_UDB_W16_A04
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_UDB_W16_A14
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_UDB_W16_D04
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_UDB_W16_D14
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL4
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_UDB_W16_F04
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_UDB_W16_F14
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__32BIT_A0_REG CYREG_UDB_W32_A04
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__32BIT_A1_REG CYREG_UDB_W32_A14
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__32BIT_D0_REG CYREG_UDB_W32_D04
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__32BIT_D1_REG CYREG_UDB_W32_D14
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL4
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__32BIT_F0_REG CYREG_UDB_W32_F04
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__32BIT_F1_REG CYREG_UDB_W32_F14
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_UDB_CAT16_A4
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_UDB_W8_A04
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_UDB_W8_A14
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_UDB_CAT16_D4
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_UDB_W8_D04
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_UDB_W8_D14
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL4
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_UDB_CAT16_F4
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_UDB_W8_F04
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_UDB_W8_F14
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define TimestampTimer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define TimestampTimer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_UDB_W16_A05
#define TimestampTimer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_UDB_W16_A15
#define TimestampTimer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_UDB_W16_D05
#define TimestampTimer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_UDB_W16_D15
#define TimestampTimer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL5
#define TimestampTimer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_UDB_W16_F05
#define TimestampTimer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_UDB_W16_F15
#define TimestampTimer_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_UDB_CAT16_A5
#define TimestampTimer_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_UDB_W8_A05
#define TimestampTimer_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_UDB_W8_A15
#define TimestampTimer_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_UDB_CAT16_D5
#define TimestampTimer_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_UDB_W8_D05
#define TimestampTimer_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_UDB_W8_D15
#define TimestampTimer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL5
#define TimestampTimer_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_UDB_CAT16_F5
#define TimestampTimer_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_UDB_W8_F05
#define TimestampTimer_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_UDB_W8_F15
#define TimestampTimer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_UDB_W16_A06
#define TimestampTimer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_UDB_W16_A16
#define TimestampTimer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_UDB_W16_D06
#define TimestampTimer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_UDB_W16_D16
#define TimestampTimer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL6
#define TimestampTimer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_UDB_W16_F06
#define TimestampTimer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_UDB_W16_F16
#define TimestampTimer_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_UDB_CAT16_A6
#define TimestampTimer_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_UDB_W8_A06
#define TimestampTimer_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_UDB_W8_A16
#define TimestampTimer_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_UDB_CAT16_D6
#define TimestampTimer_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_UDB_W8_D06
#define TimestampTimer_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_UDB_W8_D16
#define TimestampTimer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL6
#define TimestampTimer_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_UDB_CAT16_F6
#define TimestampTimer_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_UDB_W8_F06
#define TimestampTimer_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_UDB_W8_F16
#define TimestampTimer_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_UDB_CAT16_A7
#define TimestampTimer_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_UDB_W8_A07
#define TimestampTimer_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_UDB_W8_A17
#define TimestampTimer_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_UDB_CAT16_D7
#define TimestampTimer_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_UDB_W8_D07
#define TimestampTimer_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_UDB_W8_D17
#define TimestampTimer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL7
#define TimestampTimer_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_UDB_CAT16_F7
#define TimestampTimer_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_UDB_W8_F07
#define TimestampTimer_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_UDB_W8_F17
#define TimestampTimer_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK7
#define TimestampTimer_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK7

/* VDDIO_BUFFERED */
#define VDDIO_BUFFERED__0__DR CYREG_GPIO_PRT0_DR
#define VDDIO_BUFFERED__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define VDDIO_BUFFERED__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define VDDIO_BUFFERED__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define VDDIO_BUFFERED__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define VDDIO_BUFFERED__0__HSIOM_MASK 0x0F000000u
#define VDDIO_BUFFERED__0__HSIOM_SHIFT 24u
#define VDDIO_BUFFERED__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define VDDIO_BUFFERED__0__INTR CYREG_GPIO_PRT0_INTR
#define VDDIO_BUFFERED__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define VDDIO_BUFFERED__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define VDDIO_BUFFERED__0__MASK 0x40u
#define VDDIO_BUFFERED__0__OUT_SEL CYREG_UDB_PA4_CFG10
#define VDDIO_BUFFERED__0__OUT_SEL_SHIFT 12u
#define VDDIO_BUFFERED__0__OUT_SEL_VAL 1u
#define VDDIO_BUFFERED__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define VDDIO_BUFFERED__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define VDDIO_BUFFERED__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define VDDIO_BUFFERED__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define VDDIO_BUFFERED__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define VDDIO_BUFFERED__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define VDDIO_BUFFERED__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define VDDIO_BUFFERED__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define VDDIO_BUFFERED__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define VDDIO_BUFFERED__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define VDDIO_BUFFERED__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define VDDIO_BUFFERED__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define VDDIO_BUFFERED__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define VDDIO_BUFFERED__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define VDDIO_BUFFERED__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define VDDIO_BUFFERED__0__PC CYREG_GPIO_PRT0_PC
#define VDDIO_BUFFERED__0__PC2 CYREG_GPIO_PRT0_PC2
#define VDDIO_BUFFERED__0__PORT 0u
#define VDDIO_BUFFERED__0__PS CYREG_GPIO_PRT0_PS
#define VDDIO_BUFFERED__0__SHIFT 6u
#define VDDIO_BUFFERED__DR CYREG_GPIO_PRT0_DR
#define VDDIO_BUFFERED__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define VDDIO_BUFFERED__DR_INV CYREG_GPIO_PRT0_DR_INV
#define VDDIO_BUFFERED__DR_SET CYREG_GPIO_PRT0_DR_SET
#define VDDIO_BUFFERED__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define VDDIO_BUFFERED__INTR CYREG_GPIO_PRT0_INTR
#define VDDIO_BUFFERED__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define VDDIO_BUFFERED__INTSTAT CYREG_GPIO_PRT0_INTR
#define VDDIO_BUFFERED__MASK 0x40u
#define VDDIO_BUFFERED__PA__CFG0 CYREG_UDB_PA4_CFG0
#define VDDIO_BUFFERED__PA__CFG1 CYREG_UDB_PA4_CFG1
#define VDDIO_BUFFERED__PA__CFG10 CYREG_UDB_PA4_CFG10
#define VDDIO_BUFFERED__PA__CFG11 CYREG_UDB_PA4_CFG11
#define VDDIO_BUFFERED__PA__CFG12 CYREG_UDB_PA4_CFG12
#define VDDIO_BUFFERED__PA__CFG13 CYREG_UDB_PA4_CFG13
#define VDDIO_BUFFERED__PA__CFG14 CYREG_UDB_PA4_CFG14
#define VDDIO_BUFFERED__PA__CFG2 CYREG_UDB_PA4_CFG2
#define VDDIO_BUFFERED__PA__CFG3 CYREG_UDB_PA4_CFG3
#define VDDIO_BUFFERED__PA__CFG4 CYREG_UDB_PA4_CFG4
#define VDDIO_BUFFERED__PA__CFG5 CYREG_UDB_PA4_CFG5
#define VDDIO_BUFFERED__PA__CFG6 CYREG_UDB_PA4_CFG6
#define VDDIO_BUFFERED__PA__CFG7 CYREG_UDB_PA4_CFG7
#define VDDIO_BUFFERED__PA__CFG8 CYREG_UDB_PA4_CFG8
#define VDDIO_BUFFERED__PA__CFG9 CYREG_UDB_PA4_CFG9
#define VDDIO_BUFFERED__PC CYREG_GPIO_PRT0_PC
#define VDDIO_BUFFERED__PC2 CYREG_GPIO_PRT0_PC2
#define VDDIO_BUFFERED__PORT 0u
#define VDDIO_BUFFERED__PS CYREG_GPIO_PRT0_PS
#define VDDIO_BUFFERED__SHIFT 6u

/* RESET_AB_SELECT */
#define RESET_AB_SELECT_Sync_ctrl_reg__0__MASK 0x01u
#define RESET_AB_SELECT_Sync_ctrl_reg__0__POS 0
#define RESET_AB_SELECT_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define RESET_AB_SELECT_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL0
#define RESET_AB_SELECT_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL0
#define RESET_AB_SELECT_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL0
#define RESET_AB_SELECT_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL0
#define RESET_AB_SELECT_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK0
#define RESET_AB_SELECT_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK0
#define RESET_AB_SELECT_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK0
#define RESET_AB_SELECT_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK0
#define RESET_AB_SELECT_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL0
#define RESET_AB_SELECT_Sync_ctrl_reg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL0
#define RESET_AB_SELECT_Sync_ctrl_reg__32BIT_COUNT_REG CYREG_UDB_W32_CTL0
#define RESET_AB_SELECT_Sync_ctrl_reg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK0
#define RESET_AB_SELECT_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define RESET_AB_SELECT_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL0
#define RESET_AB_SELECT_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define RESET_AB_SELECT_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL0
#define RESET_AB_SELECT_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define RESET_AB_SELECT_Sync_ctrl_reg__MASK 0x01u
#define RESET_AB_SELECT_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define RESET_AB_SELECT_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define RESET_AB_SELECT_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK0

/* RESET_TIMESTAMP */
#define RESET_TIMESTAMP_Sync_ctrl_reg__0__MASK 0x01u
#define RESET_TIMESTAMP_Sync_ctrl_reg__0__POS 0
#define RESET_TIMESTAMP_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL4
#define RESET_TIMESTAMP_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL4
#define RESET_TIMESTAMP_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL4
#define RESET_TIMESTAMP_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL4
#define RESET_TIMESTAMP_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL4
#define RESET_TIMESTAMP_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK4
#define RESET_TIMESTAMP_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK4
#define RESET_TIMESTAMP_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK4
#define RESET_TIMESTAMP_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK4
#define RESET_TIMESTAMP_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL4
#define RESET_TIMESTAMP_Sync_ctrl_reg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL4
#define RESET_TIMESTAMP_Sync_ctrl_reg__32BIT_COUNT_REG CYREG_UDB_W32_CTL4
#define RESET_TIMESTAMP_Sync_ctrl_reg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK4
#define RESET_TIMESTAMP_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL4
#define RESET_TIMESTAMP_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL4
#define RESET_TIMESTAMP_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST4
#define RESET_TIMESTAMP_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL4
#define RESET_TIMESTAMP_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST4
#define RESET_TIMESTAMP_Sync_ctrl_reg__MASK 0x01u
#define RESET_TIMESTAMP_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define RESET_TIMESTAMP_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define RESET_TIMESTAMP_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK4

/* VDDIO_UNBUFFERED */
#define VDDIO_UNBUFFERED__0__DR CYREG_GPIO_PRT0_DR
#define VDDIO_UNBUFFERED__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define VDDIO_UNBUFFERED__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define VDDIO_UNBUFFERED__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define VDDIO_UNBUFFERED__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define VDDIO_UNBUFFERED__0__HSIOM_MASK 0xF0000000u
#define VDDIO_UNBUFFERED__0__HSIOM_SHIFT 28u
#define VDDIO_UNBUFFERED__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define VDDIO_UNBUFFERED__0__INTR CYREG_GPIO_PRT0_INTR
#define VDDIO_UNBUFFERED__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define VDDIO_UNBUFFERED__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define VDDIO_UNBUFFERED__0__MASK 0x80u
#define VDDIO_UNBUFFERED__0__OUT_SEL CYREG_UDB_PA4_CFG10
#define VDDIO_UNBUFFERED__0__OUT_SEL_SHIFT 14u
#define VDDIO_UNBUFFERED__0__OUT_SEL_VAL 1u
#define VDDIO_UNBUFFERED__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define VDDIO_UNBUFFERED__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define VDDIO_UNBUFFERED__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define VDDIO_UNBUFFERED__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define VDDIO_UNBUFFERED__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define VDDIO_UNBUFFERED__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define VDDIO_UNBUFFERED__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define VDDIO_UNBUFFERED__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define VDDIO_UNBUFFERED__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define VDDIO_UNBUFFERED__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define VDDIO_UNBUFFERED__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define VDDIO_UNBUFFERED__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define VDDIO_UNBUFFERED__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define VDDIO_UNBUFFERED__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define VDDIO_UNBUFFERED__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define VDDIO_UNBUFFERED__0__PC CYREG_GPIO_PRT0_PC
#define VDDIO_UNBUFFERED__0__PC2 CYREG_GPIO_PRT0_PC2
#define VDDIO_UNBUFFERED__0__PORT 0u
#define VDDIO_UNBUFFERED__0__PS CYREG_GPIO_PRT0_PS
#define VDDIO_UNBUFFERED__0__SHIFT 7u
#define VDDIO_UNBUFFERED__DR CYREG_GPIO_PRT0_DR
#define VDDIO_UNBUFFERED__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define VDDIO_UNBUFFERED__DR_INV CYREG_GPIO_PRT0_DR_INV
#define VDDIO_UNBUFFERED__DR_SET CYREG_GPIO_PRT0_DR_SET
#define VDDIO_UNBUFFERED__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define VDDIO_UNBUFFERED__INTR CYREG_GPIO_PRT0_INTR
#define VDDIO_UNBUFFERED__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define VDDIO_UNBUFFERED__INTSTAT CYREG_GPIO_PRT0_INTR
#define VDDIO_UNBUFFERED__MASK 0x80u
#define VDDIO_UNBUFFERED__PA__CFG0 CYREG_UDB_PA4_CFG0
#define VDDIO_UNBUFFERED__PA__CFG1 CYREG_UDB_PA4_CFG1
#define VDDIO_UNBUFFERED__PA__CFG10 CYREG_UDB_PA4_CFG10
#define VDDIO_UNBUFFERED__PA__CFG11 CYREG_UDB_PA4_CFG11
#define VDDIO_UNBUFFERED__PA__CFG12 CYREG_UDB_PA4_CFG12
#define VDDIO_UNBUFFERED__PA__CFG13 CYREG_UDB_PA4_CFG13
#define VDDIO_UNBUFFERED__PA__CFG14 CYREG_UDB_PA4_CFG14
#define VDDIO_UNBUFFERED__PA__CFG2 CYREG_UDB_PA4_CFG2
#define VDDIO_UNBUFFERED__PA__CFG3 CYREG_UDB_PA4_CFG3
#define VDDIO_UNBUFFERED__PA__CFG4 CYREG_UDB_PA4_CFG4
#define VDDIO_UNBUFFERED__PA__CFG5 CYREG_UDB_PA4_CFG5
#define VDDIO_UNBUFFERED__PA__CFG6 CYREG_UDB_PA4_CFG6
#define VDDIO_UNBUFFERED__PA__CFG7 CYREG_UDB_PA4_CFG7
#define VDDIO_UNBUFFERED__PA__CFG8 CYREG_UDB_PA4_CFG8
#define VDDIO_UNBUFFERED__PA__CFG9 CYREG_UDB_PA4_CFG9
#define VDDIO_UNBUFFERED__PC CYREG_GPIO_PRT0_PC
#define VDDIO_UNBUFFERED__PC2 CYREG_GPIO_PRT0_PC2
#define VDDIO_UNBUFFERED__PORT 0u
#define VDDIO_UNBUFFERED__PS CYREG_GPIO_PRT0_PS
#define VDDIO_UNBUFFERED__SHIFT 7u

/* Miscellaneous */
#define CY_PROJECT_NAME "ActiveFirmwareBootloadableV4p0"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x100E11A0u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4L
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4L_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 0
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_DMA_CHANNELS_AVAILABLE 32
#define CYDEV_HEAP_SIZE 0x200
#define CYDEV_IMO_TRIMMED_BY_USB 1u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 14u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VBUS 5.0
#define CYDEV_VBUS_MV 5000
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO 5
#define CYDEV_VDDIO_MV 5000
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udb_VERSION 1
#define CYIPBLOCK_m0s8usbdss_VERSION 2
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 12u
#define P1_P52ctrl__HSIOM CYREG_HSIOM_PORT_SEL1
#define P1_P52ctrl__HSIOM_MASK 0x00000F00u
#define P1_P52ctrl__HSIOM_SHIFT 8u
#define P1_P52ctrl__MASK 0x04u
#define P1_P52ctrl__PORT 1u
#define P1_P52ctrl__SHIFT 2u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
