{"vcs1":{"timestamp_begin":1681594211.652643257, "rt":0.68, "ut":0.11, "st":0.12}}
{"vcselab":{"timestamp_begin":1681594212.366180215, "rt":0.95, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681594213.339880363, "rt":0.78, "ut":0.07, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681594211.360221961}
{"VCS_COMP_START_TIME": 1681594211.360221961}
{"VCS_COMP_END_TIME": 1681594214.809379102}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv"}
{"vcs1": {"peak_mem": 337084}}
{"stitch_vcselab": {"peak_mem": 222616}}
