INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/64 Bit Adders/RippleCarryAdder/RippleCarryAdder.srcs/sources_1/imports/Downloads/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/64 Bit Adders/RippleCarryAdder/RippleCarryAdder.srcs/sources_1/imports/Downloads/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/64 Bit Adders/RippleCarryAdder/RippleCarryAdder.srcs/sources_1/imports/Downloads/halfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/64 Bit Adders/RippleCarryAdder/RippleCarryAdder.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/64 Bit Adders/RippleCarryAdder/RippleCarryAdder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
