
STM32F4_Discovery_FreeRTOS_Simple_Demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000049e4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init_array   00000004  08004b74  08004b74  00014b74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  08004b78  08004b78  00014b78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         0000007c  20000000  08004b7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
  6 .bss          00001e60  2000007c  2000007c  0002007c  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20001edc  20001edc  0002007c  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000eca0  00000000  00000000  000200aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002531  00000000  00000000  0002ed4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000d90  00000000  00000000  00031280  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000c58  00000000  00000000  00032010  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005d19  00000000  00000000  00032c68  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000048cb  00000000  00000000  00038981  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0003d24c  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00003b78  00000000  00000000  0003d2c8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004b5c 	.word	0x08004b5c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	08004b5c 	.word	0x08004b5c

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800030e:	f1a4 0401 	sub.w	r4, r4, #1
 8000312:	d1e9      	bne.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f092 0f00 	teq	r2, #0
 80004ba:	bf14      	ite	ne
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e720      	b.n	8000314 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aedc 	beq.w	80002c2 <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6c1      	b.n	80002c2 <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2uiz>:
 8000ac4:	004a      	lsls	r2, r1, #1
 8000ac6:	d211      	bcs.n	8000aec <__aeabi_d2uiz+0x28>
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000acc:	d211      	bcs.n	8000af2 <__aeabi_d2uiz+0x2e>
 8000ace:	d50d      	bpl.n	8000aec <__aeabi_d2uiz+0x28>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d40e      	bmi.n	8000af8 <__aeabi_d2uiz+0x34>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	4770      	bx	lr
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af6:	d102      	bne.n	8000afe <__aeabi_d2uiz+0x3a>
 8000af8:	f04f 30ff 	mov.w	r0, #4294967295
 8000afc:	4770      	bx	lr
 8000afe:	f04f 0000 	mov.w	r0, #0
 8000b02:	4770      	bx	lr

08000b04 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000b04:	b480      	push	{r7}
 8000b06:	b083      	sub	sp, #12
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	f103 0208 	add.w	r2, r3, #8
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	f04f 32ff 	mov.w	r2, #4294967295
 8000b1c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	f103 0208 	add.w	r2, r3, #8
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	f103 0208 	add.w	r2, r3, #8
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	2200      	movs	r2, #0
 8000b36:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000b38:	bf00      	nop
 8000b3a:	370c      	adds	r7, #12
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b42:	4770      	bx	lr

08000b44 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000b44:	b480      	push	{r7}
 8000b46:	b083      	sub	sp, #12
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	2200      	movs	r2, #0
 8000b50:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8000b52:	bf00      	nop
 8000b54:	370c      	adds	r7, #12
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr

08000b5e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000b5e:	b480      	push	{r7}
 8000b60:	b085      	sub	sp, #20
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	6078      	str	r0, [r7, #4]
 8000b66:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	68fa      	ldr	r2, [r7, #12]
 8000b72:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	689a      	ldr	r2, [r3, #8]
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	689b      	ldr	r3, [r3, #8]
 8000b80:	683a      	ldr	r2, [r7, #0]
 8000b82:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	683a      	ldr	r2, [r7, #0]
 8000b88:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	687a      	ldr	r2, [r7, #4]
 8000b8e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	1c5a      	adds	r2, r3, #1
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	601a      	str	r2, [r3, #0]
}
 8000b9a:	bf00      	nop
 8000b9c:	3714      	adds	r7, #20
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr

08000ba6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000ba6:	b480      	push	{r7}
 8000ba8:	b085      	sub	sp, #20
 8000baa:	af00      	add	r7, sp, #0
 8000bac:	6078      	str	r0, [r7, #4]
 8000bae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000bb6:	68bb      	ldr	r3, [r7, #8]
 8000bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bbc:	d103      	bne.n	8000bc6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	691b      	ldr	r3, [r3, #16]
 8000bc2:	60fb      	str	r3, [r7, #12]
 8000bc4:	e00c      	b.n	8000be0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	3308      	adds	r3, #8
 8000bca:	60fb      	str	r3, [r7, #12]
 8000bcc:	e002      	b.n	8000bd4 <vListInsert+0x2e>
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	685b      	ldr	r3, [r3, #4]
 8000bd2:	60fb      	str	r3, [r7, #12]
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	681a      	ldr	r2, [r3, #0]
 8000bda:	68bb      	ldr	r3, [r7, #8]
 8000bdc:	429a      	cmp	r2, r3
 8000bde:	d9f6      	bls.n	8000bce <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	685a      	ldr	r2, [r3, #4]
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	685b      	ldr	r3, [r3, #4]
 8000bec:	683a      	ldr	r2, [r7, #0]
 8000bee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	68fa      	ldr	r2, [r7, #12]
 8000bf4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	683a      	ldr	r2, [r7, #0]
 8000bfa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	687a      	ldr	r2, [r7, #4]
 8000c00:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	1c5a      	adds	r2, r3, #1
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	601a      	str	r2, [r3, #0]
}
 8000c0c:	bf00      	nop
 8000c0e:	3714      	adds	r7, #20
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr

08000c18 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b085      	sub	sp, #20
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	691b      	ldr	r3, [r3, #16]
 8000c24:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	687a      	ldr	r2, [r7, #4]
 8000c2c:	6892      	ldr	r2, [r2, #8]
 8000c2e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	689b      	ldr	r3, [r3, #8]
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	6852      	ldr	r2, [r2, #4]
 8000c38:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	685a      	ldr	r2, [r3, #4]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	429a      	cmp	r2, r3
 8000c42:	d103      	bne.n	8000c4c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	689a      	ldr	r2, [r3, #8]
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	2200      	movs	r2, #0
 8000c50:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	1e5a      	subs	r2, r3, #1
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	681b      	ldr	r3, [r3, #0]
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	3714      	adds	r7, #20
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr

08000c6c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b085      	sub	sp, #20
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	60f8      	str	r0, [r7, #12]
 8000c74:	60b9      	str	r1, [r7, #8]
 8000c76:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	3b04      	subs	r3, #4
 8000c7c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000c84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	3b04      	subs	r3, #4
 8000c8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	f023 0201 	bic.w	r2, r3, #1
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	3b04      	subs	r3, #4
 8000c9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8000c9c:	4a0c      	ldr	r2, [pc, #48]	; (8000cd0 <pxPortInitialiseStack+0x64>)
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	3b14      	subs	r3, #20
 8000ca6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8000ca8:	687a      	ldr	r2, [r7, #4]
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	3b04      	subs	r3, #4
 8000cb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	f06f 0202 	mvn.w	r2, #2
 8000cba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	3b20      	subs	r3, #32
 8000cc0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8000cc2:	68fb      	ldr	r3, [r7, #12]
}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	3714      	adds	r7, #20
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr
 8000cd0:	08000cd5 	.word	0x08000cd5

08000cd4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b083      	sub	sp, #12
 8000cd8:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8000cda:	4b0c      	ldr	r3, [pc, #48]	; (8000d0c <prvTaskExitError+0x38>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ce2:	d009      	beq.n	8000cf8 <prvTaskExitError+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ce8:	f383 8811 	msr	BASEPRI, r3
 8000cec:	f3bf 8f6f 	isb	sy
 8000cf0:	f3bf 8f4f 	dsb	sy
 8000cf4:	607b      	str	r3, [r7, #4]
 8000cf6:	e7fe      	b.n	8000cf6 <prvTaskExitError+0x22>
 8000cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000cfc:	f383 8811 	msr	BASEPRI, r3
 8000d00:	f3bf 8f6f 	isb	sy
 8000d04:	f3bf 8f4f 	dsb	sy
 8000d08:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 8000d0a:	e7fe      	b.n	8000d0a <prvTaskExitError+0x36>
 8000d0c:	20000000 	.word	0x20000000

08000d10 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <pxCurrentTCBConst2>)
 8000d12:	6819      	ldr	r1, [r3, #0]
 8000d14:	6808      	ldr	r0, [r1, #0]
 8000d16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d1a:	f380 8809 	msr	PSP, r0
 8000d1e:	f3bf 8f6f 	isb	sy
 8000d22:	f04f 0000 	mov.w	r0, #0
 8000d26:	f380 8811 	msr	BASEPRI, r0
 8000d2a:	4770      	bx	lr
 8000d2c:	f3af 8000 	nop.w

08000d30 <pxCurrentTCBConst2>:
 8000d30:	20001ca8 	.word	0x20001ca8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8000d34:	bf00      	nop
 8000d36:	bf00      	nop

08000d38 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8000d38:	4806      	ldr	r0, [pc, #24]	; (8000d54 <prvPortStartFirstTask+0x1c>)
 8000d3a:	6800      	ldr	r0, [r0, #0]
 8000d3c:	6800      	ldr	r0, [r0, #0]
 8000d3e:	f380 8808 	msr	MSP, r0
 8000d42:	b662      	cpsie	i
 8000d44:	b661      	cpsie	f
 8000d46:	f3bf 8f4f 	dsb	sy
 8000d4a:	f3bf 8f6f 	isb	sy
 8000d4e:	df00      	svc	0
 8000d50:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8000d52:	bf00      	nop
 8000d54:	e000ed08 	.word	0xe000ed08

08000d58 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b086      	sub	sp, #24
 8000d5c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8000d5e:	4b3b      	ldr	r3, [pc, #236]	; (8000e4c <xPortStartScheduler+0xf4>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4a3b      	ldr	r2, [pc, #236]	; (8000e50 <xPortStartScheduler+0xf8>)
 8000d64:	4293      	cmp	r3, r2
 8000d66:	d109      	bne.n	8000d7c <xPortStartScheduler+0x24>
 8000d68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d6c:	f383 8811 	msr	BASEPRI, r3
 8000d70:	f3bf 8f6f 	isb	sy
 8000d74:	f3bf 8f4f 	dsb	sy
 8000d78:	613b      	str	r3, [r7, #16]
 8000d7a:	e7fe      	b.n	8000d7a <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8000d7c:	4b33      	ldr	r3, [pc, #204]	; (8000e4c <xPortStartScheduler+0xf4>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a34      	ldr	r2, [pc, #208]	; (8000e54 <xPortStartScheduler+0xfc>)
 8000d82:	4293      	cmp	r3, r2
 8000d84:	d109      	bne.n	8000d9a <xPortStartScheduler+0x42>
 8000d86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d8a:	f383 8811 	msr	BASEPRI, r3
 8000d8e:	f3bf 8f6f 	isb	sy
 8000d92:	f3bf 8f4f 	dsb	sy
 8000d96:	60fb      	str	r3, [r7, #12]
 8000d98:	e7fe      	b.n	8000d98 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8000d9a:	4b2f      	ldr	r3, [pc, #188]	; (8000e58 <xPortStartScheduler+0x100>)
 8000d9c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8000d9e:	697b      	ldr	r3, [r7, #20]
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	b2db      	uxtb	r3, r3
 8000da4:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	22ff      	movs	r2, #255	; 0xff
 8000daa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	b2db      	uxtb	r3, r3
 8000db2:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000db4:	79fb      	ldrb	r3, [r7, #7]
 8000db6:	b2db      	uxtb	r3, r3
 8000db8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000dbc:	b2da      	uxtb	r2, r3
 8000dbe:	4b27      	ldr	r3, [pc, #156]	; (8000e5c <xPortStartScheduler+0x104>)
 8000dc0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8000dc2:	4b27      	ldr	r3, [pc, #156]	; (8000e60 <xPortStartScheduler+0x108>)
 8000dc4:	2207      	movs	r2, #7
 8000dc6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000dc8:	e009      	b.n	8000dde <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8000dca:	4b25      	ldr	r3, [pc, #148]	; (8000e60 <xPortStartScheduler+0x108>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	3b01      	subs	r3, #1
 8000dd0:	4a23      	ldr	r2, [pc, #140]	; (8000e60 <xPortStartScheduler+0x108>)
 8000dd2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8000dd4:	79fb      	ldrb	r3, [r7, #7]
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	005b      	lsls	r3, r3, #1
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000dde:	79fb      	ldrb	r3, [r7, #7]
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000de6:	2b80      	cmp	r3, #128	; 0x80
 8000de8:	d0ef      	beq.n	8000dca <xPortStartScheduler+0x72>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8000dea:	4b1d      	ldr	r3, [pc, #116]	; (8000e60 <xPortStartScheduler+0x108>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	021b      	lsls	r3, r3, #8
 8000df0:	4a1b      	ldr	r2, [pc, #108]	; (8000e60 <xPortStartScheduler+0x108>)
 8000df2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8000df4:	4b1a      	ldr	r3, [pc, #104]	; (8000e60 <xPortStartScheduler+0x108>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000dfc:	4a18      	ldr	r2, [pc, #96]	; (8000e60 <xPortStartScheduler+0x108>)
 8000dfe:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8000e00:	68bb      	ldr	r3, [r7, #8]
 8000e02:	b2da      	uxtb	r2, r3
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8000e08:	4a16      	ldr	r2, [pc, #88]	; (8000e64 <xPortStartScheduler+0x10c>)
 8000e0a:	4b16      	ldr	r3, [pc, #88]	; (8000e64 <xPortStartScheduler+0x10c>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e12:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8000e14:	4a13      	ldr	r2, [pc, #76]	; (8000e64 <xPortStartScheduler+0x10c>)
 8000e16:	4b13      	ldr	r3, [pc, #76]	; (8000e64 <xPortStartScheduler+0x10c>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8000e1e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8000e20:	f000 f8d2 	bl	8000fc8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8000e24:	4b10      	ldr	r3, [pc, #64]	; (8000e68 <xPortStartScheduler+0x110>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8000e2a:	f000 f8e9 	bl	8001000 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8000e2e:	4a0f      	ldr	r2, [pc, #60]	; (8000e6c <xPortStartScheduler+0x114>)
 8000e30:	4b0e      	ldr	r3, [pc, #56]	; (8000e6c <xPortStartScheduler+0x114>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8000e38:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8000e3a:	f7ff ff7d 	bl	8000d38 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 8000e3e:	f7ff ff49 	bl	8000cd4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8000e42:	2300      	movs	r3, #0
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	3718      	adds	r7, #24
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	e000ed00 	.word	0xe000ed00
 8000e50:	410fc271 	.word	0x410fc271
 8000e54:	410fc270 	.word	0x410fc270
 8000e58:	e000e400 	.word	0xe000e400
 8000e5c:	20000098 	.word	0x20000098
 8000e60:	2000009c 	.word	0x2000009c
 8000e64:	e000ed20 	.word	0xe000ed20
 8000e68:	20000000 	.word	0x20000000
 8000e6c:	e000ef34 	.word	0xe000ef34

08000e70 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8000e70:	b480      	push	{r7}
 8000e72:	b083      	sub	sp, #12
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e7a:	f383 8811 	msr	BASEPRI, r3
 8000e7e:	f3bf 8f6f 	isb	sy
 8000e82:	f3bf 8f4f 	dsb	sy
 8000e86:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8000e88:	4b0e      	ldr	r3, [pc, #56]	; (8000ec4 <vPortEnterCritical+0x54>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	3301      	adds	r3, #1
 8000e8e:	4a0d      	ldr	r2, [pc, #52]	; (8000ec4 <vPortEnterCritical+0x54>)
 8000e90:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8000e92:	4b0c      	ldr	r3, [pc, #48]	; (8000ec4 <vPortEnterCritical+0x54>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	2b01      	cmp	r3, #1
 8000e98:	d10e      	bne.n	8000eb8 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8000e9a:	4b0b      	ldr	r3, [pc, #44]	; (8000ec8 <vPortEnterCritical+0x58>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d009      	beq.n	8000eb8 <vPortEnterCritical+0x48>
 8000ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ea8:	f383 8811 	msr	BASEPRI, r3
 8000eac:	f3bf 8f6f 	isb	sy
 8000eb0:	f3bf 8f4f 	dsb	sy
 8000eb4:	603b      	str	r3, [r7, #0]
 8000eb6:	e7fe      	b.n	8000eb6 <vPortEnterCritical+0x46>
	}
}
 8000eb8:	bf00      	nop
 8000eba:	370c      	adds	r7, #12
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	20000000 	.word	0x20000000
 8000ec8:	e000ed04 	.word	0xe000ed04

08000ecc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8000ed2:	4b11      	ldr	r3, [pc, #68]	; (8000f18 <vPortExitCritical+0x4c>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d109      	bne.n	8000eee <vPortExitCritical+0x22>
 8000eda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ede:	f383 8811 	msr	BASEPRI, r3
 8000ee2:	f3bf 8f6f 	isb	sy
 8000ee6:	f3bf 8f4f 	dsb	sy
 8000eea:	607b      	str	r3, [r7, #4]
 8000eec:	e7fe      	b.n	8000eec <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8000eee:	4b0a      	ldr	r3, [pc, #40]	; (8000f18 <vPortExitCritical+0x4c>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	3b01      	subs	r3, #1
 8000ef4:	4a08      	ldr	r2, [pc, #32]	; (8000f18 <vPortExitCritical+0x4c>)
 8000ef6:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8000ef8:	4b07      	ldr	r3, [pc, #28]	; (8000f18 <vPortExitCritical+0x4c>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d104      	bne.n	8000f0a <vPortExitCritical+0x3e>
 8000f00:	2300      	movs	r3, #0
 8000f02:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8000f0a:	bf00      	nop
 8000f0c:	370c      	adds	r7, #12
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	20000000 	.word	0x20000000
 8000f1c:	00000000 	.word	0x00000000

08000f20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8000f20:	f3ef 8009 	mrs	r0, PSP
 8000f24:	f3bf 8f6f 	isb	sy
 8000f28:	4b15      	ldr	r3, [pc, #84]	; (8000f80 <pxCurrentTCBConst>)
 8000f2a:	681a      	ldr	r2, [r3, #0]
 8000f2c:	f01e 0f10 	tst.w	lr, #16
 8000f30:	bf08      	it	eq
 8000f32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8000f36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f3a:	6010      	str	r0, [r2, #0]
 8000f3c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8000f40:	f04f 0050 	mov.w	r0, #80	; 0x50
 8000f44:	f380 8811 	msr	BASEPRI, r0
 8000f48:	f3bf 8f4f 	dsb	sy
 8000f4c:	f3bf 8f6f 	isb	sy
 8000f50:	f001 f902 	bl	8002158 <vTaskSwitchContext>
 8000f54:	f04f 0000 	mov.w	r0, #0
 8000f58:	f380 8811 	msr	BASEPRI, r0
 8000f5c:	bc08      	pop	{r3}
 8000f5e:	6819      	ldr	r1, [r3, #0]
 8000f60:	6808      	ldr	r0, [r1, #0]
 8000f62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f66:	f01e 0f10 	tst.w	lr, #16
 8000f6a:	bf08      	it	eq
 8000f6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8000f70:	f380 8809 	msr	PSP, r0
 8000f74:	f3bf 8f6f 	isb	sy
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	f3af 8000 	nop.w

08000f80 <pxCurrentTCBConst>:
 8000f80:	20001ca8 	.word	0x20001ca8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8000f84:	bf00      	nop
 8000f86:	bf00      	nop

08000f88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
	__asm volatile
 8000f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f92:	f383 8811 	msr	BASEPRI, r3
 8000f96:	f3bf 8f6f 	isb	sy
 8000f9a:	f3bf 8f4f 	dsb	sy
 8000f9e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8000fa0:	f001 f81e 	bl	8001fe0 <xTaskIncrementTick>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d003      	beq.n	8000fb2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8000faa:	4b06      	ldr	r3, [pc, #24]	; (8000fc4 <SysTick_Handler+0x3c>)
 8000fac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000fb0:	601a      	str	r2, [r3, #0]
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8000fbc:	bf00      	nop
 8000fbe:	3708      	adds	r7, #8
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	e000ed04 	.word	0xe000ed04

08000fc8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8000fcc:	4a08      	ldr	r2, [pc, #32]	; (8000ff0 <vPortSetupTimerInterrupt+0x28>)
 8000fce:	4b09      	ldr	r3, [pc, #36]	; (8000ff4 <vPortSetupTimerInterrupt+0x2c>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4909      	ldr	r1, [pc, #36]	; (8000ff8 <vPortSetupTimerInterrupt+0x30>)
 8000fd4:	fba1 1303 	umull	r1, r3, r1, r3
 8000fd8:	099b      	lsrs	r3, r3, #6
 8000fda:	3b01      	subs	r3, #1
 8000fdc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8000fde:	4b07      	ldr	r3, [pc, #28]	; (8000ffc <vPortSetupTimerInterrupt+0x34>)
 8000fe0:	2207      	movs	r2, #7
 8000fe2:	601a      	str	r2, [r3, #0]
}
 8000fe4:	bf00      	nop
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	e000e014 	.word	0xe000e014
 8000ff4:	20000014 	.word	0x20000014
 8000ff8:	10624dd3 	.word	0x10624dd3
 8000ffc:	e000e010 	.word	0xe000e010

08001000 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8001000:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8001010 <vPortEnableVFP+0x10>
 8001004:	6801      	ldr	r1, [r0, #0]
 8001006:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800100a:	6001      	str	r1, [r0, #0]
 800100c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800100e:	bf00      	nop
 8001010:	e000ed88 	.word	0xe000ed88

08001014 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8001014:	b480      	push	{r7}
 8001016:	b085      	sub	sp, #20
 8001018:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 800101a:	f3ef 8305 	mrs	r3, IPSR
 800101e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	2b0f      	cmp	r3, #15
 8001024:	d913      	bls.n	800104e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8001026:	4a16      	ldr	r2, [pc, #88]	; (8001080 <vPortValidateInterruptPriority+0x6c>)
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	4413      	add	r3, r2
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8001030:	4b14      	ldr	r3, [pc, #80]	; (8001084 <vPortValidateInterruptPriority+0x70>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	7afa      	ldrb	r2, [r7, #11]
 8001036:	429a      	cmp	r2, r3
 8001038:	d209      	bcs.n	800104e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800103a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800103e:	f383 8811 	msr	BASEPRI, r3
 8001042:	f3bf 8f6f 	isb	sy
 8001046:	f3bf 8f4f 	dsb	sy
 800104a:	607b      	str	r3, [r7, #4]
 800104c:	e7fe      	b.n	800104c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800104e:	4b0e      	ldr	r3, [pc, #56]	; (8001088 <vPortValidateInterruptPriority+0x74>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001056:	4b0d      	ldr	r3, [pc, #52]	; (800108c <vPortValidateInterruptPriority+0x78>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	429a      	cmp	r2, r3
 800105c:	d909      	bls.n	8001072 <vPortValidateInterruptPriority+0x5e>
 800105e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001062:	f383 8811 	msr	BASEPRI, r3
 8001066:	f3bf 8f6f 	isb	sy
 800106a:	f3bf 8f4f 	dsb	sy
 800106e:	603b      	str	r3, [r7, #0]
 8001070:	e7fe      	b.n	8001070 <vPortValidateInterruptPriority+0x5c>
	}
 8001072:	bf00      	nop
 8001074:	3714      	adds	r7, #20
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	e000e3f0 	.word	0xe000e3f0
 8001084:	20000098 	.word	0x20000098
 8001088:	e000ed0c 	.word	0xe000ed0c
 800108c:	2000009c 	.word	0x2000009c

08001090 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
void *pvReturn = NULL;
 8001098:	2300      	movs	r3, #0
 800109a:	60fb      	str	r3, [r7, #12]
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	f003 0307 	and.w	r3, r3, #7
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d004      	beq.n	80010b0 <pvPortMalloc+0x20>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	f023 0307 	bic.w	r3, r3, #7
 80010ac:	3308      	adds	r3, #8
 80010ae:	607b      	str	r3, [r7, #4]
		}
	}
	#endif

	vTaskSuspendAll();
 80010b0:	f000 fedc 	bl	8001e6c <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
 80010b4:	4b18      	ldr	r3, [pc, #96]	; (8001118 <pvPortMalloc+0x88>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d105      	bne.n	80010c8 <pvPortMalloc+0x38>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80010bc:	4b17      	ldr	r3, [pc, #92]	; (800111c <pvPortMalloc+0x8c>)
 80010be:	f023 0307 	bic.w	r3, r3, #7
 80010c2:	461a      	mov	r2, r3
 80010c4:	4b14      	ldr	r3, [pc, #80]	; (8001118 <pvPortMalloc+0x88>)
 80010c6:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 80010c8:	4b15      	ldr	r3, [pc, #84]	; (8001120 <pvPortMalloc+0x90>)
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	4413      	add	r3, r2
 80010d0:	f641 32f7 	movw	r2, #7159	; 0x1bf7
 80010d4:	4293      	cmp	r3, r2
 80010d6:	d813      	bhi.n	8001100 <pvPortMalloc+0x70>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
 80010d8:	4b11      	ldr	r3, [pc, #68]	; (8001120 <pvPortMalloc+0x90>)
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	441a      	add	r2, r3
 80010e0:	4b0f      	ldr	r3, [pc, #60]	; (8001120 <pvPortMalloc+0x90>)
 80010e2:	681b      	ldr	r3, [r3, #0]
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d90b      	bls.n	8001100 <pvPortMalloc+0x70>
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
 80010e8:	4b0b      	ldr	r3, [pc, #44]	; (8001118 <pvPortMalloc+0x88>)
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	4b0c      	ldr	r3, [pc, #48]	; (8001120 <pvPortMalloc+0x90>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4413      	add	r3, r2
 80010f2:	60fb      	str	r3, [r7, #12]
			xNextFreeByte += xWantedSize;
 80010f4:	4b0a      	ldr	r3, [pc, #40]	; (8001120 <pvPortMalloc+0x90>)
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	4413      	add	r3, r2
 80010fc:	4a08      	ldr	r2, [pc, #32]	; (8001120 <pvPortMalloc+0x90>)
 80010fe:	6013      	str	r3, [r2, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8001100:	f000 fec2 	bl	8001e88 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d101      	bne.n	800110e <pvPortMalloc+0x7e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800110a:	f003 f819 	bl	8004140 <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
 800110e:	68fb      	ldr	r3, [r7, #12]
}
 8001110:	4618      	mov	r0, r3
 8001112:	3710      	adds	r7, #16
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	20001ca4 	.word	0x20001ca4
 800111c:	200000a8 	.word	0x200000a8
 8001120:	20001ca0 	.word	0x20001ca0

08001124 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8001124:	b480      	push	{r7}
 8001126:	b085      	sub	sp, #20
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d009      	beq.n	8001146 <vPortFree+0x22>
 8001132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001136:	f383 8811 	msr	BASEPRI, r3
 800113a:	f3bf 8f6f 	isb	sy
 800113e:	f3bf 8f4f 	dsb	sy
 8001142:	60fb      	str	r3, [r7, #12]
 8001144:	e7fe      	b.n	8001144 <vPortFree+0x20>
}
 8001146:	bf00      	nop
 8001148:	3714      	adds	r7, #20
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
	...

08001154 <xPortGetFreeHeapSize>:
	xNextFreeByte = ( size_t ) 0;
}
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
	return ( configADJUSTED_HEAP_SIZE - xNextFreeByte );
 8001158:	4b04      	ldr	r3, [pc, #16]	; (800116c <xPortGetFreeHeapSize+0x18>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f5c3 53df 	rsb	r3, r3, #7136	; 0x1be0
 8001160:	3318      	adds	r3, #24
}
 8001162:	4618      	mov	r0, r3
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr
 800116c:	20001ca0 	.word	0x20001ca0

08001170 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d109      	bne.n	8001198 <xQueueGenericReset+0x28>
 8001184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001188:	f383 8811 	msr	BASEPRI, r3
 800118c:	f3bf 8f6f 	isb	sy
 8001190:	f3bf 8f4f 	dsb	sy
 8001194:	60bb      	str	r3, [r7, #8]
 8001196:	e7fe      	b.n	8001196 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8001198:	f7ff fe6a 	bl	8000e70 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	681a      	ldr	r2, [r3, #0]
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011a4:	68f9      	ldr	r1, [r7, #12]
 80011a6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80011a8:	fb01 f303 	mul.w	r3, r1, r3
 80011ac:	441a      	add	r2, r3
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	2200      	movs	r2, #0
 80011b6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011c8:	3b01      	subs	r3, #1
 80011ca:	68f9      	ldr	r1, [r7, #12]
 80011cc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80011ce:	fb01 f303 	mul.w	r3, r1, r3
 80011d2:	441a      	add	r2, r3
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	22ff      	movs	r2, #255	; 0xff
 80011dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	22ff      	movs	r2, #255	; 0xff
 80011e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d114      	bne.n	8001218 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	691b      	ldr	r3, [r3, #16]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d01a      	beq.n	800122c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	3310      	adds	r3, #16
 80011fa:	4618      	mov	r0, r3
 80011fc:	f001 f87a 	bl	80022f4 <xTaskRemoveFromEventList>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d012      	beq.n	800122c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001206:	4b0d      	ldr	r3, [pc, #52]	; (800123c <xQueueGenericReset+0xcc>)
 8001208:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800120c:	601a      	str	r2, [r3, #0]
 800120e:	f3bf 8f4f 	dsb	sy
 8001212:	f3bf 8f6f 	isb	sy
 8001216:	e009      	b.n	800122c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	3310      	adds	r3, #16
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff fc71 	bl	8000b04 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	3324      	adds	r3, #36	; 0x24
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff fc6c 	bl	8000b04 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800122c:	f7ff fe4e 	bl	8000ecc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001230:	2301      	movs	r3, #1
}
 8001232:	4618      	mov	r0, r3
 8001234:	3710      	adds	r7, #16
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	e000ed04 	.word	0xe000ed04

08001240 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001240:	b580      	push	{r7, lr}
 8001242:	b08a      	sub	sp, #40	; 0x28
 8001244:	af02      	add	r7, sp, #8
 8001246:	60f8      	str	r0, [r7, #12]
 8001248:	60b9      	str	r1, [r7, #8]
 800124a:	4613      	mov	r3, r2
 800124c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d109      	bne.n	8001268 <xQueueGenericCreate+0x28>
 8001254:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001258:	f383 8811 	msr	BASEPRI, r3
 800125c:	f3bf 8f6f 	isb	sy
 8001260:	f3bf 8f4f 	dsb	sy
 8001264:	613b      	str	r3, [r7, #16]
 8001266:	e7fe      	b.n	8001266 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d102      	bne.n	8001274 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800126e:	2300      	movs	r3, #0
 8001270:	61fb      	str	r3, [r7, #28]
 8001272:	e004      	b.n	800127e <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	68ba      	ldr	r2, [r7, #8]
 8001278:	fb02 f303 	mul.w	r3, r2, r3
 800127c:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	3348      	adds	r3, #72	; 0x48
 8001282:	4618      	mov	r0, r3
 8001284:	f7ff ff04 	bl	8001090 <pvPortMalloc>
 8001288:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800128a:	69bb      	ldr	r3, [r7, #24]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d00b      	beq.n	80012a8 <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8001290:	69bb      	ldr	r3, [r7, #24]
 8001292:	3348      	adds	r3, #72	; 0x48
 8001294:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001296:	79fa      	ldrb	r2, [r7, #7]
 8001298:	69bb      	ldr	r3, [r7, #24]
 800129a:	9300      	str	r3, [sp, #0]
 800129c:	4613      	mov	r3, r2
 800129e:	697a      	ldr	r2, [r7, #20]
 80012a0:	68b9      	ldr	r1, [r7, #8]
 80012a2:	68f8      	ldr	r0, [r7, #12]
 80012a4:	f000 f805 	bl	80012b2 <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 80012a8:	69bb      	ldr	r3, [r7, #24]
	}
 80012aa:	4618      	mov	r0, r3
 80012ac:	3720      	adds	r7, #32
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80012b2:	b580      	push	{r7, lr}
 80012b4:	b084      	sub	sp, #16
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	60f8      	str	r0, [r7, #12]
 80012ba:	60b9      	str	r1, [r7, #8]
 80012bc:	607a      	str	r2, [r7, #4]
 80012be:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d103      	bne.n	80012ce <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80012c6:	69bb      	ldr	r3, [r7, #24]
 80012c8:	69ba      	ldr	r2, [r7, #24]
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	e002      	b.n	80012d4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	687a      	ldr	r2, [r7, #4]
 80012d2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	68fa      	ldr	r2, [r7, #12]
 80012d8:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80012da:	69bb      	ldr	r3, [r7, #24]
 80012dc:	68ba      	ldr	r2, [r7, #8]
 80012de:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80012e0:	2101      	movs	r1, #1
 80012e2:	69b8      	ldr	r0, [r7, #24]
 80012e4:	f7ff ff44 	bl	8001170 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80012e8:	bf00      	nop
 80012ea:	3710      	adds	r7, #16
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b08e      	sub	sp, #56	; 0x38
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	60f8      	str	r0, [r7, #12]
 80012f8:	60b9      	str	r1, [r7, #8]
 80012fa:	607a      	str	r2, [r7, #4]
 80012fc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80012fe:	2300      	movs	r3, #0
 8001300:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8001306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001308:	2b00      	cmp	r3, #0
 800130a:	d109      	bne.n	8001320 <xQueueGenericSend+0x30>
 800130c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001310:	f383 8811 	msr	BASEPRI, r3
 8001314:	f3bf 8f6f 	isb	sy
 8001318:	f3bf 8f4f 	dsb	sy
 800131c:	62bb      	str	r3, [r7, #40]	; 0x28
 800131e:	e7fe      	b.n	800131e <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d103      	bne.n	800132e <xQueueGenericSend+0x3e>
 8001326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132a:	2b00      	cmp	r3, #0
 800132c:	d101      	bne.n	8001332 <xQueueGenericSend+0x42>
 800132e:	2301      	movs	r3, #1
 8001330:	e000      	b.n	8001334 <xQueueGenericSend+0x44>
 8001332:	2300      	movs	r3, #0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d109      	bne.n	800134c <xQueueGenericSend+0x5c>
 8001338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800133c:	f383 8811 	msr	BASEPRI, r3
 8001340:	f3bf 8f6f 	isb	sy
 8001344:	f3bf 8f4f 	dsb	sy
 8001348:	627b      	str	r3, [r7, #36]	; 0x24
 800134a:	e7fe      	b.n	800134a <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	2b02      	cmp	r3, #2
 8001350:	d103      	bne.n	800135a <xQueueGenericSend+0x6a>
 8001352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001354:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001356:	2b01      	cmp	r3, #1
 8001358:	d101      	bne.n	800135e <xQueueGenericSend+0x6e>
 800135a:	2301      	movs	r3, #1
 800135c:	e000      	b.n	8001360 <xQueueGenericSend+0x70>
 800135e:	2300      	movs	r3, #0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d109      	bne.n	8001378 <xQueueGenericSend+0x88>
 8001364:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001368:	f383 8811 	msr	BASEPRI, r3
 800136c:	f3bf 8f6f 	isb	sy
 8001370:	f3bf 8f4f 	dsb	sy
 8001374:	623b      	str	r3, [r7, #32]
 8001376:	e7fe      	b.n	8001376 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001378:	f001 f978 	bl	800266c <xTaskGetSchedulerState>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d102      	bne.n	8001388 <xQueueGenericSend+0x98>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d101      	bne.n	800138c <xQueueGenericSend+0x9c>
 8001388:	2301      	movs	r3, #1
 800138a:	e000      	b.n	800138e <xQueueGenericSend+0x9e>
 800138c:	2300      	movs	r3, #0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d109      	bne.n	80013a6 <xQueueGenericSend+0xb6>
 8001392:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001396:	f383 8811 	msr	BASEPRI, r3
 800139a:	f3bf 8f6f 	isb	sy
 800139e:	f3bf 8f4f 	dsb	sy
 80013a2:	61fb      	str	r3, [r7, #28]
 80013a4:	e7fe      	b.n	80013a4 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80013a6:	f7ff fd63 	bl	8000e70 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80013aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80013ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013b2:	429a      	cmp	r2, r3
 80013b4:	d302      	bcc.n	80013bc <xQueueGenericSend+0xcc>
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	2b02      	cmp	r3, #2
 80013ba:	d129      	bne.n	8001410 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80013bc:	683a      	ldr	r2, [r7, #0]
 80013be:	68b9      	ldr	r1, [r7, #8]
 80013c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80013c2:	f000 fa35 	bl	8001830 <prvCopyDataToQueue>
 80013c6:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80013c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d010      	beq.n	80013f2 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80013d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013d2:	3324      	adds	r3, #36	; 0x24
 80013d4:	4618      	mov	r0, r3
 80013d6:	f000 ff8d 	bl	80022f4 <xTaskRemoveFromEventList>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d013      	beq.n	8001408 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80013e0:	4b3f      	ldr	r3, [pc, #252]	; (80014e0 <xQueueGenericSend+0x1f0>)
 80013e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	f3bf 8f4f 	dsb	sy
 80013ec:	f3bf 8f6f 	isb	sy
 80013f0:	e00a      	b.n	8001408 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80013f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d007      	beq.n	8001408 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80013f8:	4b39      	ldr	r3, [pc, #228]	; (80014e0 <xQueueGenericSend+0x1f0>)
 80013fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	f3bf 8f4f 	dsb	sy
 8001404:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001408:	f7ff fd60 	bl	8000ecc <vPortExitCritical>
				return pdPASS;
 800140c:	2301      	movs	r3, #1
 800140e:	e063      	b.n	80014d8 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d103      	bne.n	800141e <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001416:	f7ff fd59 	bl	8000ecc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800141a:	2300      	movs	r3, #0
 800141c:	e05c      	b.n	80014d8 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800141e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001420:	2b00      	cmp	r3, #0
 8001422:	d106      	bne.n	8001432 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8001424:	f107 0314 	add.w	r3, r7, #20
 8001428:	4618      	mov	r0, r3
 800142a:	f000 ffc5 	bl	80023b8 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800142e:	2301      	movs	r3, #1
 8001430:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001432:	f7ff fd4b 	bl	8000ecc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001436:	f000 fd19 	bl	8001e6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800143a:	f7ff fd19 	bl	8000e70 <vPortEnterCritical>
 800143e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001440:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001444:	b25b      	sxtb	r3, r3
 8001446:	f1b3 3fff 	cmp.w	r3, #4294967295
 800144a:	d103      	bne.n	8001454 <xQueueGenericSend+0x164>
 800144c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800144e:	2200      	movs	r2, #0
 8001450:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001456:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800145a:	b25b      	sxtb	r3, r3
 800145c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001460:	d103      	bne.n	800146a <xQueueGenericSend+0x17a>
 8001462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001464:	2200      	movs	r2, #0
 8001466:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800146a:	f7ff fd2f 	bl	8000ecc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800146e:	1d3a      	adds	r2, r7, #4
 8001470:	f107 0314 	add.w	r3, r7, #20
 8001474:	4611      	mov	r1, r2
 8001476:	4618      	mov	r0, r3
 8001478:	f000 ffc2 	bl	8002400 <xTaskCheckForTimeOut>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d124      	bne.n	80014cc <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001482:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001484:	f000 facc 	bl	8001a20 <prvIsQueueFull>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d018      	beq.n	80014c0 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800148e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001490:	3310      	adds	r3, #16
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	4611      	mov	r1, r2
 8001496:	4618      	mov	r0, r3
 8001498:	f000 fede 	bl	8002258 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800149c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800149e:	f000 fa57 	bl	8001950 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80014a2:	f000 fcf1 	bl	8001e88 <xTaskResumeAll>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	f47f af7c 	bne.w	80013a6 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 80014ae:	4b0c      	ldr	r3, [pc, #48]	; (80014e0 <xQueueGenericSend+0x1f0>)
 80014b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	f3bf 8f4f 	dsb	sy
 80014ba:	f3bf 8f6f 	isb	sy
 80014be:	e772      	b.n	80013a6 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80014c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80014c2:	f000 fa45 	bl	8001950 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80014c6:	f000 fcdf 	bl	8001e88 <xTaskResumeAll>
 80014ca:	e76c      	b.n	80013a6 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80014cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80014ce:	f000 fa3f 	bl	8001950 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80014d2:	f000 fcd9 	bl	8001e88 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80014d6:	2300      	movs	r3, #0
		}
	}
}
 80014d8:	4618      	mov	r0, r3
 80014da:	3738      	adds	r7, #56	; 0x38
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	e000ed04 	.word	0xe000ed04

080014e4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b08e      	sub	sp, #56	; 0x38
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	60f8      	str	r0, [r7, #12]
 80014ec:	60b9      	str	r1, [r7, #8]
 80014ee:	607a      	str	r2, [r7, #4]
 80014f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80014f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d109      	bne.n	8001510 <xQueueGenericSendFromISR+0x2c>
 80014fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001500:	f383 8811 	msr	BASEPRI, r3
 8001504:	f3bf 8f6f 	isb	sy
 8001508:	f3bf 8f4f 	dsb	sy
 800150c:	627b      	str	r3, [r7, #36]	; 0x24
 800150e:	e7fe      	b.n	800150e <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d103      	bne.n	800151e <xQueueGenericSendFromISR+0x3a>
 8001516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151a:	2b00      	cmp	r3, #0
 800151c:	d101      	bne.n	8001522 <xQueueGenericSendFromISR+0x3e>
 800151e:	2301      	movs	r3, #1
 8001520:	e000      	b.n	8001524 <xQueueGenericSendFromISR+0x40>
 8001522:	2300      	movs	r3, #0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d109      	bne.n	800153c <xQueueGenericSendFromISR+0x58>
 8001528:	f04f 0350 	mov.w	r3, #80	; 0x50
 800152c:	f383 8811 	msr	BASEPRI, r3
 8001530:	f3bf 8f6f 	isb	sy
 8001534:	f3bf 8f4f 	dsb	sy
 8001538:	623b      	str	r3, [r7, #32]
 800153a:	e7fe      	b.n	800153a <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	2b02      	cmp	r3, #2
 8001540:	d103      	bne.n	800154a <xQueueGenericSendFromISR+0x66>
 8001542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001544:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001546:	2b01      	cmp	r3, #1
 8001548:	d101      	bne.n	800154e <xQueueGenericSendFromISR+0x6a>
 800154a:	2301      	movs	r3, #1
 800154c:	e000      	b.n	8001550 <xQueueGenericSendFromISR+0x6c>
 800154e:	2300      	movs	r3, #0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d109      	bne.n	8001568 <xQueueGenericSendFromISR+0x84>
 8001554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001558:	f383 8811 	msr	BASEPRI, r3
 800155c:	f3bf 8f6f 	isb	sy
 8001560:	f3bf 8f4f 	dsb	sy
 8001564:	61fb      	str	r3, [r7, #28]
 8001566:	e7fe      	b.n	8001566 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001568:	f7ff fd54 	bl	8001014 <vPortValidateInterruptPriority>
	__asm volatile
 800156c:	f3ef 8211 	mrs	r2, BASEPRI
 8001570:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001574:	f383 8811 	msr	BASEPRI, r3
 8001578:	f3bf 8f6f 	isb	sy
 800157c:	f3bf 8f4f 	dsb	sy
 8001580:	61ba      	str	r2, [r7, #24]
 8001582:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8001584:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001586:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800158a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800158c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800158e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001590:	429a      	cmp	r2, r3
 8001592:	d302      	bcc.n	800159a <xQueueGenericSendFromISR+0xb6>
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	2b02      	cmp	r3, #2
 8001598:	d12c      	bne.n	80015f4 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800159a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800159c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80015a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80015a4:	683a      	ldr	r2, [r7, #0]
 80015a6:	68b9      	ldr	r1, [r7, #8]
 80015a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80015aa:	f000 f941 	bl	8001830 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80015ae:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80015b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015b6:	d112      	bne.n	80015de <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80015b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d016      	beq.n	80015ee <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80015c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015c2:	3324      	adds	r3, #36	; 0x24
 80015c4:	4618      	mov	r0, r3
 80015c6:	f000 fe95 	bl	80022f4 <xTaskRemoveFromEventList>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d00e      	beq.n	80015ee <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d00b      	beq.n	80015ee <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2201      	movs	r2, #1
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	e007      	b.n	80015ee <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80015de:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80015e2:	3301      	adds	r3, #1
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	b25a      	sxtb	r2, r3
 80015e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80015ee:	2301      	movs	r3, #1
 80015f0:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80015f2:	e001      	b.n	80015f8 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80015f4:	2300      	movs	r3, #0
 80015f6:	637b      	str	r3, [r7, #52]	; 0x34
 80015f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015fa:	613b      	str	r3, [r7, #16]
	__asm volatile
 80015fc:	693b      	ldr	r3, [r7, #16]
 80015fe:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8001602:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8001604:	4618      	mov	r0, r3
 8001606:	3738      	adds	r7, #56	; 0x38
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b08e      	sub	sp, #56	; 0x38
 8001610:	af00      	add	r7, sp, #0
 8001612:	60f8      	str	r0, [r7, #12]
 8001614:	60b9      	str	r1, [r7, #8]
 8001616:	607a      	str	r2, [r7, #4]
 8001618:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800161a:	2300      	movs	r3, #0
 800161c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8001622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001624:	2b00      	cmp	r3, #0
 8001626:	d109      	bne.n	800163c <xQueueGenericReceive+0x30>
	__asm volatile
 8001628:	f04f 0350 	mov.w	r3, #80	; 0x50
 800162c:	f383 8811 	msr	BASEPRI, r3
 8001630:	f3bf 8f6f 	isb	sy
 8001634:	f3bf 8f4f 	dsb	sy
 8001638:	627b      	str	r3, [r7, #36]	; 0x24
 800163a:	e7fe      	b.n	800163a <xQueueGenericReceive+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800163c:	68bb      	ldr	r3, [r7, #8]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d103      	bne.n	800164a <xQueueGenericReceive+0x3e>
 8001642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001646:	2b00      	cmp	r3, #0
 8001648:	d101      	bne.n	800164e <xQueueGenericReceive+0x42>
 800164a:	2301      	movs	r3, #1
 800164c:	e000      	b.n	8001650 <xQueueGenericReceive+0x44>
 800164e:	2300      	movs	r3, #0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d109      	bne.n	8001668 <xQueueGenericReceive+0x5c>
 8001654:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001658:	f383 8811 	msr	BASEPRI, r3
 800165c:	f3bf 8f6f 	isb	sy
 8001660:	f3bf 8f4f 	dsb	sy
 8001664:	623b      	str	r3, [r7, #32]
 8001666:	e7fe      	b.n	8001666 <xQueueGenericReceive+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001668:	f001 f800 	bl	800266c <xTaskGetSchedulerState>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d102      	bne.n	8001678 <xQueueGenericReceive+0x6c>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d101      	bne.n	800167c <xQueueGenericReceive+0x70>
 8001678:	2301      	movs	r3, #1
 800167a:	e000      	b.n	800167e <xQueueGenericReceive+0x72>
 800167c:	2300      	movs	r3, #0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d109      	bne.n	8001696 <xQueueGenericReceive+0x8a>
 8001682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001686:	f383 8811 	msr	BASEPRI, r3
 800168a:	f3bf 8f6f 	isb	sy
 800168e:	f3bf 8f4f 	dsb	sy
 8001692:	61fb      	str	r3, [r7, #28]
 8001694:	e7fe      	b.n	8001694 <xQueueGenericReceive+0x88>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8001696:	f7ff fbeb 	bl	8000e70 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800169a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800169c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800169e:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80016a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d046      	beq.n	8001734 <xQueueGenericReceive+0x128>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 80016a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016a8:	68db      	ldr	r3, [r3, #12]
 80016aa:	62bb      	str	r3, [r7, #40]	; 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80016ac:	68b9      	ldr	r1, [r7, #8]
 80016ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80016b0:	f000 f928 	bl	8001904 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d121      	bne.n	80016fe <xQueueGenericReceive+0xf2>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 80016ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016bc:	1e5a      	subs	r2, r3, #1
 80016be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016c0:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80016c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d104      	bne.n	80016d4 <xQueueGenericReceive+0xc8>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80016ca:	f001 f8e7 	bl	800289c <pvTaskIncrementMutexHeldCount>
 80016ce:	4602      	mov	r2, r0
 80016d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016d2:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80016d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016d6:	691b      	ldr	r3, [r3, #16]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d027      	beq.n	800172c <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80016dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016de:	3310      	adds	r3, #16
 80016e0:	4618      	mov	r0, r3
 80016e2:	f000 fe07 	bl	80022f4 <xTaskRemoveFromEventList>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d01f      	beq.n	800172c <xQueueGenericReceive+0x120>
						{
							queueYIELD_IF_USING_PREEMPTION();
 80016ec:	4b4f      	ldr	r3, [pc, #316]	; (800182c <xQueueGenericReceive+0x220>)
 80016ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	f3bf 8f4f 	dsb	sy
 80016f8:	f3bf 8f6f 	isb	sy
 80016fc:	e016      	b.n	800172c <xQueueGenericReceive+0x120>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 80016fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001700:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001702:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001708:	2b00      	cmp	r3, #0
 800170a:	d00f      	beq.n	800172c <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800170c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800170e:	3324      	adds	r3, #36	; 0x24
 8001710:	4618      	mov	r0, r3
 8001712:	f000 fdef 	bl	80022f4 <xTaskRemoveFromEventList>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d007      	beq.n	800172c <xQueueGenericReceive+0x120>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 800171c:	4b43      	ldr	r3, [pc, #268]	; (800182c <xQueueGenericReceive+0x220>)
 800171e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001722:	601a      	str	r2, [r3, #0]
 8001724:	f3bf 8f4f 	dsb	sy
 8001728:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 800172c:	f7ff fbce 	bl	8000ecc <vPortExitCritical>
				return pdPASS;
 8001730:	2301      	movs	r3, #1
 8001732:	e077      	b.n	8001824 <xQueueGenericReceive+0x218>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d103      	bne.n	8001742 <xQueueGenericReceive+0x136>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800173a:	f7ff fbc7 	bl	8000ecc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800173e:	2300      	movs	r3, #0
 8001740:	e070      	b.n	8001824 <xQueueGenericReceive+0x218>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001742:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001744:	2b00      	cmp	r3, #0
 8001746:	d106      	bne.n	8001756 <xQueueGenericReceive+0x14a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8001748:	f107 0314 	add.w	r3, r7, #20
 800174c:	4618      	mov	r0, r3
 800174e:	f000 fe33 	bl	80023b8 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001752:	2301      	movs	r3, #1
 8001754:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001756:	f7ff fbb9 	bl	8000ecc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800175a:	f000 fb87 	bl	8001e6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800175e:	f7ff fb87 	bl	8000e70 <vPortEnterCritical>
 8001762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001764:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001768:	b25b      	sxtb	r3, r3
 800176a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800176e:	d103      	bne.n	8001778 <xQueueGenericReceive+0x16c>
 8001770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001772:	2200      	movs	r2, #0
 8001774:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001778:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800177a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800177e:	b25b      	sxtb	r3, r3
 8001780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001784:	d103      	bne.n	800178e <xQueueGenericReceive+0x182>
 8001786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001788:	2200      	movs	r2, #0
 800178a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800178e:	f7ff fb9d 	bl	8000ecc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001792:	1d3a      	adds	r2, r7, #4
 8001794:	f107 0314 	add.w	r3, r7, #20
 8001798:	4611      	mov	r1, r2
 800179a:	4618      	mov	r0, r3
 800179c:	f000 fe30 	bl	8002400 <xTaskCheckForTimeOut>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d131      	bne.n	800180a <xQueueGenericReceive+0x1fe>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80017a6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80017a8:	f000 f924 	bl	80019f4 <prvIsQueueEmpty>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d025      	beq.n	80017fe <xQueueGenericReceive+0x1f2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80017b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d108      	bne.n	80017cc <xQueueGenericReceive+0x1c0>
					{
						taskENTER_CRITICAL();
 80017ba:	f7ff fb59 	bl	8000e70 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 80017be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f000 ff70 	bl	80026a8 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 80017c8:	f7ff fb80 	bl	8000ecc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80017cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017ce:	3324      	adds	r3, #36	; 0x24
 80017d0:	687a      	ldr	r2, [r7, #4]
 80017d2:	4611      	mov	r1, r2
 80017d4:	4618      	mov	r0, r3
 80017d6:	f000 fd3f 	bl	8002258 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80017da:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80017dc:	f000 f8b8 	bl	8001950 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80017e0:	f000 fb52 	bl	8001e88 <xTaskResumeAll>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	f47f af55 	bne.w	8001696 <xQueueGenericReceive+0x8a>
				{
					portYIELD_WITHIN_API();
 80017ec:	4b0f      	ldr	r3, [pc, #60]	; (800182c <xQueueGenericReceive+0x220>)
 80017ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	f3bf 8f4f 	dsb	sy
 80017f8:	f3bf 8f6f 	isb	sy
 80017fc:	e74b      	b.n	8001696 <xQueueGenericReceive+0x8a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80017fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001800:	f000 f8a6 	bl	8001950 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001804:	f000 fb40 	bl	8001e88 <xTaskResumeAll>
 8001808:	e745      	b.n	8001696 <xQueueGenericReceive+0x8a>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 800180a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800180c:	f000 f8a0 	bl	8001950 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001810:	f000 fb3a 	bl	8001e88 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001814:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001816:	f000 f8ed 	bl	80019f4 <prvIsQueueEmpty>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	f43f af3a 	beq.w	8001696 <xQueueGenericReceive+0x8a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8001822:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8001824:	4618      	mov	r0, r3
 8001826:	3738      	adds	r7, #56	; 0x38
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	e000ed04 	.word	0xe000ed04

08001830 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b086      	sub	sp, #24
 8001834:	af00      	add	r7, sp, #0
 8001836:	60f8      	str	r0, [r7, #12]
 8001838:	60b9      	str	r1, [r7, #8]
 800183a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800183c:	2300      	movs	r3, #0
 800183e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001844:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184a:	2b00      	cmp	r3, #0
 800184c:	d10d      	bne.n	800186a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d14d      	bne.n	80018f2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	4618      	mov	r0, r3
 800185c:	f000 ff9a 	bl	8002794 <xTaskPriorityDisinherit>
 8001860:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	2200      	movs	r2, #0
 8001866:	605a      	str	r2, [r3, #4]
 8001868:	e043      	b.n	80018f2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d119      	bne.n	80018a4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	6898      	ldr	r0, [r3, #8]
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001878:	461a      	mov	r2, r3
 800187a:	68b9      	ldr	r1, [r7, #8]
 800187c:	f003 f846 	bl	800490c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	689a      	ldr	r2, [r3, #8]
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001888:	441a      	add	r2, r3
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	689a      	ldr	r2, [r3, #8]
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	429a      	cmp	r2, r3
 8001898:	d32b      	bcc.n	80018f2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	609a      	str	r2, [r3, #8]
 80018a2:	e026      	b.n	80018f2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	68d8      	ldr	r0, [r3, #12]
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ac:	461a      	mov	r2, r3
 80018ae:	68b9      	ldr	r1, [r7, #8]
 80018b0:	f003 f82c 	bl	800490c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	68da      	ldr	r2, [r3, #12]
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018bc:	425b      	negs	r3, r3
 80018be:	441a      	add	r2, r3
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	68da      	ldr	r2, [r3, #12]
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d207      	bcs.n	80018e0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	685a      	ldr	r2, [r3, #4]
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d8:	425b      	negs	r3, r3
 80018da:	441a      	add	r2, r3
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d105      	bne.n	80018f2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d002      	beq.n	80018f2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	3b01      	subs	r3, #1
 80018f0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	1c5a      	adds	r2, r3, #1
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80018fa:	697b      	ldr	r3, [r7, #20]
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	3718      	adds	r7, #24
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}

08001904 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001912:	2b00      	cmp	r3, #0
 8001914:	d018      	beq.n	8001948 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	68da      	ldr	r2, [r3, #12]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800191e:	441a      	add	r2, r3
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	68da      	ldr	r2, [r3, #12]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	429a      	cmp	r2, r3
 800192e:	d303      	bcc.n	8001938 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	68d9      	ldr	r1, [r3, #12]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001940:	461a      	mov	r2, r3
 8001942:	6838      	ldr	r0, [r7, #0]
 8001944:	f002 ffe2 	bl	800490c <memcpy>
	}
}
 8001948:	bf00      	nop
 800194a:	3708      	adds	r7, #8
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}

08001950 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b084      	sub	sp, #16
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8001958:	f7ff fa8a 	bl	8000e70 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001962:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001964:	e011      	b.n	800198a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800196a:	2b00      	cmp	r3, #0
 800196c:	d012      	beq.n	8001994 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	3324      	adds	r3, #36	; 0x24
 8001972:	4618      	mov	r0, r3
 8001974:	f000 fcbe 	bl	80022f4 <xTaskRemoveFromEventList>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800197e:	f000 fd9d 	bl	80024bc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8001982:	7bfb      	ldrb	r3, [r7, #15]
 8001984:	3b01      	subs	r3, #1
 8001986:	b2db      	uxtb	r3, r3
 8001988:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800198a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800198e:	2b00      	cmp	r3, #0
 8001990:	dce9      	bgt.n	8001966 <prvUnlockQueue+0x16>
 8001992:	e000      	b.n	8001996 <prvUnlockQueue+0x46>
					break;
 8001994:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	22ff      	movs	r2, #255	; 0xff
 800199a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800199e:	f7ff fa95 	bl	8000ecc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80019a2:	f7ff fa65 	bl	8000e70 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80019ac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80019ae:	e011      	b.n	80019d4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	691b      	ldr	r3, [r3, #16]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d012      	beq.n	80019de <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	3310      	adds	r3, #16
 80019bc:	4618      	mov	r0, r3
 80019be:	f000 fc99 	bl	80022f4 <xTaskRemoveFromEventList>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80019c8:	f000 fd78 	bl	80024bc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80019cc:	7bbb      	ldrb	r3, [r7, #14]
 80019ce:	3b01      	subs	r3, #1
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80019d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	dce9      	bgt.n	80019b0 <prvUnlockQueue+0x60>
 80019dc:	e000      	b.n	80019e0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80019de:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	22ff      	movs	r2, #255	; 0xff
 80019e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80019e8:	f7ff fa70 	bl	8000ecc <vPortExitCritical>
}
 80019ec:	bf00      	nop
 80019ee:	3710      	adds	r7, #16
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b084      	sub	sp, #16
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80019fc:	f7ff fa38 	bl	8000e70 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d102      	bne.n	8001a0e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	60fb      	str	r3, [r7, #12]
 8001a0c:	e001      	b.n	8001a12 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001a12:	f7ff fa5b 	bl	8000ecc <vPortExitCritical>

	return xReturn;
 8001a16:	68fb      	ldr	r3, [r7, #12]
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3710      	adds	r7, #16
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001a28:	f7ff fa22 	bl	8000e70 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d102      	bne.n	8001a3e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	60fb      	str	r3, [r7, #12]
 8001a3c:	e001      	b.n	8001a42 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001a42:	f7ff fa43 	bl	8000ecc <vPortExitCritical>

	return xReturn;
 8001a46:	68fb      	ldr	r3, [r7, #12]
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3710      	adds	r7, #16
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60fb      	str	r3, [r7, #12]
 8001a5e:	e014      	b.n	8001a8a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8001a60:	4a0e      	ldr	r2, [pc, #56]	; (8001a9c <vQueueAddToRegistry+0x4c>)
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d10b      	bne.n	8001a84 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8001a6c:	490b      	ldr	r1, [pc, #44]	; (8001a9c <vQueueAddToRegistry+0x4c>)
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	683a      	ldr	r2, [r7, #0]
 8001a72:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8001a76:	4a09      	ldr	r2, [pc, #36]	; (8001a9c <vQueueAddToRegistry+0x4c>)
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	00db      	lsls	r3, r3, #3
 8001a7c:	4413      	add	r3, r2
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8001a82:	e005      	b.n	8001a90 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	3301      	adds	r3, #1
 8001a88:	60fb      	str	r3, [r7, #12]
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	2b07      	cmp	r3, #7
 8001a8e:	d9e7      	bls.n	8001a60 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8001a90:	bf00      	nop
 8001a92:	3714      	adds	r7, #20
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr
 8001a9c:	20001e1c 	.word	0x20001e1c

08001aa0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b086      	sub	sp, #24
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	60f8      	str	r0, [r7, #12]
 8001aa8:	60b9      	str	r1, [r7, #8]
 8001aaa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8001ab0:	f7ff f9de 	bl	8000e70 <vPortEnterCritical>
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001aba:	b25b      	sxtb	r3, r3
 8001abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ac0:	d103      	bne.n	8001aca <vQueueWaitForMessageRestricted+0x2a>
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001ad0:	b25b      	sxtb	r3, r3
 8001ad2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ad6:	d103      	bne.n	8001ae0 <vQueueWaitForMessageRestricted+0x40>
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	2200      	movs	r2, #0
 8001adc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001ae0:	f7ff f9f4 	bl	8000ecc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d106      	bne.n	8001afa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	3324      	adds	r3, #36	; 0x24
 8001af0:	687a      	ldr	r2, [r7, #4]
 8001af2:	68b9      	ldr	r1, [r7, #8]
 8001af4:	4618      	mov	r0, r3
 8001af6:	f000 fbd3 	bl	80022a0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8001afa:	6978      	ldr	r0, [r7, #20]
 8001afc:	f7ff ff28 	bl	8001950 <prvUnlockQueue>
	}
 8001b00:	bf00      	nop
 8001b02:	3718      	adds	r7, #24
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b08c      	sub	sp, #48	; 0x30
 8001b0c:	af04      	add	r7, sp, #16
 8001b0e:	60f8      	str	r0, [r7, #12]
 8001b10:	60b9      	str	r1, [r7, #8]
 8001b12:	603b      	str	r3, [r7, #0]
 8001b14:	4613      	mov	r3, r2
 8001b16:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001b18:	88fb      	ldrh	r3, [r7, #6]
 8001b1a:	009b      	lsls	r3, r3, #2
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f7ff fab7 	bl	8001090 <pvPortMalloc>
 8001b22:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d00e      	beq.n	8001b48 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8001b2a:	2050      	movs	r0, #80	; 0x50
 8001b2c:	f7ff fab0 	bl	8001090 <pvPortMalloc>
 8001b30:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d003      	beq.n	8001b40 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8001b38:	69fb      	ldr	r3, [r7, #28]
 8001b3a:	697a      	ldr	r2, [r7, #20]
 8001b3c:	631a      	str	r2, [r3, #48]	; 0x30
 8001b3e:	e005      	b.n	8001b4c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001b40:	6978      	ldr	r0, [r7, #20]
 8001b42:	f7ff faef 	bl	8001124 <vPortFree>
 8001b46:	e001      	b.n	8001b4c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8001b4c:	69fb      	ldr	r3, [r7, #28]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d013      	beq.n	8001b7a <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001b52:	88fa      	ldrh	r2, [r7, #6]
 8001b54:	2300      	movs	r3, #0
 8001b56:	9303      	str	r3, [sp, #12]
 8001b58:	69fb      	ldr	r3, [r7, #28]
 8001b5a:	9302      	str	r3, [sp, #8]
 8001b5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b5e:	9301      	str	r3, [sp, #4]
 8001b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b62:	9300      	str	r3, [sp, #0]
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	68b9      	ldr	r1, [r7, #8]
 8001b68:	68f8      	ldr	r0, [r7, #12]
 8001b6a:	f000 f80e 	bl	8001b8a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001b6e:	69f8      	ldr	r0, [r7, #28]
 8001b70:	f000 f892 	bl	8001c98 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001b74:	2301      	movs	r3, #1
 8001b76:	61bb      	str	r3, [r7, #24]
 8001b78:	e002      	b.n	8001b80 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b7e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8001b80:	69bb      	ldr	r3, [r7, #24]
	}
 8001b82:	4618      	mov	r0, r3
 8001b84:	3720      	adds	r7, #32
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}

08001b8a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	b088      	sub	sp, #32
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	60f8      	str	r0, [r7, #12]
 8001b92:	60b9      	str	r1, [r7, #8]
 8001b94:	607a      	str	r2, [r7, #4]
 8001b96:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8001b98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b9a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	21a5      	movs	r1, #165	; 0xa5
 8001ba4:	f002 febd 	bl	8004922 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001ba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001baa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001bb2:	3b01      	subs	r3, #1
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	4413      	add	r3, r2
 8001bb8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001bba:	69bb      	ldr	r3, [r7, #24]
 8001bbc:	f023 0307 	bic.w	r3, r3, #7
 8001bc0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001bc2:	69bb      	ldr	r3, [r7, #24]
 8001bc4:	f003 0307 	and.w	r3, r3, #7
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d009      	beq.n	8001be0 <prvInitialiseNewTask+0x56>
 8001bcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bd0:	f383 8811 	msr	BASEPRI, r3
 8001bd4:	f3bf 8f6f 	isb	sy
 8001bd8:	f3bf 8f4f 	dsb	sy
 8001bdc:	617b      	str	r3, [r7, #20]
 8001bde:	e7fe      	b.n	8001bde <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001be0:	2300      	movs	r3, #0
 8001be2:	61fb      	str	r3, [r7, #28]
 8001be4:	e012      	b.n	8001c0c <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001be6:	68ba      	ldr	r2, [r7, #8]
 8001be8:	69fb      	ldr	r3, [r7, #28]
 8001bea:	4413      	add	r3, r2
 8001bec:	7819      	ldrb	r1, [r3, #0]
 8001bee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001bf0:	69fb      	ldr	r3, [r7, #28]
 8001bf2:	4413      	add	r3, r2
 8001bf4:	3334      	adds	r3, #52	; 0x34
 8001bf6:	460a      	mov	r2, r1
 8001bf8:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8001bfa:	68ba      	ldr	r2, [r7, #8]
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	4413      	add	r3, r2
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d006      	beq.n	8001c14 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	3301      	adds	r3, #1
 8001c0a:	61fb      	str	r3, [r7, #28]
 8001c0c:	69fb      	ldr	r3, [r7, #28]
 8001c0e:	2b09      	cmp	r3, #9
 8001c10:	d9e9      	bls.n	8001be6 <prvInitialiseNewTask+0x5c>
 8001c12:	e000      	b.n	8001c16 <prvInitialiseNewTask+0x8c>
		{
			break;
 8001c14:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c18:	2200      	movs	r2, #0
 8001c1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c20:	2b04      	cmp	r3, #4
 8001c22:	d901      	bls.n	8001c28 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001c24:	2304      	movs	r3, #4
 8001c26:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8001c28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c2c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8001c2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c32:	641a      	str	r2, [r3, #64]	; 0x40
		pxNewTCB->uxMutexesHeld = 0;
 8001c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c36:	2200      	movs	r2, #0
 8001c38:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001c3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c3c:	3304      	adds	r3, #4
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7fe ff80 	bl	8000b44 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001c44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c46:	3318      	adds	r3, #24
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7fe ff7b 	bl	8000b44 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001c4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c52:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c56:	f1c3 0205 	rsb	r2, r3, #5
 8001c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c5c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c62:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8001c64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c66:	2200      	movs	r2, #0
 8001c68:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001c72:	683a      	ldr	r2, [r7, #0]
 8001c74:	68f9      	ldr	r1, [r7, #12]
 8001c76:	69b8      	ldr	r0, [r7, #24]
 8001c78:	f7fe fff8 	bl	8000c6c <pxPortInitialiseStack>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c80:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8001c82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d002      	beq.n	8001c8e <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001c88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c8c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001c8e:	bf00      	nop
 8001c90:	3720      	adds	r7, #32
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
	...

08001c98 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001ca0:	f7ff f8e6 	bl	8000e70 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001ca4:	4b2a      	ldr	r3, [pc, #168]	; (8001d50 <prvAddNewTaskToReadyList+0xb8>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	3301      	adds	r3, #1
 8001caa:	4a29      	ldr	r2, [pc, #164]	; (8001d50 <prvAddNewTaskToReadyList+0xb8>)
 8001cac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8001cae:	4b29      	ldr	r3, [pc, #164]	; (8001d54 <prvAddNewTaskToReadyList+0xbc>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d109      	bne.n	8001cca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8001cb6:	4a27      	ldr	r2, [pc, #156]	; (8001d54 <prvAddNewTaskToReadyList+0xbc>)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001cbc:	4b24      	ldr	r3, [pc, #144]	; (8001d50 <prvAddNewTaskToReadyList+0xb8>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d110      	bne.n	8001ce6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001cc4:	f000 fc20 	bl	8002508 <prvInitialiseTaskLists>
 8001cc8:	e00d      	b.n	8001ce6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8001cca:	4b23      	ldr	r3, [pc, #140]	; (8001d58 <prvAddNewTaskToReadyList+0xc0>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d109      	bne.n	8001ce6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001cd2:	4b20      	ldr	r3, [pc, #128]	; (8001d54 <prvAddNewTaskToReadyList+0xbc>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d802      	bhi.n	8001ce6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001ce0:	4a1c      	ldr	r2, [pc, #112]	; (8001d54 <prvAddNewTaskToReadyList+0xbc>)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8001ce6:	4b1d      	ldr	r3, [pc, #116]	; (8001d5c <prvAddNewTaskToReadyList+0xc4>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	3301      	adds	r3, #1
 8001cec:	4a1b      	ldr	r2, [pc, #108]	; (8001d5c <prvAddNewTaskToReadyList+0xc4>)
 8001cee:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	409a      	lsls	r2, r3
 8001cf8:	4b19      	ldr	r3, [pc, #100]	; (8001d60 <prvAddNewTaskToReadyList+0xc8>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	4a18      	ldr	r2, [pc, #96]	; (8001d60 <prvAddNewTaskToReadyList+0xc8>)
 8001d00:	6013      	str	r3, [r2, #0]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d06:	4613      	mov	r3, r2
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	4413      	add	r3, r2
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	4a15      	ldr	r2, [pc, #84]	; (8001d64 <prvAddNewTaskToReadyList+0xcc>)
 8001d10:	441a      	add	r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	3304      	adds	r3, #4
 8001d16:	4619      	mov	r1, r3
 8001d18:	4610      	mov	r0, r2
 8001d1a:	f7fe ff20 	bl	8000b5e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8001d1e:	f7ff f8d5 	bl	8000ecc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8001d22:	4b0d      	ldr	r3, [pc, #52]	; (8001d58 <prvAddNewTaskToReadyList+0xc0>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d00e      	beq.n	8001d48 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001d2a:	4b0a      	ldr	r3, [pc, #40]	; (8001d54 <prvAddNewTaskToReadyList+0xbc>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d207      	bcs.n	8001d48 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8001d38:	4b0b      	ldr	r3, [pc, #44]	; (8001d68 <prvAddNewTaskToReadyList+0xd0>)
 8001d3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d3e:	601a      	str	r2, [r3, #0]
 8001d40:	f3bf 8f4f 	dsb	sy
 8001d44:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001d48:	bf00      	nop
 8001d4a:	3708      	adds	r7, #8
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	20001d80 	.word	0x20001d80
 8001d54:	20001ca8 	.word	0x20001ca8
 8001d58:	20001d8c 	.word	0x20001d8c
 8001d5c:	20001d9c 	.word	0x20001d9c
 8001d60:	20001d88 	.word	0x20001d88
 8001d64:	20001cac 	.word	0x20001cac
 8001d68:	e000ed04 	.word	0xe000ed04

08001d6c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8001d74:	2300      	movs	r3, #0
 8001d76:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d016      	beq.n	8001dac <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8001d7e:	4b13      	ldr	r3, [pc, #76]	; (8001dcc <vTaskDelay+0x60>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d009      	beq.n	8001d9a <vTaskDelay+0x2e>
 8001d86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d8a:	f383 8811 	msr	BASEPRI, r3
 8001d8e:	f3bf 8f6f 	isb	sy
 8001d92:	f3bf 8f4f 	dsb	sy
 8001d96:	60bb      	str	r3, [r7, #8]
 8001d98:	e7fe      	b.n	8001d98 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8001d9a:	f000 f867 	bl	8001e6c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001d9e:	2100      	movs	r1, #0
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	f000 fe77 	bl	8002a94 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8001da6:	f000 f86f 	bl	8001e88 <xTaskResumeAll>
 8001daa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d107      	bne.n	8001dc2 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8001db2:	4b07      	ldr	r3, [pc, #28]	; (8001dd0 <vTaskDelay+0x64>)
 8001db4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001db8:	601a      	str	r2, [r3, #0]
 8001dba:	f3bf 8f4f 	dsb	sy
 8001dbe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8001dc2:	bf00      	nop
 8001dc4:	3710      	adds	r7, #16
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	20001da8 	.word	0x20001da8
 8001dd0:	e000ed04 	.word	0xe000ed04

08001dd4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8001dda:	4b1e      	ldr	r3, [pc, #120]	; (8001e54 <vTaskStartScheduler+0x80>)
 8001ddc:	9301      	str	r3, [sp, #4]
 8001dde:	2300      	movs	r3, #0
 8001de0:	9300      	str	r3, [sp, #0]
 8001de2:	2300      	movs	r3, #0
 8001de4:	2282      	movs	r2, #130	; 0x82
 8001de6:	491c      	ldr	r1, [pc, #112]	; (8001e58 <vTaskStartScheduler+0x84>)
 8001de8:	481c      	ldr	r0, [pc, #112]	; (8001e5c <vTaskStartScheduler+0x88>)
 8001dea:	f7ff fe8d 	bl	8001b08 <xTaskCreate>
 8001dee:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d102      	bne.n	8001dfc <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 8001df6:	f000 feb3 	bl	8002b60 <xTimerCreateTimerTask>
 8001dfa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d115      	bne.n	8001e2e <vTaskStartScheduler+0x5a>
 8001e02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e06:	f383 8811 	msr	BASEPRI, r3
 8001e0a:	f3bf 8f6f 	isb	sy
 8001e0e:	f3bf 8f4f 	dsb	sy
 8001e12:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8001e14:	4b12      	ldr	r3, [pc, #72]	; (8001e60 <vTaskStartScheduler+0x8c>)
 8001e16:	f04f 32ff 	mov.w	r2, #4294967295
 8001e1a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001e1c:	4b11      	ldr	r3, [pc, #68]	; (8001e64 <vTaskStartScheduler+0x90>)
 8001e1e:	2201      	movs	r2, #1
 8001e20:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8001e22:	4b11      	ldr	r3, [pc, #68]	; (8001e68 <vTaskStartScheduler+0x94>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8001e28:	f7fe ff96 	bl	8000d58 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001e2c:	e00d      	b.n	8001e4a <vTaskStartScheduler+0x76>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e34:	d109      	bne.n	8001e4a <vTaskStartScheduler+0x76>
 8001e36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e3a:	f383 8811 	msr	BASEPRI, r3
 8001e3e:	f3bf 8f6f 	isb	sy
 8001e42:	f3bf 8f4f 	dsb	sy
 8001e46:	607b      	str	r3, [r7, #4]
 8001e48:	e7fe      	b.n	8001e48 <vTaskStartScheduler+0x74>
}
 8001e4a:	bf00      	nop
 8001e4c:	3710      	adds	r7, #16
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	20001da4 	.word	0x20001da4
 8001e58:	08004a98 	.word	0x08004a98
 8001e5c:	080024d5 	.word	0x080024d5
 8001e60:	20001da0 	.word	0x20001da0
 8001e64:	20001d8c 	.word	0x20001d8c
 8001e68:	20001d84 	.word	0x20001d84

08001e6c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8001e70:	4b04      	ldr	r3, [pc, #16]	; (8001e84 <vTaskSuspendAll+0x18>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	3301      	adds	r3, #1
 8001e76:	4a03      	ldr	r2, [pc, #12]	; (8001e84 <vTaskSuspendAll+0x18>)
 8001e78:	6013      	str	r3, [r2, #0]
}
 8001e7a:	bf00      	nop
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr
 8001e84:	20001da8 	.word	0x20001da8

08001e88 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b084      	sub	sp, #16
 8001e8c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001e92:	2300      	movs	r3, #0
 8001e94:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001e96:	4b41      	ldr	r3, [pc, #260]	; (8001f9c <xTaskResumeAll+0x114>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d109      	bne.n	8001eb2 <xTaskResumeAll+0x2a>
 8001e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ea2:	f383 8811 	msr	BASEPRI, r3
 8001ea6:	f3bf 8f6f 	isb	sy
 8001eaa:	f3bf 8f4f 	dsb	sy
 8001eae:	603b      	str	r3, [r7, #0]
 8001eb0:	e7fe      	b.n	8001eb0 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001eb2:	f7fe ffdd 	bl	8000e70 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001eb6:	4b39      	ldr	r3, [pc, #228]	; (8001f9c <xTaskResumeAll+0x114>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	3b01      	subs	r3, #1
 8001ebc:	4a37      	ldr	r2, [pc, #220]	; (8001f9c <xTaskResumeAll+0x114>)
 8001ebe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001ec0:	4b36      	ldr	r3, [pc, #216]	; (8001f9c <xTaskResumeAll+0x114>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d161      	bne.n	8001f8c <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001ec8:	4b35      	ldr	r3, [pc, #212]	; (8001fa0 <xTaskResumeAll+0x118>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d05d      	beq.n	8001f8c <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001ed0:	e02e      	b.n	8001f30 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001ed2:	4b34      	ldr	r3, [pc, #208]	; (8001fa4 <xTaskResumeAll+0x11c>)
 8001ed4:	68db      	ldr	r3, [r3, #12]
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	3318      	adds	r3, #24
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f7fe fe9a 	bl	8000c18 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	3304      	adds	r3, #4
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7fe fe95 	bl	8000c18 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	409a      	lsls	r2, r3
 8001ef6:	4b2c      	ldr	r3, [pc, #176]	; (8001fa8 <xTaskResumeAll+0x120>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	4a2a      	ldr	r2, [pc, #168]	; (8001fa8 <xTaskResumeAll+0x120>)
 8001efe:	6013      	str	r3, [r2, #0]
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f04:	4613      	mov	r3, r2
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	4413      	add	r3, r2
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	4a27      	ldr	r2, [pc, #156]	; (8001fac <xTaskResumeAll+0x124>)
 8001f0e:	441a      	add	r2, r3
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	3304      	adds	r3, #4
 8001f14:	4619      	mov	r1, r3
 8001f16:	4610      	mov	r0, r2
 8001f18:	f7fe fe21 	bl	8000b5e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f20:	4b23      	ldr	r3, [pc, #140]	; (8001fb0 <xTaskResumeAll+0x128>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d302      	bcc.n	8001f30 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8001f2a:	4b22      	ldr	r3, [pc, #136]	; (8001fb4 <xTaskResumeAll+0x12c>)
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001f30:	4b1c      	ldr	r3, [pc, #112]	; (8001fa4 <xTaskResumeAll+0x11c>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d1cc      	bne.n	8001ed2 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8001f3e:	f000 fb6f 	bl	8002620 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8001f42:	4b1d      	ldr	r3, [pc, #116]	; (8001fb8 <xTaskResumeAll+0x130>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d010      	beq.n	8001f70 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8001f4e:	f000 f847 	bl	8001fe0 <xTaskIncrementTick>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d002      	beq.n	8001f5e <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8001f58:	4b16      	ldr	r3, [pc, #88]	; (8001fb4 <xTaskResumeAll+0x12c>)
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	3b01      	subs	r3, #1
 8001f62:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d1f1      	bne.n	8001f4e <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8001f6a:	4b13      	ldr	r3, [pc, #76]	; (8001fb8 <xTaskResumeAll+0x130>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001f70:	4b10      	ldr	r3, [pc, #64]	; (8001fb4 <xTaskResumeAll+0x12c>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d009      	beq.n	8001f8c <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8001f7c:	4b0f      	ldr	r3, [pc, #60]	; (8001fbc <xTaskResumeAll+0x134>)
 8001f7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001f82:	601a      	str	r2, [r3, #0]
 8001f84:	f3bf 8f4f 	dsb	sy
 8001f88:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8001f8c:	f7fe ff9e 	bl	8000ecc <vPortExitCritical>

	return xAlreadyYielded;
 8001f90:	68bb      	ldr	r3, [r7, #8]
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3710      	adds	r7, #16
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	20001da8 	.word	0x20001da8
 8001fa0:	20001d80 	.word	0x20001d80
 8001fa4:	20001d40 	.word	0x20001d40
 8001fa8:	20001d88 	.word	0x20001d88
 8001fac:	20001cac 	.word	0x20001cac
 8001fb0:	20001ca8 	.word	0x20001ca8
 8001fb4:	20001d94 	.word	0x20001d94
 8001fb8:	20001d90 	.word	0x20001d90
 8001fbc:	e000ed04 	.word	0xe000ed04

08001fc0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8001fc6:	4b05      	ldr	r3, [pc, #20]	; (8001fdc <xTaskGetTickCount+0x1c>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8001fcc:	687b      	ldr	r3, [r7, #4]
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	20001d84 	.word	0x20001d84

08001fe0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b086      	sub	sp, #24
 8001fe4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001fea:	4b50      	ldr	r3, [pc, #320]	; (800212c <xTaskIncrementTick+0x14c>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	f040 808c 	bne.w	800210c <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8001ff4:	4b4e      	ldr	r3, [pc, #312]	; (8002130 <xTaskIncrementTick+0x150>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8001ffc:	4a4c      	ldr	r2, [pc, #304]	; (8002130 <xTaskIncrementTick+0x150>)
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d11f      	bne.n	8002048 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8002008:	4b4a      	ldr	r3, [pc, #296]	; (8002134 <xTaskIncrementTick+0x154>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d009      	beq.n	8002026 <xTaskIncrementTick+0x46>
 8002012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002016:	f383 8811 	msr	BASEPRI, r3
 800201a:	f3bf 8f6f 	isb	sy
 800201e:	f3bf 8f4f 	dsb	sy
 8002022:	603b      	str	r3, [r7, #0]
 8002024:	e7fe      	b.n	8002024 <xTaskIncrementTick+0x44>
 8002026:	4b43      	ldr	r3, [pc, #268]	; (8002134 <xTaskIncrementTick+0x154>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	60fb      	str	r3, [r7, #12]
 800202c:	4b42      	ldr	r3, [pc, #264]	; (8002138 <xTaskIncrementTick+0x158>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a40      	ldr	r2, [pc, #256]	; (8002134 <xTaskIncrementTick+0x154>)
 8002032:	6013      	str	r3, [r2, #0]
 8002034:	4a40      	ldr	r2, [pc, #256]	; (8002138 <xTaskIncrementTick+0x158>)
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	6013      	str	r3, [r2, #0]
 800203a:	4b40      	ldr	r3, [pc, #256]	; (800213c <xTaskIncrementTick+0x15c>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	3301      	adds	r3, #1
 8002040:	4a3e      	ldr	r2, [pc, #248]	; (800213c <xTaskIncrementTick+0x15c>)
 8002042:	6013      	str	r3, [r2, #0]
 8002044:	f000 faec 	bl	8002620 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002048:	4b3d      	ldr	r3, [pc, #244]	; (8002140 <xTaskIncrementTick+0x160>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	693a      	ldr	r2, [r7, #16]
 800204e:	429a      	cmp	r2, r3
 8002050:	d34d      	bcc.n	80020ee <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002052:	4b38      	ldr	r3, [pc, #224]	; (8002134 <xTaskIncrementTick+0x154>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d101      	bne.n	8002060 <xTaskIncrementTick+0x80>
 800205c:	2301      	movs	r3, #1
 800205e:	e000      	b.n	8002062 <xTaskIncrementTick+0x82>
 8002060:	2300      	movs	r3, #0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d004      	beq.n	8002070 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002066:	4b36      	ldr	r3, [pc, #216]	; (8002140 <xTaskIncrementTick+0x160>)
 8002068:	f04f 32ff 	mov.w	r2, #4294967295
 800206c:	601a      	str	r2, [r3, #0]
					break;
 800206e:	e03e      	b.n	80020ee <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002070:	4b30      	ldr	r3, [pc, #192]	; (8002134 <xTaskIncrementTick+0x154>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	68db      	ldr	r3, [r3, #12]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002080:	693a      	ldr	r2, [r7, #16]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	429a      	cmp	r2, r3
 8002086:	d203      	bcs.n	8002090 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002088:	4a2d      	ldr	r2, [pc, #180]	; (8002140 <xTaskIncrementTick+0x160>)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6013      	str	r3, [r2, #0]
						break;
 800208e:	e02e      	b.n	80020ee <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	3304      	adds	r3, #4
 8002094:	4618      	mov	r0, r3
 8002096:	f7fe fdbf 	bl	8000c18 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d004      	beq.n	80020ac <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	3318      	adds	r3, #24
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7fe fdb6 	bl	8000c18 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020b0:	2201      	movs	r2, #1
 80020b2:	409a      	lsls	r2, r3
 80020b4:	4b23      	ldr	r3, [pc, #140]	; (8002144 <xTaskIncrementTick+0x164>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	4a22      	ldr	r2, [pc, #136]	; (8002144 <xTaskIncrementTick+0x164>)
 80020bc:	6013      	str	r3, [r2, #0]
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020c2:	4613      	mov	r3, r2
 80020c4:	009b      	lsls	r3, r3, #2
 80020c6:	4413      	add	r3, r2
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	4a1f      	ldr	r2, [pc, #124]	; (8002148 <xTaskIncrementTick+0x168>)
 80020cc:	441a      	add	r2, r3
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	3304      	adds	r3, #4
 80020d2:	4619      	mov	r1, r3
 80020d4:	4610      	mov	r0, r2
 80020d6:	f7fe fd42 	bl	8000b5e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020de:	4b1b      	ldr	r3, [pc, #108]	; (800214c <xTaskIncrementTick+0x16c>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020e4:	429a      	cmp	r2, r3
 80020e6:	d3b4      	bcc.n	8002052 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80020e8:	2301      	movs	r3, #1
 80020ea:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80020ec:	e7b1      	b.n	8002052 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80020ee:	4b17      	ldr	r3, [pc, #92]	; (800214c <xTaskIncrementTick+0x16c>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020f4:	4914      	ldr	r1, [pc, #80]	; (8002148 <xTaskIncrementTick+0x168>)
 80020f6:	4613      	mov	r3, r2
 80020f8:	009b      	lsls	r3, r3, #2
 80020fa:	4413      	add	r3, r2
 80020fc:	009b      	lsls	r3, r3, #2
 80020fe:	440b      	add	r3, r1
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	2b01      	cmp	r3, #1
 8002104:	d907      	bls.n	8002116 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8002106:	2301      	movs	r3, #1
 8002108:	617b      	str	r3, [r7, #20]
 800210a:	e004      	b.n	8002116 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800210c:	4b10      	ldr	r3, [pc, #64]	; (8002150 <xTaskIncrementTick+0x170>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	3301      	adds	r3, #1
 8002112:	4a0f      	ldr	r2, [pc, #60]	; (8002150 <xTaskIncrementTick+0x170>)
 8002114:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002116:	4b0f      	ldr	r3, [pc, #60]	; (8002154 <xTaskIncrementTick+0x174>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800211e:	2301      	movs	r3, #1
 8002120:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8002122:	697b      	ldr	r3, [r7, #20]
}
 8002124:	4618      	mov	r0, r3
 8002126:	3718      	adds	r7, #24
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	20001da8 	.word	0x20001da8
 8002130:	20001d84 	.word	0x20001d84
 8002134:	20001d38 	.word	0x20001d38
 8002138:	20001d3c 	.word	0x20001d3c
 800213c:	20001d98 	.word	0x20001d98
 8002140:	20001da0 	.word	0x20001da0
 8002144:	20001d88 	.word	0x20001d88
 8002148:	20001cac 	.word	0x20001cac
 800214c:	20001ca8 	.word	0x20001ca8
 8002150:	20001d90 	.word	0x20001d90
 8002154:	20001d94 	.word	0x20001d94

08002158 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b088      	sub	sp, #32
 800215c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800215e:	4b39      	ldr	r3, [pc, #228]	; (8002244 <vTaskSwitchContext+0xec>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d003      	beq.n	800216e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002166:	4b38      	ldr	r3, [pc, #224]	; (8002248 <vTaskSwitchContext+0xf0>)
 8002168:	2201      	movs	r2, #1
 800216a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800216c:	e065      	b.n	800223a <vTaskSwitchContext+0xe2>
		xYieldPending = pdFALSE;
 800216e:	4b36      	ldr	r3, [pc, #216]	; (8002248 <vTaskSwitchContext+0xf0>)
 8002170:	2200      	movs	r2, #0
 8002172:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8002174:	4b35      	ldr	r3, [pc, #212]	; (800224c <vTaskSwitchContext+0xf4>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217a:	61fb      	str	r3, [r7, #28]
 800217c:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8002180:	61bb      	str	r3, [r7, #24]
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	69bb      	ldr	r3, [r7, #24]
 8002188:	429a      	cmp	r2, r3
 800218a:	d111      	bne.n	80021b0 <vTaskSwitchContext+0x58>
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	3304      	adds	r3, #4
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	69bb      	ldr	r3, [r7, #24]
 8002194:	429a      	cmp	r2, r3
 8002196:	d10b      	bne.n	80021b0 <vTaskSwitchContext+0x58>
 8002198:	69fb      	ldr	r3, [r7, #28]
 800219a:	3308      	adds	r3, #8
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	69bb      	ldr	r3, [r7, #24]
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d105      	bne.n	80021b0 <vTaskSwitchContext+0x58>
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	330c      	adds	r3, #12
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	69bb      	ldr	r3, [r7, #24]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d008      	beq.n	80021c2 <vTaskSwitchContext+0x6a>
 80021b0:	4b26      	ldr	r3, [pc, #152]	; (800224c <vTaskSwitchContext+0xf4>)
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	4b25      	ldr	r3, [pc, #148]	; (800224c <vTaskSwitchContext+0xf4>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	3334      	adds	r3, #52	; 0x34
 80021ba:	4619      	mov	r1, r3
 80021bc:	4610      	mov	r0, r2
 80021be:	f001 ffc7 	bl	8004150 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80021c2:	4b23      	ldr	r3, [pc, #140]	; (8002250 <vTaskSwitchContext+0xf8>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	fab3 f383 	clz	r3, r3
 80021ce:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80021d0:	7afb      	ldrb	r3, [r7, #11]
 80021d2:	f1c3 031f 	rsb	r3, r3, #31
 80021d6:	617b      	str	r3, [r7, #20]
 80021d8:	491e      	ldr	r1, [pc, #120]	; (8002254 <vTaskSwitchContext+0xfc>)
 80021da:	697a      	ldr	r2, [r7, #20]
 80021dc:	4613      	mov	r3, r2
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	4413      	add	r3, r2
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	440b      	add	r3, r1
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d109      	bne.n	8002200 <vTaskSwitchContext+0xa8>
	__asm volatile
 80021ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021f0:	f383 8811 	msr	BASEPRI, r3
 80021f4:	f3bf 8f6f 	isb	sy
 80021f8:	f3bf 8f4f 	dsb	sy
 80021fc:	607b      	str	r3, [r7, #4]
 80021fe:	e7fe      	b.n	80021fe <vTaskSwitchContext+0xa6>
 8002200:	697a      	ldr	r2, [r7, #20]
 8002202:	4613      	mov	r3, r2
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	4413      	add	r3, r2
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	4a12      	ldr	r2, [pc, #72]	; (8002254 <vTaskSwitchContext+0xfc>)
 800220c:	4413      	add	r3, r2
 800220e:	613b      	str	r3, [r7, #16]
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	685a      	ldr	r2, [r3, #4]
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	605a      	str	r2, [r3, #4]
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	685a      	ldr	r2, [r3, #4]
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	3308      	adds	r3, #8
 8002222:	429a      	cmp	r2, r3
 8002224:	d104      	bne.n	8002230 <vTaskSwitchContext+0xd8>
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	685a      	ldr	r2, [r3, #4]
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	605a      	str	r2, [r3, #4]
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	68db      	ldr	r3, [r3, #12]
 8002236:	4a05      	ldr	r2, [pc, #20]	; (800224c <vTaskSwitchContext+0xf4>)
 8002238:	6013      	str	r3, [r2, #0]
}
 800223a:	bf00      	nop
 800223c:	3720      	adds	r7, #32
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	20001da8 	.word	0x20001da8
 8002248:	20001d94 	.word	0x20001d94
 800224c:	20001ca8 	.word	0x20001ca8
 8002250:	20001d88 	.word	0x20001d88
 8002254:	20001cac 	.word	0x20001cac

08002258 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d109      	bne.n	800227c <vTaskPlaceOnEventList+0x24>
 8002268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800226c:	f383 8811 	msr	BASEPRI, r3
 8002270:	f3bf 8f6f 	isb	sy
 8002274:	f3bf 8f4f 	dsb	sy
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	e7fe      	b.n	800227a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800227c:	4b07      	ldr	r3, [pc, #28]	; (800229c <vTaskPlaceOnEventList+0x44>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	3318      	adds	r3, #24
 8002282:	4619      	mov	r1, r3
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f7fe fc8e 	bl	8000ba6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800228a:	2101      	movs	r1, #1
 800228c:	6838      	ldr	r0, [r7, #0]
 800228e:	f000 fc01 	bl	8002a94 <prvAddCurrentTaskToDelayedList>
}
 8002292:	bf00      	nop
 8002294:	3710      	adds	r7, #16
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	20001ca8 	.word	0x20001ca8

080022a0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b086      	sub	sp, #24
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	60f8      	str	r0, [r7, #12]
 80022a8:	60b9      	str	r1, [r7, #8]
 80022aa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d109      	bne.n	80022c6 <vTaskPlaceOnEventListRestricted+0x26>
 80022b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022b6:	f383 8811 	msr	BASEPRI, r3
 80022ba:	f3bf 8f6f 	isb	sy
 80022be:	f3bf 8f4f 	dsb	sy
 80022c2:	617b      	str	r3, [r7, #20]
 80022c4:	e7fe      	b.n	80022c4 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80022c6:	4b0a      	ldr	r3, [pc, #40]	; (80022f0 <vTaskPlaceOnEventListRestricted+0x50>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	3318      	adds	r3, #24
 80022cc:	4619      	mov	r1, r3
 80022ce:	68f8      	ldr	r0, [r7, #12]
 80022d0:	f7fe fc45 	bl	8000b5e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d002      	beq.n	80022e0 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 80022da:	f04f 33ff 	mov.w	r3, #4294967295
 80022de:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80022e0:	6879      	ldr	r1, [r7, #4]
 80022e2:	68b8      	ldr	r0, [r7, #8]
 80022e4:	f000 fbd6 	bl	8002a94 <prvAddCurrentTaskToDelayedList>
	}
 80022e8:	bf00      	nop
 80022ea:	3718      	adds	r7, #24
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	20001ca8 	.word	0x20001ca8

080022f4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b086      	sub	sp, #24
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	68db      	ldr	r3, [r3, #12]
 8002302:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d109      	bne.n	800231e <xTaskRemoveFromEventList+0x2a>
 800230a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800230e:	f383 8811 	msr	BASEPRI, r3
 8002312:	f3bf 8f6f 	isb	sy
 8002316:	f3bf 8f4f 	dsb	sy
 800231a:	60fb      	str	r3, [r7, #12]
 800231c:	e7fe      	b.n	800231c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	3318      	adds	r3, #24
 8002322:	4618      	mov	r0, r3
 8002324:	f7fe fc78 	bl	8000c18 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002328:	4b1d      	ldr	r3, [pc, #116]	; (80023a0 <xTaskRemoveFromEventList+0xac>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d11c      	bne.n	800236a <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	3304      	adds	r3, #4
 8002334:	4618      	mov	r0, r3
 8002336:	f7fe fc6f 	bl	8000c18 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800233e:	2201      	movs	r2, #1
 8002340:	409a      	lsls	r2, r3
 8002342:	4b18      	ldr	r3, [pc, #96]	; (80023a4 <xTaskRemoveFromEventList+0xb0>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4313      	orrs	r3, r2
 8002348:	4a16      	ldr	r2, [pc, #88]	; (80023a4 <xTaskRemoveFromEventList+0xb0>)
 800234a:	6013      	str	r3, [r2, #0]
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002350:	4613      	mov	r3, r2
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	4413      	add	r3, r2
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	4a13      	ldr	r2, [pc, #76]	; (80023a8 <xTaskRemoveFromEventList+0xb4>)
 800235a:	441a      	add	r2, r3
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	3304      	adds	r3, #4
 8002360:	4619      	mov	r1, r3
 8002362:	4610      	mov	r0, r2
 8002364:	f7fe fbfb 	bl	8000b5e <vListInsertEnd>
 8002368:	e005      	b.n	8002376 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	3318      	adds	r3, #24
 800236e:	4619      	mov	r1, r3
 8002370:	480e      	ldr	r0, [pc, #56]	; (80023ac <xTaskRemoveFromEventList+0xb8>)
 8002372:	f7fe fbf4 	bl	8000b5e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800237a:	4b0d      	ldr	r3, [pc, #52]	; (80023b0 <xTaskRemoveFromEventList+0xbc>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002380:	429a      	cmp	r2, r3
 8002382:	d905      	bls.n	8002390 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002384:	2301      	movs	r3, #1
 8002386:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002388:	4b0a      	ldr	r3, [pc, #40]	; (80023b4 <xTaskRemoveFromEventList+0xc0>)
 800238a:	2201      	movs	r2, #1
 800238c:	601a      	str	r2, [r3, #0]
 800238e:	e001      	b.n	8002394 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8002390:	2300      	movs	r3, #0
 8002392:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8002394:	697b      	ldr	r3, [r7, #20]
}
 8002396:	4618      	mov	r0, r3
 8002398:	3718      	adds	r7, #24
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	20001da8 	.word	0x20001da8
 80023a4:	20001d88 	.word	0x20001d88
 80023a8:	20001cac 	.word	0x20001cac
 80023ac:	20001d40 	.word	0x20001d40
 80023b0:	20001ca8 	.word	0x20001ca8
 80023b4:	20001d94 	.word	0x20001d94

080023b8 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80023b8:	b480      	push	{r7}
 80023ba:	b085      	sub	sp, #20
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d109      	bne.n	80023da <vTaskSetTimeOutState+0x22>
 80023c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023ca:	f383 8811 	msr	BASEPRI, r3
 80023ce:	f3bf 8f6f 	isb	sy
 80023d2:	f3bf 8f4f 	dsb	sy
 80023d6:	60fb      	str	r3, [r7, #12]
 80023d8:	e7fe      	b.n	80023d8 <vTaskSetTimeOutState+0x20>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80023da:	4b07      	ldr	r3, [pc, #28]	; (80023f8 <vTaskSetTimeOutState+0x40>)
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80023e2:	4b06      	ldr	r3, [pc, #24]	; (80023fc <vTaskSetTimeOutState+0x44>)
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	605a      	str	r2, [r3, #4]
}
 80023ea:	bf00      	nop
 80023ec:	3714      	adds	r7, #20
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	20001d98 	.word	0x20001d98
 80023fc:	20001d84 	.word	0x20001d84

08002400 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b086      	sub	sp, #24
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d109      	bne.n	8002424 <xTaskCheckForTimeOut+0x24>
 8002410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002414:	f383 8811 	msr	BASEPRI, r3
 8002418:	f3bf 8f6f 	isb	sy
 800241c:	f3bf 8f4f 	dsb	sy
 8002420:	60fb      	str	r3, [r7, #12]
 8002422:	e7fe      	b.n	8002422 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d109      	bne.n	800243e <xTaskCheckForTimeOut+0x3e>
 800242a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800242e:	f383 8811 	msr	BASEPRI, r3
 8002432:	f3bf 8f6f 	isb	sy
 8002436:	f3bf 8f4f 	dsb	sy
 800243a:	60bb      	str	r3, [r7, #8]
 800243c:	e7fe      	b.n	800243c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800243e:	f7fe fd17 	bl	8000e70 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002442:	4b1c      	ldr	r3, [pc, #112]	; (80024b4 <xTaskCheckForTimeOut+0xb4>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	613b      	str	r3, [r7, #16]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002450:	d102      	bne.n	8002458 <xTaskCheckForTimeOut+0x58>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002452:	2300      	movs	r3, #0
 8002454:	617b      	str	r3, [r7, #20]
 8002456:	e026      	b.n	80024a6 <xTaskCheckForTimeOut+0xa6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	4b16      	ldr	r3, [pc, #88]	; (80024b8 <xTaskCheckForTimeOut+0xb8>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	429a      	cmp	r2, r3
 8002462:	d007      	beq.n	8002474 <xTaskCheckForTimeOut+0x74>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	685a      	ldr	r2, [r3, #4]
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	429a      	cmp	r2, r3
 800246c:	d802      	bhi.n	8002474 <xTaskCheckForTimeOut+0x74>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800246e:	2301      	movs	r3, #1
 8002470:	617b      	str	r3, [r7, #20]
 8002472:	e018      	b.n	80024a6 <xTaskCheckForTimeOut+0xa6>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	693a      	ldr	r2, [r7, #16]
 800247a:	1ad2      	subs	r2, r2, r3
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	429a      	cmp	r2, r3
 8002482:	d20e      	bcs.n	80024a2 <xTaskCheckForTimeOut+0xa2>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6859      	ldr	r1, [r3, #4]
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	1acb      	subs	r3, r1, r3
 8002490:	441a      	add	r2, r3
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f7ff ff8e 	bl	80023b8 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 800249c:	2300      	movs	r3, #0
 800249e:	617b      	str	r3, [r7, #20]
 80024a0:	e001      	b.n	80024a6 <xTaskCheckForTimeOut+0xa6>
		}
		else
		{
			xReturn = pdTRUE;
 80024a2:	2301      	movs	r3, #1
 80024a4:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 80024a6:	f7fe fd11 	bl	8000ecc <vPortExitCritical>

	return xReturn;
 80024aa:	697b      	ldr	r3, [r7, #20]
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3718      	adds	r7, #24
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	20001d84 	.word	0x20001d84
 80024b8:	20001d98 	.word	0x20001d98

080024bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80024c0:	4b03      	ldr	r3, [pc, #12]	; (80024d0 <vTaskMissedYield+0x14>)
 80024c2:	2201      	movs	r2, #1
 80024c4:	601a      	str	r2, [r3, #0]
}
 80024c6:	bf00      	nop
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr
 80024d0:	20001d94 	.word	0x20001d94

080024d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80024dc:	f000 f854 	bl	8002588 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80024e0:	4b07      	ldr	r3, [pc, #28]	; (8002500 <prvIdleTask+0x2c>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	2b01      	cmp	r3, #1
 80024e6:	d907      	bls.n	80024f8 <prvIdleTask+0x24>
			{
				taskYIELD();
 80024e8:	4b06      	ldr	r3, [pc, #24]	; (8002504 <prvIdleTask+0x30>)
 80024ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024ee:	601a      	str	r2, [r3, #0]
 80024f0:	f3bf 8f4f 	dsb	sy
 80024f4:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 80024f8:	f001 fe30 	bl	800415c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80024fc:	e7ee      	b.n	80024dc <prvIdleTask+0x8>
 80024fe:	bf00      	nop
 8002500:	20001cac 	.word	0x20001cac
 8002504:	e000ed04 	.word	0xe000ed04

08002508 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800250e:	2300      	movs	r3, #0
 8002510:	607b      	str	r3, [r7, #4]
 8002512:	e00c      	b.n	800252e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	4613      	mov	r3, r2
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	4413      	add	r3, r2
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	4a12      	ldr	r2, [pc, #72]	; (8002568 <prvInitialiseTaskLists+0x60>)
 8002520:	4413      	add	r3, r2
 8002522:	4618      	mov	r0, r3
 8002524:	f7fe faee 	bl	8000b04 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	3301      	adds	r3, #1
 800252c:	607b      	str	r3, [r7, #4]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2b04      	cmp	r3, #4
 8002532:	d9ef      	bls.n	8002514 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002534:	480d      	ldr	r0, [pc, #52]	; (800256c <prvInitialiseTaskLists+0x64>)
 8002536:	f7fe fae5 	bl	8000b04 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800253a:	480d      	ldr	r0, [pc, #52]	; (8002570 <prvInitialiseTaskLists+0x68>)
 800253c:	f7fe fae2 	bl	8000b04 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002540:	480c      	ldr	r0, [pc, #48]	; (8002574 <prvInitialiseTaskLists+0x6c>)
 8002542:	f7fe fadf 	bl	8000b04 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002546:	480c      	ldr	r0, [pc, #48]	; (8002578 <prvInitialiseTaskLists+0x70>)
 8002548:	f7fe fadc 	bl	8000b04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800254c:	480b      	ldr	r0, [pc, #44]	; (800257c <prvInitialiseTaskLists+0x74>)
 800254e:	f7fe fad9 	bl	8000b04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002552:	4b0b      	ldr	r3, [pc, #44]	; (8002580 <prvInitialiseTaskLists+0x78>)
 8002554:	4a05      	ldr	r2, [pc, #20]	; (800256c <prvInitialiseTaskLists+0x64>)
 8002556:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002558:	4b0a      	ldr	r3, [pc, #40]	; (8002584 <prvInitialiseTaskLists+0x7c>)
 800255a:	4a05      	ldr	r2, [pc, #20]	; (8002570 <prvInitialiseTaskLists+0x68>)
 800255c:	601a      	str	r2, [r3, #0]
}
 800255e:	bf00      	nop
 8002560:	3708      	adds	r7, #8
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	20001cac 	.word	0x20001cac
 800256c:	20001d10 	.word	0x20001d10
 8002570:	20001d24 	.word	0x20001d24
 8002574:	20001d40 	.word	0x20001d40
 8002578:	20001d54 	.word	0x20001d54
 800257c:	20001d6c 	.word	0x20001d6c
 8002580:	20001d38 	.word	0x20001d38
 8002584:	20001d3c 	.word	0x20001d3c

08002588 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800258e:	e028      	b.n	80025e2 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8002590:	f7ff fc6c 	bl	8001e6c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8002594:	4b17      	ldr	r3, [pc, #92]	; (80025f4 <prvCheckTasksWaitingTermination+0x6c>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	2b00      	cmp	r3, #0
 800259a:	bf0c      	ite	eq
 800259c:	2301      	moveq	r3, #1
 800259e:	2300      	movne	r3, #0
 80025a0:	b2db      	uxtb	r3, r3
 80025a2:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 80025a4:	f7ff fc70 	bl	8001e88 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d119      	bne.n	80025e2 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 80025ae:	f7fe fc5f 	bl	8000e70 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80025b2:	4b10      	ldr	r3, [pc, #64]	; (80025f4 <prvCheckTasksWaitingTermination+0x6c>)
 80025b4:	68db      	ldr	r3, [r3, #12]
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	3304      	adds	r3, #4
 80025be:	4618      	mov	r0, r3
 80025c0:	f7fe fb2a 	bl	8000c18 <uxListRemove>
					--uxCurrentNumberOfTasks;
 80025c4:	4b0c      	ldr	r3, [pc, #48]	; (80025f8 <prvCheckTasksWaitingTermination+0x70>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	3b01      	subs	r3, #1
 80025ca:	4a0b      	ldr	r2, [pc, #44]	; (80025f8 <prvCheckTasksWaitingTermination+0x70>)
 80025cc:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 80025ce:	4b0b      	ldr	r3, [pc, #44]	; (80025fc <prvCheckTasksWaitingTermination+0x74>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	3b01      	subs	r3, #1
 80025d4:	4a09      	ldr	r2, [pc, #36]	; (80025fc <prvCheckTasksWaitingTermination+0x74>)
 80025d6:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 80025d8:	f7fe fc78 	bl	8000ecc <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 80025dc:	6838      	ldr	r0, [r7, #0]
 80025de:	f000 f80f 	bl	8002600 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80025e2:	4b06      	ldr	r3, [pc, #24]	; (80025fc <prvCheckTasksWaitingTermination+0x74>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d1d2      	bne.n	8002590 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80025ea:	bf00      	nop
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	20001d54 	.word	0x20001d54
 80025f8:	20001d80 	.word	0x20001d80
 80025fc:	20001d68 	.word	0x20001d68

08002600 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260c:	4618      	mov	r0, r3
 800260e:	f7fe fd89 	bl	8001124 <vPortFree>
			vPortFree( pxTCB );
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f7fe fd86 	bl	8001124 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002618:	bf00      	nop
 800261a:	3708      	adds	r7, #8
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}

08002620 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002626:	4b0f      	ldr	r3, [pc, #60]	; (8002664 <prvResetNextTaskUnblockTime+0x44>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d101      	bne.n	8002634 <prvResetNextTaskUnblockTime+0x14>
 8002630:	2301      	movs	r3, #1
 8002632:	e000      	b.n	8002636 <prvResetNextTaskUnblockTime+0x16>
 8002634:	2300      	movs	r3, #0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d004      	beq.n	8002644 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800263a:	4b0b      	ldr	r3, [pc, #44]	; (8002668 <prvResetNextTaskUnblockTime+0x48>)
 800263c:	f04f 32ff 	mov.w	r2, #4294967295
 8002640:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002642:	e008      	b.n	8002656 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002644:	4b07      	ldr	r3, [pc, #28]	; (8002664 <prvResetNextTaskUnblockTime+0x44>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	4a05      	ldr	r2, [pc, #20]	; (8002668 <prvResetNextTaskUnblockTime+0x48>)
 8002654:	6013      	str	r3, [r2, #0]
}
 8002656:	bf00      	nop
 8002658:	370c      	adds	r7, #12
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr
 8002662:	bf00      	nop
 8002664:	20001d38 	.word	0x20001d38
 8002668:	20001da0 	.word	0x20001da0

0800266c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002672:	4b0b      	ldr	r3, [pc, #44]	; (80026a0 <xTaskGetSchedulerState+0x34>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d102      	bne.n	8002680 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800267a:	2301      	movs	r3, #1
 800267c:	607b      	str	r3, [r7, #4]
 800267e:	e008      	b.n	8002692 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002680:	4b08      	ldr	r3, [pc, #32]	; (80026a4 <xTaskGetSchedulerState+0x38>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d102      	bne.n	800268e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002688:	2302      	movs	r3, #2
 800268a:	607b      	str	r3, [r7, #4]
 800268c:	e001      	b.n	8002692 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800268e:	2300      	movs	r3, #0
 8002690:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002692:	687b      	ldr	r3, [r7, #4]
	}
 8002694:	4618      	mov	r0, r3
 8002696:	370c      	adds	r7, #12
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr
 80026a0:	20001d8c 	.word	0x20001d8c
 80026a4:	20001da8 	.word	0x20001da8

080026a8 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d062      	beq.n	8002780 <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026be:	4b32      	ldr	r3, [pc, #200]	; (8002788 <vTaskPriorityInherit+0xe0>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d25b      	bcs.n	8002780 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	699b      	ldr	r3, [r3, #24]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	db06      	blt.n	80026de <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80026d0:	4b2d      	ldr	r3, [pc, #180]	; (8002788 <vTaskPriorityInherit+0xe0>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026d6:	f1c3 0205 	rsb	r2, r3, #5
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	6959      	ldr	r1, [r3, #20]
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026e6:	4613      	mov	r3, r2
 80026e8:	009b      	lsls	r3, r3, #2
 80026ea:	4413      	add	r3, r2
 80026ec:	009b      	lsls	r3, r3, #2
 80026ee:	4a27      	ldr	r2, [pc, #156]	; (800278c <vTaskPriorityInherit+0xe4>)
 80026f0:	4413      	add	r3, r2
 80026f2:	4299      	cmp	r1, r3
 80026f4:	d101      	bne.n	80026fa <vTaskPriorityInherit+0x52>
 80026f6:	2301      	movs	r3, #1
 80026f8:	e000      	b.n	80026fc <vTaskPriorityInherit+0x54>
 80026fa:	2300      	movs	r3, #0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d03a      	beq.n	8002776 <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	3304      	adds	r3, #4
 8002704:	4618      	mov	r0, r3
 8002706:	f7fe fa87 	bl	8000c18 <uxListRemove>
 800270a:	4603      	mov	r3, r0
 800270c:	2b00      	cmp	r3, #0
 800270e:	d115      	bne.n	800273c <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002714:	491d      	ldr	r1, [pc, #116]	; (800278c <vTaskPriorityInherit+0xe4>)
 8002716:	4613      	mov	r3, r2
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	4413      	add	r3, r2
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	440b      	add	r3, r1
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d10a      	bne.n	800273c <vTaskPriorityInherit+0x94>
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800272a:	2201      	movs	r2, #1
 800272c:	fa02 f303 	lsl.w	r3, r2, r3
 8002730:	43da      	mvns	r2, r3
 8002732:	4b17      	ldr	r3, [pc, #92]	; (8002790 <vTaskPriorityInherit+0xe8>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4013      	ands	r3, r2
 8002738:	4a15      	ldr	r2, [pc, #84]	; (8002790 <vTaskPriorityInherit+0xe8>)
 800273a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800273c:	4b12      	ldr	r3, [pc, #72]	; (8002788 <vTaskPriorityInherit+0xe0>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800274a:	2201      	movs	r2, #1
 800274c:	409a      	lsls	r2, r3
 800274e:	4b10      	ldr	r3, [pc, #64]	; (8002790 <vTaskPriorityInherit+0xe8>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4313      	orrs	r3, r2
 8002754:	4a0e      	ldr	r2, [pc, #56]	; (8002790 <vTaskPriorityInherit+0xe8>)
 8002756:	6013      	str	r3, [r2, #0]
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800275c:	4613      	mov	r3, r2
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	4413      	add	r3, r2
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	4a09      	ldr	r2, [pc, #36]	; (800278c <vTaskPriorityInherit+0xe4>)
 8002766:	441a      	add	r2, r3
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	3304      	adds	r3, #4
 800276c:	4619      	mov	r1, r3
 800276e:	4610      	mov	r0, r2
 8002770:	f7fe f9f5 	bl	8000b5e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002774:	e004      	b.n	8002780 <vTaskPriorityInherit+0xd8>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002776:	4b04      	ldr	r3, [pc, #16]	; (8002788 <vTaskPriorityInherit+0xe0>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	62da      	str	r2, [r3, #44]	; 0x2c
	}
 8002780:	bf00      	nop
 8002782:	3710      	adds	r7, #16
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	20001ca8 	.word	0x20001ca8
 800278c:	20001cac 	.word	0x20001cac
 8002790:	20001d88 	.word	0x20001d88

08002794 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8002794:	b580      	push	{r7, lr}
 8002796:	b086      	sub	sp, #24
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80027a0:	2300      	movs	r3, #0
 80027a2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d06c      	beq.n	8002884 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80027aa:	4b39      	ldr	r3, [pc, #228]	; (8002890 <xTaskPriorityDisinherit+0xfc>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	693a      	ldr	r2, [r7, #16]
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d009      	beq.n	80027c8 <xTaskPriorityDisinherit+0x34>
 80027b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027b8:	f383 8811 	msr	BASEPRI, r3
 80027bc:	f3bf 8f6f 	isb	sy
 80027c0:	f3bf 8f4f 	dsb	sy
 80027c4:	60fb      	str	r3, [r7, #12]
 80027c6:	e7fe      	b.n	80027c6 <xTaskPriorityDisinherit+0x32>

			configASSERT( pxTCB->uxMutexesHeld );
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d109      	bne.n	80027e4 <xTaskPriorityDisinherit+0x50>
 80027d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027d4:	f383 8811 	msr	BASEPRI, r3
 80027d8:	f3bf 8f6f 	isb	sy
 80027dc:	f3bf 8f4f 	dsb	sy
 80027e0:	60bb      	str	r3, [r7, #8]
 80027e2:	e7fe      	b.n	80027e2 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027e8:	1e5a      	subs	r2, r3, #1
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	645a      	str	r2, [r3, #68]	; 0x44

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d044      	beq.n	8002884 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d140      	bne.n	8002884 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	3304      	adds	r3, #4
 8002806:	4618      	mov	r0, r3
 8002808:	f7fe fa06 	bl	8000c18 <uxListRemove>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d115      	bne.n	800283e <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002816:	491f      	ldr	r1, [pc, #124]	; (8002894 <xTaskPriorityDisinherit+0x100>)
 8002818:	4613      	mov	r3, r2
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	4413      	add	r3, r2
 800281e:	009b      	lsls	r3, r3, #2
 8002820:	440b      	add	r3, r1
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d10a      	bne.n	800283e <xTaskPriorityDisinherit+0xaa>
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800282c:	2201      	movs	r2, #1
 800282e:	fa02 f303 	lsl.w	r3, r2, r3
 8002832:	43da      	mvns	r2, r3
 8002834:	4b18      	ldr	r3, [pc, #96]	; (8002898 <xTaskPriorityDisinherit+0x104>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4013      	ands	r3, r2
 800283a:	4a17      	ldr	r2, [pc, #92]	; (8002898 <xTaskPriorityDisinherit+0x104>)
 800283c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800284a:	f1c3 0205 	rsb	r2, r3, #5
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002856:	2201      	movs	r2, #1
 8002858:	409a      	lsls	r2, r3
 800285a:	4b0f      	ldr	r3, [pc, #60]	; (8002898 <xTaskPriorityDisinherit+0x104>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4313      	orrs	r3, r2
 8002860:	4a0d      	ldr	r2, [pc, #52]	; (8002898 <xTaskPriorityDisinherit+0x104>)
 8002862:	6013      	str	r3, [r2, #0]
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002868:	4613      	mov	r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	4413      	add	r3, r2
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	4a08      	ldr	r2, [pc, #32]	; (8002894 <xTaskPriorityDisinherit+0x100>)
 8002872:	441a      	add	r2, r3
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	3304      	adds	r3, #4
 8002878:	4619      	mov	r1, r3
 800287a:	4610      	mov	r0, r2
 800287c:	f7fe f96f 	bl	8000b5e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8002880:	2301      	movs	r3, #1
 8002882:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8002884:	697b      	ldr	r3, [r7, #20]
	}
 8002886:	4618      	mov	r0, r3
 8002888:	3718      	adds	r7, #24
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	20001ca8 	.word	0x20001ca8
 8002894:	20001cac 	.word	0x20001cac
 8002898:	20001d88 	.word	0x20001d88

0800289c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80028a0:	4b07      	ldr	r3, [pc, #28]	; (80028c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d004      	beq.n	80028b2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80028a8:	4b05      	ldr	r3, [pc, #20]	; (80028c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80028ae:	3201      	adds	r2, #1
 80028b0:	645a      	str	r2, [r3, #68]	; 0x44
		}

		return pxCurrentTCB;
 80028b2:	4b03      	ldr	r3, [pc, #12]	; (80028c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80028b4:	681b      	ldr	r3, [r3, #0]
	}
 80028b6:	4618      	mov	r0, r3
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr
 80028c0:	20001ca8 	.word	0x20001ca8

080028c4 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
 80028cc:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 80028ce:	f7fe facf 	bl	8000e70 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 80028d2:	4b1e      	ldr	r3, [pc, #120]	; (800294c <ulTaskNotifyTake+0x88>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d113      	bne.n	8002904 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80028dc:	4b1b      	ldr	r3, [pc, #108]	; (800294c <ulTaskNotifyTake+0x88>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2201      	movs	r2, #1
 80028e2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

				if( xTicksToWait > ( TickType_t ) 0 )
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d00b      	beq.n	8002904 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80028ec:	2101      	movs	r1, #1
 80028ee:	6838      	ldr	r0, [r7, #0]
 80028f0:	f000 f8d0 	bl	8002a94 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80028f4:	4b16      	ldr	r3, [pc, #88]	; (8002950 <ulTaskNotifyTake+0x8c>)
 80028f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80028fa:	601a      	str	r2, [r3, #0]
 80028fc:	f3bf 8f4f 	dsb	sy
 8002900:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8002904:	f7fe fae2 	bl	8000ecc <vPortExitCritical>

		taskENTER_CRITICAL();
 8002908:	f7fe fab2 	bl	8000e70 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800290c:	4b0f      	ldr	r3, [pc, #60]	; (800294c <ulTaskNotifyTake+0x88>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002912:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d00c      	beq.n	8002934 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d004      	beq.n	800292a <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8002920:	4b0a      	ldr	r3, [pc, #40]	; (800294c <ulTaskNotifyTake+0x88>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2200      	movs	r2, #0
 8002926:	649a      	str	r2, [r3, #72]	; 0x48
 8002928:	e004      	b.n	8002934 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - 1;
 800292a:	4b08      	ldr	r3, [pc, #32]	; (800294c <ulTaskNotifyTake+0x88>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	68fa      	ldr	r2, [r7, #12]
 8002930:	3a01      	subs	r2, #1
 8002932:	649a      	str	r2, [r3, #72]	; 0x48
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002934:	4b05      	ldr	r3, [pc, #20]	; (800294c <ulTaskNotifyTake+0x88>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2200      	movs	r2, #0
 800293a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		}
		taskEXIT_CRITICAL();
 800293e:	f7fe fac5 	bl	8000ecc <vPortExitCritical>

		return ulReturn;
 8002942:	68fb      	ldr	r3, [r7, #12]
	}
 8002944:	4618      	mov	r0, r3
 8002946:	3710      	adds	r7, #16
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	20001ca8 	.word	0x20001ca8
 8002950:	e000ed04 	.word	0xe000ed04

08002954 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8002954:	b580      	push	{r7, lr}
 8002956:	b08a      	sub	sp, #40	; 0x28
 8002958:	af00      	add	r7, sp, #0
 800295a:	60f8      	str	r0, [r7, #12]
 800295c:	60b9      	str	r1, [r7, #8]
 800295e:	603b      	str	r3, [r7, #0]
 8002960:	4613      	mov	r3, r2
 8002962:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8002964:	2301      	movs	r3, #1
 8002966:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d109      	bne.n	8002982 <xTaskGenericNotify+0x2e>
 800296e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002972:	f383 8811 	msr	BASEPRI, r3
 8002976:	f3bf 8f6f 	isb	sy
 800297a:	f3bf 8f4f 	dsb	sy
 800297e:	61bb      	str	r3, [r7, #24]
 8002980:	e7fe      	b.n	8002980 <xTaskGenericNotify+0x2c>
		pxTCB = ( TCB_t * ) xTaskToNotify;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8002986:	f7fe fa73 	bl	8000e70 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d003      	beq.n	8002998 <xTaskGenericNotify+0x44>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8002990:	6a3b      	ldr	r3, [r7, #32]
 8002992:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8002998:	6a3b      	ldr	r3, [r7, #32]
 800299a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800299e:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80029a0:	6a3b      	ldr	r3, [r7, #32]
 80029a2:	2202      	movs	r2, #2
 80029a4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

			switch( eAction )
 80029a8:	79fb      	ldrb	r3, [r7, #7]
 80029aa:	2b04      	cmp	r3, #4
 80029ac:	d827      	bhi.n	80029fe <xTaskGenericNotify+0xaa>
 80029ae:	a201      	add	r2, pc, #4	; (adr r2, 80029b4 <xTaskGenericNotify+0x60>)
 80029b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029b4:	080029ff 	.word	0x080029ff
 80029b8:	080029c9 	.word	0x080029c9
 80029bc:	080029d7 	.word	0x080029d7
 80029c0:	080029e3 	.word	0x080029e3
 80029c4:	080029eb 	.word	0x080029eb
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80029c8:	6a3b      	ldr	r3, [r7, #32]
 80029ca:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	431a      	orrs	r2, r3
 80029d0:	6a3b      	ldr	r3, [r7, #32]
 80029d2:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 80029d4:	e013      	b.n	80029fe <xTaskGenericNotify+0xaa>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80029d6:	6a3b      	ldr	r3, [r7, #32]
 80029d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029da:	1c5a      	adds	r2, r3, #1
 80029dc:	6a3b      	ldr	r3, [r7, #32]
 80029de:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 80029e0:	e00d      	b.n	80029fe <xTaskGenericNotify+0xaa>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80029e2:	6a3b      	ldr	r3, [r7, #32]
 80029e4:	68ba      	ldr	r2, [r7, #8]
 80029e6:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 80029e8:	e009      	b.n	80029fe <xTaskGenericNotify+0xaa>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80029ea:	7ffb      	ldrb	r3, [r7, #31]
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d003      	beq.n	80029f8 <xTaskGenericNotify+0xa4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80029f0:	6a3b      	ldr	r3, [r7, #32]
 80029f2:	68ba      	ldr	r2, [r7, #8]
 80029f4:	649a      	str	r2, [r3, #72]	; 0x48
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80029f6:	e001      	b.n	80029fc <xTaskGenericNotify+0xa8>
						xReturn = pdFAIL;
 80029f8:	2300      	movs	r3, #0
 80029fa:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 80029fc:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80029fe:	7ffb      	ldrb	r3, [r7, #31]
 8002a00:	2b01      	cmp	r3, #1
 8002a02:	d138      	bne.n	8002a76 <xTaskGenericNotify+0x122>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002a04:	6a3b      	ldr	r3, [r7, #32]
 8002a06:	3304      	adds	r3, #4
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f7fe f905 	bl	8000c18 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8002a0e:	6a3b      	ldr	r3, [r7, #32]
 8002a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a12:	2201      	movs	r2, #1
 8002a14:	409a      	lsls	r2, r3
 8002a16:	4b1b      	ldr	r3, [pc, #108]	; (8002a84 <xTaskGenericNotify+0x130>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	4a19      	ldr	r2, [pc, #100]	; (8002a84 <xTaskGenericNotify+0x130>)
 8002a1e:	6013      	str	r3, [r2, #0]
 8002a20:	6a3b      	ldr	r3, [r7, #32]
 8002a22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a24:	4613      	mov	r3, r2
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	4413      	add	r3, r2
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	4a16      	ldr	r2, [pc, #88]	; (8002a88 <xTaskGenericNotify+0x134>)
 8002a2e:	441a      	add	r2, r3
 8002a30:	6a3b      	ldr	r3, [r7, #32]
 8002a32:	3304      	adds	r3, #4
 8002a34:	4619      	mov	r1, r3
 8002a36:	4610      	mov	r0, r2
 8002a38:	f7fe f891 	bl	8000b5e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8002a3c:	6a3b      	ldr	r3, [r7, #32]
 8002a3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d009      	beq.n	8002a58 <xTaskGenericNotify+0x104>
 8002a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a48:	f383 8811 	msr	BASEPRI, r3
 8002a4c:	f3bf 8f6f 	isb	sy
 8002a50:	f3bf 8f4f 	dsb	sy
 8002a54:	617b      	str	r3, [r7, #20]
 8002a56:	e7fe      	b.n	8002a56 <xTaskGenericNotify+0x102>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002a58:	6a3b      	ldr	r3, [r7, #32]
 8002a5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a5c:	4b0b      	ldr	r3, [pc, #44]	; (8002a8c <xTaskGenericNotify+0x138>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d907      	bls.n	8002a76 <xTaskGenericNotify+0x122>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8002a66:	4b0a      	ldr	r3, [pc, #40]	; (8002a90 <xTaskGenericNotify+0x13c>)
 8002a68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a6c:	601a      	str	r2, [r3, #0]
 8002a6e:	f3bf 8f4f 	dsb	sy
 8002a72:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8002a76:	f7fe fa29 	bl	8000ecc <vPortExitCritical>

		return xReturn;
 8002a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3728      	adds	r7, #40	; 0x28
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	20001d88 	.word	0x20001d88
 8002a88:	20001cac 	.word	0x20001cac
 8002a8c:	20001ca8 	.word	0x20001ca8
 8002a90:	e000ed04 	.word	0xe000ed04

08002a94 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002a9e:	4b29      	ldr	r3, [pc, #164]	; (8002b44 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002aa4:	4b28      	ldr	r3, [pc, #160]	; (8002b48 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	3304      	adds	r3, #4
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f7fe f8b4 	bl	8000c18 <uxListRemove>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d10b      	bne.n	8002ace <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8002ab6:	4b24      	ldr	r3, [pc, #144]	; (8002b48 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002abc:	2201      	movs	r2, #1
 8002abe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac2:	43da      	mvns	r2, r3
 8002ac4:	4b21      	ldr	r3, [pc, #132]	; (8002b4c <prvAddCurrentTaskToDelayedList+0xb8>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4013      	ands	r3, r2
 8002aca:	4a20      	ldr	r2, [pc, #128]	; (8002b4c <prvAddCurrentTaskToDelayedList+0xb8>)
 8002acc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad4:	d10a      	bne.n	8002aec <prvAddCurrentTaskToDelayedList+0x58>
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d007      	beq.n	8002aec <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002adc:	4b1a      	ldr	r3, [pc, #104]	; (8002b48 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	3304      	adds	r3, #4
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	481a      	ldr	r0, [pc, #104]	; (8002b50 <prvAddCurrentTaskToDelayedList+0xbc>)
 8002ae6:	f7fe f83a 	bl	8000b5e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002aea:	e026      	b.n	8002b3a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002aec:	68fa      	ldr	r2, [r7, #12]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4413      	add	r3, r2
 8002af2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002af4:	4b14      	ldr	r3, [pc, #80]	; (8002b48 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	68ba      	ldr	r2, [r7, #8]
 8002afa:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002afc:	68ba      	ldr	r2, [r7, #8]
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d209      	bcs.n	8002b18 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002b04:	4b13      	ldr	r3, [pc, #76]	; (8002b54 <prvAddCurrentTaskToDelayedList+0xc0>)
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	4b0f      	ldr	r3, [pc, #60]	; (8002b48 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	3304      	adds	r3, #4
 8002b0e:	4619      	mov	r1, r3
 8002b10:	4610      	mov	r0, r2
 8002b12:	f7fe f848 	bl	8000ba6 <vListInsert>
}
 8002b16:	e010      	b.n	8002b3a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002b18:	4b0f      	ldr	r3, [pc, #60]	; (8002b58 <prvAddCurrentTaskToDelayedList+0xc4>)
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	4b0a      	ldr	r3, [pc, #40]	; (8002b48 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	3304      	adds	r3, #4
 8002b22:	4619      	mov	r1, r3
 8002b24:	4610      	mov	r0, r2
 8002b26:	f7fe f83e 	bl	8000ba6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002b2a:	4b0c      	ldr	r3, [pc, #48]	; (8002b5c <prvAddCurrentTaskToDelayedList+0xc8>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	68ba      	ldr	r2, [r7, #8]
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d202      	bcs.n	8002b3a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002b34:	4a09      	ldr	r2, [pc, #36]	; (8002b5c <prvAddCurrentTaskToDelayedList+0xc8>)
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	6013      	str	r3, [r2, #0]
}
 8002b3a:	bf00      	nop
 8002b3c:	3710      	adds	r7, #16
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	20001d84 	.word	0x20001d84
 8002b48:	20001ca8 	.word	0x20001ca8
 8002b4c:	20001d88 	.word	0x20001d88
 8002b50:	20001d6c 	.word	0x20001d6c
 8002b54:	20001d3c 	.word	0x20001d3c
 8002b58:	20001d38 	.word	0x20001d38
 8002b5c:	20001da0 	.word	0x20001da0

08002b60 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION; /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8002b66:	2300      	movs	r3, #0
 8002b68:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8002b6a:	f000 fadd 	bl	8003128 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8002b6e:	4b11      	ldr	r3, [pc, #68]	; (8002bb4 <xTimerCreateTimerTask+0x54>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d00b      	beq.n	8002b8e <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8002b76:	4b10      	ldr	r3, [pc, #64]	; (8002bb8 <xTimerCreateTimerTask+0x58>)
 8002b78:	9301      	str	r3, [sp, #4]
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	9300      	str	r3, [sp, #0]
 8002b7e:	2300      	movs	r3, #0
 8002b80:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002b84:	490d      	ldr	r1, [pc, #52]	; (8002bbc <xTimerCreateTimerTask+0x5c>)
 8002b86:	480e      	ldr	r0, [pc, #56]	; (8002bc0 <xTimerCreateTimerTask+0x60>)
 8002b88:	f7fe ffbe 	bl	8001b08 <xTaskCreate>
 8002b8c:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d109      	bne.n	8002ba8 <xTimerCreateTimerTask+0x48>
 8002b94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b98:	f383 8811 	msr	BASEPRI, r3
 8002b9c:	f3bf 8f6f 	isb	sy
 8002ba0:	f3bf 8f4f 	dsb	sy
 8002ba4:	603b      	str	r3, [r7, #0]
 8002ba6:	e7fe      	b.n	8002ba6 <xTimerCreateTimerTask+0x46>
	return xReturn;
 8002ba8:	687b      	ldr	r3, [r7, #4]
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3708      	adds	r7, #8
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	20001ddc 	.word	0x20001ddc
 8002bb8:	20001de0 	.word	0x20001de0
 8002bbc:	08004aa0 	.word	0x08004aa0
 8002bc0:	08002d79 	.word	0x08002d79

08002bc4 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b088      	sub	sp, #32
 8002bc8:	af02      	add	r7, sp, #8
 8002bca:	60f8      	str	r0, [r7, #12]
 8002bcc:	60b9      	str	r1, [r7, #8]
 8002bce:	607a      	str	r2, [r7, #4]
 8002bd0:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 8002bd2:	2028      	movs	r0, #40	; 0x28
 8002bd4:	f7fe fa5c 	bl	8001090 <pvPortMalloc>
 8002bd8:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d009      	beq.n	8002bf4 <xTimerCreate+0x30>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	9301      	str	r3, [sp, #4]
 8002be4:	6a3b      	ldr	r3, [r7, #32]
 8002be6:	9300      	str	r3, [sp, #0]
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	68b9      	ldr	r1, [r7, #8]
 8002bee:	68f8      	ldr	r0, [r7, #12]
 8002bf0:	f000 f805 	bl	8002bfe <prvInitialiseNewTimer>
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 8002bf4:	697b      	ldr	r3, [r7, #20]
	}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3718      	adds	r7, #24
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}

08002bfe <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8002bfe:	b580      	push	{r7, lr}
 8002c00:	b086      	sub	sp, #24
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	60f8      	str	r0, [r7, #12]
 8002c06:	60b9      	str	r1, [r7, #8]
 8002c08:	607a      	str	r2, [r7, #4]
 8002c0a:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d109      	bne.n	8002c26 <prvInitialiseNewTimer+0x28>
 8002c12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c16:	f383 8811 	msr	BASEPRI, r3
 8002c1a:	f3bf 8f6f 	isb	sy
 8002c1e:	f3bf 8f4f 	dsb	sy
 8002c22:	617b      	str	r3, [r7, #20]
 8002c24:	e7fe      	b.n	8002c24 <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
 8002c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d015      	beq.n	8002c58 <prvInitialiseNewTimer+0x5a>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8002c2c:	f000 fa7c 	bl	8003128 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8002c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c32:	68fa      	ldr	r2, [r7, #12]
 8002c34:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8002c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c38:	68ba      	ldr	r2, [r7, #8]
 8002c3a:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 8002c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c3e:	687a      	ldr	r2, [r7, #4]
 8002c40:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 8002c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c44:	683a      	ldr	r2, [r7, #0]
 8002c46:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8002c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4a:	6a3a      	ldr	r2, [r7, #32]
 8002c4c:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8002c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c50:	3304      	adds	r3, #4
 8002c52:	4618      	mov	r0, r3
 8002c54:	f7fd ff76 	bl	8000b44 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8002c58:	bf00      	nop
 8002c5a:	3718      	adds	r7, #24
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b08a      	sub	sp, #40	; 0x28
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	60b9      	str	r1, [r7, #8]
 8002c6a:	607a      	str	r2, [r7, #4]
 8002c6c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d109      	bne.n	8002c8c <xTimerGenericCommand+0x2c>
 8002c78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c7c:	f383 8811 	msr	BASEPRI, r3
 8002c80:	f3bf 8f6f 	isb	sy
 8002c84:	f3bf 8f4f 	dsb	sy
 8002c88:	623b      	str	r3, [r7, #32]
 8002c8a:	e7fe      	b.n	8002c8a <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8002c8c:	4b19      	ldr	r3, [pc, #100]	; (8002cf4 <xTimerGenericCommand+0x94>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d02a      	beq.n	8002cea <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	2b05      	cmp	r3, #5
 8002ca4:	dc18      	bgt.n	8002cd8 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8002ca6:	f7ff fce1 	bl	800266c <xTaskGetSchedulerState>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b02      	cmp	r3, #2
 8002cae:	d109      	bne.n	8002cc4 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8002cb0:	4b10      	ldr	r3, [pc, #64]	; (8002cf4 <xTimerGenericCommand+0x94>)
 8002cb2:	6818      	ldr	r0, [r3, #0]
 8002cb4:	f107 0114 	add.w	r1, r7, #20
 8002cb8:	2300      	movs	r3, #0
 8002cba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002cbc:	f7fe fb18 	bl	80012f0 <xQueueGenericSend>
 8002cc0:	6278      	str	r0, [r7, #36]	; 0x24
 8002cc2:	e012      	b.n	8002cea <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8002cc4:	4b0b      	ldr	r3, [pc, #44]	; (8002cf4 <xTimerGenericCommand+0x94>)
 8002cc6:	6818      	ldr	r0, [r3, #0]
 8002cc8:	f107 0114 	add.w	r1, r7, #20
 8002ccc:	2300      	movs	r3, #0
 8002cce:	2200      	movs	r2, #0
 8002cd0:	f7fe fb0e 	bl	80012f0 <xQueueGenericSend>
 8002cd4:	6278      	str	r0, [r7, #36]	; 0x24
 8002cd6:	e008      	b.n	8002cea <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8002cd8:	4b06      	ldr	r3, [pc, #24]	; (8002cf4 <xTimerGenericCommand+0x94>)
 8002cda:	6818      	ldr	r0, [r3, #0]
 8002cdc:	f107 0114 	add.w	r1, r7, #20
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	683a      	ldr	r2, [r7, #0]
 8002ce4:	f7fe fbfe 	bl	80014e4 <xQueueGenericSendFromISR>
 8002ce8:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8002cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3728      	adds	r7, #40	; 0x28
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	20001ddc 	.word	0x20001ddc

08002cf8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b088      	sub	sp, #32
 8002cfc:	af02      	add	r7, sp, #8
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002d02:	4b1c      	ldr	r3, [pc, #112]	; (8002d74 <prvProcessExpiredTimer+0x7c>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	68db      	ldr	r3, [r3, #12]
 8002d0a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	3304      	adds	r3, #4
 8002d10:	4618      	mov	r0, r3
 8002d12:	f7fd ff81 	bl	8000c18 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8002d16:	697b      	ldr	r3, [r7, #20]
 8002d18:	69db      	ldr	r3, [r3, #28]
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d121      	bne.n	8002d62 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	699a      	ldr	r2, [r3, #24]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	18d1      	adds	r1, r2, r3
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	683a      	ldr	r2, [r7, #0]
 8002d2a:	6978      	ldr	r0, [r7, #20]
 8002d2c:	f000 f8c8 	bl	8002ec0 <prvInsertTimerInActiveList>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d015      	beq.n	8002d62 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002d36:	2300      	movs	r3, #0
 8002d38:	9300      	str	r3, [sp, #0]
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	687a      	ldr	r2, [r7, #4]
 8002d3e:	2100      	movs	r1, #0
 8002d40:	6978      	ldr	r0, [r7, #20]
 8002d42:	f7ff ff8d 	bl	8002c60 <xTimerGenericCommand>
 8002d46:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d109      	bne.n	8002d62 <prvProcessExpiredTimer+0x6a>
 8002d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d52:	f383 8811 	msr	BASEPRI, r3
 8002d56:	f3bf 8f6f 	isb	sy
 8002d5a:	f3bf 8f4f 	dsb	sy
 8002d5e:	60fb      	str	r3, [r7, #12]
 8002d60:	e7fe      	b.n	8002d60 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d66:	6978      	ldr	r0, [r7, #20]
 8002d68:	4798      	blx	r3
}
 8002d6a:	bf00      	nop
 8002d6c:	3718      	adds	r7, #24
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	20001dd4 	.word	0x20001dd4

08002d78 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b084      	sub	sp, #16
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002d80:	f107 0308 	add.w	r3, r7, #8
 8002d84:	4618      	mov	r0, r3
 8002d86:	f000 f857 	bl	8002e38 <prvGetNextExpireTime>
 8002d8a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	4619      	mov	r1, r3
 8002d90:	68f8      	ldr	r0, [r7, #12]
 8002d92:	f000 f803 	bl	8002d9c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8002d96:	f000 f8d5 	bl	8002f44 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002d9a:	e7f1      	b.n	8002d80 <prvTimerTask+0x8>

08002d9c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b084      	sub	sp, #16
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8002da6:	f7ff f861 	bl	8001e6c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002daa:	f107 0308 	add.w	r3, r7, #8
 8002dae:	4618      	mov	r0, r3
 8002db0:	f000 f866 	bl	8002e80 <prvSampleTimeNow>
 8002db4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d130      	bne.n	8002e1e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d10a      	bne.n	8002dd8 <prvProcessTimerOrBlockTask+0x3c>
 8002dc2:	687a      	ldr	r2, [r7, #4]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d806      	bhi.n	8002dd8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8002dca:	f7ff f85d 	bl	8001e88 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8002dce:	68f9      	ldr	r1, [r7, #12]
 8002dd0:	6878      	ldr	r0, [r7, #4]
 8002dd2:	f7ff ff91 	bl	8002cf8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8002dd6:	e024      	b.n	8002e22 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d008      	beq.n	8002df0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8002dde:	4b13      	ldr	r3, [pc, #76]	; (8002e2c <prvProcessTimerOrBlockTask+0x90>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	bf0c      	ite	eq
 8002de8:	2301      	moveq	r3, #1
 8002dea:	2300      	movne	r3, #0
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8002df0:	4b0f      	ldr	r3, [pc, #60]	; (8002e30 <prvProcessTimerOrBlockTask+0x94>)
 8002df2:	6818      	ldr	r0, [r3, #0]
 8002df4:	687a      	ldr	r2, [r7, #4]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	683a      	ldr	r2, [r7, #0]
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	f7fe fe4f 	bl	8001aa0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8002e02:	f7ff f841 	bl	8001e88 <xTaskResumeAll>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d10a      	bne.n	8002e22 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8002e0c:	4b09      	ldr	r3, [pc, #36]	; (8002e34 <prvProcessTimerOrBlockTask+0x98>)
 8002e0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e12:	601a      	str	r2, [r3, #0]
 8002e14:	f3bf 8f4f 	dsb	sy
 8002e18:	f3bf 8f6f 	isb	sy
}
 8002e1c:	e001      	b.n	8002e22 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8002e1e:	f7ff f833 	bl	8001e88 <xTaskResumeAll>
}
 8002e22:	bf00      	nop
 8002e24:	3710      	adds	r7, #16
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	20001dd8 	.word	0x20001dd8
 8002e30:	20001ddc 	.word	0x20001ddc
 8002e34:	e000ed04 	.word	0xe000ed04

08002e38 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b085      	sub	sp, #20
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002e40:	4b0e      	ldr	r3, [pc, #56]	; (8002e7c <prvGetNextExpireTime+0x44>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	bf0c      	ite	eq
 8002e4a:	2301      	moveq	r3, #1
 8002e4c:	2300      	movne	r3, #0
 8002e4e:	b2db      	uxtb	r3, r3
 8002e50:	461a      	mov	r2, r3
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d105      	bne.n	8002e6a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002e5e:	4b07      	ldr	r3, [pc, #28]	; (8002e7c <prvGetNextExpireTime+0x44>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	60fb      	str	r3, [r7, #12]
 8002e68:	e001      	b.n	8002e6e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3714      	adds	r7, #20
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr
 8002e7c:	20001dd4 	.word	0x20001dd4

08002e80 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8002e88:	f7ff f89a 	bl	8001fc0 <xTaskGetTickCount>
 8002e8c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8002e8e:	4b0b      	ldr	r3, [pc, #44]	; (8002ebc <prvSampleTimeNow+0x3c>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	68fa      	ldr	r2, [r7, #12]
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d205      	bcs.n	8002ea4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8002e98:	f000 f8e6 	bl	8003068 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	601a      	str	r2, [r3, #0]
 8002ea2:	e002      	b.n	8002eaa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8002eaa:	4a04      	ldr	r2, [pc, #16]	; (8002ebc <prvSampleTimeNow+0x3c>)
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3710      	adds	r7, #16
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	20001de4 	.word	0x20001de4

08002ec0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b086      	sub	sp, #24
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	60f8      	str	r0, [r7, #12]
 8002ec8:	60b9      	str	r1, [r7, #8]
 8002eca:	607a      	str	r2, [r7, #4]
 8002ecc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	68ba      	ldr	r2, [r7, #8]
 8002ed6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	68fa      	ldr	r2, [r7, #12]
 8002edc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8002ede:	68ba      	ldr	r2, [r7, #8]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	d812      	bhi.n	8002f0c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	1ad2      	subs	r2, r2, r3
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	699b      	ldr	r3, [r3, #24]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d302      	bcc.n	8002efa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	617b      	str	r3, [r7, #20]
 8002ef8:	e01b      	b.n	8002f32 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8002efa:	4b10      	ldr	r3, [pc, #64]	; (8002f3c <prvInsertTimerInActiveList+0x7c>)
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	3304      	adds	r3, #4
 8002f02:	4619      	mov	r1, r3
 8002f04:	4610      	mov	r0, r2
 8002f06:	f7fd fe4e 	bl	8000ba6 <vListInsert>
 8002f0a:	e012      	b.n	8002f32 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d206      	bcs.n	8002f22 <prvInsertTimerInActiveList+0x62>
 8002f14:	68ba      	ldr	r2, [r7, #8]
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d302      	bcc.n	8002f22 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	617b      	str	r3, [r7, #20]
 8002f20:	e007      	b.n	8002f32 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002f22:	4b07      	ldr	r3, [pc, #28]	; (8002f40 <prvInsertTimerInActiveList+0x80>)
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	3304      	adds	r3, #4
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	4610      	mov	r0, r2
 8002f2e:	f7fd fe3a 	bl	8000ba6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8002f32:	697b      	ldr	r3, [r7, #20]
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	3718      	adds	r7, #24
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	20001dd8 	.word	0x20001dd8
 8002f40:	20001dd4 	.word	0x20001dd4

08002f44 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b08c      	sub	sp, #48	; 0x30
 8002f48:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002f4a:	e07a      	b.n	8003042 <prvProcessReceivedCommands+0xfe>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	db77      	blt.n	8003042 <prvProcessReceivedCommands+0xfe>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8002f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d004      	beq.n	8002f68 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f60:	3304      	adds	r3, #4
 8002f62:	4618      	mov	r0, r3
 8002f64:	f7fd fe58 	bl	8000c18 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002f68:	1d3b      	adds	r3, r7, #4
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7ff ff88 	bl	8002e80 <prvSampleTimeNow>
 8002f70:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	2b09      	cmp	r3, #9
 8002f76:	d863      	bhi.n	8003040 <prvProcessReceivedCommands+0xfc>
 8002f78:	a201      	add	r2, pc, #4	; (adr r2, 8002f80 <prvProcessReceivedCommands+0x3c>)
 8002f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f7e:	bf00      	nop
 8002f80:	08002fa9 	.word	0x08002fa9
 8002f84:	08002fa9 	.word	0x08002fa9
 8002f88:	08002fa9 	.word	0x08002fa9
 8002f8c:	08003043 	.word	0x08003043
 8002f90:	08003003 	.word	0x08003003
 8002f94:	08003039 	.word	0x08003039
 8002f98:	08002fa9 	.word	0x08002fa9
 8002f9c:	08002fa9 	.word	0x08002fa9
 8002fa0:	08003043 	.word	0x08003043
 8002fa4:	08003003 	.word	0x08003003
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8002fa8:	68fa      	ldr	r2, [r7, #12]
 8002faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fac:	699b      	ldr	r3, [r3, #24]
 8002fae:	18d1      	adds	r1, r2, r3
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6a3a      	ldr	r2, [r7, #32]
 8002fb4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002fb6:	f7ff ff83 	bl	8002ec0 <prvInsertTimerInActiveList>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d040      	beq.n	8003042 <prvProcessReceivedCommands+0xfe>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002fc6:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8002fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fca:	69db      	ldr	r3, [r3, #28]
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d138      	bne.n	8003042 <prvProcessReceivedCommands+0xfe>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8002fd0:	68fa      	ldr	r2, [r7, #12]
 8002fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd4:	699b      	ldr	r3, [r3, #24]
 8002fd6:	441a      	add	r2, r3
 8002fd8:	2300      	movs	r3, #0
 8002fda:	9300      	str	r3, [sp, #0]
 8002fdc:	2300      	movs	r3, #0
 8002fde:	2100      	movs	r1, #0
 8002fe0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002fe2:	f7ff fe3d 	bl	8002c60 <xTimerGenericCommand>
 8002fe6:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d129      	bne.n	8003042 <prvProcessReceivedCommands+0xfe>
 8002fee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ff2:	f383 8811 	msr	BASEPRI, r3
 8002ff6:	f3bf 8f6f 	isb	sy
 8002ffa:	f3bf 8f4f 	dsb	sy
 8002ffe:	61bb      	str	r3, [r7, #24]
 8003000:	e7fe      	b.n	8003000 <prvProcessReceivedCommands+0xbc>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003002:	68fa      	ldr	r2, [r7, #12]
 8003004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003006:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800300a:	699b      	ldr	r3, [r3, #24]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d109      	bne.n	8003024 <prvProcessReceivedCommands+0xe0>
 8003010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003014:	f383 8811 	msr	BASEPRI, r3
 8003018:	f3bf 8f6f 	isb	sy
 800301c:	f3bf 8f4f 	dsb	sy
 8003020:	617b      	str	r3, [r7, #20]
 8003022:	e7fe      	b.n	8003022 <prvProcessReceivedCommands+0xde>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003026:	699a      	ldr	r2, [r3, #24]
 8003028:	6a3b      	ldr	r3, [r7, #32]
 800302a:	18d1      	adds	r1, r2, r3
 800302c:	6a3b      	ldr	r3, [r7, #32]
 800302e:	6a3a      	ldr	r2, [r7, #32]
 8003030:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003032:	f7ff ff45 	bl	8002ec0 <prvInsertTimerInActiveList>
					break;
 8003036:	e004      	b.n	8003042 <prvProcessReceivedCommands+0xfe>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
 8003038:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800303a:	f7fe f873 	bl	8001124 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800303e:	e000      	b.n	8003042 <prvProcessReceivedCommands+0xfe>

				default	:
					/* Don't expect to get here. */
					break;
 8003040:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003042:	4b08      	ldr	r3, [pc, #32]	; (8003064 <prvProcessReceivedCommands+0x120>)
 8003044:	6818      	ldr	r0, [r3, #0]
 8003046:	f107 0108 	add.w	r1, r7, #8
 800304a:	2300      	movs	r3, #0
 800304c:	2200      	movs	r2, #0
 800304e:	f7fe fadd 	bl	800160c <xQueueGenericReceive>
 8003052:	4603      	mov	r3, r0
 8003054:	2b00      	cmp	r3, #0
 8003056:	f47f af79 	bne.w	8002f4c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800305a:	bf00      	nop
 800305c:	3728      	adds	r7, #40	; 0x28
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	20001ddc 	.word	0x20001ddc

08003068 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b088      	sub	sp, #32
 800306c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800306e:	e044      	b.n	80030fa <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003070:	4b2b      	ldr	r3, [pc, #172]	; (8003120 <prvSwitchTimerLists+0xb8>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	68db      	ldr	r3, [r3, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800307a:	4b29      	ldr	r3, [pc, #164]	; (8003120 <prvSwitchTimerLists+0xb8>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	68db      	ldr	r3, [r3, #12]
 8003082:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	3304      	adds	r3, #4
 8003088:	4618      	mov	r0, r3
 800308a:	f7fd fdc5 	bl	8000c18 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003092:	6938      	ldr	r0, [r7, #16]
 8003094:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	69db      	ldr	r3, [r3, #28]
 800309a:	2b01      	cmp	r3, #1
 800309c:	d12d      	bne.n	80030fa <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	699a      	ldr	r2, [r3, #24]
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	4413      	add	r3, r2
 80030a6:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 80030a8:	68fa      	ldr	r2, [r7, #12]
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d90e      	bls.n	80030ce <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	68fa      	ldr	r2, [r7, #12]
 80030b4:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	693a      	ldr	r2, [r7, #16]
 80030ba:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80030bc:	4b18      	ldr	r3, [pc, #96]	; (8003120 <prvSwitchTimerLists+0xb8>)
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	3304      	adds	r3, #4
 80030c4:	4619      	mov	r1, r3
 80030c6:	4610      	mov	r0, r2
 80030c8:	f7fd fd6d 	bl	8000ba6 <vListInsert>
 80030cc:	e015      	b.n	80030fa <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80030ce:	2300      	movs	r3, #0
 80030d0:	9300      	str	r3, [sp, #0]
 80030d2:	2300      	movs	r3, #0
 80030d4:	697a      	ldr	r2, [r7, #20]
 80030d6:	2100      	movs	r1, #0
 80030d8:	6938      	ldr	r0, [r7, #16]
 80030da:	f7ff fdc1 	bl	8002c60 <xTimerGenericCommand>
 80030de:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d109      	bne.n	80030fa <prvSwitchTimerLists+0x92>
 80030e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030ea:	f383 8811 	msr	BASEPRI, r3
 80030ee:	f3bf 8f6f 	isb	sy
 80030f2:	f3bf 8f4f 	dsb	sy
 80030f6:	603b      	str	r3, [r7, #0]
 80030f8:	e7fe      	b.n	80030f8 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80030fa:	4b09      	ldr	r3, [pc, #36]	; (8003120 <prvSwitchTimerLists+0xb8>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d1b5      	bne.n	8003070 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8003104:	4b06      	ldr	r3, [pc, #24]	; (8003120 <prvSwitchTimerLists+0xb8>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 800310a:	4b06      	ldr	r3, [pc, #24]	; (8003124 <prvSwitchTimerLists+0xbc>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a04      	ldr	r2, [pc, #16]	; (8003120 <prvSwitchTimerLists+0xb8>)
 8003110:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8003112:	4a04      	ldr	r2, [pc, #16]	; (8003124 <prvSwitchTimerLists+0xbc>)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6013      	str	r3, [r2, #0]
}
 8003118:	bf00      	nop
 800311a:	3718      	adds	r7, #24
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}
 8003120:	20001dd4 	.word	0x20001dd4
 8003124:	20001dd8 	.word	0x20001dd8

08003128 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003128:	b580      	push	{r7, lr}
 800312a:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800312c:	f7fd fea0 	bl	8000e70 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003130:	4b12      	ldr	r3, [pc, #72]	; (800317c <prvCheckForValidListAndQueue+0x54>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d11d      	bne.n	8003174 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 8003138:	4811      	ldr	r0, [pc, #68]	; (8003180 <prvCheckForValidListAndQueue+0x58>)
 800313a:	f7fd fce3 	bl	8000b04 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800313e:	4811      	ldr	r0, [pc, #68]	; (8003184 <prvCheckForValidListAndQueue+0x5c>)
 8003140:	f7fd fce0 	bl	8000b04 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003144:	4b10      	ldr	r3, [pc, #64]	; (8003188 <prvCheckForValidListAndQueue+0x60>)
 8003146:	4a0e      	ldr	r2, [pc, #56]	; (8003180 <prvCheckForValidListAndQueue+0x58>)
 8003148:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800314a:	4b10      	ldr	r3, [pc, #64]	; (800318c <prvCheckForValidListAndQueue+0x64>)
 800314c:	4a0d      	ldr	r2, [pc, #52]	; (8003184 <prvCheckForValidListAndQueue+0x5c>)
 800314e:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003150:	2200      	movs	r2, #0
 8003152:	210c      	movs	r1, #12
 8003154:	2005      	movs	r0, #5
 8003156:	f7fe f873 	bl	8001240 <xQueueGenericCreate>
 800315a:	4602      	mov	r2, r0
 800315c:	4b07      	ldr	r3, [pc, #28]	; (800317c <prvCheckForValidListAndQueue+0x54>)
 800315e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8003160:	4b06      	ldr	r3, [pc, #24]	; (800317c <prvCheckForValidListAndQueue+0x54>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d005      	beq.n	8003174 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003168:	4b04      	ldr	r3, [pc, #16]	; (800317c <prvCheckForValidListAndQueue+0x54>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4908      	ldr	r1, [pc, #32]	; (8003190 <prvCheckForValidListAndQueue+0x68>)
 800316e:	4618      	mov	r0, r3
 8003170:	f7fe fc6e 	bl	8001a50 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003174:	f7fd feaa 	bl	8000ecc <vPortExitCritical>
}
 8003178:	bf00      	nop
 800317a:	bd80      	pop	{r7, pc}
 800317c:	20001ddc 	.word	0x20001ddc
 8003180:	20001dac 	.word	0x20001dac
 8003184:	20001dc0 	.word	0x20001dc0
 8003188:	20001dd4 	.word	0x20001dd4
 800318c:	20001dd8 	.word	0x20001dd8
 8003190:	08004aa8 	.word	0x08004aa8

08003194 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8003194:	b480      	push	{r7}
 8003196:	b085      	sub	sp, #20
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
 800319c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 800319e:	2300      	movs	r3, #0
 80031a0:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 80031a2:	2300      	movs	r3, #0
 80031a4:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80031b2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80031b6:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	791b      	ldrb	r3, [r3, #4]
 80031bc:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80031c2:	4313      	orrs	r3, r2
 80031c4:	68fa      	ldr	r2, [r7, #12]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	68fa      	ldr	r2, [r7, #12]
 80031ce:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 80031d6:	68fa      	ldr	r2, [r7, #12]
 80031d8:	4b18      	ldr	r3, [pc, #96]	; (800323c <ADC_Init+0xa8>)
 80031da:	4013      	ands	r3, r2
 80031dc:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80031e6:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 80031ec:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	795b      	ldrb	r3, [r3, #5]
 80031f2:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80031f4:	4313      	orrs	r3, r2
 80031f6:	68fa      	ldr	r2, [r7, #12]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	68fa      	ldr	r2, [r7, #12]
 8003200:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003206:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800320e:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	7d1b      	ldrb	r3, [r3, #20]
 8003214:	3b01      	subs	r3, #1
 8003216:	b2da      	uxtb	r2, r3
 8003218:	7afb      	ldrb	r3, [r7, #11]
 800321a:	4313      	orrs	r3, r2
 800321c:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 800321e:	7afb      	ldrb	r3, [r7, #11]
 8003220:	051b      	lsls	r3, r3, #20
 8003222:	68fa      	ldr	r2, [r7, #12]
 8003224:	4313      	orrs	r3, r2
 8003226:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	68fa      	ldr	r2, [r7, #12]
 800322c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800322e:	bf00      	nop
 8003230:	3714      	adds	r7, #20
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop
 800323c:	c0fff7fd 	.word	0xc0fff7fd

08003240 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	460b      	mov	r3, r1
 800324a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800324c:	78fb      	ldrb	r3, [r7, #3]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d006      	beq.n	8003260 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	f043 0201 	orr.w	r2, r3, #1
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 800325e:	e005      	b.n	800326c <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	f023 0201 	bic.w	r2, r3, #1
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	609a      	str	r2, [r3, #8]
}
 800326c:	bf00      	nop
 800326e:	370c      	adds	r7, #12
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr

08003278 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8003278:	b480      	push	{r7}
 800327a:	b085      	sub	sp, #20
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	4608      	mov	r0, r1
 8003282:	4611      	mov	r1, r2
 8003284:	461a      	mov	r2, r3
 8003286:	4603      	mov	r3, r0
 8003288:	70fb      	strb	r3, [r7, #3]
 800328a:	460b      	mov	r3, r1
 800328c:	70bb      	strb	r3, [r7, #2]
 800328e:	4613      	mov	r3, r2
 8003290:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8003292:	2300      	movs	r3, #0
 8003294:	60fb      	str	r3, [r7, #12]
 8003296:	2300      	movs	r3, #0
 8003298:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800329a:	78fb      	ldrb	r3, [r7, #3]
 800329c:	2b09      	cmp	r3, #9
 800329e:	d923      	bls.n	80032e8 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 80032a6:	78fb      	ldrb	r3, [r7, #3]
 80032a8:	f1a3 020a 	sub.w	r2, r3, #10
 80032ac:	4613      	mov	r3, r2
 80032ae:	005b      	lsls	r3, r3, #1
 80032b0:	4413      	add	r3, r2
 80032b2:	2207      	movs	r2, #7
 80032b4:	fa02 f303 	lsl.w	r3, r2, r3
 80032b8:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	43db      	mvns	r3, r3
 80032be:	68fa      	ldr	r2, [r7, #12]
 80032c0:	4013      	ands	r3, r2
 80032c2:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 80032c4:	7879      	ldrb	r1, [r7, #1]
 80032c6:	78fb      	ldrb	r3, [r7, #3]
 80032c8:	f1a3 020a 	sub.w	r2, r3, #10
 80032cc:	4613      	mov	r3, r2
 80032ce:	005b      	lsls	r3, r3, #1
 80032d0:	4413      	add	r3, r2
 80032d2:	fa01 f303 	lsl.w	r3, r1, r3
 80032d6:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80032d8:	68fa      	ldr	r2, [r7, #12]
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	4313      	orrs	r3, r2
 80032de:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	68fa      	ldr	r2, [r7, #12]
 80032e4:	60da      	str	r2, [r3, #12]
 80032e6:	e01e      	b.n	8003326 <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	691b      	ldr	r3, [r3, #16]
 80032ec:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 80032ee:	78fa      	ldrb	r2, [r7, #3]
 80032f0:	4613      	mov	r3, r2
 80032f2:	005b      	lsls	r3, r3, #1
 80032f4:	4413      	add	r3, r2
 80032f6:	2207      	movs	r2, #7
 80032f8:	fa02 f303 	lsl.w	r3, r2, r3
 80032fc:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80032fe:	68bb      	ldr	r3, [r7, #8]
 8003300:	43db      	mvns	r3, r3
 8003302:	68fa      	ldr	r2, [r7, #12]
 8003304:	4013      	ands	r3, r2
 8003306:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8003308:	7879      	ldrb	r1, [r7, #1]
 800330a:	78fa      	ldrb	r2, [r7, #3]
 800330c:	4613      	mov	r3, r2
 800330e:	005b      	lsls	r3, r3, #1
 8003310:	4413      	add	r3, r2
 8003312:	fa01 f303 	lsl.w	r3, r1, r3
 8003316:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8003318:	68fa      	ldr	r2, [r7, #12]
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	4313      	orrs	r3, r2
 800331e:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	68fa      	ldr	r2, [r7, #12]
 8003324:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8003326:	78bb      	ldrb	r3, [r7, #2]
 8003328:	2b06      	cmp	r3, #6
 800332a:	d821      	bhi.n	8003370 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003330:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8003332:	78bb      	ldrb	r3, [r7, #2]
 8003334:	1e5a      	subs	r2, r3, #1
 8003336:	4613      	mov	r3, r2
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	4413      	add	r3, r2
 800333c:	221f      	movs	r2, #31
 800333e:	fa02 f303 	lsl.w	r3, r2, r3
 8003342:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	43db      	mvns	r3, r3
 8003348:	68fa      	ldr	r2, [r7, #12]
 800334a:	4013      	ands	r3, r2
 800334c:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 800334e:	78f9      	ldrb	r1, [r7, #3]
 8003350:	78bb      	ldrb	r3, [r7, #2]
 8003352:	1e5a      	subs	r2, r3, #1
 8003354:	4613      	mov	r3, r2
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	4413      	add	r3, r2
 800335a:	fa01 f303 	lsl.w	r3, r1, r3
 800335e:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003360:	68fa      	ldr	r2, [r7, #12]
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	4313      	orrs	r3, r2
 8003366:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	68fa      	ldr	r2, [r7, #12]
 800336c:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 800336e:	e047      	b.n	8003400 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 8003370:	78bb      	ldrb	r3, [r7, #2]
 8003372:	2b0c      	cmp	r3, #12
 8003374:	d821      	bhi.n	80033ba <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800337a:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 800337c:	78bb      	ldrb	r3, [r7, #2]
 800337e:	1fda      	subs	r2, r3, #7
 8003380:	4613      	mov	r3, r2
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	4413      	add	r3, r2
 8003386:	221f      	movs	r2, #31
 8003388:	fa02 f303 	lsl.w	r3, r2, r3
 800338c:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	43db      	mvns	r3, r3
 8003392:	68fa      	ldr	r2, [r7, #12]
 8003394:	4013      	ands	r3, r2
 8003396:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8003398:	78f9      	ldrb	r1, [r7, #3]
 800339a:	78bb      	ldrb	r3, [r7, #2]
 800339c:	1fda      	subs	r2, r3, #7
 800339e:	4613      	mov	r3, r2
 80033a0:	009b      	lsls	r3, r3, #2
 80033a2:	4413      	add	r3, r2
 80033a4:	fa01 f303 	lsl.w	r3, r1, r3
 80033a8:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 80033aa:	68fa      	ldr	r2, [r7, #12]
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	68fa      	ldr	r2, [r7, #12]
 80033b6:	631a      	str	r2, [r3, #48]	; 0x30
}
 80033b8:	e022      	b.n	8003400 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033be:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 80033c0:	78bb      	ldrb	r3, [r7, #2]
 80033c2:	f1a3 020d 	sub.w	r2, r3, #13
 80033c6:	4613      	mov	r3, r2
 80033c8:	009b      	lsls	r3, r3, #2
 80033ca:	4413      	add	r3, r2
 80033cc:	221f      	movs	r2, #31
 80033ce:	fa02 f303 	lsl.w	r3, r2, r3
 80033d2:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	43db      	mvns	r3, r3
 80033d8:	68fa      	ldr	r2, [r7, #12]
 80033da:	4013      	ands	r3, r2
 80033dc:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 80033de:	78f9      	ldrb	r1, [r7, #3]
 80033e0:	78bb      	ldrb	r3, [r7, #2]
 80033e2:	f1a3 020d 	sub.w	r2, r3, #13
 80033e6:	4613      	mov	r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	4413      	add	r3, r2
 80033ec:	fa01 f303 	lsl.w	r3, r1, r3
 80033f0:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 80033f2:	68fa      	ldr	r2, [r7, #12]
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	68fa      	ldr	r2, [r7, #12]
 80033fe:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003400:	bf00      	nop
 8003402:	3714      	adds	r7, #20
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr

0800340c <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	609a      	str	r2, [r3, #8]
}
 8003420:	bf00      	nop
 8003422:	370c      	adds	r7, #12
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr

0800342c <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 800342c:	b480      	push	{r7}
 800342e:	b083      	sub	sp, #12
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003438:	b29b      	uxth	r3, r3
}
 800343a:	4618      	mov	r0, r3
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr

08003446 <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 8003446:	b480      	push	{r7}
 8003448:	b085      	sub	sp, #20
 800344a:	af00      	add	r7, sp, #0
 800344c:	6078      	str	r0, [r7, #4]
 800344e:	460b      	mov	r3, r1
 8003450:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 8003452:	2300      	movs	r3, #0
 8003454:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	78fb      	ldrb	r3, [r7, #3]
 800345c:	4013      	ands	r3, r2
 800345e:	2b00      	cmp	r3, #0
 8003460:	d002      	beq.n	8003468 <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8003462:	2301      	movs	r3, #1
 8003464:	73fb      	strb	r3, [r7, #15]
 8003466:	e001      	b.n	800346c <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8003468:	2300      	movs	r3, #0
 800346a:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 800346c:	7bfb      	ldrb	r3, [r7, #15]
}
 800346e:	4618      	mov	r0, r3
 8003470:	3714      	adds	r7, #20
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr
	...

0800347c <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 800347c:	b480      	push	{r7}
 800347e:	b085      	sub	sp, #20
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
 8003484:	460b      	mov	r3, r1
 8003486:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8003488:	2300      	movs	r3, #0
 800348a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 800348c:	4b08      	ldr	r3, [pc, #32]	; (80034b0 <DAC_SetChannel1Data+0x34>)
 800348e:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8003490:	68fa      	ldr	r2, [r7, #12]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	4413      	add	r3, r2
 8003496:	3308      	adds	r3, #8
 8003498:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	461a      	mov	r2, r3
 800349e:	887b      	ldrh	r3, [r7, #2]
 80034a0:	6013      	str	r3, [r2, #0]
}
 80034a2:	bf00      	nop
 80034a4:	3714      	adds	r7, #20
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop
 80034b0:	40007400 	.word	0x40007400

080034b4 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b085      	sub	sp, #20
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
 80034bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80034be:	2300      	movs	r3, #0
 80034c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80034c8:	68fa      	ldr	r2, [r7, #12]
 80034ca:	4b25      	ldr	r3, [pc, #148]	; (8003560 <DMA_Init+0xac>)
 80034cc:	4013      	ands	r3, r2
 80034ce:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80034de:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	699b      	ldr	r3, [r3, #24]
 80034e4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80034ea:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	6a1b      	ldr	r3, [r3, #32]
 80034f0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80034f6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034fc:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8003502:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003508:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800350a:	68fa      	ldr	r2, [r7, #12]
 800350c:	4313      	orrs	r3, r2
 800350e:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	68fa      	ldr	r2, [r7, #12]
 8003514:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f023 0307 	bic.w	r3, r3, #7
 8003522:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800352c:	4313      	orrs	r3, r2
 800352e:	68fa      	ldr	r2, [r7, #12]
 8003530:	4313      	orrs	r3, r2
 8003532:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	68fa      	ldr	r2, [r7, #12]
 8003538:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	691a      	ldr	r2, [r3, #16]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	685a      	ldr	r2, [r3, #4]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	689a      	ldr	r2, [r3, #8]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	60da      	str	r2, [r3, #12]
}
 8003552:	bf00      	nop
 8003554:	3714      	adds	r7, #20
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr
 800355e:	bf00      	nop
 8003560:	f01c803f 	.word	0xf01c803f

08003564 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	460b      	mov	r3, r1
 800356e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003570:	78fb      	ldrb	r3, [r7, #3]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d006      	beq.n	8003584 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f043 0201 	orr.w	r2, r3, #1
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8003582:	e005      	b.n	8003590 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f023 0201 	bic.w	r2, r3, #1
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	601a      	str	r2, [r3, #0]
}
 8003590:	bf00      	nop
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr

0800359c <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 800359c:	b480      	push	{r7}
 800359e:	b085      	sub	sp, #20
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80035a4:	2300      	movs	r3, #0
 80035a6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 0301 	and.w	r3, r3, #1
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d002      	beq.n	80035ba <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 80035b4:	2301      	movs	r3, #1
 80035b6:	73fb      	strb	r3, [r7, #15]
 80035b8:	e001      	b.n	80035be <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 80035ba:	2300      	movs	r3, #0
 80035bc:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 80035be:	7bfb      	ldrb	r3, [r7, #15]
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3714      	adds	r7, #20
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr

080035cc <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b087      	sub	sp, #28
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80035d6:	2300      	movs	r3, #0
 80035d8:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 80035da:	2300      	movs	r3, #0
 80035dc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	4a15      	ldr	r2, [pc, #84]	; (8003638 <DMA_GetFlagStatus+0x6c>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d802      	bhi.n	80035ec <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80035e6:	4b15      	ldr	r3, [pc, #84]	; (800363c <DMA_GetFlagStatus+0x70>)
 80035e8:	613b      	str	r3, [r7, #16]
 80035ea:	e001      	b.n	80035f0 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80035ec:	4b14      	ldr	r3, [pc, #80]	; (8003640 <DMA_GetFlagStatus+0x74>)
 80035ee:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d003      	beq.n	8003602 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	60fb      	str	r3, [r7, #12]
 8003600:	e002      	b.n	8003608 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800360e:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8003612:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8003614:	68fa      	ldr	r2, [r7, #12]
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	4013      	ands	r3, r2
 800361a:	2b00      	cmp	r3, #0
 800361c:	d002      	beq.n	8003624 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 800361e:	2301      	movs	r3, #1
 8003620:	75fb      	strb	r3, [r7, #23]
 8003622:	e001      	b.n	8003628 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8003624:	2300      	movs	r3, #0
 8003626:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8003628:	7dfb      	ldrb	r3, [r7, #23]
}
 800362a:	4618      	mov	r0, r3
 800362c:	371c      	adds	r7, #28
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop
 8003638:	4002640f 	.word	0x4002640f
 800363c:	40026000 	.word	0x40026000
 8003640:	40026400 	.word	0x40026400

08003644 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8003644:	b480      	push	{r7}
 8003646:	b085      	sub	sp, #20
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
 800364c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4a10      	ldr	r2, [pc, #64]	; (8003694 <DMA_ClearFlag+0x50>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d802      	bhi.n	800365c <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8003656:	4b10      	ldr	r3, [pc, #64]	; (8003698 <DMA_ClearFlag+0x54>)
 8003658:	60fb      	str	r3, [r7, #12]
 800365a:	e001      	b.n	8003660 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 800365c:	4b0f      	ldr	r3, [pc, #60]	; (800369c <DMA_ClearFlag+0x58>)
 800365e:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d007      	beq.n	800367a <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8003670:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8003674:	68fa      	ldr	r2, [r7, #12]
 8003676:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8003678:	e006      	b.n	8003688 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8003680:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8003684:	68fa      	ldr	r2, [r7, #12]
 8003686:	6093      	str	r3, [r2, #8]
}
 8003688:	bf00      	nop
 800368a:	3714      	adds	r7, #20
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr
 8003694:	4002640f 	.word	0x4002640f
 8003698:	40026000 	.word	0x40026000
 800369c:	40026400 	.word	0x40026400

080036a0 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b087      	sub	sp, #28
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80036aa:	2300      	movs	r3, #0
 80036ac:	617b      	str	r3, [r7, #20]
 80036ae:	2300      	movs	r3, #0
 80036b0:	613b      	str	r3, [r7, #16]
 80036b2:	2300      	movs	r3, #0
 80036b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80036b6:	2300      	movs	r3, #0
 80036b8:	617b      	str	r3, [r7, #20]
 80036ba:	e076      	b.n	80037aa <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80036bc:	2201      	movs	r2, #1
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	fa02 f303 	lsl.w	r3, r2, r3
 80036c4:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	4013      	ands	r3, r2
 80036ce:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80036d0:	68fa      	ldr	r2, [r7, #12]
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d165      	bne.n	80037a4 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	005b      	lsls	r3, r3, #1
 80036e0:	2103      	movs	r1, #3
 80036e2:	fa01 f303 	lsl.w	r3, r1, r3
 80036e6:	43db      	mvns	r3, r3
 80036e8:	401a      	ands	r2, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	791b      	ldrb	r3, [r3, #4]
 80036f6:	4619      	mov	r1, r3
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	005b      	lsls	r3, r3, #1
 80036fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003700:	431a      	orrs	r2, r3
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	791b      	ldrb	r3, [r3, #4]
 800370a:	2b01      	cmp	r3, #1
 800370c:	d003      	beq.n	8003716 <GPIO_Init+0x76>
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	791b      	ldrb	r3, [r3, #4]
 8003712:	2b02      	cmp	r3, #2
 8003714:	d12e      	bne.n	8003774 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	689a      	ldr	r2, [r3, #8]
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	005b      	lsls	r3, r3, #1
 800371e:	2103      	movs	r1, #3
 8003720:	fa01 f303 	lsl.w	r3, r1, r3
 8003724:	43db      	mvns	r3, r3
 8003726:	401a      	ands	r2, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	689a      	ldr	r2, [r3, #8]
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	795b      	ldrb	r3, [r3, #5]
 8003734:	4619      	mov	r1, r3
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	005b      	lsls	r3, r3, #1
 800373a:	fa01 f303 	lsl.w	r3, r1, r3
 800373e:	431a      	orrs	r2, r3
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	685a      	ldr	r2, [r3, #4]
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	b29b      	uxth	r3, r3
 800374c:	4619      	mov	r1, r3
 800374e:	2301      	movs	r3, #1
 8003750:	408b      	lsls	r3, r1
 8003752:	43db      	mvns	r3, r3
 8003754:	401a      	ands	r2, r3
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	683a      	ldr	r2, [r7, #0]
 8003760:	7992      	ldrb	r2, [r2, #6]
 8003762:	4611      	mov	r1, r2
 8003764:	697a      	ldr	r2, [r7, #20]
 8003766:	b292      	uxth	r2, r2
 8003768:	fa01 f202 	lsl.w	r2, r1, r2
 800376c:	b292      	uxth	r2, r2
 800376e:	431a      	orrs	r2, r3
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	68da      	ldr	r2, [r3, #12]
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	b29b      	uxth	r3, r3
 800377c:	005b      	lsls	r3, r3, #1
 800377e:	2103      	movs	r1, #3
 8003780:	fa01 f303 	lsl.w	r3, r1, r3
 8003784:	43db      	mvns	r3, r3
 8003786:	401a      	ands	r2, r3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	68da      	ldr	r2, [r3, #12]
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	79db      	ldrb	r3, [r3, #7]
 8003794:	4619      	mov	r1, r3
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	005b      	lsls	r3, r3, #1
 800379a:	fa01 f303 	lsl.w	r3, r1, r3
 800379e:	431a      	orrs	r2, r3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	3301      	adds	r3, #1
 80037a8:	617b      	str	r3, [r7, #20]
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	2b0f      	cmp	r3, #15
 80037ae:	d985      	bls.n	80036bc <GPIO_Init+0x1c>
    }
  }
}
 80037b0:	bf00      	nop
 80037b2:	371c      	adds	r7, #28
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr

080037bc <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80037bc:	b480      	push	{r7}
 80037be:	b083      	sub	sp, #12
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	460b      	mov	r3, r1
 80037c6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	887a      	ldrh	r2, [r7, #2]
 80037cc:	831a      	strh	r2, [r3, #24]
}
 80037ce:	bf00      	nop
 80037d0:	370c      	adds	r7, #12
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr

080037da <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80037da:	b480      	push	{r7}
 80037dc:	b083      	sub	sp, #12
 80037de:	af00      	add	r7, sp, #0
 80037e0:	6078      	str	r0, [r7, #4]
 80037e2:	460b      	mov	r3, r1
 80037e4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	887a      	ldrh	r2, [r7, #2]
 80037ea:	835a      	strh	r2, [r3, #26]
}
 80037ec:	bf00      	nop
 80037ee:	370c      	adds	r7, #12
 80037f0:	46bd      	mov	sp, r7
 80037f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f6:	4770      	bx	lr

080037f8 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b083      	sub	sp, #12
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
 8003800:	460b      	mov	r3, r1
 8003802:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003804:	78fb      	ldrb	r3, [r7, #3]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d006      	beq.n	8003818 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800380a:	490a      	ldr	r1, [pc, #40]	; (8003834 <RCC_AHB1PeriphClockCmd+0x3c>)
 800380c:	4b09      	ldr	r3, [pc, #36]	; (8003834 <RCC_AHB1PeriphClockCmd+0x3c>)
 800380e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	4313      	orrs	r3, r2
 8003814:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8003816:	e006      	b.n	8003826 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8003818:	4906      	ldr	r1, [pc, #24]	; (8003834 <RCC_AHB1PeriphClockCmd+0x3c>)
 800381a:	4b06      	ldr	r3, [pc, #24]	; (8003834 <RCC_AHB1PeriphClockCmd+0x3c>)
 800381c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	43db      	mvns	r3, r3
 8003822:	4013      	ands	r3, r2
 8003824:	630b      	str	r3, [r1, #48]	; 0x30
}
 8003826:	bf00      	nop
 8003828:	370c      	adds	r7, #12
 800382a:	46bd      	mov	sp, r7
 800382c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003830:	4770      	bx	lr
 8003832:	bf00      	nop
 8003834:	40023800 	.word	0x40023800

08003838 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	460b      	mov	r3, r1
 8003842:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003844:	78fb      	ldrb	r3, [r7, #3]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d006      	beq.n	8003858 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800384a:	490a      	ldr	r1, [pc, #40]	; (8003874 <RCC_APB2PeriphClockCmd+0x3c>)
 800384c:	4b09      	ldr	r3, [pc, #36]	; (8003874 <RCC_APB2PeriphClockCmd+0x3c>)
 800384e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4313      	orrs	r3, r2
 8003854:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8003856:	e006      	b.n	8003866 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8003858:	4906      	ldr	r1, [pc, #24]	; (8003874 <RCC_APB2PeriphClockCmd+0x3c>)
 800385a:	4b06      	ldr	r3, [pc, #24]	; (8003874 <RCC_APB2PeriphClockCmd+0x3c>)
 800385c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	43db      	mvns	r3, r3
 8003862:	4013      	ands	r3, r2
 8003864:	644b      	str	r3, [r1, #68]	; 0x44
}
 8003866:	bf00      	nop
 8003868:	370c      	adds	r7, #12
 800386a:	46bd      	mov	sp, r7
 800386c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003870:	4770      	bx	lr
 8003872:	bf00      	nop
 8003874:	40023800 	.word	0x40023800

08003878 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	460b      	mov	r3, r1
 8003882:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	887a      	ldrh	r2, [r7, #2]
 8003888:	819a      	strh	r2, [r3, #12]
}
 800388a:	bf00      	nop
 800388c:	370c      	adds	r7, #12
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr

08003896 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8003896:	b480      	push	{r7}
 8003898:	b085      	sub	sp, #20
 800389a:	af00      	add	r7, sp, #0
 800389c:	6078      	str	r0, [r7, #4]
 800389e:	460b      	mov	r3, r1
 80038a0:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80038a2:	2300      	movs	r3, #0
 80038a4:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	891b      	ldrh	r3, [r3, #8]
 80038aa:	b29a      	uxth	r2, r3
 80038ac:	887b      	ldrh	r3, [r7, #2]
 80038ae:	4013      	ands	r3, r2
 80038b0:	b29b      	uxth	r3, r3
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d002      	beq.n	80038bc <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80038b6:	2301      	movs	r3, #1
 80038b8:	73fb      	strb	r3, [r7, #15]
 80038ba:	e001      	b.n	80038c0 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80038bc:	2300      	movs	r3, #0
 80038be:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80038c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3714      	adds	r7, #20
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr
	...

080038d0 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 80038d0:	b580      	push	{r7, lr}
 80038d2:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 80038d4:	4b38      	ldr	r3, [pc, #224]	; (80039b8 <Audio_MAL_IRQHandler+0xe8>)
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	4b38      	ldr	r3, [pc, #224]	; (80039bc <Audio_MAL_IRQHandler+0xec>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4619      	mov	r1, r3
 80038de:	4610      	mov	r0, r2
 80038e0:	f7ff fe74 	bl	80035cc <DMA_GetFlagStatus>
 80038e4:	4603      	mov	r3, r0
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d064      	beq.n	80039b4 <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 80038ea:	4b35      	ldr	r3, [pc, #212]	; (80039c0 <Audio_MAL_IRQHandler+0xf0>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d04c      	beq.n	800398c <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 80038f2:	bf00      	nop
 80038f4:	4b30      	ldr	r3, [pc, #192]	; (80039b8 <Audio_MAL_IRQHandler+0xe8>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4618      	mov	r0, r3
 80038fa:	f7ff fe4f 	bl	800359c <DMA_GetCmdStatus>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d1f7      	bne.n	80038f4 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8003904:	4b2c      	ldr	r3, [pc, #176]	; (80039b8 <Audio_MAL_IRQHandler+0xe8>)
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	4b2c      	ldr	r3, [pc, #176]	; (80039bc <Audio_MAL_IRQHandler+0xec>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4619      	mov	r1, r3
 800390e:	4610      	mov	r0, r2
 8003910:	f7ff fe98 	bl	8003644 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8003914:	4b2b      	ldr	r3, [pc, #172]	; (80039c4 <Audio_MAL_IRQHandler+0xf4>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	461a      	mov	r2, r3
 800391a:	4b2b      	ldr	r3, [pc, #172]	; (80039c8 <Audio_MAL_IRQHandler+0xf8>)
 800391c:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 800391e:	4b28      	ldr	r3, [pc, #160]	; (80039c0 <Audio_MAL_IRQHandler+0xf0>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003926:	4293      	cmp	r3, r2
 8003928:	bf28      	it	cs
 800392a:	4613      	movcs	r3, r2
 800392c:	4a26      	ldr	r2, [pc, #152]	; (80039c8 <Audio_MAL_IRQHandler+0xf8>)
 800392e:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8003930:	4b21      	ldr	r3, [pc, #132]	; (80039b8 <Audio_MAL_IRQHandler+0xe8>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4924      	ldr	r1, [pc, #144]	; (80039c8 <Audio_MAL_IRQHandler+0xf8>)
 8003936:	4618      	mov	r0, r3
 8003938:	f7ff fdbc 	bl	80034b4 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 800393c:	4b1e      	ldr	r3, [pc, #120]	; (80039b8 <Audio_MAL_IRQHandler+0xe8>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	2101      	movs	r1, #1
 8003942:	4618      	mov	r0, r3
 8003944:	f7ff fe0e 	bl	8003564 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8003948:	4b1e      	ldr	r3, [pc, #120]	; (80039c4 <Audio_MAL_IRQHandler+0xf4>)
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	4b1c      	ldr	r3, [pc, #112]	; (80039c0 <Audio_MAL_IRQHandler+0xf0>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003954:	d203      	bcs.n	800395e <Audio_MAL_IRQHandler+0x8e>
 8003956:	4b1a      	ldr	r3, [pc, #104]	; (80039c0 <Audio_MAL_IRQHandler+0xf0>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	005b      	lsls	r3, r3, #1
 800395c:	e000      	b.n	8003960 <Audio_MAL_IRQHandler+0x90>
 800395e:	4b1b      	ldr	r3, [pc, #108]	; (80039cc <Audio_MAL_IRQHandler+0xfc>)
 8003960:	4413      	add	r3, r2
 8003962:	4a18      	ldr	r2, [pc, #96]	; (80039c4 <Audio_MAL_IRQHandler+0xf4>)
 8003964:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8003966:	4b16      	ldr	r3, [pc, #88]	; (80039c0 <Audio_MAL_IRQHandler+0xf0>)
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	4b15      	ldr	r3, [pc, #84]	; (80039c0 <Audio_MAL_IRQHandler+0xf0>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003972:	428b      	cmp	r3, r1
 8003974:	bf28      	it	cs
 8003976:	460b      	movcs	r3, r1
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	4a11      	ldr	r2, [pc, #68]	; (80039c0 <Audio_MAL_IRQHandler+0xf0>)
 800397c:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 800397e:	4b0e      	ldr	r3, [pc, #56]	; (80039b8 <Audio_MAL_IRQHandler+0xe8>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2101      	movs	r1, #1
 8003984:	4618      	mov	r0, r3
 8003986:	f7ff fded 	bl	8003564 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 800398a:	e013      	b.n	80039b4 <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 800398c:	4b0a      	ldr	r3, [pc, #40]	; (80039b8 <Audio_MAL_IRQHandler+0xe8>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	2100      	movs	r1, #0
 8003992:	4618      	mov	r0, r3
 8003994:	f7ff fde6 	bl	8003564 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8003998:	4b07      	ldr	r3, [pc, #28]	; (80039b8 <Audio_MAL_IRQHandler+0xe8>)
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	4b07      	ldr	r3, [pc, #28]	; (80039bc <Audio_MAL_IRQHandler+0xec>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4619      	mov	r1, r3
 80039a2:	4610      	mov	r0, r2
 80039a4:	f7ff fe4e 	bl	8003644 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 80039a8:	4b06      	ldr	r3, [pc, #24]	; (80039c4 <Audio_MAL_IRQHandler+0xf4>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	2100      	movs	r1, #0
 80039ae:	4618      	mov	r0, r3
 80039b0:	f000 f83c 	bl	8003a2c <EVAL_AUDIO_TransferComplete_CallBack>
}
 80039b4:	bf00      	nop
 80039b6:	bd80      	pop	{r7, pc}
 80039b8:	2000000c 	.word	0x2000000c
 80039bc:	20000010 	.word	0x20000010
 80039c0:	20000004 	.word	0x20000004
 80039c4:	20001e5c 	.word	0x20001e5c
 80039c8:	20001e9c 	.word	0x20001e9c
 80039cc:	0001fffe 	.word	0x0001fffe

080039d0 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 80039d0:	b580      	push	{r7, lr}
 80039d2:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80039d4:	f7ff ff7c 	bl	80038d0 <Audio_MAL_IRQHandler>
}
 80039d8:	bf00      	nop
 80039da:	bd80      	pop	{r7, pc}

080039dc <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 80039dc:	b580      	push	{r7, lr}
 80039de:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80039e0:	f7ff ff76 	bl	80038d0 <Audio_MAL_IRQHandler>
}
 80039e4:	bf00      	nop
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 80039ec:	2102      	movs	r1, #2
 80039ee:	480d      	ldr	r0, [pc, #52]	; (8003a24 <SPI3_IRQHandler+0x3c>)
 80039f0:	f7ff ff51 	bl	8003896 <SPI_I2S_GetFlagStatus>
 80039f4:	4603      	mov	r3, r0
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d011      	beq.n	8003a1e <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 80039fa:	4b0b      	ldr	r3, [pc, #44]	; (8003a28 <SPI3_IRQHandler+0x40>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	d106      	bne.n	8003a10 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8003a02:	f000 f81e 	bl	8003a42 <EVAL_AUDIO_GetSampleCallBack>
 8003a06:	4603      	mov	r3, r0
 8003a08:	4619      	mov	r1, r3
 8003a0a:	2004      	movs	r0, #4
 8003a0c:	f7ff fd36 	bl	800347c <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8003a10:	f000 f817 	bl	8003a42 <EVAL_AUDIO_GetSampleCallBack>
 8003a14:	4603      	mov	r3, r0
 8003a16:	4619      	mov	r1, r3
 8003a18:	4802      	ldr	r0, [pc, #8]	; (8003a24 <SPI3_IRQHandler+0x3c>)
 8003a1a:	f7ff ff2d 	bl	8003878 <SPI_I2S_SendData>
  }
}
 8003a1e:	bf00      	nop
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	bf00      	nop
 8003a24:	40003c00 	.word	0x40003c00
 8003a28:	20000008 	.word	0x20000008

08003a2c <EVAL_AUDIO_TransferComplete_CallBack>:
/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
__attribute__((weak)) void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b083      	sub	sp, #12
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 8003a36:	bf00      	nop
}
 8003a38:	370c      	adds	r7, #12
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr

08003a42 <EVAL_AUDIO_GetSampleCallBack>:
/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
__attribute__((weak)) uint16_t EVAL_AUDIO_GetSampleCallBack(void)
{
 8003a42:	b480      	push	{r7}
 8003a44:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return 0;
 8003a46:	2300      	movs	r3, #0
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr
	...

08003a54 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field
 */
static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b085      	sub	sp, #20
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	f003 0307 	and.w	r3, r3, #7
 8003a62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a64:	4b0c      	ldr	r3, [pc, #48]	; (8003a98 <NVIC_SetPriorityGrouping+0x44>)
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8003a6a:	68ba      	ldr	r2, [r7, #8]
 8003a6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a70:	4013      	ands	r3, r2
 8003a72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                 |
 8003a7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003a80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a86:	4a04      	ldr	r2, [pc, #16]	; (8003a98 <NVIC_SetPriorityGrouping+0x44>)
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	60d3      	str	r3, [r2, #12]
}
 8003a8c:	bf00      	nop
 8003a8e:	3714      	adds	r7, #20
 8003a90:	46bd      	mov	sp, r7
 8003a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a96:	4770      	bx	lr
 8003a98:	e000ed00 	.word	0xe000ed00

08003a9c <main>:
    }
}

/*-----------------------------------------------------------*/
int main(void)
{	
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af02      	add	r7, sp, #8
	// Initialize Hardware
	prvSetupHardware();
 8003aa2:	f000 fb67 	bl	8004174 <prvSetupHardware>




	// Build Queues 
	gen_car_que = xQueueCreate(1, sizeof(uint8_t));
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	2101      	movs	r1, #1
 8003aaa:	2001      	movs	r0, #1
 8003aac:	f7fd fbc8 	bl	8001240 <xQueueGenericCreate>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	4b39      	ldr	r3, [pc, #228]	; (8003b98 <main+0xfc>)
 8003ab4:	601a      	str	r2, [r3, #0]
	light_state = xQueueCreate(1, sizeof(uint8_t));					// 2 Queues for Light State
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	2101      	movs	r1, #1
 8003aba:	2001      	movs	r0, #1
 8003abc:	f7fd fbc0 	bl	8001240 <xQueueGenericCreate>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	4b36      	ldr	r3, [pc, #216]	; (8003b9c <main+0x100>)
 8003ac4:	601a      	str	r2, [r3, #0]
	light_state_street = xQueueCreate(1, sizeof(uint8_t));	
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	2101      	movs	r1, #1
 8003aca:	2001      	movs	r0, #1
 8003acc:	f7fd fbb8 	bl	8001240 <xQueueGenericCreate>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	4b33      	ldr	r3, [pc, #204]	; (8003ba0 <main+0x104>)
 8003ad4:	601a      	str	r2, [r3, #0]
	trafficFlowLightQueue = xQueueCreate(1, sizeof(double));			// 2 Queues for Traffic Flow 
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	2108      	movs	r1, #8
 8003ada:	2001      	movs	r0, #1
 8003adc:	f7fd fbb0 	bl	8001240 <xQueueGenericCreate>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	4b30      	ldr	r3, [pc, #192]	; (8003ba4 <main+0x108>)
 8003ae4:	601a      	str	r2, [r3, #0]
	trafficFlowCarsQueue = xQueueCreate(1, sizeof(double));
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	2108      	movs	r1, #8
 8003aea:	2001      	movs	r0, #1
 8003aec:	f7fd fba8 	bl	8001240 <xQueueGenericCreate>
 8003af0:	4602      	mov	r2, r0
 8003af2:	4b2d      	ldr	r3, [pc, #180]	; (8003ba8 <main+0x10c>)
 8003af4:	601a      	str	r2, [r3, #0]

	// Build Tasks 
	xTaskCreate(Adjust_Traffic,"Adjust_Traffic",configMINIMAL_STACK_SIZE, NULL, 1, &adjust_traffic_handle);
 8003af6:	4b2d      	ldr	r3, [pc, #180]	; (8003bac <main+0x110>)
 8003af8:	9301      	str	r3, [sp, #4]
 8003afa:	2301      	movs	r3, #1
 8003afc:	9300      	str	r3, [sp, #0]
 8003afe:	2300      	movs	r3, #0
 8003b00:	2282      	movs	r2, #130	; 0x82
 8003b02:	492b      	ldr	r1, [pc, #172]	; (8003bb0 <main+0x114>)
 8003b04:	482b      	ldr	r0, [pc, #172]	; (8003bb4 <main+0x118>)
 8003b06:	f7fd ffff 	bl	8001b08 <xTaskCreate>
    xTaskCreate(Traffic_Light,"Traffic_Light",configMINIMAL_STACK_SIZE, NULL, 2, &traffic_light_handle);
 8003b0a:	4b2b      	ldr	r3, [pc, #172]	; (8003bb8 <main+0x11c>)
 8003b0c:	9301      	str	r3, [sp, #4]
 8003b0e:	2302      	movs	r3, #2
 8003b10:	9300      	str	r3, [sp, #0]
 8003b12:	2300      	movs	r3, #0
 8003b14:	2282      	movs	r2, #130	; 0x82
 8003b16:	4929      	ldr	r1, [pc, #164]	; (8003bbc <main+0x120>)
 8003b18:	4829      	ldr	r0, [pc, #164]	; (8003bc0 <main+0x124>)
 8003b1a:	f7fd fff5 	bl	8001b08 <xTaskCreate>
    xTaskCreate(TL_Display,"TL_Display",configMINIMAL_STACK_SIZE, NULL, 2, NULL);
 8003b1e:	2300      	movs	r3, #0
 8003b20:	9301      	str	r3, [sp, #4]
 8003b22:	2302      	movs	r3, #2
 8003b24:	9300      	str	r3, [sp, #0]
 8003b26:	2300      	movs	r3, #0
 8003b28:	2282      	movs	r2, #130	; 0x82
 8003b2a:	4926      	ldr	r1, [pc, #152]	; (8003bc4 <main+0x128>)
 8003b2c:	4826      	ldr	r0, [pc, #152]	; (8003bc8 <main+0x12c>)
 8003b2e:	f7fd ffeb 	bl	8001b08 <xTaskCreate>
    xTaskCreate(Car_Gen,"Car_Gen",configMINIMAL_STACK_SIZE, NULL, 3, &gen_handle);
 8003b32:	4b26      	ldr	r3, [pc, #152]	; (8003bcc <main+0x130>)
 8003b34:	9301      	str	r3, [sp, #4]
 8003b36:	2303      	movs	r3, #3
 8003b38:	9300      	str	r3, [sp, #0]
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	2282      	movs	r2, #130	; 0x82
 8003b3e:	4924      	ldr	r1, [pc, #144]	; (8003bd0 <main+0x134>)
 8003b40:	4824      	ldr	r0, [pc, #144]	; (8003bd4 <main+0x138>)
 8003b42:	f7fd ffe1 	bl	8001b08 <xTaskCreate>
    xTaskCreate(Display_Street,"Display_Street", configMINIMAL_STACK_SIZE, NULL, 3, NULL);
 8003b46:	2300      	movs	r3, #0
 8003b48:	9301      	str	r3, [sp, #4]
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	9300      	str	r3, [sp, #0]
 8003b4e:	2300      	movs	r3, #0
 8003b50:	2282      	movs	r2, #130	; 0x82
 8003b52:	4921      	ldr	r1, [pc, #132]	; (8003bd8 <main+0x13c>)
 8003b54:	4821      	ldr	r0, [pc, #132]	; (8003bdc <main+0x140>)
 8003b56:	f7fd ffd7 	bl	8001b08 <xTaskCreate>

	//one-shot timer for traffic light
	tl_timer = xTimerCreate("Traffic_Timer",pdMS_TO_TICKS(maximum_time),pdFALSE,NULL,tl_timer_callback);
 8003b5a:	4b21      	ldr	r3, [pc, #132]	; (8003be0 <main+0x144>)
 8003b5c:	9300      	str	r3, [sp, #0]
 8003b5e:	2300      	movs	r3, #0
 8003b60:	2200      	movs	r2, #0
 8003b62:	f641 3158 	movw	r1, #7000	; 0x1b58
 8003b66:	481f      	ldr	r0, [pc, #124]	; (8003be4 <main+0x148>)
 8003b68:	f7ff f82c 	bl	8002bc4 <xTimerCreate>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	4b1e      	ldr	r3, [pc, #120]	; (8003be8 <main+0x14c>)
 8003b70:	601a      	str	r2, [r3, #0]
	//periodic timer for ADC
	adc_timer = xTimerCreate(
 8003b72:	4b1e      	ldr	r3, [pc, #120]	; (8003bec <main+0x150>)
 8003b74:	9300      	str	r3, [sp, #0]
 8003b76:	2300      	movs	r3, #0
 8003b78:	2201      	movs	r2, #1
 8003b7a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8003b7e:	481c      	ldr	r0, [pc, #112]	; (8003bf0 <main+0x154>)
 8003b80:	f7ff f820 	bl	8002bc4 <xTimerCreate>
 8003b84:	4602      	mov	r2, r0
 8003b86:	4b1b      	ldr	r3, [pc, #108]	; (8003bf4 <main+0x158>)
 8003b88:	601a      	str	r2, [r3, #0]
        NULL,
        ADC_callBack
    );
	//start ADC conversion

	vTaskStartScheduler();
 8003b8a:	f7fe f923 	bl	8001dd4 <vTaskStartScheduler>
	return 0;
 8003b8e:	2300      	movs	r3, #0
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	20001de8 	.word	0x20001de8
 8003b9c:	20001df0 	.word	0x20001df0
 8003ba0:	20001dec 	.word	0x20001dec
 8003ba4:	20001df4 	.word	0x20001df4
 8003ba8:	20001df8 	.word	0x20001df8
 8003bac:	20001dfc 	.word	0x20001dfc
 8003bb0:	08004ab0 	.word	0x08004ab0
 8003bb4:	08003c41 	.word	0x08003c41
 8003bb8:	20001e00 	.word	0x20001e00
 8003bbc:	08004ac0 	.word	0x08004ac0
 8003bc0:	08003cd9 	.word	0x08003cd9
 8003bc4:	08004ad0 	.word	0x08004ad0
 8003bc8:	08003e4d 	.word	0x08003e4d
 8003bcc:	20001e04 	.word	0x20001e04
 8003bd0:	08004adc 	.word	0x08004adc
 8003bd4:	08003ec9 	.word	0x08003ec9
 8003bd8:	08004ae4 	.word	0x08004ae4
 8003bdc:	08003fd1 	.word	0x08003fd1
 8003be0:	08003c1d 	.word	0x08003c1d
 8003be4:	08004af4 	.word	0x08004af4
 8003be8:	20001e08 	.word	0x20001e08
 8003bec:	08003bf9 	.word	0x08003bf9
 8003bf0:	08004b04 	.word	0x08004b04
 8003bf4:	20001e0c 	.word	0x20001e0c

08003bf8 <ADC_callBack>:

//complete
//ADC_callBack - wakes the traffic adjust task when the adc timer goes off
//periodic timer every 500ms
static void ADC_callBack(TimerHandle_t xTimer) {
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
	xTaskNotifyGive(adjust_traffic_handle);
 8003c00:	4b05      	ldr	r3, [pc, #20]	; (8003c18 <ADC_callBack+0x20>)
 8003c02:	6818      	ldr	r0, [r3, #0]
 8003c04:	2300      	movs	r3, #0
 8003c06:	2202      	movs	r2, #2
 8003c08:	2100      	movs	r1, #0
 8003c0a:	f7fe fea3 	bl	8002954 <xTaskGenericNotify>
}
 8003c0e:	bf00      	nop
 8003c10:	3708      	adds	r7, #8
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	bf00      	nop
 8003c18:	20001dfc 	.word	0x20001dfc

08003c1c <tl_timer_callback>:

//complete
//tl_timer_callback calls itself back
//one shot timer 
static void tl_timer_callback(TimerHandle_t xTimer) {
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b082      	sub	sp, #8
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
	xTaskNotifyGive(traffic_light_handle);
 8003c24:	4b05      	ldr	r3, [pc, #20]	; (8003c3c <tl_timer_callback+0x20>)
 8003c26:	6818      	ldr	r0, [r3, #0]
 8003c28:	2300      	movs	r3, #0
 8003c2a:	2202      	movs	r2, #2
 8003c2c:	2100      	movs	r1, #0
 8003c2e:	f7fe fe91 	bl	8002954 <xTaskGenericNotify>
}
 8003c32:	bf00      	nop
 8003c34:	3708      	adds	r7, #8
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop
 8003c3c:	20001e00 	.word	0x20001e00

08003c40 <Adjust_Traffic>:

static void Adjust_Traffic(void *pvParameters) {
 8003c40:	b590      	push	{r4, r7, lr}
 8003c42:	b087      	sub	sp, #28
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
	uint16_t ADC_Result = 0;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	82fb      	strh	r3, [r7, #22]
	double ADC_Norm = 0;
 8003c4c:	f04f 0300 	mov.w	r3, #0
 8003c50:	f04f 0400 	mov.w	r4, #0
 8003c54:	e9c7 3402 	strd	r3, r4, [r7, #8]
	// check if notified then send, check 
	while(1){
		//wait for notification

		//get ADC value
		ADC_Result = poll_adc_function();
 8003c58:	f000 fabe 	bl	80041d8 <poll_adc_function>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	82fb      	strh	r3, [r7, #22]
		//normalize adc value
		ADC_Norm = (double)ADC_Result / 4095.0;
 8003c60:	8afb      	ldrh	r3, [r7, #22]
 8003c62:	4618      	mov	r0, r3
 8003c64:	f7fc fbf6 	bl	8000454 <__aeabi_ui2d>
 8003c68:	a319      	add	r3, pc, #100	; (adr r3, 8003cd0 <Adjust_Traffic+0x90>)
 8003c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c6e:	f7fc fd91 	bl	8000794 <__aeabi_ddiv>
 8003c72:	4603      	mov	r3, r0
 8003c74:	460c      	mov	r4, r1
 8003c76:	e9c7 3402 	strd	r3, r4, [r7, #8]
		printf("ADC Raw: %u, Normalized: %.4f\n", ADC_Result, ADC_Norm);
 8003c7a:	8af9      	ldrh	r1, [r7, #22]
 8003c7c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003c80:	461a      	mov	r2, r3
 8003c82:	4623      	mov	r3, r4
 8003c84:	480e      	ldr	r0, [pc, #56]	; (8003cc0 <Adjust_Traffic+0x80>)
 8003c86:	f000 fdd3 	bl	8004830 <printf>
		//give to ques 
		xQueueOverwrite(trafficFlowCarsQueue, &ADC_Norm);
 8003c8a:	4b0e      	ldr	r3, [pc, #56]	; (8003cc4 <Adjust_Traffic+0x84>)
 8003c8c:	6818      	ldr	r0, [r3, #0]
 8003c8e:	f107 0108 	add.w	r1, r7, #8
 8003c92:	2302      	movs	r3, #2
 8003c94:	2200      	movs	r2, #0
 8003c96:	f7fd fb2b 	bl	80012f0 <xQueueGenericSend>
		xQueueOverwrite(trafficFlowLightQueue, &ADC_Norm);
 8003c9a:	4b0b      	ldr	r3, [pc, #44]	; (8003cc8 <Adjust_Traffic+0x88>)
 8003c9c:	6818      	ldr	r0, [r3, #0]
 8003c9e:	f107 0108 	add.w	r1, r7, #8
 8003ca2:	2302      	movs	r3, #2
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	f7fd fb23 	bl	80012f0 <xQueueGenericSend>
		// after send, notify traffic light and create traffic tasks
			//notify traffic_light task
			//dont think we need the traffic light task will deal with timer 
		//xTaskNotifyGive(traffic_light_handle);
			//notify 
		xTaskNotifyGive(gen_handle);
 8003caa:	4b08      	ldr	r3, [pc, #32]	; (8003ccc <Adjust_Traffic+0x8c>)
 8003cac:	6818      	ldr	r0, [r3, #0]
 8003cae:	2300      	movs	r3, #0
 8003cb0:	2202      	movs	r2, #2
 8003cb2:	2100      	movs	r1, #0
 8003cb4:	f7fe fe4e 	bl	8002954 <xTaskGenericNotify>
		ADC_Result = poll_adc_function();
 8003cb8:	e7ce      	b.n	8003c58 <Adjust_Traffic+0x18>
 8003cba:	bf00      	nop
 8003cbc:	f3af 8000 	nop.w
 8003cc0:	08004b10 	.word	0x08004b10
 8003cc4:	20001df8 	.word	0x20001df8
 8003cc8:	20001df4 	.word	0x20001df4
 8003ccc:	20001e04 	.word	0x20001e04
 8003cd0:	00000000 	.word	0x00000000
 8003cd4:	40affe00 	.word	0x40affe00

08003cd8 <Traffic_Light>:
	}
}

//notified by the adjust traffic
static void Traffic_Light(void *pvParameters) {
 8003cd8:	b590      	push	{r4, r7, lr}
 8003cda:	b08d      	sub	sp, #52	; 0x34
 8003cdc:	af02      	add	r7, sp, #8
 8003cde:	6078      	str	r0, [r7, #4]
	//initialization - runs once
	uint32_t delay = 0;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	627b      	str	r3, [r7, #36]	; 0x24
	double received = 0;
 8003ce4:	f04f 0300 	mov.w	r3, #0
 8003ce8:	f04f 0400 	mov.w	r4, #0
 8003cec:	e9c7 3404 	strd	r3, r4, [r7, #16]
	uint8_t traffic_light = red; //start with red light
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	73fb      	strb	r3, [r7, #15]
	uint32_t green_delay = 0;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	623b      	str	r3, [r7, #32]
	uint32_t red_delay = 0;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	61fb      	str	r3, [r7, #28]

	xQueueOverwrite(light_state, &traffic_light);
 8003cfc:	4b4e      	ldr	r3, [pc, #312]	; (8003e38 <Traffic_Light+0x160>)
 8003cfe:	6818      	ldr	r0, [r3, #0]
 8003d00:	f107 010f 	add.w	r1, r7, #15
 8003d04:	2302      	movs	r3, #2
 8003d06:	2200      	movs	r2, #0
 8003d08:	f7fd faf2 	bl	80012f0 <xQueueGenericSend>
	xQueueOverwrite(light_state_street, &traffic_light);
 8003d0c:	4b4b      	ldr	r3, [pc, #300]	; (8003e3c <Traffic_Light+0x164>)
 8003d0e:	6818      	ldr	r0, [r3, #0]
 8003d10:	f107 010f 	add.w	r1, r7, #15
 8003d14:	2302      	movs	r3, #2
 8003d16:	2200      	movs	r2, #0
 8003d18:	f7fd faea 	bl	80012f0 <xQueueGenericSend>
	xTimerChangePeriod(tl_timer, pdMS_TO_TICKS(maximum_time), 0);
 8003d1c:	4b48      	ldr	r3, [pc, #288]	; (8003e40 <Traffic_Light+0x168>)
 8003d1e:	6818      	ldr	r0, [r3, #0]
 8003d20:	2300      	movs	r3, #0
 8003d22:	9300      	str	r3, [sp, #0]
 8003d24:	2300      	movs	r3, #0
 8003d26:	f641 3258 	movw	r2, #7000	; 0x1b58
 8003d2a:	2104      	movs	r1, #4
 8003d2c:	f7fe ff98 	bl	8002c60 <xTimerGenericCommand>

	while(1){
		// once notified, do the calculation
			//might not need the pdMs could be set to zero
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8003d30:	f04f 31ff 	mov.w	r1, #4294967295
 8003d34:	2001      	movs	r0, #1
 8003d36:	f7fe fdc5 	bl	80028c4 <ulTaskNotifyTake>

		//get the latest adc value
		if (xQueueReceive(trafficFlowLightQueue, &received, 0));
 8003d3a:	4b42      	ldr	r3, [pc, #264]	; (8003e44 <Traffic_Light+0x16c>)
 8003d3c:	6818      	ldr	r0, [r3, #0]
 8003d3e:	f107 0110 	add.w	r1, r7, #16
 8003d42:	2300      	movs	r3, #0
 8003d44:	2200      	movs	r2, #0
 8003d46:	f7fd fc61 	bl	800160c <xQueueGenericReceive>
		
		// Calculations for light delay
		green_delay = (uint32_t)((minimum_time / 3.0) + received * ((2.0 * maximum_time / 3.0) - (minimum_time / 3.0)));
 8003d4a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003d4e:	a334      	add	r3, pc, #208	; (adr r3, 8003e20 <Traffic_Light+0x148>)
 8003d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d54:	f7fc fbf4 	bl	8000540 <__aeabi_dmul>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	460c      	mov	r4, r1
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	4621      	mov	r1, r4
 8003d60:	a331      	add	r3, pc, #196	; (adr r3, 8003e28 <Traffic_Light+0x150>)
 8003d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d66:	f7fc fa39 	bl	80001dc <__adddf3>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	460c      	mov	r4, r1
 8003d6e:	4618      	mov	r0, r3
 8003d70:	4621      	mov	r1, r4
 8003d72:	f7fc fea7 	bl	8000ac4 <__aeabi_d2uiz>
 8003d76:	4603      	mov	r3, r0
 8003d78:	623b      	str	r3, [r7, #32]
		red_delay   = (uint32_t)((2.0 * minimum_time / 3.0) + received * ((maximum_time / 3.0) - (2.0 * minimum_time / 3.0)));
 8003d7a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003d7e:	f04f 0200 	mov.w	r2, #0
 8003d82:	f04f 0300 	mov.w	r3, #0
 8003d86:	f7fc fbdb 	bl	8000540 <__aeabi_dmul>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	460c      	mov	r4, r1
 8003d8e:	4618      	mov	r0, r3
 8003d90:	4621      	mov	r1, r4
 8003d92:	a327      	add	r3, pc, #156	; (adr r3, 8003e30 <Traffic_Light+0x158>)
 8003d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d98:	f7fc fa20 	bl	80001dc <__adddf3>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	460c      	mov	r4, r1
 8003da0:	4618      	mov	r0, r3
 8003da2:	4621      	mov	r1, r4
 8003da4:	f7fc fe8e 	bl	8000ac4 <__aeabi_d2uiz>
 8003da8:	4603      	mov	r3, r0
 8003daa:	61fb      	str	r3, [r7, #28]


		//change light state 
		switch (traffic_light)
 8003dac:	7bfb      	ldrb	r3, [r7, #15]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d002      	beq.n	8003db8 <Traffic_Light+0xe0>
 8003db2:	2b02      	cmp	r3, #2
 8003db4:	d005      	beq.n	8003dc2 <Traffic_Light+0xea>
 8003db6:	e00a      	b.n	8003dce <Traffic_Light+0xf6>
		{
			case red:
				traffic_light = green;
 8003db8:	2302      	movs	r3, #2
 8003dba:	73fb      	strb	r3, [r7, #15]
				delay = green_delay;
 8003dbc:	6a3b      	ldr	r3, [r7, #32]
 8003dbe:	627b      	str	r3, [r7, #36]	; 0x24
				break;
 8003dc0:	e009      	b.n	8003dd6 <Traffic_Light+0xfe>
			case green:
				traffic_light = yellow;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	73fb      	strb	r3, [r7, #15]
				delay = yellow_time;
 8003dc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003dca:	627b      	str	r3, [r7, #36]	; 0x24
				break;
 8003dcc:	e003      	b.n	8003dd6 <Traffic_Light+0xfe>
			default:
				traffic_light = red;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	73fb      	strb	r3, [r7, #15]
				delay = red_delay;
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	627b      	str	r3, [r7, #36]	; 0x24
		}
		// send light state to queues
		xQueueOverwrite(light_state, &traffic_light);
 8003dd6:	4b18      	ldr	r3, [pc, #96]	; (8003e38 <Traffic_Light+0x160>)
 8003dd8:	6818      	ldr	r0, [r3, #0]
 8003dda:	f107 010f 	add.w	r1, r7, #15
 8003dde:	2302      	movs	r3, #2
 8003de0:	2200      	movs	r2, #0
 8003de2:	f7fd fa85 	bl	80012f0 <xQueueGenericSend>
		xQueueOverwrite(light_state_street, &traffic_light);
 8003de6:	4b15      	ldr	r3, [pc, #84]	; (8003e3c <Traffic_Light+0x164>)
 8003de8:	6818      	ldr	r0, [r3, #0]
 8003dea:	f107 010f 	add.w	r1, r7, #15
 8003dee:	2302      	movs	r3, #2
 8003df0:	2200      	movs	r2, #0
 8003df2:	f7fd fa7d 	bl	80012f0 <xQueueGenericSend>
		//delay task to call itself again 
		xTimerChangePeriod(tl_timer, pdMS_TO_TICKS(delay), 0);
 8003df6:	4b12      	ldr	r3, [pc, #72]	; (8003e40 <Traffic_Light+0x168>)
 8003df8:	6818      	ldr	r0, [r3, #0]
 8003dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003e00:	fb02 f303 	mul.w	r3, r2, r3
 8003e04:	4a10      	ldr	r2, [pc, #64]	; (8003e48 <Traffic_Light+0x170>)
 8003e06:	fba2 2303 	umull	r2, r3, r2, r3
 8003e0a:	099a      	lsrs	r2, r3, #6
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	9300      	str	r3, [sp, #0]
 8003e10:	2300      	movs	r3, #0
 8003e12:	2104      	movs	r1, #4
 8003e14:	f7fe ff24 	bl	8002c60 <xTimerGenericCommand>
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8003e18:	e78a      	b.n	8003d30 <Traffic_Light+0x58>
 8003e1a:	bf00      	nop
 8003e1c:	f3af 8000 	nop.w
 8003e20:	00000000 	.word	0x00000000
 8003e24:	40ab5800 	.word	0x40ab5800
 8003e28:	aaaaaaab 	.word	0xaaaaaaab
 8003e2c:	40923aaa 	.word	0x40923aaa
 8003e30:	aaaaaaab 	.word	0xaaaaaaab
 8003e34:	40a23aaa 	.word	0x40a23aaa
 8003e38:	20001df0 	.word	0x20001df0
 8003e3c:	20001dec 	.word	0x20001dec
 8003e40:	20001e08 	.word	0x20001e08
 8003e44:	20001df4 	.word	0x20001df4
 8003e48:	10624dd3 	.word	0x10624dd3

08003e4c <TL_Display>:
	}
}

//traffic light output task 
	//should just run tl_change helper function based on the light state in the que
static void TL_Display(void *pvParameters){
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b084      	sub	sp, #16
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
	uint8_t state = red;
 8003e54:	2300      	movs	r3, #0
 8003e56:	73fb      	strb	r3, [r7, #15]
	while(1){
		xQueuePeek(light_state, &state, portMAX_DELAY);
 8003e58:	4b08      	ldr	r3, [pc, #32]	; (8003e7c <TL_Display+0x30>)
 8003e5a:	6818      	ldr	r0, [r3, #0]
 8003e5c:	f107 010f 	add.w	r1, r7, #15
 8003e60:	2301      	movs	r3, #1
 8003e62:	f04f 32ff 	mov.w	r2, #4294967295
 8003e66:	f7fd fbd1 	bl	800160c <xQueueGenericReceive>
		tl_change_state(state);
 8003e6a:	7bfb      	ldrb	r3, [r7, #15]
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f000 f807 	bl	8003e80 <tl_change_state>
		vTaskDelay(pdMS_TO_TICKS(100));
 8003e72:	2064      	movs	r0, #100	; 0x64
 8003e74:	f7fd ff7a 	bl	8001d6c <vTaskDelay>
		xQueuePeek(light_state, &state, portMAX_DELAY);
 8003e78:	e7ee      	b.n	8003e58 <TL_Display+0xc>
 8003e7a:	bf00      	nop
 8003e7c:	20001df0 	.word	0x20001df0

08003e80 <tl_change_state>:
	}
}

//traffic light changer helper fun
static void tl_change_state(uint8_t light){
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	4603      	mov	r3, r0
 8003e88:	71fb      	strb	r3, [r7, #7]
	//reset all lights
	GPIO_ResetBits(GPIOC, red_light | green_light | yellow_light);
 8003e8a:	2107      	movs	r1, #7
 8003e8c:	480d      	ldr	r0, [pc, #52]	; (8003ec4 <tl_change_state+0x44>)
 8003e8e:	f7ff fca4 	bl	80037da <GPIO_ResetBits>
	//set light
	if(light == green){
 8003e92:	79fb      	ldrb	r3, [r7, #7]
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d104      	bne.n	8003ea2 <tl_change_state+0x22>
		GPIO_SetBits(GPIOC, green_light);
 8003e98:	2104      	movs	r1, #4
 8003e9a:	480a      	ldr	r0, [pc, #40]	; (8003ec4 <tl_change_state+0x44>)
 8003e9c:	f7ff fc8e 	bl	80037bc <GPIO_SetBits>
	}else if(light == yellow){
		GPIO_SetBits(GPIOC, yellow_light);
	}else{
		GPIO_SetBits(GPIOC, red_light);
	}
}
 8003ea0:	e00b      	b.n	8003eba <tl_change_state+0x3a>
	}else if(light == yellow){
 8003ea2:	79fb      	ldrb	r3, [r7, #7]
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d104      	bne.n	8003eb2 <tl_change_state+0x32>
		GPIO_SetBits(GPIOC, yellow_light);
 8003ea8:	2102      	movs	r1, #2
 8003eaa:	4806      	ldr	r0, [pc, #24]	; (8003ec4 <tl_change_state+0x44>)
 8003eac:	f7ff fc86 	bl	80037bc <GPIO_SetBits>
}
 8003eb0:	e003      	b.n	8003eba <tl_change_state+0x3a>
		GPIO_SetBits(GPIOC, red_light);
 8003eb2:	2101      	movs	r1, #1
 8003eb4:	4803      	ldr	r0, [pc, #12]	; (8003ec4 <tl_change_state+0x44>)
 8003eb6:	f7ff fc81 	bl	80037bc <GPIO_SetBits>
}
 8003eba:	bf00      	nop
 8003ebc:	3708      	adds	r7, #8
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop
 8003ec4:	40020800 	.word	0x40020800

08003ec8 <Car_Gen>:
//car_generator task 
	//notified by the flow adjust task that a new adc value is ready 
	//generates an array to drive the shift register
	//updates the generate car que
	//notifies the street display task 
static void Car_Gen(void *pvParameters){
 8003ec8:	b590      	push	{r4, r7, lr}
 8003eca:	b08b      	sub	sp, #44	; 0x2c
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
	double recieved = 0;
 8003ed0:	f04f 0300 	mov.w	r3, #0
 8003ed4:	f04f 0400 	mov.w	r4, #0
 8003ed8:	e9c7 3404 	strd	r3, r4, [r7, #16]
	uint8_t car = 0;
 8003edc:	2300      	movs	r3, #0
 8003ede:	73fb      	strb	r3, [r7, #15]
	int percent = 0;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	627b      	str	r3, [r7, #36]	; 0x24
	int rand_val = 0;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	623b      	str	r3, [r7, #32]
	const int min_percent = 30;
 8003ee8:	231e      	movs	r3, #30
 8003eea:	61fb      	str	r3, [r7, #28]
	//convert adc to a int that denotes the prob of car spawning ie 0.5 -> 50%
	
	while(1){
		if (xQueuePeek(trafficFlowCarsQueue, &recieved, 0) == pdTRUE) {
 8003eec:	4b31      	ldr	r3, [pc, #196]	; (8003fb4 <Car_Gen+0xec>)
 8003eee:	6818      	ldr	r0, [r3, #0]
 8003ef0:	f107 0110 	add.w	r1, r7, #16
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	f7fd fb88 	bl	800160c <xQueueGenericReceive>
 8003efc:	4603      	mov	r3, r0
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d153      	bne.n	8003faa <Car_Gen+0xe2>
			percent = (int)(recieved * 100.0);
 8003f02:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003f06:	f04f 0200 	mov.w	r2, #0
 8003f0a:	4b2b      	ldr	r3, [pc, #172]	; (8003fb8 <Car_Gen+0xf0>)
 8003f0c:	f7fc fb18 	bl	8000540 <__aeabi_dmul>
 8003f10:	4603      	mov	r3, r0
 8003f12:	460c      	mov	r4, r1
 8003f14:	4618      	mov	r0, r3
 8003f16:	4621      	mov	r1, r4
 8003f18:	f7fc fdac 	bl	8000a74 <__aeabi_d2iz>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	627b      	str	r3, [r7, #36]	; 0x24
			if(recieved<0.5){
 8003f20:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003f24:	f04f 0200 	mov.w	r2, #0
 8003f28:	4b24      	ldr	r3, [pc, #144]	; (8003fbc <Car_Gen+0xf4>)
 8003f2a:	f7fc fd7b 	bl	8000a24 <__aeabi_dcmplt>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d016      	beq.n	8003f62 <Car_Gen+0x9a>
				rand_val = rand() % 75;
 8003f34:	f000 fcfe 	bl	8004934 <rand>
 8003f38:	4601      	mov	r1, r0
 8003f3a:	4b21      	ldr	r3, [pc, #132]	; (8003fc0 <Car_Gen+0xf8>)
 8003f3c:	fb83 2301 	smull	r2, r3, r3, r1
 8003f40:	10da      	asrs	r2, r3, #3
 8003f42:	17cb      	asrs	r3, r1, #31
 8003f44:	1ad2      	subs	r2, r2, r3
 8003f46:	4613      	mov	r3, r2
 8003f48:	009b      	lsls	r3, r3, #2
 8003f4a:	4413      	add	r3, r2
 8003f4c:	011a      	lsls	r2, r3, #4
 8003f4e:	1ad2      	subs	r2, r2, r3
 8003f50:	1a8b      	subs	r3, r1, r2
 8003f52:	623b      	str	r3, [r7, #32]
				if (percent < min_percent) percent = min_percent;
 8003f54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f56:	69fb      	ldr	r3, [r7, #28]
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	da12      	bge.n	8003f82 <Car_Gen+0xba>
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	627b      	str	r3, [r7, #36]	; 0x24
 8003f60:	e00f      	b.n	8003f82 <Car_Gen+0xba>
			}else{
				rand_val = rand() % 120;
 8003f62:	f000 fce7 	bl	8004934 <rand>
 8003f66:	4602      	mov	r2, r0
 8003f68:	4b16      	ldr	r3, [pc, #88]	; (8003fc4 <Car_Gen+0xfc>)
 8003f6a:	fb83 1302 	smull	r1, r3, r3, r2
 8003f6e:	4413      	add	r3, r2
 8003f70:	1199      	asrs	r1, r3, #6
 8003f72:	17d3      	asrs	r3, r2, #31
 8003f74:	1ac9      	subs	r1, r1, r3
 8003f76:	460b      	mov	r3, r1
 8003f78:	011b      	lsls	r3, r3, #4
 8003f7a:	1a5b      	subs	r3, r3, r1
 8003f7c:	00db      	lsls	r3, r3, #3
 8003f7e:	1ad3      	subs	r3, r2, r3
 8003f80:	623b      	str	r3, [r7, #32]

			}



			if (rand_val < percent) {
 8003f82:	6a3a      	ldr	r2, [r7, #32]
 8003f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f86:	429a      	cmp	r2, r3
 8003f88:	da0d      	bge.n	8003fa6 <Car_Gen+0xde>
				car =1; // gen car
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	73fb      	strb	r3, [r7, #15]
				// only sends a message when the car is generated
				printf("car generated");
 8003f8e:	480e      	ldr	r0, [pc, #56]	; (8003fc8 <Car_Gen+0x100>)
 8003f90:	f000 fc4e 	bl	8004830 <printf>
				xQueueSend(gen_car_que, &car, 0);
 8003f94:	4b0d      	ldr	r3, [pc, #52]	; (8003fcc <Car_Gen+0x104>)
 8003f96:	6818      	ldr	r0, [r3, #0]
 8003f98:	f107 010f 	add.w	r1, r7, #15
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f7fd f9a6 	bl	80012f0 <xQueueGenericSend>
 8003fa4:	e001      	b.n	8003faa <Car_Gen+0xe2>
			} else {
				car = 0; // dont gen car
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	73fb      	strb	r3, [r7, #15]

			}
		}
		///run itself again every 500 ms 
		vTaskDelay(pdMS_TO_TICKS(500));
 8003faa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003fae:	f7fd fedd 	bl	8001d6c <vTaskDelay>
		if (xQueuePeek(trafficFlowCarsQueue, &recieved, 0) == pdTRUE) {
 8003fb2:	e79b      	b.n	8003eec <Car_Gen+0x24>
 8003fb4:	20001df8 	.word	0x20001df8
 8003fb8:	40590000 	.word	0x40590000
 8003fbc:	3fe00000 	.word	0x3fe00000
 8003fc0:	1b4e81b5 	.word	0x1b4e81b5
 8003fc4:	88888889 	.word	0x88888889
 8003fc8:	08004b30 	.word	0x08004b30
 8003fcc:	20001de8 	.word	0x20001de8

08003fd0 <Display_Street>:
	}
}

//street display task
static void Display_Street(void *pvParameters){
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b08c      	sub	sp, #48	; 0x30
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
	uint8_t car_position[19] = {0};
 8003fd8:	f107 0314 	add.w	r3, r7, #20
 8003fdc:	2200      	movs	r2, #0
 8003fde:	601a      	str	r2, [r3, #0]
 8003fe0:	605a      	str	r2, [r3, #4]
 8003fe2:	609a      	str	r2, [r3, #8]
 8003fe4:	60da      	str	r2, [r3, #12]
 8003fe6:	f8c3 200f 	str.w	r2, [r3, #15]
	uint8_t light = red;
 8003fea:	2300      	movs	r3, #0
 8003fec:	74fb      	strb	r3, [r7, #19]
	uint8_t car_count = 0;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	74bb      	strb	r3, [r7, #18]
	uint8_t cur_car_pos =0;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	
	while(1){
		//get latest light state
		xQueuePeek(light_state_street, &light, 0);
 8003ff8:	4b4e      	ldr	r3, [pc, #312]	; (8004134 <Display_Street+0x164>)
 8003ffa:	6818      	ldr	r0, [r3, #0]
 8003ffc:	f107 0113 	add.w	r1, r7, #19
 8004000:	2301      	movs	r3, #1
 8004002:	2200      	movs	r2, #0
 8004004:	f7fd fb02 	bl	800160c <xQueueGenericReceive>

		//want to count the number of cars received 
		car_count =0;
 8004008:	2300      	movs	r3, #0
 800400a:	74bb      	strb	r3, [r7, #18]
		if(xQueueReceive(gen_car_que, &car_count, 0) == pdTRUE) {
 800400c:	4b4a      	ldr	r3, [pc, #296]	; (8004138 <Display_Street+0x168>)
 800400e:	6818      	ldr	r0, [r3, #0]
 8004010:	f107 0112 	add.w	r1, r7, #18
 8004014:	2300      	movs	r3, #0
 8004016:	2200      	movs	r2, #0
 8004018:	f7fd faf8 	bl	800160c <xQueueGenericReceive>

		}

		car_position[18] = 0;
 800401c:	2300      	movs	r3, #0
 800401e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		//move car along by one led
		//i is the index of the street 
		for(int i = 18; i>0;i--){
 8004022:	2312      	movs	r3, #18
 8004024:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004026:	e02b      	b.n	8004080 <Display_Street+0xb0>
			cur_car_pos = i-1;
 8004028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800402a:	b2db      	uxtb	r3, r3
 800402c:	3b01      	subs	r3, #1
 800402e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			//if the spot in front of the car is clear, move the car 
			if(car_position[cur_car_pos] ==1 && car_position[i] ==0) {
 8004032:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004036:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800403a:	4413      	add	r3, r2
 800403c:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8004040:	2b01      	cmp	r3, #1
 8004042:	d11a      	bne.n	800407a <Display_Street+0xaa>
 8004044:	f107 0214 	add.w	r2, r7, #20
 8004048:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800404a:	4413      	add	r3, r2
 800404c:	781b      	ldrb	r3, [r3, #0]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d113      	bne.n	800407a <Display_Street+0xaa>
				//want to check the its not blocked by the light
				//we want to stop the car between the 8th and 9th led index 7 and 8
				if(i==8 && light != green) {
 8004052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004054:	2b08      	cmp	r3, #8
 8004056:	d102      	bne.n	800405e <Display_Street+0x8e>
 8004058:	7cfb      	ldrb	r3, [r7, #19]
 800405a:	2b02      	cmp	r3, #2
 800405c:	d10d      	bne.n	800407a <Display_Street+0xaa>
					//block car 
				}else{
					//we move the car 
					car_position[i] =1;
 800405e:	f107 0214 	add.w	r2, r7, #20
 8004062:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004064:	4413      	add	r3, r2
 8004066:	2201      	movs	r2, #1
 8004068:	701a      	strb	r2, [r3, #0]
					car_position[cur_car_pos] =0;
 800406a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800406e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004072:	4413      	add	r3, r2
 8004074:	2200      	movs	r2, #0
 8004076:	f803 2c1c 	strb.w	r2, [r3, #-28]
		for(int i = 18; i>0;i--){
 800407a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800407c:	3b01      	subs	r3, #1
 800407e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004080:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004082:	2b00      	cmp	r3, #0
 8004084:	dcd0      	bgt.n	8004028 <Display_Street+0x58>
				}
			}
		}
	//add the generated car 
	if(car_count>0 && car_position[0] ==0){
 8004086:	7cbb      	ldrb	r3, [r7, #18]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d004      	beq.n	8004096 <Display_Street+0xc6>
 800408c:	7d3b      	ldrb	r3, [r7, #20]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d101      	bne.n	8004096 <Display_Street+0xc6>
		//car to be generated and first led is clear
		 car_position[0] = 1;
 8004092:	2301      	movs	r3, #1
 8004094:	753b      	strb	r3, [r7, #20]
	}
	car_count = 0;
 8004096:	2300      	movs	r3, #0
 8004098:	74bb      	strb	r3, [r7, #18]

	//output array to shift register 
	GPIOC->ODR &= ~shift_reg_reset; // clear shift reg
 800409a:	4a28      	ldr	r2, [pc, #160]	; (800413c <Display_Street+0x16c>)
 800409c:	4b27      	ldr	r3, [pc, #156]	; (800413c <Display_Street+0x16c>)
 800409e:	695b      	ldr	r3, [r3, #20]
 80040a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80040a4:	6153      	str	r3, [r2, #20]
	//delay 
	for(volatile int i = 0; i < 1000; i++){
 80040a6:	2300      	movs	r3, #0
 80040a8:	60fb      	str	r3, [r7, #12]
 80040aa:	e002      	b.n	80040b2 <Display_Street+0xe2>
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	3301      	adds	r3, #1
 80040b0:	60fb      	str	r3, [r7, #12]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80040b8:	dbf8      	blt.n	80040ac <Display_Street+0xdc>
	} 
	GPIOC->ODR |=  shift_reg_reset;//sets shift reg high
 80040ba:	4a20      	ldr	r2, [pc, #128]	; (800413c <Display_Street+0x16c>)
 80040bc:	4b1f      	ldr	r3, [pc, #124]	; (800413c <Display_Street+0x16c>)
 80040be:	695b      	ldr	r3, [r3, #20]
 80040c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040c4:	6153      	str	r3, [r2, #20]

	//send out bits 
	for(int i =18; i>=0; i--){
 80040c6:	2312      	movs	r3, #18
 80040c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80040ca:	e02c      	b.n	8004126 <Display_Street+0x156>
		if(car_position[i] == 1){
 80040cc:	f107 0214 	add.w	r2, r7, #20
 80040d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040d2:	4413      	add	r3, r2
 80040d4:	781b      	ldrb	r3, [r3, #0]
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d106      	bne.n	80040e8 <Display_Street+0x118>
			GPIOC->ODR |= shift_reg_data; //set the data pin high
 80040da:	4a18      	ldr	r2, [pc, #96]	; (800413c <Display_Street+0x16c>)
 80040dc:	4b17      	ldr	r3, [pc, #92]	; (800413c <Display_Street+0x16c>)
 80040de:	695b      	ldr	r3, [r3, #20]
 80040e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040e4:	6153      	str	r3, [r2, #20]
 80040e6:	e005      	b.n	80040f4 <Display_Street+0x124>
		} else{
			GPIOC->ODR &= ~shift_reg_data; //set the data pin to low
 80040e8:	4a14      	ldr	r2, [pc, #80]	; (800413c <Display_Street+0x16c>)
 80040ea:	4b14      	ldr	r3, [pc, #80]	; (800413c <Display_Street+0x16c>)
 80040ec:	695b      	ldr	r3, [r3, #20]
 80040ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040f2:	6153      	str	r3, [r2, #20]
		}
		// trigger clock 
		GPIOC->ODR |=shift_reg_clock;//clock high
 80040f4:	4a11      	ldr	r2, [pc, #68]	; (800413c <Display_Street+0x16c>)
 80040f6:	4b11      	ldr	r3, [pc, #68]	; (800413c <Display_Street+0x16c>)
 80040f8:	695b      	ldr	r3, [r3, #20]
 80040fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040fe:	6153      	str	r3, [r2, #20]
		// small delay
		for(volatile int i = 0; i < 1000; i++) { } 
 8004100:	2300      	movs	r3, #0
 8004102:	60bb      	str	r3, [r7, #8]
 8004104:	e002      	b.n	800410c <Display_Street+0x13c>
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	3301      	adds	r3, #1
 800410a:	60bb      	str	r3, [r7, #8]
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004112:	dbf8      	blt.n	8004106 <Display_Street+0x136>
		GPIOC->ODR &= ~shift_reg_clock; //clcok low
 8004114:	4a09      	ldr	r2, [pc, #36]	; (800413c <Display_Street+0x16c>)
 8004116:	4b09      	ldr	r3, [pc, #36]	; (800413c <Display_Street+0x16c>)
 8004118:	695b      	ldr	r3, [r3, #20]
 800411a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800411e:	6153      	str	r3, [r2, #20]
	for(int i =18; i>=0; i--){
 8004120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004122:	3b01      	subs	r3, #1
 8004124:	62bb      	str	r3, [r7, #40]	; 0x28
 8004126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004128:	2b00      	cmp	r3, #0
 800412a:	dacf      	bge.n	80040cc <Display_Street+0xfc>

	}
		
	//run itself again, refresh rate 
	vTaskDelay(pdMS_TO_TICKS(200));
 800412c:	20c8      	movs	r0, #200	; 0xc8
 800412e:	f7fd fe1d 	bl	8001d6c <vTaskDelay>
		xQueuePeek(light_state_street, &light, 0);
 8004132:	e761      	b.n	8003ff8 <Display_Street+0x28>
 8004134:	20001dec 	.word	0x20001dec
 8004138:	20001de8 	.word	0x20001de8
 800413c:	40020800 	.word	0x40020800

08004140 <vApplicationMallocFailedHook>:
	}
}

void vApplicationMallocFailedHook( void )
{
 8004140:	b580      	push	{r7, lr}
 8004142:	af00      	add	r7, sp, #0
	Called if a call to pvPortMalloc() fails because there is insufficient
	free memory available in the FreeRTOS heap.  pvPortMalloc() is called
	internally by FreeRTOS API functions that create tasks, queues, software
	timers, and semaphores.  The size of the FreeRTOS heap is set by the
	configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
	printf("Entered malloc failed hook");
 8004144:	4801      	ldr	r0, [pc, #4]	; (800414c <vApplicationMallocFailedHook+0xc>)
 8004146:	f000 fb73 	bl	8004830 <printf>
	for( ;; );
 800414a:	e7fe      	b.n	800414a <vApplicationMallocFailedHook+0xa>
 800414c:	08004b40 	.word	0x08004b40

08004150 <vApplicationStackOverflowHook>:
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( xTaskHandle pxTask, signed char *pcTaskName )
{
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	6039      	str	r1, [r7, #0]
	/* Run time stack overflow checking is performed if
	configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected.  pxCurrentTCB can be
	inspected in the debugger if the task name passed into this function is
	corrupt. */
	for( ;; );
 800415a:	e7fe      	b.n	800415a <vApplicationStackOverflowHook+0xa>

0800415c <vApplicationIdleHook>:
}
/*-----------------------------------------------------------*/

void vApplicationIdleHook( void )
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b082      	sub	sp, #8
 8004160:	af00      	add	r7, sp, #0
	FreeRTOSConfig.h.

	This function is called on each cycle of the idle task.  In this case it
	does nothing useful, other than report the amount of FreeRTOS heap that
	remains unallocated. */
	xFreeStackSpace = xPortGetFreeHeapSize();
 8004162:	f7fc fff7 	bl	8001154 <xPortGetFreeHeapSize>
 8004166:	4603      	mov	r3, r0
 8004168:	607b      	str	r3, [r7, #4]

	if( xFreeStackSpace > 100 )
 800416a:	687b      	ldr	r3, [r7, #4]
		/* By now, the kernel has allocated everything it is going to, so
		if there is a lot of heap remaining unallocated then
		the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
		reduced accordingly. */
	}
}
 800416c:	bf00      	nop
 800416e:	3708      	adds	r7, #8
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}

08004174 <prvSetupHardware>:
/*-----------------------------------------------------------*/

static void prvSetupHardware( void )
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b084      	sub	sp, #16
 8004178:	af00      	add	r7, sp, #0
	/* Ensure all priority bits are assigned as preemption priority bits.
	http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	NVIC_SetPriorityGrouping( 0 );
 800417a:	2000      	movs	r0, #0
 800417c:	f7ff fc6a 	bl	8003a54 <NVIC_SetPriorityGrouping>

	// TODO: Setup the clocks, etc. here

	// Enable GPIOC Clock
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8004180:	2101      	movs	r1, #1
 8004182:	2004      	movs	r0, #4
 8004184:	f7ff fb38 	bl	80037f8 <RCC_AHB1PeriphClockCmd>
	    // Enable ADC1 Clock

	GPIO_InitTypeDef GPIO_config;
	//output pins
	GPIO_config.GPIO_Pin = red_light | green_light | yellow_light ;
 8004188:	2307      	movs	r3, #7
 800418a:	60bb      	str	r3, [r7, #8]
	GPIO_config.GPIO_Mode = GPIO_Mode_OUT; 			// Output
 800418c:	2301      	movs	r3, #1
 800418e:	733b      	strb	r3, [r7, #12]
	GPIO_config.GPIO_OType = GPIO_OType_PP;			// Push Pull
 8004190:	2300      	movs	r3, #0
 8004192:	73bb      	strb	r3, [r7, #14]
	GPIO_config.GPIO_PuPd = GPIO_PuPd_DOWN;			// Pull Down
 8004194:	2302      	movs	r3, #2
 8004196:	73fb      	strb	r3, [r7, #15]
	GPIO_config.GPIO_Speed = GPIO_Speed_50MHz;		// Speed good enough for shift reg
 8004198:	2302      	movs	r3, #2
 800419a:	737b      	strb	r3, [r7, #13]
	GPIO_Init(GPIOC, &GPIO_config);
 800419c:	f107 0308 	add.w	r3, r7, #8
 80041a0:	4619      	mov	r1, r3
 80041a2:	480c      	ldr	r0, [pc, #48]	; (80041d4 <prvSetupHardware+0x60>)
 80041a4:	f7ff fa7c 	bl	80036a0 <GPIO_Init>

	//configure shift register output
	GPIO_InitTypeDef GPIO_config2;
	GPIO_config2.GPIO_Pin = shift_reg_clock | shift_reg_reset | shift_reg_data;
 80041a8:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80041ac:	603b      	str	r3, [r7, #0]
	GPIO_config2.GPIO_Mode = GPIO_Mode_OUT;
 80041ae:	2301      	movs	r3, #1
 80041b0:	713b      	strb	r3, [r7, #4]
	GPIO_config2.GPIO_OType = GPIO_OType_PP;
 80041b2:	2300      	movs	r3, #0
 80041b4:	71bb      	strb	r3, [r7, #6]
	GPIO_config2.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80041b6:	2300      	movs	r3, #0
 80041b8:	71fb      	strb	r3, [r7, #7]
	GPIO_config2.GPIO_Speed = GPIO_Speed_50MHz;
 80041ba:	2302      	movs	r3, #2
 80041bc:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOC, &GPIO_config2);
 80041be:	463b      	mov	r3, r7
 80041c0:	4619      	mov	r1, r3
 80041c2:	4804      	ldr	r0, [pc, #16]	; (80041d4 <prvSetupHardware+0x60>)
 80041c4:	f7ff fa6c 	bl	80036a0 <GPIO_Init>

	ADC_setup();
 80041c8:	f000 f820 	bl	800420c <ADC_setup>

}
 80041cc:	bf00      	nop
 80041ce:	3710      	adds	r7, #16
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	40020800 	.word	0x40020800

080041d8 <poll_adc_function>:

//technically not polling, I am not changing the name
static uint16_t poll_adc_function(void){
 80041d8:	b580      	push	{r7, lr}
 80041da:	b082      	sub	sp, #8
 80041dc:	af00      	add	r7, sp, #0
	uint16_t converted_data;
	// 1. Trigger the conversion
	ADC_SoftwareStartConv(ADC1);
 80041de:	480a      	ldr	r0, [pc, #40]	; (8004208 <poll_adc_function+0x30>)
 80041e0:	f7ff f914 	bl	800340c <ADC_SoftwareStartConv>
	// 2. Wait for the End-of-Conversion flag
	while (!ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC));
 80041e4:	bf00      	nop
 80041e6:	2102      	movs	r1, #2
 80041e8:	4807      	ldr	r0, [pc, #28]	; (8004208 <poll_adc_function+0x30>)
 80041ea:	f7ff f92c 	bl	8003446 <ADC_GetFlagStatus>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d0f8      	beq.n	80041e6 <poll_adc_function+0xe>
	// 3. Read the result (0-4095)
	converted_data = ADC_GetConversionValue(ADC1);
 80041f4:	4804      	ldr	r0, [pc, #16]	; (8004208 <poll_adc_function+0x30>)
 80041f6:	f7ff f919 	bl	800342c <ADC_GetConversionValue>
 80041fa:	4603      	mov	r3, r0
 80041fc:	80fb      	strh	r3, [r7, #6]
	return converted_data;
 80041fe:	88fb      	ldrh	r3, [r7, #6]
}
 8004200:	4618      	mov	r0, r3
 8004202:	3708      	adds	r7, #8
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}
 8004208:	40012000 	.word	0x40012000

0800420c <ADC_setup>:


//**********
static void ADC_setup(void){
 800420c:	b580      	push	{r7, lr}
 800420e:	b088      	sub	sp, #32
 8004210:	af00      	add	r7, sp, #0
	// ADC1 is on APB2
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8004212:	2101      	movs	r1, #1
 8004214:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004218:	f7ff fb0e 	bl	8003838 <RCC_APB2PeriphClockCmd>
	// The GPIO pin (PC3) still needs AHB1
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 800421c:	2101      	movs	r1, #1
 800421e:	2004      	movs	r0, #4
 8004220:	f7ff faea 	bl	80037f8 <RCC_AHB1PeriphClockCmd>
	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AN;      // Analog mode
 8004224:	2303      	movs	r3, #3
 8004226:	773b      	strb	r3, [r7, #28]
	GPIO_InitStruct.GPIO_Pin  = GPIO_Pin_3;         // PC3
 8004228:	2308      	movs	r3, #8
 800422a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;   // No pull resistor
 800422c:	2300      	movs	r3, #0
 800422e:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004230:	f107 0318 	add.w	r3, r7, #24
 8004234:	4619      	mov	r1, r3
 8004236:	4812      	ldr	r0, [pc, #72]	; (8004280 <ADC_setup+0x74>)
 8004238:	f7ff fa32 	bl	80036a0 <GPIO_Init>



	ADC_InitTypeDef ADC_InitStruct;
//	ADC_StructInit(&ADC_InitStruct);
	ADC_InitStruct.ADC_ContinuousConvMode = DISABLE;
 800423c:	2300      	movs	r3, #0
 800423e:	717b      	strb	r3, [r7, #5]
	ADC_InitStruct.ADC_DataAlign = ADC_DataAlign_Right;
 8004240:	2300      	movs	r3, #0
 8004242:	613b      	str	r3, [r7, #16]
	ADC_InitStruct.ADC_Resolution = ADC_Resolution_12b;
 8004244:	2300      	movs	r3, #0
 8004246:	603b      	str	r3, [r7, #0]
	ADC_InitStruct.ADC_NbrOfConversion = 1;
 8004248:	2301      	movs	r3, #1
 800424a:	753b      	strb	r3, [r7, #20]
	ADC_InitStruct.ADC_ScanConvMode = DISABLE;
 800424c:	2300      	movs	r3, #0
 800424e:	713b      	strb	r3, [r7, #4]
    ADC_InitStruct.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8004250:	2300      	movs	r3, #0
 8004252:	60fb      	str	r3, [r7, #12]
    ADC_InitStruct.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8004254:	2300      	movs	r3, #0
 8004256:	60bb      	str	r3, [r7, #8]
	ADC_Init(ADC1, &ADC_InitStruct);
 8004258:	463b      	mov	r3, r7
 800425a:	4619      	mov	r1, r3
 800425c:	4809      	ldr	r0, [pc, #36]	; (8004284 <ADC_setup+0x78>)
 800425e:	f7fe ff99 	bl	8003194 <ADC_Init>
	
	// Configure Channel 13 (PC3), rank 1, 84-cycle sample time
	ADC_RegularChannelConfig(ADC1, ADC_Channel_13, 1, ADC_SampleTime_84Cycles);
 8004262:	2304      	movs	r3, #4
 8004264:	2201      	movs	r2, #1
 8004266:	210d      	movs	r1, #13
 8004268:	4806      	ldr	r0, [pc, #24]	; (8004284 <ADC_setup+0x78>)
 800426a:	f7ff f805 	bl	8003278 <ADC_RegularChannelConfig>
	//	ADC_RegularChannelConfig(ADC1, ADC_Channel_13, 1, ADC_SampleTime_480Cycles);
	ADC_Cmd(ADC1, ENABLE);  // Power on ADC1
 800426e:	2101      	movs	r1, #1
 8004270:	4804      	ldr	r0, [pc, #16]	; (8004284 <ADC_setup+0x78>)
 8004272:	f7fe ffe5 	bl	8003240 <ADC_Cmd>
	//  ADC_SoftwareStartConv(ADC1);

}
 8004276:	bf00      	nop
 8004278:	3720      	adds	r7, #32
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}
 800427e:	bf00      	nop
 8004280:	40020800 	.word	0x40020800
 8004284:	40012000 	.word	0x40012000

08004288 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004288:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800428a:	e003      	b.n	8004294 <LoopCopyDataInit>

0800428c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800428c:	4b0b      	ldr	r3, [pc, #44]	; (80042bc <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 800428e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004290:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004292:	3104      	adds	r1, #4

08004294 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004294:	480a      	ldr	r0, [pc, #40]	; (80042c0 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 8004296:	4b0b      	ldr	r3, [pc, #44]	; (80042c4 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8004298:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800429a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800429c:	d3f6      	bcc.n	800428c <CopyDataInit>
  ldr  r2, =_sbss
 800429e:	4a0a      	ldr	r2, [pc, #40]	; (80042c8 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 80042a0:	e002      	b.n	80042a8 <LoopFillZerobss>

080042a2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80042a2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80042a4:	f842 3b04 	str.w	r3, [r2], #4

080042a8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80042a8:	4b08      	ldr	r3, [pc, #32]	; (80042cc <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80042aa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80042ac:	d3f9      	bcc.n	80042a2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80042ae:	f000 f897 	bl	80043e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80042b2:	f000 fb07 	bl	80048c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80042b6:	f7ff fbf1 	bl	8003a9c <main>
  bx  lr    
 80042ba:	4770      	bx	lr
  ldr  r3, =_sidata
 80042bc:	08004b7c 	.word	0x08004b7c
  ldr  r0, =_sdata
 80042c0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80042c4:	2000007c 	.word	0x2000007c
  ldr  r2, =_sbss
 80042c8:	2000007c 	.word	0x2000007c
  ldr  r3, = _ebss
 80042cc:	20001edc 	.word	0x20001edc

080042d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80042d0:	e7fe      	b.n	80042d0 <ADC_IRQHandler>

080042d2 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80042d2:	b480      	push	{r7}
 80042d4:	af00      	add	r7, sp, #0
}
 80042d6:	bf00      	nop
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr

080042e0 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80042e0:	b480      	push	{r7}
 80042e2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80042e4:	e7fe      	b.n	80042e4 <HardFault_Handler+0x4>

080042e6 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80042e6:	b480      	push	{r7}
 80042e8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80042ea:	e7fe      	b.n	80042ea <MemManage_Handler+0x4>

080042ec <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80042ec:	b480      	push	{r7}
 80042ee:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80042f0:	e7fe      	b.n	80042f0 <BusFault_Handler+0x4>

080042f2 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80042f2:	b480      	push	{r7}
 80042f4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80042f6:	e7fe      	b.n	80042f6 <UsageFault_Handler+0x4>

080042f8 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80042f8:	b480      	push	{r7}
 80042fa:	af00      	add	r7, sp, #0
}
 80042fc:	bf00      	nop
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr
	...

08004308 <ITM_SendChar>:

    \param [in]     ch  Character to transmit
    \return             Character to transmit
 */
static __INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8004308:	b480      	push	{r7}
 800430a:	b083      	sub	sp, #12
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk)  &&      /* Trace enabled */
 8004310:	4b13      	ldr	r3, [pc, #76]	; (8004360 <ITM_SendChar+0x58>)
 8004312:	68db      	ldr	r3, [r3, #12]
 8004314:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004318:	2b00      	cmp	r3, #0
 800431a:	d01a      	beq.n	8004352 <ITM_SendChar+0x4a>
      (ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 800431c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004320:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8004324:	f003 0301 	and.w	r3, r3, #1
  if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk)  &&      /* Trace enabled */
 8004328:	2b00      	cmp	r3, #0
 800432a:	d012      	beq.n	8004352 <ITM_SendChar+0x4a>
      (ITM->TER & (1UL << 0)        )                    )     /* ITM Port #0 enabled */
 800432c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004330:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8004334:	f003 0301 	and.w	r3, r3, #1
      (ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 8004338:	2b00      	cmp	r3, #0
 800433a:	d00a      	beq.n	8004352 <ITM_SendChar+0x4a>
  {
    while (ITM->PORT[0].u32 == 0);
 800433c:	bf00      	nop
 800433e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d0fa      	beq.n	800433e <ITM_SendChar+0x36>
    ITM->PORT[0].u8 = (uint8_t) ch;
 8004348:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	b2d2      	uxtb	r2, r2
 8004350:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8004352:	687b      	ldr	r3, [r7, #4]
}
 8004354:	4618      	mov	r0, r3
 8004356:	370c      	adds	r7, #12
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr
 8004360:	e000edf0 	.word	0xe000edf0

08004364 <_write>:
{
	while (1) {}		/* Make sure we hang here */
}

int _write(int file, char *ptr, int len)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b086      	sub	sp, #24
 8004368:	af00      	add	r7, sp, #0
 800436a:	60f8      	str	r0, [r7, #12]
 800436c:	60b9      	str	r1, [r7, #8]
 800436e:	607a      	str	r2, [r7, #4]
 /* Implement your write code here, this is used by
puts and printf for example */
 int i=0;
 8004370:	2300      	movs	r3, #0
 8004372:	617b      	str	r3, [r7, #20]
 for(i=0 ; i<len ; i++)
 8004374:	2300      	movs	r3, #0
 8004376:	617b      	str	r3, [r7, #20]
 8004378:	e009      	b.n	800438e <_write+0x2a>
	 ITM_SendChar((*ptr++));
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	1c5a      	adds	r2, r3, #1
 800437e:	60ba      	str	r2, [r7, #8]
 8004380:	781b      	ldrb	r3, [r3, #0]
 8004382:	4618      	mov	r0, r3
 8004384:	f7ff ffc0 	bl	8004308 <ITM_SendChar>
 for(i=0 ; i<len ; i++)
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	3301      	adds	r3, #1
 800438c:	617b      	str	r3, [r7, #20]
 800438e:	697a      	ldr	r2, [r7, #20]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	429a      	cmp	r2, r3
 8004394:	dbf1      	blt.n	800437a <_write+0x16>
 return len;
 8004396:	687b      	ldr	r3, [r7, #4]
}
 8004398:	4618      	mov	r0, r3
 800439a:	3718      	adds	r7, #24
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}

080043a0 <_sbrk>:


void * _sbrk(int32_t incr)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b085      	sub	sp, #20
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 80043a8:	4b0b      	ldr	r3, [pc, #44]	; (80043d8 <_sbrk+0x38>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d102      	bne.n	80043b6 <_sbrk+0x16>
		heap_end = & end;
 80043b0:	4b09      	ldr	r3, [pc, #36]	; (80043d8 <_sbrk+0x38>)
 80043b2:	4a0a      	ldr	r2, [pc, #40]	; (80043dc <_sbrk+0x3c>)
 80043b4:	601a      	str	r2, [r3, #0]
	}

	prev_heap_end = heap_end;
 80043b6:	4b08      	ldr	r3, [pc, #32]	; (80043d8 <_sbrk+0x38>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	60fb      	str	r3, [r7, #12]
	heap_end += incr;
 80043bc:	4b06      	ldr	r3, [pc, #24]	; (80043d8 <_sbrk+0x38>)
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	4413      	add	r3, r2
 80043c4:	4a04      	ldr	r2, [pc, #16]	; (80043d8 <_sbrk+0x38>)
 80043c6:	6013      	str	r3, [r2, #0]

	return (void *) prev_heap_end;
 80043c8:	68fb      	ldr	r3, [r7, #12]
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3714      	adds	r7, #20
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr
 80043d6:	bf00      	nop
 80043d8:	20001e10 	.word	0x20001e10
 80043dc:	20001edc 	.word	0x20001edc

080043e0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80043e4:	4a16      	ldr	r2, [pc, #88]	; (8004440 <SystemInit+0x60>)
 80043e6:	4b16      	ldr	r3, [pc, #88]	; (8004440 <SystemInit+0x60>)
 80043e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80043f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80043f4:	4a13      	ldr	r2, [pc, #76]	; (8004444 <SystemInit+0x64>)
 80043f6:	4b13      	ldr	r3, [pc, #76]	; (8004444 <SystemInit+0x64>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f043 0301 	orr.w	r3, r3, #1
 80043fe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004400:	4b10      	ldr	r3, [pc, #64]	; (8004444 <SystemInit+0x64>)
 8004402:	2200      	movs	r2, #0
 8004404:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004406:	4a0f      	ldr	r2, [pc, #60]	; (8004444 <SystemInit+0x64>)
 8004408:	4b0e      	ldr	r3, [pc, #56]	; (8004444 <SystemInit+0x64>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004410:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004414:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8004416:	4b0b      	ldr	r3, [pc, #44]	; (8004444 <SystemInit+0x64>)
 8004418:	4a0b      	ldr	r2, [pc, #44]	; (8004448 <SystemInit+0x68>)
 800441a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800441c:	4a09      	ldr	r2, [pc, #36]	; (8004444 <SystemInit+0x64>)
 800441e:	4b09      	ldr	r3, [pc, #36]	; (8004444 <SystemInit+0x64>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004426:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004428:	4b06      	ldr	r3, [pc, #24]	; (8004444 <SystemInit+0x64>)
 800442a:	2200      	movs	r2, #0
 800442c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800442e:	f000 f80d 	bl	800444c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004432:	4b03      	ldr	r3, [pc, #12]	; (8004440 <SystemInit+0x60>)
 8004434:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004438:	609a      	str	r2, [r3, #8]
#endif
}
 800443a:	bf00      	nop
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	e000ed00 	.word	0xe000ed00
 8004444:	40023800 	.word	0x40023800
 8004448:	24003010 	.word	0x24003010

0800444c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800444c:	b480      	push	{r7}
 800444e:	b083      	sub	sp, #12
 8004450:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8004452:	2300      	movs	r3, #0
 8004454:	607b      	str	r3, [r7, #4]
 8004456:	2300      	movs	r3, #0
 8004458:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800445a:	4a36      	ldr	r2, [pc, #216]	; (8004534 <SetSysClock+0xe8>)
 800445c:	4b35      	ldr	r3, [pc, #212]	; (8004534 <SetSysClock+0xe8>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004464:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8004466:	4b33      	ldr	r3, [pc, #204]	; (8004534 <SetSysClock+0xe8>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800446e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	3301      	adds	r3, #1
 8004474:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d103      	bne.n	8004484 <SetSysClock+0x38>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8004482:	d1f0      	bne.n	8004466 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8004484:	4b2b      	ldr	r3, [pc, #172]	; (8004534 <SetSysClock+0xe8>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800448c:	2b00      	cmp	r3, #0
 800448e:	d002      	beq.n	8004496 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8004490:	2301      	movs	r3, #1
 8004492:	603b      	str	r3, [r7, #0]
 8004494:	e001      	b.n	800449a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8004496:	2300      	movs	r3, #0
 8004498:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	2b01      	cmp	r3, #1
 800449e:	d142      	bne.n	8004526 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80044a0:	4a24      	ldr	r2, [pc, #144]	; (8004534 <SetSysClock+0xe8>)
 80044a2:	4b24      	ldr	r3, [pc, #144]	; (8004534 <SetSysClock+0xe8>)
 80044a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044aa:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 80044ac:	4a22      	ldr	r2, [pc, #136]	; (8004538 <SetSysClock+0xec>)
 80044ae:	4b22      	ldr	r3, [pc, #136]	; (8004538 <SetSysClock+0xec>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80044b6:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80044b8:	4a1e      	ldr	r2, [pc, #120]	; (8004534 <SetSysClock+0xe8>)
 80044ba:	4b1e      	ldr	r3, [pc, #120]	; (8004534 <SetSysClock+0xe8>)
 80044bc:	689b      	ldr	r3, [r3, #8]
 80044be:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80044c0:	4a1c      	ldr	r2, [pc, #112]	; (8004534 <SetSysClock+0xe8>)
 80044c2:	4b1c      	ldr	r3, [pc, #112]	; (8004534 <SetSysClock+0xe8>)
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80044ca:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80044cc:	4a19      	ldr	r2, [pc, #100]	; (8004534 <SetSysClock+0xe8>)
 80044ce:	4b19      	ldr	r3, [pc, #100]	; (8004534 <SetSysClock+0xe8>)
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80044d6:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80044d8:	4b16      	ldr	r3, [pc, #88]	; (8004534 <SetSysClock+0xe8>)
 80044da:	4a18      	ldr	r2, [pc, #96]	; (800453c <SetSysClock+0xf0>)
 80044dc:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80044de:	4a15      	ldr	r2, [pc, #84]	; (8004534 <SetSysClock+0xe8>)
 80044e0:	4b14      	ldr	r3, [pc, #80]	; (8004534 <SetSysClock+0xe8>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044e8:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80044ea:	bf00      	nop
 80044ec:	4b11      	ldr	r3, [pc, #68]	; (8004534 <SetSysClock+0xe8>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d0f9      	beq.n	80044ec <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80044f8:	4b11      	ldr	r3, [pc, #68]	; (8004540 <SetSysClock+0xf4>)
 80044fa:	f240 6205 	movw	r2, #1541	; 0x605
 80044fe:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8004500:	4a0c      	ldr	r2, [pc, #48]	; (8004534 <SetSysClock+0xe8>)
 8004502:	4b0c      	ldr	r3, [pc, #48]	; (8004534 <SetSysClock+0xe8>)
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	f023 0303 	bic.w	r3, r3, #3
 800450a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 800450c:	4a09      	ldr	r2, [pc, #36]	; (8004534 <SetSysClock+0xe8>)
 800450e:	4b09      	ldr	r3, [pc, #36]	; (8004534 <SetSysClock+0xe8>)
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	f043 0302 	orr.w	r3, r3, #2
 8004516:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL)
 8004518:	bf00      	nop
 800451a:	4b06      	ldr	r3, [pc, #24]	; (8004534 <SetSysClock+0xe8>)
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	f003 030c 	and.w	r3, r3, #12
 8004522:	2b08      	cmp	r3, #8
 8004524:	d1f9      	bne.n	800451a <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8004526:	bf00      	nop
 8004528:	370c      	adds	r7, #12
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr
 8004532:	bf00      	nop
 8004534:	40023800 	.word	0x40023800
 8004538:	40007000 	.word	0x40007000
 800453c:	07405408 	.word	0x07405408
 8004540:	40023c00 	.word	0x40023c00

08004544 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8004544:	b480      	push	{r7}
 8004546:	b087      	sub	sp, #28
 8004548:	af00      	add	r7, sp, #0
 800454a:	60f8      	str	r0, [r7, #12]
 800454c:	60b9      	str	r1, [r7, #8]
 800454e:	607a      	str	r2, [r7, #4]
	int div = 1;
 8004550:	2301      	movs	r3, #1
 8004552:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8004554:	e004      	b.n	8004560 <ts_itoa+0x1c>
		div *= base;
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	687a      	ldr	r2, [r7, #4]
 800455a:	fb02 f303 	mul.w	r3, r2, r3
 800455e:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	68ba      	ldr	r2, [r7, #8]
 8004564:	fbb2 f2f3 	udiv	r2, r2, r3
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	429a      	cmp	r2, r3
 800456c:	d2f3      	bcs.n	8004556 <ts_itoa+0x12>

	while (div != 0)
 800456e:	e029      	b.n	80045c4 <ts_itoa+0x80>
	{
		int num = d/div;
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	68ba      	ldr	r2, [r7, #8]
 8004574:	fbb2 f3f3 	udiv	r3, r2, r3
 8004578:	613b      	str	r3, [r7, #16]
		d = d%div;
 800457a:	697a      	ldr	r2, [r7, #20]
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	fbb3 f1f2 	udiv	r1, r3, r2
 8004582:	fb02 f201 	mul.w	r2, r2, r1
 8004586:	1a9b      	subs	r3, r3, r2
 8004588:	60bb      	str	r3, [r7, #8]
		div /= base;
 800458a:	697a      	ldr	r2, [r7, #20]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	fb92 f3f3 	sdiv	r3, r2, r3
 8004592:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	2b09      	cmp	r3, #9
 8004598:	dd0a      	ble.n	80045b0 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	1c59      	adds	r1, r3, #1
 80045a0:	68fa      	ldr	r2, [r7, #12]
 80045a2:	6011      	str	r1, [r2, #0]
 80045a4:	693a      	ldr	r2, [r7, #16]
 80045a6:	b2d2      	uxtb	r2, r2
 80045a8:	3237      	adds	r2, #55	; 0x37
 80045aa:	b2d2      	uxtb	r2, r2
 80045ac:	701a      	strb	r2, [r3, #0]
 80045ae:	e009      	b.n	80045c4 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	1c59      	adds	r1, r3, #1
 80045b6:	68fa      	ldr	r2, [r7, #12]
 80045b8:	6011      	str	r1, [r2, #0]
 80045ba:	693a      	ldr	r2, [r7, #16]
 80045bc:	b2d2      	uxtb	r2, r2
 80045be:	3230      	adds	r2, #48	; 0x30
 80045c0:	b2d2      	uxtb	r2, r2
 80045c2:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d1d2      	bne.n	8004570 <ts_itoa+0x2c>
	}
}
 80045ca:	bf00      	nop
 80045cc:	371c      	adds	r7, #28
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr

080045d6 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 80045d6:	b580      	push	{r7, lr}
 80045d8:	b088      	sub	sp, #32
 80045da:	af00      	add	r7, sp, #0
 80045dc:	60f8      	str	r0, [r7, #12]
 80045de:	60b9      	str	r1, [r7, #8]
 80045e0:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	617b      	str	r3, [r7, #20]
	while(*fmt)
 80045e6:	e07d      	b.n	80046e4 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	781b      	ldrb	r3, [r3, #0]
 80045ec:	2b25      	cmp	r3, #37	; 0x25
 80045ee:	d171      	bne.n	80046d4 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	3301      	adds	r3, #1
 80045f4:	60bb      	str	r3, [r7, #8]
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	781b      	ldrb	r3, [r3, #0]
 80045fa:	2b64      	cmp	r3, #100	; 0x64
 80045fc:	d01e      	beq.n	800463c <ts_formatstring+0x66>
 80045fe:	2b64      	cmp	r3, #100	; 0x64
 8004600:	dc06      	bgt.n	8004610 <ts_formatstring+0x3a>
 8004602:	2b58      	cmp	r3, #88	; 0x58
 8004604:	d050      	beq.n	80046a8 <ts_formatstring+0xd2>
 8004606:	2b63      	cmp	r3, #99	; 0x63
 8004608:	d00e      	beq.n	8004628 <ts_formatstring+0x52>
 800460a:	2b25      	cmp	r3, #37	; 0x25
 800460c:	d058      	beq.n	80046c0 <ts_formatstring+0xea>
 800460e:	e05d      	b.n	80046cc <ts_formatstring+0xf6>
 8004610:	2b73      	cmp	r3, #115	; 0x73
 8004612:	d02b      	beq.n	800466c <ts_formatstring+0x96>
 8004614:	2b73      	cmp	r3, #115	; 0x73
 8004616:	dc02      	bgt.n	800461e <ts_formatstring+0x48>
 8004618:	2b69      	cmp	r3, #105	; 0x69
 800461a:	d00f      	beq.n	800463c <ts_formatstring+0x66>
 800461c:	e056      	b.n	80046cc <ts_formatstring+0xf6>
 800461e:	2b75      	cmp	r3, #117	; 0x75
 8004620:	d037      	beq.n	8004692 <ts_formatstring+0xbc>
 8004622:	2b78      	cmp	r3, #120	; 0x78
 8004624:	d040      	beq.n	80046a8 <ts_formatstring+0xd2>
 8004626:	e051      	b.n	80046cc <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	1c5a      	adds	r2, r3, #1
 800462c:	60fa      	str	r2, [r7, #12]
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	1d11      	adds	r1, r2, #4
 8004632:	6079      	str	r1, [r7, #4]
 8004634:	6812      	ldr	r2, [r2, #0]
 8004636:	b2d2      	uxtb	r2, r2
 8004638:	701a      	strb	r2, [r3, #0]
				break;
 800463a:	e047      	b.n	80046cc <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	1d1a      	adds	r2, r3, #4
 8004640:	607a      	str	r2, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8004646:	69fb      	ldr	r3, [r7, #28]
 8004648:	2b00      	cmp	r3, #0
 800464a:	da07      	bge.n	800465c <ts_formatstring+0x86>
					{
						val *= -1;
 800464c:	69fb      	ldr	r3, [r7, #28]
 800464e:	425b      	negs	r3, r3
 8004650:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	1c5a      	adds	r2, r3, #1
 8004656:	60fa      	str	r2, [r7, #12]
 8004658:	222d      	movs	r2, #45	; 0x2d
 800465a:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 800465c:	69f9      	ldr	r1, [r7, #28]
 800465e:	f107 030c 	add.w	r3, r7, #12
 8004662:	220a      	movs	r2, #10
 8004664:	4618      	mov	r0, r3
 8004666:	f7ff ff6d 	bl	8004544 <ts_itoa>
				}
				break;
 800466a:	e02f      	b.n	80046cc <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	1d1a      	adds	r2, r3, #4
 8004670:	607a      	str	r2, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8004676:	e007      	b.n	8004688 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	1c5a      	adds	r2, r3, #1
 800467c:	60fa      	str	r2, [r7, #12]
 800467e:	69ba      	ldr	r2, [r7, #24]
 8004680:	1c51      	adds	r1, r2, #1
 8004682:	61b9      	str	r1, [r7, #24]
 8004684:	7812      	ldrb	r2, [r2, #0]
 8004686:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8004688:	69bb      	ldr	r3, [r7, #24]
 800468a:	781b      	ldrb	r3, [r3, #0]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d1f3      	bne.n	8004678 <ts_formatstring+0xa2>
					}
				}
				break;
 8004690:	e01c      	b.n	80046cc <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	1d1a      	adds	r2, r3, #4
 8004696:	607a      	str	r2, [r7, #4]
 8004698:	6819      	ldr	r1, [r3, #0]
 800469a:	f107 030c 	add.w	r3, r7, #12
 800469e:	220a      	movs	r2, #10
 80046a0:	4618      	mov	r0, r3
 80046a2:	f7ff ff4f 	bl	8004544 <ts_itoa>
				break;
 80046a6:	e011      	b.n	80046cc <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	1d1a      	adds	r2, r3, #4
 80046ac:	607a      	str	r2, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4619      	mov	r1, r3
 80046b2:	f107 030c 	add.w	r3, r7, #12
 80046b6:	2210      	movs	r2, #16
 80046b8:	4618      	mov	r0, r3
 80046ba:	f7ff ff43 	bl	8004544 <ts_itoa>
				break;
 80046be:	e005      	b.n	80046cc <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	1c5a      	adds	r2, r3, #1
 80046c4:	60fa      	str	r2, [r7, #12]
 80046c6:	2225      	movs	r2, #37	; 0x25
 80046c8:	701a      	strb	r2, [r3, #0]
				  break;
 80046ca:	bf00      	nop
			}
			fmt++;
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	3301      	adds	r3, #1
 80046d0:	60bb      	str	r3, [r7, #8]
 80046d2:	e007      	b.n	80046e4 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	1c5a      	adds	r2, r3, #1
 80046d8:	60fa      	str	r2, [r7, #12]
 80046da:	68ba      	ldr	r2, [r7, #8]
 80046dc:	1c51      	adds	r1, r2, #1
 80046de:	60b9      	str	r1, [r7, #8]
 80046e0:	7812      	ldrb	r2, [r2, #0]
 80046e2:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	781b      	ldrb	r3, [r3, #0]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	f47f af7d 	bne.w	80045e8 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2200      	movs	r2, #0
 80046f2:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	461a      	mov	r2, r3
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	1ad3      	subs	r3, r2, r3
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	3720      	adds	r7, #32
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}

08004704 <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
 8004704:	b480      	push	{r7}
 8004706:	b085      	sub	sp, #20
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
 800470c:	6039      	str	r1, [r7, #0]
	int length = 0;
 800470e:	2300      	movs	r3, #0
 8004710:	60fb      	str	r3, [r7, #12]
	while (*fmt)
 8004712:	e081      	b.n	8004818 <ts_formatlength+0x114>
	{
		if (*fmt == '%')
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	781b      	ldrb	r3, [r3, #0]
 8004718:	2b25      	cmp	r3, #37	; 0x25
 800471a:	d177      	bne.n	800480c <ts_formatlength+0x108>
		{
			++fmt;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	3301      	adds	r3, #1
 8004720:	607b      	str	r3, [r7, #4]
			switch (*fmt)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	781b      	ldrb	r3, [r3, #0]
 8004726:	3b58      	subs	r3, #88	; 0x58
 8004728:	2b20      	cmp	r3, #32
 800472a:	d86a      	bhi.n	8004802 <ts_formatlength+0xfe>
 800472c:	a201      	add	r2, pc, #4	; (adr r2, 8004734 <ts_formatlength+0x30>)
 800472e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004732:	bf00      	nop
 8004734:	080047f5 	.word	0x080047f5
 8004738:	08004803 	.word	0x08004803
 800473c:	08004803 	.word	0x08004803
 8004740:	08004803 	.word	0x08004803
 8004744:	08004803 	.word	0x08004803
 8004748:	08004803 	.word	0x08004803
 800474c:	08004803 	.word	0x08004803
 8004750:	08004803 	.word	0x08004803
 8004754:	08004803 	.word	0x08004803
 8004758:	08004803 	.word	0x08004803
 800475c:	08004803 	.word	0x08004803
 8004760:	080047b9 	.word	0x080047b9
 8004764:	080047c7 	.word	0x080047c7
 8004768:	08004803 	.word	0x08004803
 800476c:	08004803 	.word	0x08004803
 8004770:	08004803 	.word	0x08004803
 8004774:	08004803 	.word	0x08004803
 8004778:	080047c7 	.word	0x080047c7
 800477c:	08004803 	.word	0x08004803
 8004780:	08004803 	.word	0x08004803
 8004784:	08004803 	.word	0x08004803
 8004788:	08004803 	.word	0x08004803
 800478c:	08004803 	.word	0x08004803
 8004790:	08004803 	.word	0x08004803
 8004794:	08004803 	.word	0x08004803
 8004798:	08004803 	.word	0x08004803
 800479c:	08004803 	.word	0x08004803
 80047a0:	080047d5 	.word	0x080047d5
 80047a4:	08004803 	.word	0x08004803
 80047a8:	080047c7 	.word	0x080047c7
 80047ac:	08004803 	.word	0x08004803
 80047b0:	08004803 	.word	0x08004803
 80047b4:	080047f5 	.word	0x080047f5
			{
			  case 'c':
		  		  va_arg(va, int);
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	3304      	adds	r3, #4
 80047bc:	603b      	str	r3, [r7, #0]
				  ++length;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	3301      	adds	r3, #1
 80047c2:	60fb      	str	r3, [r7, #12]
				  break;
 80047c4:	e025      	b.n	8004812 <ts_formatlength+0x10e>
			  case 'd':
			  case 'i':
			  case 'u':
				  /* 32 bits integer is max 11 characters with minus sign */
				  length += 11;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	330b      	adds	r3, #11
 80047ca:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	3304      	adds	r3, #4
 80047d0:	603b      	str	r3, [r7, #0]
				  break;
 80047d2:	e01e      	b.n	8004812 <ts_formatlength+0x10e>
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	1d1a      	adds	r2, r3, #4
 80047d8:	603a      	str	r2, [r7, #0]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	60bb      	str	r3, [r7, #8]
			  		  while (*str++)
 80047de:	e002      	b.n	80047e6 <ts_formatlength+0xe2>
			  			  ++length;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	3301      	adds	r3, #1
 80047e4:	60fb      	str	r3, [r7, #12]
			  		  while (*str++)
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	1c5a      	adds	r2, r3, #1
 80047ea:	60ba      	str	r2, [r7, #8]
 80047ec:	781b      	ldrb	r3, [r3, #0]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d1f6      	bne.n	80047e0 <ts_formatlength+0xdc>
			  	  }
				  break;
 80047f2:	e00e      	b.n	8004812 <ts_formatlength+0x10e>
			  case 'x':
			  case 'X':
				  /* 32 bits integer as hex is max 8 characters */
				  length += 8;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	3308      	adds	r3, #8
 80047f8:	60fb      	str	r3, [r7, #12]
				  va_arg(va, unsigned int);
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	3304      	adds	r3, #4
 80047fe:	603b      	str	r3, [r7, #0]
				  break;
 8004800:	e007      	b.n	8004812 <ts_formatlength+0x10e>
			  default:
				  ++length;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	3301      	adds	r3, #1
 8004806:	60fb      	str	r3, [r7, #12]
				  break;
 8004808:	bf00      	nop
 800480a:	e002      	b.n	8004812 <ts_formatlength+0x10e>
			}
		}
		else
		{
			++length;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	3301      	adds	r3, #1
 8004810:	60fb      	str	r3, [r7, #12]
		}
		++fmt;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	3301      	adds	r3, #1
 8004816:	607b      	str	r3, [r7, #4]
	while (*fmt)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	781b      	ldrb	r3, [r3, #0]
 800481c:	2b00      	cmp	r3, #0
 800481e:	f47f af79 	bne.w	8004714 <ts_formatlength+0x10>
	}
	return length;
 8004822:	68fb      	ldr	r3, [r7, #12]
}
 8004824:	4618      	mov	r0, r3
 8004826:	3714      	adds	r7, #20
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr

08004830 <printf>:
**  Returns:  Number of bytes written
**
**===========================================================================
*/
int printf(const char *fmt, ...)
{
 8004830:	b40f      	push	{r0, r1, r2, r3}
 8004832:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004836:	b085      	sub	sp, #20
 8004838:	af00      	add	r7, sp, #0
	int length = 0;
 800483a:	2300      	movs	r3, #0
 800483c:	60fb      	str	r3, [r7, #12]
	va_list va;
	va_start(va, fmt);
 800483e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004842:	603b      	str	r3, [r7, #0]
	length = ts_formatlength(fmt, va);
 8004844:	6839      	ldr	r1, [r7, #0]
 8004846:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004848:	f7ff ff5c 	bl	8004704 <ts_formatlength>
 800484c:	60f8      	str	r0, [r7, #12]
	va_end(va);
	{
 800484e:	466b      	mov	r3, sp
 8004850:	461e      	mov	r6, r3
		char buf[length];
 8004852:	68f9      	ldr	r1, [r7, #12]
 8004854:	1e4b      	subs	r3, r1, #1
 8004856:	60bb      	str	r3, [r7, #8]
 8004858:	460b      	mov	r3, r1
 800485a:	461a      	mov	r2, r3
 800485c:	f04f 0300 	mov.w	r3, #0
 8004860:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8004864:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8004868:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800486c:	460b      	mov	r3, r1
 800486e:	461a      	mov	r2, r3
 8004870:	f04f 0300 	mov.w	r3, #0
 8004874:	00dd      	lsls	r5, r3, #3
 8004876:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800487a:	00d4      	lsls	r4, r2, #3
 800487c:	460b      	mov	r3, r1
 800487e:	3307      	adds	r3, #7
 8004880:	08db      	lsrs	r3, r3, #3
 8004882:	00db      	lsls	r3, r3, #3
 8004884:	ebad 0d03 	sub.w	sp, sp, r3
 8004888:	466b      	mov	r3, sp
 800488a:	3300      	adds	r3, #0
 800488c:	607b      	str	r3, [r7, #4]
		va_start(va, fmt);
 800488e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004892:	603b      	str	r3, [r7, #0]
		length = ts_formatstring(buf, fmt, va);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	683a      	ldr	r2, [r7, #0]
 8004898:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800489a:	4618      	mov	r0, r3
 800489c:	f7ff fe9b 	bl	80045d6 <ts_formatstring>
 80048a0:	60f8      	str	r0, [r7, #12]
		length = _write(1, buf, length);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	68fa      	ldr	r2, [r7, #12]
 80048a6:	4619      	mov	r1, r3
 80048a8:	2001      	movs	r0, #1
 80048aa:	f7ff fd5b 	bl	8004364 <_write>
 80048ae:	60f8      	str	r0, [r7, #12]
 80048b0:	46b5      	mov	sp, r6
		va_end(va);
	}
	return length;
 80048b2:	68fb      	ldr	r3, [r7, #12]
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	3714      	adds	r7, #20
 80048b8:	46bd      	mov	sp, r7
 80048ba:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80048be:	b004      	add	sp, #16
 80048c0:	4770      	bx	lr
	...

080048c4 <__libc_init_array>:
 80048c4:	b570      	push	{r4, r5, r6, lr}
 80048c6:	4e0d      	ldr	r6, [pc, #52]	; (80048fc <__libc_init_array+0x38>)
 80048c8:	4c0d      	ldr	r4, [pc, #52]	; (8004900 <__libc_init_array+0x3c>)
 80048ca:	1ba4      	subs	r4, r4, r6
 80048cc:	10a4      	asrs	r4, r4, #2
 80048ce:	2500      	movs	r5, #0
 80048d0:	42a5      	cmp	r5, r4
 80048d2:	d109      	bne.n	80048e8 <__libc_init_array+0x24>
 80048d4:	4e0b      	ldr	r6, [pc, #44]	; (8004904 <__libc_init_array+0x40>)
 80048d6:	4c0c      	ldr	r4, [pc, #48]	; (8004908 <__libc_init_array+0x44>)
 80048d8:	f000 f940 	bl	8004b5c <_init>
 80048dc:	1ba4      	subs	r4, r4, r6
 80048de:	10a4      	asrs	r4, r4, #2
 80048e0:	2500      	movs	r5, #0
 80048e2:	42a5      	cmp	r5, r4
 80048e4:	d105      	bne.n	80048f2 <__libc_init_array+0x2e>
 80048e6:	bd70      	pop	{r4, r5, r6, pc}
 80048e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80048ec:	4798      	blx	r3
 80048ee:	3501      	adds	r5, #1
 80048f0:	e7ee      	b.n	80048d0 <__libc_init_array+0xc>
 80048f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80048f6:	4798      	blx	r3
 80048f8:	3501      	adds	r5, #1
 80048fa:	e7f2      	b.n	80048e2 <__libc_init_array+0x1e>
 80048fc:	08004b74 	.word	0x08004b74
 8004900:	08004b74 	.word	0x08004b74
 8004904:	08004b74 	.word	0x08004b74
 8004908:	08004b78 	.word	0x08004b78

0800490c <memcpy>:
 800490c:	b510      	push	{r4, lr}
 800490e:	1e43      	subs	r3, r0, #1
 8004910:	440a      	add	r2, r1
 8004912:	4291      	cmp	r1, r2
 8004914:	d100      	bne.n	8004918 <memcpy+0xc>
 8004916:	bd10      	pop	{r4, pc}
 8004918:	f811 4b01 	ldrb.w	r4, [r1], #1
 800491c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004920:	e7f7      	b.n	8004912 <memcpy+0x6>

08004922 <memset>:
 8004922:	4402      	add	r2, r0
 8004924:	4603      	mov	r3, r0
 8004926:	4293      	cmp	r3, r2
 8004928:	d100      	bne.n	800492c <memset+0xa>
 800492a:	4770      	bx	lr
 800492c:	f803 1b01 	strb.w	r1, [r3], #1
 8004930:	e7f9      	b.n	8004926 <memset+0x4>
	...

08004934 <rand>:
 8004934:	4b19      	ldr	r3, [pc, #100]	; (800499c <rand+0x68>)
 8004936:	b510      	push	{r4, lr}
 8004938:	681c      	ldr	r4, [r3, #0]
 800493a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800493c:	b9d3      	cbnz	r3, 8004974 <rand+0x40>
 800493e:	2018      	movs	r0, #24
 8004940:	f000 f832 	bl	80049a8 <malloc>
 8004944:	f243 330e 	movw	r3, #13070	; 0x330e
 8004948:	63a0      	str	r0, [r4, #56]	; 0x38
 800494a:	8003      	strh	r3, [r0, #0]
 800494c:	f64a 33cd 	movw	r3, #43981	; 0xabcd
 8004950:	8043      	strh	r3, [r0, #2]
 8004952:	f241 2334 	movw	r3, #4660	; 0x1234
 8004956:	8083      	strh	r3, [r0, #4]
 8004958:	f24e 636d 	movw	r3, #58989	; 0xe66d
 800495c:	80c3      	strh	r3, [r0, #6]
 800495e:	f64d 63ec 	movw	r3, #57068	; 0xdeec
 8004962:	8103      	strh	r3, [r0, #8]
 8004964:	2305      	movs	r3, #5
 8004966:	8143      	strh	r3, [r0, #10]
 8004968:	230b      	movs	r3, #11
 800496a:	8183      	strh	r3, [r0, #12]
 800496c:	2201      	movs	r2, #1
 800496e:	2300      	movs	r3, #0
 8004970:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8004974:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004976:	480a      	ldr	r0, [pc, #40]	; (80049a0 <rand+0x6c>)
 8004978:	690a      	ldr	r2, [r1, #16]
 800497a:	694b      	ldr	r3, [r1, #20]
 800497c:	4c09      	ldr	r4, [pc, #36]	; (80049a4 <rand+0x70>)
 800497e:	4350      	muls	r0, r2
 8004980:	fb04 0003 	mla	r0, r4, r3, r0
 8004984:	fba2 2304 	umull	r2, r3, r2, r4
 8004988:	3201      	adds	r2, #1
 800498a:	4403      	add	r3, r0
 800498c:	f143 0300 	adc.w	r3, r3, #0
 8004990:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8004994:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 8004998:	bd10      	pop	{r4, pc}
 800499a:	bf00      	nop
 800499c:	20000018 	.word	0x20000018
 80049a0:	5851f42d 	.word	0x5851f42d
 80049a4:	4c957f2d 	.word	0x4c957f2d

080049a8 <malloc>:
 80049a8:	4b02      	ldr	r3, [pc, #8]	; (80049b4 <malloc+0xc>)
 80049aa:	4601      	mov	r1, r0
 80049ac:	6818      	ldr	r0, [r3, #0]
 80049ae:	f000 b803 	b.w	80049b8 <_malloc_r>
 80049b2:	bf00      	nop
 80049b4:	20000018 	.word	0x20000018

080049b8 <_malloc_r>:
 80049b8:	b570      	push	{r4, r5, r6, lr}
 80049ba:	1ccd      	adds	r5, r1, #3
 80049bc:	f025 0503 	bic.w	r5, r5, #3
 80049c0:	3508      	adds	r5, #8
 80049c2:	2d0c      	cmp	r5, #12
 80049c4:	bf38      	it	cc
 80049c6:	250c      	movcc	r5, #12
 80049c8:	2d00      	cmp	r5, #0
 80049ca:	4606      	mov	r6, r0
 80049cc:	db01      	blt.n	80049d2 <_malloc_r+0x1a>
 80049ce:	42a9      	cmp	r1, r5
 80049d0:	d903      	bls.n	80049da <_malloc_r+0x22>
 80049d2:	230c      	movs	r3, #12
 80049d4:	6033      	str	r3, [r6, #0]
 80049d6:	2000      	movs	r0, #0
 80049d8:	bd70      	pop	{r4, r5, r6, pc}
 80049da:	f000 f85b 	bl	8004a94 <__malloc_lock>
 80049de:	4a23      	ldr	r2, [pc, #140]	; (8004a6c <_malloc_r+0xb4>)
 80049e0:	6814      	ldr	r4, [r2, #0]
 80049e2:	4621      	mov	r1, r4
 80049e4:	b991      	cbnz	r1, 8004a0c <_malloc_r+0x54>
 80049e6:	4c22      	ldr	r4, [pc, #136]	; (8004a70 <_malloc_r+0xb8>)
 80049e8:	6823      	ldr	r3, [r4, #0]
 80049ea:	b91b      	cbnz	r3, 80049f4 <_malloc_r+0x3c>
 80049ec:	4630      	mov	r0, r6
 80049ee:	f000 f841 	bl	8004a74 <_sbrk_r>
 80049f2:	6020      	str	r0, [r4, #0]
 80049f4:	4629      	mov	r1, r5
 80049f6:	4630      	mov	r0, r6
 80049f8:	f000 f83c 	bl	8004a74 <_sbrk_r>
 80049fc:	1c43      	adds	r3, r0, #1
 80049fe:	d126      	bne.n	8004a4e <_malloc_r+0x96>
 8004a00:	230c      	movs	r3, #12
 8004a02:	6033      	str	r3, [r6, #0]
 8004a04:	4630      	mov	r0, r6
 8004a06:	f000 f846 	bl	8004a96 <__malloc_unlock>
 8004a0a:	e7e4      	b.n	80049d6 <_malloc_r+0x1e>
 8004a0c:	680b      	ldr	r3, [r1, #0]
 8004a0e:	1b5b      	subs	r3, r3, r5
 8004a10:	d41a      	bmi.n	8004a48 <_malloc_r+0x90>
 8004a12:	2b0b      	cmp	r3, #11
 8004a14:	d90f      	bls.n	8004a36 <_malloc_r+0x7e>
 8004a16:	600b      	str	r3, [r1, #0]
 8004a18:	50cd      	str	r5, [r1, r3]
 8004a1a:	18cc      	adds	r4, r1, r3
 8004a1c:	4630      	mov	r0, r6
 8004a1e:	f000 f83a 	bl	8004a96 <__malloc_unlock>
 8004a22:	f104 000b 	add.w	r0, r4, #11
 8004a26:	1d23      	adds	r3, r4, #4
 8004a28:	f020 0007 	bic.w	r0, r0, #7
 8004a2c:	1ac3      	subs	r3, r0, r3
 8004a2e:	d01b      	beq.n	8004a68 <_malloc_r+0xb0>
 8004a30:	425a      	negs	r2, r3
 8004a32:	50e2      	str	r2, [r4, r3]
 8004a34:	bd70      	pop	{r4, r5, r6, pc}
 8004a36:	428c      	cmp	r4, r1
 8004a38:	bf0d      	iteet	eq
 8004a3a:	6863      	ldreq	r3, [r4, #4]
 8004a3c:	684b      	ldrne	r3, [r1, #4]
 8004a3e:	6063      	strne	r3, [r4, #4]
 8004a40:	6013      	streq	r3, [r2, #0]
 8004a42:	bf18      	it	ne
 8004a44:	460c      	movne	r4, r1
 8004a46:	e7e9      	b.n	8004a1c <_malloc_r+0x64>
 8004a48:	460c      	mov	r4, r1
 8004a4a:	6849      	ldr	r1, [r1, #4]
 8004a4c:	e7ca      	b.n	80049e4 <_malloc_r+0x2c>
 8004a4e:	1cc4      	adds	r4, r0, #3
 8004a50:	f024 0403 	bic.w	r4, r4, #3
 8004a54:	42a0      	cmp	r0, r4
 8004a56:	d005      	beq.n	8004a64 <_malloc_r+0xac>
 8004a58:	1a21      	subs	r1, r4, r0
 8004a5a:	4630      	mov	r0, r6
 8004a5c:	f000 f80a 	bl	8004a74 <_sbrk_r>
 8004a60:	3001      	adds	r0, #1
 8004a62:	d0cd      	beq.n	8004a00 <_malloc_r+0x48>
 8004a64:	6025      	str	r5, [r4, #0]
 8004a66:	e7d9      	b.n	8004a1c <_malloc_r+0x64>
 8004a68:	bd70      	pop	{r4, r5, r6, pc}
 8004a6a:	bf00      	nop
 8004a6c:	20001e14 	.word	0x20001e14
 8004a70:	20001e18 	.word	0x20001e18

08004a74 <_sbrk_r>:
 8004a74:	b538      	push	{r3, r4, r5, lr}
 8004a76:	4c06      	ldr	r4, [pc, #24]	; (8004a90 <_sbrk_r+0x1c>)
 8004a78:	2300      	movs	r3, #0
 8004a7a:	4605      	mov	r5, r0
 8004a7c:	4608      	mov	r0, r1
 8004a7e:	6023      	str	r3, [r4, #0]
 8004a80:	f7ff fc8e 	bl	80043a0 <_sbrk>
 8004a84:	1c43      	adds	r3, r0, #1
 8004a86:	d102      	bne.n	8004a8e <_sbrk_r+0x1a>
 8004a88:	6823      	ldr	r3, [r4, #0]
 8004a8a:	b103      	cbz	r3, 8004a8e <_sbrk_r+0x1a>
 8004a8c:	602b      	str	r3, [r5, #0]
 8004a8e:	bd38      	pop	{r3, r4, r5, pc}
 8004a90:	20001ed8 	.word	0x20001ed8

08004a94 <__malloc_lock>:
 8004a94:	4770      	bx	lr

08004a96 <__malloc_unlock>:
 8004a96:	4770      	bx	lr
 8004a98:	454c4449 	.word	0x454c4449
 8004a9c:	00000000 	.word	0x00000000
 8004aa0:	20726d54 	.word	0x20726d54
 8004aa4:	00637653 	.word	0x00637653
 8004aa8:	51726d54 	.word	0x51726d54
 8004aac:	00000000 	.word	0x00000000
 8004ab0:	756a6441 	.word	0x756a6441
 8004ab4:	545f7473 	.word	0x545f7473
 8004ab8:	66666172 	.word	0x66666172
 8004abc:	00006369 	.word	0x00006369
 8004ac0:	66617254 	.word	0x66617254
 8004ac4:	5f636966 	.word	0x5f636966
 8004ac8:	6867694c 	.word	0x6867694c
 8004acc:	00000074 	.word	0x00000074
 8004ad0:	445f4c54 	.word	0x445f4c54
 8004ad4:	6c707369 	.word	0x6c707369
 8004ad8:	00007961 	.word	0x00007961
 8004adc:	5f726143 	.word	0x5f726143
 8004ae0:	006e6547 	.word	0x006e6547
 8004ae4:	70736944 	.word	0x70736944
 8004ae8:	5f79616c 	.word	0x5f79616c
 8004aec:	65727453 	.word	0x65727453
 8004af0:	00007465 	.word	0x00007465
 8004af4:	66617254 	.word	0x66617254
 8004af8:	5f636966 	.word	0x5f636966
 8004afc:	656d6954 	.word	0x656d6954
 8004b00:	00000072 	.word	0x00000072
 8004b04:	5f636441 	.word	0x5f636441
 8004b08:	656d6974 	.word	0x656d6974
 8004b0c:	00000072 	.word	0x00000072
 8004b10:	20434441 	.word	0x20434441
 8004b14:	3a776152 	.word	0x3a776152
 8004b18:	2c752520 	.word	0x2c752520
 8004b1c:	726f4e20 	.word	0x726f4e20
 8004b20:	696c616d 	.word	0x696c616d
 8004b24:	3a64657a 	.word	0x3a64657a
 8004b28:	342e2520 	.word	0x342e2520
 8004b2c:	00000a66 	.word	0x00000a66
 8004b30:	20726163 	.word	0x20726163
 8004b34:	656e6567 	.word	0x656e6567
 8004b38:	65746172 	.word	0x65746172
 8004b3c:	00000064 	.word	0x00000064
 8004b40:	65746e45 	.word	0x65746e45
 8004b44:	20646572 	.word	0x20646572
 8004b48:	6c6c616d 	.word	0x6c6c616d
 8004b4c:	6620636f 	.word	0x6620636f
 8004b50:	656c6961 	.word	0x656c6961
 8004b54:	6f682064 	.word	0x6f682064
 8004b58:	00006b6f 	.word	0x00006b6f

08004b5c <_init>:
 8004b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b5e:	bf00      	nop
 8004b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b62:	bc08      	pop	{r3}
 8004b64:	469e      	mov	lr, r3
 8004b66:	4770      	bx	lr

08004b68 <_fini>:
 8004b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b6a:	bf00      	nop
 8004b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b6e:	bc08      	pop	{r3}
 8004b70:	469e      	mov	lr, r3
 8004b72:	4770      	bx	lr
