Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Mar 14 19:53:54 2020
| Host         : DESKTOP-ECPARC8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_timing_summary_routed.rpt -pb Top_Level_timing_summary_routed.pb -rpx Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 50 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.759     -284.714                     89                   89        0.071        0.000                      0                   89       15.124        0.000                       0                    56  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
i_Clk                   {0.000 41.666}     83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 15.625}     31.250          32.000          
  clkfbout_clk_wiz_0    {0.000 41.666}     83.333          12.000          
sys_clk_pin             {0.000 41.660}     83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 15.624}     31.249          32.001          
  clkfbout_clk_wiz_0_1  {0.000 41.665}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_Clk                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0         27.489        0.000                      0                   89        0.353        0.000                      0                   89       15.125        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       27.508        0.000                      0                   89        0.353        0.000                      0                   89       15.124        0.000                       0                    52  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -3.759     -284.714                     89                   89        0.071        0.000                      0                   89  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       26.362        0.000                      0                   89        0.071        0.000                      0                   89  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_Clk
  To Clock:  i_Clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_Clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { i_Clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.489ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_Red_Counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0 rise@31.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.828ns (26.576%)  route 2.288ns (73.424%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 29.890 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    -0.935    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668     0.189    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124     0.313 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638     0.951    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.075 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296     1.371    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124     1.495 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.685     2.180    SPI/r_Red0
    SLICE_X15Y100        FDRE                                         r  SPI/r_Red_Counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    L17                                               0.000    31.250 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.250    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.655 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.817    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.596 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.183    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.274 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.616    29.890    SPI/clk_out1
    SLICE_X15Y100        FDRE                                         r  SPI/r_Red_Counter_reg[21]/C
                         clock pessimism              0.490    30.380    
                         clock uncertainty           -0.281    30.099    
    SLICE_X15Y100        FDRE (Setup_fdre_C_R)       -0.429    29.670    SPI/r_Red_Counter_reg[21]
  -------------------------------------------------------------------
                         required time                         29.670    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 27.489    

Slack (MET) :             27.501ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_Red_Counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0 rise@31.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.759ns (53.428%)  route 1.533ns (46.572%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 29.890 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    -0.935    SPI/clk_out1
    SLICE_X15Y98         FDRE                                         r  SPI/r_Red_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  SPI/r_Red_Counter_reg[1]/Q
                         net (fo=2, routed)           0.764     0.285    SPI/r_Red_Counter[1]
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.922 r  SPI/r_Red_Counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.922    SPI/r_Red_Counter0_carry_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.039 r  SPI/r_Red_Counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.039    SPI/r_Red_Counter0_carry__0_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.156 r  SPI/r_Red_Counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.156    SPI/r_Red_Counter0_carry__1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.273 r  SPI/r_Red_Counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.273    SPI/r_Red_Counter0_carry__2_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.588 r  SPI/r_Red_Counter0_carry__3/O[3]
                         net (fo=1, routed)           0.769     2.357    SPI/data0[20]
    SLICE_X13Y100        FDRE                                         r  SPI/r_Red_Counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    L17                                               0.000    31.250 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.250    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.655 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.817    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.596 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.183    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.274 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.616    29.890    SPI/clk_out1
    SLICE_X13Y100        FDRE                                         r  SPI/r_Red_Counter_reg[20]/C
                         clock pessimism              0.490    30.380    
                         clock uncertainty           -0.281    30.099    
    SLICE_X13Y100        FDRE (Setup_fdre_C_D)       -0.241    29.858    SPI/r_Red_Counter_reg[20]
  -------------------------------------------------------------------
                         required time                         29.858    
                         arrival time                          -2.357    
  -------------------------------------------------------------------
                         slack                                 27.501    

Slack (MET) :             27.514ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_Red_Counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0 rise@31.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.828ns (26.785%)  route 2.263ns (73.215%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 29.890 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    -0.935    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668     0.189    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124     0.313 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638     0.951    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.075 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296     1.371    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124     1.495 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.661     2.156    SPI/r_Red0
    SLICE_X13Y101        FDRE                                         r  SPI/r_Red_Counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    L17                                               0.000    31.250 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.250    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.655 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.817    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.596 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.183    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.274 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.616    29.890    SPI/clk_out1
    SLICE_X13Y101        FDRE                                         r  SPI/r_Red_Counter_reg[22]/C
                         clock pessimism              0.490    30.380    
                         clock uncertainty           -0.281    30.099    
    SLICE_X13Y101        FDRE (Setup_fdre_C_R)       -0.429    29.670    SPI/r_Red_Counter_reg[22]
  -------------------------------------------------------------------
                         required time                         29.670    
                         arrival time                          -2.156    
  -------------------------------------------------------------------
                         slack                                 27.514    

Slack (MET) :             27.575ns  (required time - arrival time)
  Source:                 SPI/r_TX_Count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_TX_Count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0 rise@31.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.966ns (30.529%)  route 2.198ns (69.471%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 29.715 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    -0.935    SPI/clk_out1
    SLICE_X13Y97         FDCE                                         r  SPI/r_TX_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDCE (Prop_fdce_C_Q)         0.419    -0.516 f  SPI/r_TX_Count_reg[6]/Q
                         net (fo=9, routed)           0.886     0.370    SPI/r_TX_Count_reg_n_0_[6]
    SLICE_X15Y98         LUT3 (Prop_lut3_I2_O)        0.299     0.669 f  SPI/r_Full_Cycle_i_2/O
                         net (fo=2, routed)           0.297     0.966    SPI/spi/FSM_onehot_r_LED_STATE_reg[0]
    SLICE_X13Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.090 f  SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2/O
                         net (fo=2, routed)           0.446     1.536    SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2_n_0
    SLICE_X13Y98         LUT5 (Prop_lut5_I2_O)        0.124     1.660 r  SPI/spi/r_TX_Count[6]_i_1/O
                         net (fo=7, routed)           0.569     2.229    SPI/r_TX_Count0
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    L17                                               0.000    31.250 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.250    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.655 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.817    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.596 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.183    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.274 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441    29.715    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[1]/C
                         clock pessimism              0.575    30.290    
                         clock uncertainty           -0.281    30.009    
    SLICE_X13Y99         FDCE (Setup_fdce_C_CE)      -0.205    29.804    SPI/r_TX_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         29.804    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                 27.575    

Slack (MET) :             27.575ns  (required time - arrival time)
  Source:                 SPI/r_TX_Count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_TX_Count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0 rise@31.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.966ns (30.529%)  route 2.198ns (69.471%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 29.715 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    -0.935    SPI/clk_out1
    SLICE_X13Y97         FDCE                                         r  SPI/r_TX_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDCE (Prop_fdce_C_Q)         0.419    -0.516 f  SPI/r_TX_Count_reg[6]/Q
                         net (fo=9, routed)           0.886     0.370    SPI/r_TX_Count_reg_n_0_[6]
    SLICE_X15Y98         LUT3 (Prop_lut3_I2_O)        0.299     0.669 f  SPI/r_Full_Cycle_i_2/O
                         net (fo=2, routed)           0.297     0.966    SPI/spi/FSM_onehot_r_LED_STATE_reg[0]
    SLICE_X13Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.090 f  SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2/O
                         net (fo=2, routed)           0.446     1.536    SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2_n_0
    SLICE_X13Y98         LUT5 (Prop_lut5_I2_O)        0.124     1.660 r  SPI/spi/r_TX_Count[6]_i_1/O
                         net (fo=7, routed)           0.569     2.229    SPI/r_TX_Count0
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    L17                                               0.000    31.250 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.250    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.655 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.817    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.596 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.183    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.274 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441    29.715    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[4]/C
                         clock pessimism              0.575    30.290    
                         clock uncertainty           -0.281    30.009    
    SLICE_X13Y99         FDCE (Setup_fdce_C_CE)      -0.205    29.804    SPI/r_TX_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         29.804    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                 27.575    

Slack (MET) :             27.575ns  (required time - arrival time)
  Source:                 SPI/r_TX_Count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_TX_Count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0 rise@31.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.966ns (30.529%)  route 2.198ns (69.471%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 29.715 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    -0.935    SPI/clk_out1
    SLICE_X13Y97         FDCE                                         r  SPI/r_TX_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDCE (Prop_fdce_C_Q)         0.419    -0.516 f  SPI/r_TX_Count_reg[6]/Q
                         net (fo=9, routed)           0.886     0.370    SPI/r_TX_Count_reg_n_0_[6]
    SLICE_X15Y98         LUT3 (Prop_lut3_I2_O)        0.299     0.669 f  SPI/r_Full_Cycle_i_2/O
                         net (fo=2, routed)           0.297     0.966    SPI/spi/FSM_onehot_r_LED_STATE_reg[0]
    SLICE_X13Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.090 f  SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2/O
                         net (fo=2, routed)           0.446     1.536    SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2_n_0
    SLICE_X13Y98         LUT5 (Prop_lut5_I2_O)        0.124     1.660 r  SPI/spi/r_TX_Count[6]_i_1/O
                         net (fo=7, routed)           0.569     2.229    SPI/r_TX_Count0
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    L17                                               0.000    31.250 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.250    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.655 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.817    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.596 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.183    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.274 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441    29.715    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[5]/C
                         clock pessimism              0.575    30.290    
                         clock uncertainty           -0.281    30.009    
    SLICE_X13Y99         FDCE (Setup_fdce_C_CE)      -0.205    29.804    SPI/r_TX_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         29.804    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                 27.575    

Slack (MET) :             27.578ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_Red_Counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0 rise@31.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.828ns (29.139%)  route 2.014ns (70.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 29.715 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    -0.935    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668     0.189    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124     0.313 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638     0.951    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.075 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296     1.371    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124     1.495 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.411     1.906    SPI/r_Red0
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    L17                                               0.000    31.250 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.250    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.655 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.817    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.596 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.183    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.274 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441    29.715    SPI/clk_out1
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[0]/C
                         clock pessimism              0.575    30.290    
                         clock uncertainty           -0.281    30.009    
    SLICE_X12Y98         FDRE (Setup_fdre_C_R)       -0.524    29.485    SPI/r_Red_Counter_reg[0]
  -------------------------------------------------------------------
                         required time                         29.485    
                         arrival time                          -1.906    
  -------------------------------------------------------------------
                         slack                                 27.578    

Slack (MET) :             27.578ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_Red_Counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0 rise@31.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.828ns (29.139%)  route 2.014ns (70.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 29.715 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    -0.935    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668     0.189    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124     0.313 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638     0.951    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.075 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296     1.371    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124     1.495 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.411     1.906    SPI/r_Red0
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    L17                                               0.000    31.250 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.250    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.655 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.817    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.596 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.183    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.274 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441    29.715    SPI/clk_out1
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[7]/C
                         clock pessimism              0.575    30.290    
                         clock uncertainty           -0.281    30.009    
    SLICE_X12Y98         FDRE (Setup_fdre_C_R)       -0.524    29.485    SPI/r_Red_Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         29.485    
                         arrival time                          -1.906    
  -------------------------------------------------------------------
                         slack                                 27.578    

Slack (MET) :             27.578ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_Red_Counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0 rise@31.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.828ns (29.139%)  route 2.014ns (70.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 29.715 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    -0.935    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668     0.189    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124     0.313 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638     0.951    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.075 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296     1.371    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124     1.495 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.411     1.906    SPI/r_Red0
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    L17                                               0.000    31.250 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.250    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.655 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.817    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.596 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.183    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.274 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441    29.715    SPI/clk_out1
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[8]/C
                         clock pessimism              0.575    30.290    
                         clock uncertainty           -0.281    30.009    
    SLICE_X12Y98         FDRE (Setup_fdre_C_R)       -0.524    29.485    SPI/r_Red_Counter_reg[8]
  -------------------------------------------------------------------
                         required time                         29.485    
                         arrival time                          -1.906    
  -------------------------------------------------------------------
                         slack                                 27.578    

Slack (MET) :             27.578ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_Red_Counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0 rise@31.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.828ns (29.139%)  route 2.014ns (70.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 29.715 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    -0.935    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668     0.189    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124     0.313 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638     0.951    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.075 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296     1.371    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124     1.495 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.411     1.906    SPI/r_Red0
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    L17                                               0.000    31.250 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.250    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.655 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.817    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.596 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.183    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.274 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441    29.715    SPI/clk_out1
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[9]/C
                         clock pessimism              0.575    30.290    
                         clock uncertainty           -0.281    30.009    
    SLICE_X12Y98         FDRE (Setup_fdre_C_R)       -0.524    29.485    SPI/r_Red_Counter_reg[9]
  -------------------------------------------------------------------
                         required time                         29.485    
                         arrival time                          -1.906    
  -------------------------------------------------------------------
                         slack                                 27.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 SPI/r_Red_Counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_Red_Counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.274ns (56.318%)  route 0.213ns (43.682%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/clk_out1
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SPI/r_Red_Counter_reg[11]/Q
                         net (fo=2, routed)           0.213    -0.222    SPI/r_Red_Counter[11]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.112 r  SPI/r_Red_Counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.112    SPI/data0[11]
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/clk_out1
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[11]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.134    -0.465    SPI/r_Red_Counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 SPI/r_TX_Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_TX_Count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.227ns (53.041%)  route 0.201ns (46.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDCE (Prop_fdce_C_Q)         0.128    -0.471 r  SPI/r_TX_Count_reg[1]/Q
                         net (fo=6, routed)           0.085    -0.386    SPI/r_TX_Count_reg_n_0_[1]
    SLICE_X13Y99         LUT3 (Prop_lut3_I1_O)        0.099    -0.287 r  SPI/r_TX_Count[1]_i_1/O
                         net (fo=1, routed)           0.116    -0.171    SPI/r_TX_Count[1]_i_1_n_0
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[1]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X13Y99         FDCE (Hold_fdce_C_D)         0.075    -0.524    SPI/r_TX_Count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 SPI/r_Red_Counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_Red_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.231ns (36.443%)  route 0.403ns (63.557%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.647    -0.516    SPI/clk_out1
    SLICE_X13Y100        FDRE                                         r  SPI/r_Red_Counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  SPI/r_Red_Counter_reg[17]/Q
                         net (fo=2, routed)           0.252    -0.123    SPI/r_Red_Counter[17]
    SLICE_X15Y97         LUT5 (Prop_lut5_I2_O)        0.045    -0.078 r  SPI/r_Red_Counter[22]_i_3/O
                         net (fo=2, routed)           0.151     0.073    SPI/r_Red_Counter[22]_i_3_n_0
    SLICE_X15Y96         LUT4 (Prop_lut4_I2_O)        0.045     0.118 r  SPI/r_Red_i_1/O
                         net (fo=1, routed)           0.000     0.118    SPI/r_Red_i_1_n_0
    SLICE_X15Y96         FDRE                                         r  SPI/r_Red_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.837    SPI/clk_out1
    SLICE_X15Y96         FDRE                                         r  SPI/r_Red_reg/C
                         clock pessimism              0.502    -0.335    
    SLICE_X15Y96         FDRE (Hold_fdre_C_D)         0.092    -0.243    SPI/r_Red_reg
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 SPI/spi/r_TX_Byte_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/spi/o_SPI_MOSI_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.247ns (36.899%)  route 0.422ns (63.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.647    -0.516    SPI/spi/clk_out1
    SLICE_X12Y101        FDCE                                         r  SPI/spi/r_TX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDCE (Prop_fdce_C_Q)         0.148    -0.368 r  SPI/spi/r_TX_Byte_reg[0]/Q
                         net (fo=2, routed)           0.422     0.054    SPI/spi/r_TX_Byte[0]
    SLICE_X12Y95         LUT2 (Prop_lut2_I0_O)        0.099     0.153 r  SPI/spi/o_SPI_MOSI_i_2/O
                         net (fo=1, routed)           0.000     0.153    SPI/spi/o_SPI_MOSI_i_2_n_0
    SLICE_X12Y95         FDCE                                         r  SPI/spi/o_SPI_MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.837    SPI/spi/clk_out1
    SLICE_X12Y95         FDCE                                         r  SPI/spi/o_SPI_MOSI_reg/C
                         clock pessimism              0.502    -0.335    
    SLICE_X12Y95         FDCE (Hold_fdce_C_D)         0.120    -0.215    SPI/spi/o_SPI_MOSI_reg
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 SPI/r_Red_Counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_Red_Counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.275ns (54.108%)  route 0.233ns (45.892%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/clk_out1
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SPI/r_Red_Counter_reg[10]/Q
                         net (fo=2, routed)           0.233    -0.202    SPI/r_Red_Counter[10]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.091 r  SPI/r_Red_Counter0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.091    SPI/data0[10]
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/clk_out1
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[10]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.134    -0.465    SPI/r_Red_Counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 SPI/FSM_onehot_r_LED_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_TX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.291ns (34.352%)  route 0.556ns (65.648%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/clk_out1
    SLICE_X12Y99         FDCE                                         r  SPI/FSM_onehot_r_LED_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDCE (Prop_fdce_C_Q)         0.148    -0.451 r  SPI/FSM_onehot_r_LED_STATE_reg[1]/Q
                         net (fo=2, routed)           0.280    -0.170    SPI/spi/Q[1]
    SLICE_X15Y100        LUT5 (Prop_lut5_I1_O)        0.098    -0.072 r  SPI/spi/r_TX_Byte[0]_i_2/O
                         net (fo=1, routed)           0.276     0.203    SPI/spi/r_TX_Byte[0]_i_2_n_0
    SLICE_X12Y100        LUT5 (Prop_lut5_I0_O)        0.045     0.248 r  SPI/spi/r_TX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     0.248    SPI/spi_n_5
    SLICE_X12Y100        FDRE                                         r  SPI/r_TX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.921    -0.750    SPI/clk_out1
    SLICE_X12Y100        FDRE                                         r  SPI/r_TX_Byte_reg[0]/C
                         clock pessimism              0.502    -0.247    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.121    -0.126    SPI/r_TX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 SPI/spi/r_SPI_Bits_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/spi/o_TX_Ready_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.246ns (50.894%)  route 0.237ns (49.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/spi/clk_out1
    SLICE_X12Y97         FDCE                                         r  SPI/spi/r_SPI_Bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDCE (Prop_fdce_C_Q)         0.148    -0.451 f  SPI/spi/r_SPI_Bits_reg[1]/Q
                         net (fo=7, routed)           0.237    -0.213    SPI/spi/r_SPI_Bits_reg[1]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.098    -0.115 r  SPI/spi/o_TX_Ready_i_1/O
                         net (fo=1, routed)           0.000    -0.115    SPI/spi/o_TX_Ready_i_1_n_0
    SLICE_X13Y96         FDPE                                         r  SPI/spi/o_TX_Ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.837    SPI/spi/clk_out1
    SLICE_X13Y96         FDPE                                         r  SPI/spi/o_TX_Ready_reg/C
                         clock pessimism              0.253    -0.584    
    SLICE_X13Y96         FDPE (Hold_fdpe_C_D)         0.092    -0.492    SPI/spi/o_TX_Ready_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 SPI/spi/r_SPI_Bits_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/spi/r_SPI_Bits_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.247ns (47.328%)  route 0.275ns (52.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/spi/clk_out1
    SLICE_X12Y97         FDCE                                         r  SPI/spi/r_SPI_Bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDCE (Prop_fdce_C_Q)         0.148    -0.451 r  SPI/spi/r_SPI_Bits_reg[3]/Q
                         net (fo=5, routed)           0.275    -0.176    SPI/spi/r_SPI_Bits_reg[3]
    SLICE_X12Y97         LUT5 (Prop_lut5_I3_O)        0.099    -0.077 r  SPI/spi/r_SPI_Bits[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.077    SPI/spi/p_0_in__0[3]
    SLICE_X12Y97         FDCE                                         r  SPI/spi/r_SPI_Bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/spi/clk_out1
    SLICE_X12Y97         FDCE                                         r  SPI/spi/r_SPI_Bits_reg[3]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X12Y97         FDCE (Hold_fdce_C_D)         0.131    -0.468    SPI/spi/r_SPI_Bits_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 SPI/FSM_onehot_r_LED_STATE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/FSM_onehot_r_LED_STATE_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.148ns (35.431%)  route 0.270ns (64.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/clk_out1
    SLICE_X12Y99         FDCE                                         r  SPI/FSM_onehot_r_LED_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDCE (Prop_fdce_C_Q)         0.148    -0.451 r  SPI/FSM_onehot_r_LED_STATE_reg[3]/Q
                         net (fo=3, routed)           0.270    -0.181    SPI/FSM_onehot_r_LED_STATE_reg_n_0_[3]
    SLICE_X12Y99         FDPE                                         r  SPI/FSM_onehot_r_LED_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/clk_out1
    SLICE_X12Y99         FDPE                                         r  SPI/FSM_onehot_r_LED_STATE_reg[0]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X12Y99         FDPE (Hold_fdpe_C_D)         0.021    -0.578    SPI/FSM_onehot_r_LED_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 SPI/FSM_onehot_r_STATE_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_TX_Count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.231ns (33.485%)  route 0.459ns (66.515%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.647    -0.516    SPI/clk_out1
    SLICE_X15Y101        FDPE                                         r  SPI/FSM_onehot_r_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 r  SPI/FSM_onehot_r_STATE_reg[0]/Q
                         net (fo=6, routed)           0.258    -0.118    SPI/FSM_onehot_r_STATE_reg_n_0_[0]
    SLICE_X15Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.073 f  SPI/r_TX_Count[6]_i_6/O
                         net (fo=7, routed)           0.201     0.129    SPI/r_TX_Count[6]_i_6_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.174 r  SPI/r_TX_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.174    SPI/r_TX_Count[4]_i_1_n_0
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[4]/C
                         clock pessimism              0.502    -0.334    
    SLICE_X13Y99         FDCE (Hold_fdce_C_D)         0.091    -0.243    SPI/r_TX_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.416    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         31.250      29.095     BUFGCTRL_X0Y0    your_instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         31.250      30.001     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         31.250      30.250     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         31.250      30.250     SLICE_X15Y101    SPI/FSM_onehot_r_STATE_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X15Y101    SPI/FSM_onehot_r_STATE_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X15Y101    SPI/FSM_onehot_r_STATE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X12Y100    SPI/r_Full_Cycle_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       31.250      182.110    MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X10Y99     SPI/r_Half_Clk_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         15.625      15.125     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         15.625      15.125     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         15.625      15.125     SLICE_X15Y101    SPI/FSM_onehot_r_STATE_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         15.625      15.125     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         15.625      15.125     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         15.625      15.125     SLICE_X15Y101    SPI/FSM_onehot_r_STATE_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         15.625      15.125     SLICE_X15Y101    SPI/FSM_onehot_r_STATE_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { i_Clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.508ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_Red_Counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.249ns  (clk_out1_clk_wiz_0_1 rise@31.249ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.828ns (26.576%)  route 2.288ns (73.424%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 29.889 - 31.249 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    -0.935    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668     0.189    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124     0.313 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638     0.951    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.075 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296     1.371    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124     1.495 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.685     2.180    SPI/r_Red0
    SLICE_X15Y100        FDRE                                         r  SPI/r_Red_Counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     31.249    31.249 r  
    L17                                               0.000    31.249 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.249    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.654 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.816    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.595 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.182    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.273 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.616    29.889    SPI/clk_out1
    SLICE_X15Y100        FDRE                                         r  SPI/r_Red_Counter_reg[21]/C
                         clock pessimism              0.490    30.379    
                         clock uncertainty           -0.262    30.117    
    SLICE_X15Y100        FDRE (Setup_fdre_C_R)       -0.429    29.688    SPI/r_Red_Counter_reg[21]
  -------------------------------------------------------------------
                         required time                         29.688    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 27.508    

Slack (MET) :             27.519ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_Red_Counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.249ns  (clk_out1_clk_wiz_0_1 rise@31.249ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.759ns (53.428%)  route 1.533ns (46.572%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 29.889 - 31.249 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    -0.935    SPI/clk_out1
    SLICE_X15Y98         FDRE                                         r  SPI/r_Red_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  SPI/r_Red_Counter_reg[1]/Q
                         net (fo=2, routed)           0.764     0.285    SPI/r_Red_Counter[1]
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.922 r  SPI/r_Red_Counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.922    SPI/r_Red_Counter0_carry_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.039 r  SPI/r_Red_Counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.039    SPI/r_Red_Counter0_carry__0_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.156 r  SPI/r_Red_Counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.156    SPI/r_Red_Counter0_carry__1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.273 r  SPI/r_Red_Counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.273    SPI/r_Red_Counter0_carry__2_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.588 r  SPI/r_Red_Counter0_carry__3/O[3]
                         net (fo=1, routed)           0.769     2.357    SPI/data0[20]
    SLICE_X13Y100        FDRE                                         r  SPI/r_Red_Counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     31.249    31.249 r  
    L17                                               0.000    31.249 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.249    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.654 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.816    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.595 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.182    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.273 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.616    29.889    SPI/clk_out1
    SLICE_X13Y100        FDRE                                         r  SPI/r_Red_Counter_reg[20]/C
                         clock pessimism              0.490    30.379    
                         clock uncertainty           -0.262    30.117    
    SLICE_X13Y100        FDRE (Setup_fdre_C_D)       -0.241    29.876    SPI/r_Red_Counter_reg[20]
  -------------------------------------------------------------------
                         required time                         29.876    
                         arrival time                          -2.357    
  -------------------------------------------------------------------
                         slack                                 27.519    

Slack (MET) :             27.532ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_Red_Counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.249ns  (clk_out1_clk_wiz_0_1 rise@31.249ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.828ns (26.785%)  route 2.263ns (73.215%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 29.889 - 31.249 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    -0.935    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668     0.189    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124     0.313 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638     0.951    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.075 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296     1.371    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124     1.495 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.661     2.156    SPI/r_Red0
    SLICE_X13Y101        FDRE                                         r  SPI/r_Red_Counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     31.249    31.249 r  
    L17                                               0.000    31.249 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.249    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.654 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.816    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.595 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.182    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.273 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.616    29.889    SPI/clk_out1
    SLICE_X13Y101        FDRE                                         r  SPI/r_Red_Counter_reg[22]/C
                         clock pessimism              0.490    30.379    
                         clock uncertainty           -0.262    30.117    
    SLICE_X13Y101        FDRE (Setup_fdre_C_R)       -0.429    29.688    SPI/r_Red_Counter_reg[22]
  -------------------------------------------------------------------
                         required time                         29.688    
                         arrival time                          -2.156    
  -------------------------------------------------------------------
                         slack                                 27.532    

Slack (MET) :             27.593ns  (required time - arrival time)
  Source:                 SPI/r_TX_Count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_TX_Count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.249ns  (clk_out1_clk_wiz_0_1 rise@31.249ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.966ns (30.529%)  route 2.198ns (69.471%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 29.713 - 31.249 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    -0.935    SPI/clk_out1
    SLICE_X13Y97         FDCE                                         r  SPI/r_TX_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDCE (Prop_fdce_C_Q)         0.419    -0.516 f  SPI/r_TX_Count_reg[6]/Q
                         net (fo=9, routed)           0.886     0.370    SPI/r_TX_Count_reg_n_0_[6]
    SLICE_X15Y98         LUT3 (Prop_lut3_I2_O)        0.299     0.669 f  SPI/r_Full_Cycle_i_2/O
                         net (fo=2, routed)           0.297     0.966    SPI/spi/FSM_onehot_r_LED_STATE_reg[0]
    SLICE_X13Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.090 f  SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2/O
                         net (fo=2, routed)           0.446     1.536    SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2_n_0
    SLICE_X13Y98         LUT5 (Prop_lut5_I2_O)        0.124     1.660 r  SPI/spi/r_TX_Count[6]_i_1/O
                         net (fo=7, routed)           0.569     2.229    SPI/r_TX_Count0
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     31.249    31.249 r  
    L17                                               0.000    31.249 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.249    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.654 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.816    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.595 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.182    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.273 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441    29.713    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[1]/C
                         clock pessimism              0.575    30.289    
                         clock uncertainty           -0.262    30.027    
    SLICE_X13Y99         FDCE (Setup_fdce_C_CE)      -0.205    29.822    SPI/r_TX_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         29.822    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                 27.593    

Slack (MET) :             27.593ns  (required time - arrival time)
  Source:                 SPI/r_TX_Count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_TX_Count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.249ns  (clk_out1_clk_wiz_0_1 rise@31.249ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.966ns (30.529%)  route 2.198ns (69.471%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 29.713 - 31.249 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    -0.935    SPI/clk_out1
    SLICE_X13Y97         FDCE                                         r  SPI/r_TX_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDCE (Prop_fdce_C_Q)         0.419    -0.516 f  SPI/r_TX_Count_reg[6]/Q
                         net (fo=9, routed)           0.886     0.370    SPI/r_TX_Count_reg_n_0_[6]
    SLICE_X15Y98         LUT3 (Prop_lut3_I2_O)        0.299     0.669 f  SPI/r_Full_Cycle_i_2/O
                         net (fo=2, routed)           0.297     0.966    SPI/spi/FSM_onehot_r_LED_STATE_reg[0]
    SLICE_X13Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.090 f  SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2/O
                         net (fo=2, routed)           0.446     1.536    SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2_n_0
    SLICE_X13Y98         LUT5 (Prop_lut5_I2_O)        0.124     1.660 r  SPI/spi/r_TX_Count[6]_i_1/O
                         net (fo=7, routed)           0.569     2.229    SPI/r_TX_Count0
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     31.249    31.249 r  
    L17                                               0.000    31.249 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.249    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.654 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.816    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.595 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.182    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.273 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441    29.713    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[4]/C
                         clock pessimism              0.575    30.289    
                         clock uncertainty           -0.262    30.027    
    SLICE_X13Y99         FDCE (Setup_fdce_C_CE)      -0.205    29.822    SPI/r_TX_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         29.822    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                 27.593    

Slack (MET) :             27.593ns  (required time - arrival time)
  Source:                 SPI/r_TX_Count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_TX_Count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.249ns  (clk_out1_clk_wiz_0_1 rise@31.249ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.966ns (30.529%)  route 2.198ns (69.471%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 29.713 - 31.249 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    -0.935    SPI/clk_out1
    SLICE_X13Y97         FDCE                                         r  SPI/r_TX_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDCE (Prop_fdce_C_Q)         0.419    -0.516 f  SPI/r_TX_Count_reg[6]/Q
                         net (fo=9, routed)           0.886     0.370    SPI/r_TX_Count_reg_n_0_[6]
    SLICE_X15Y98         LUT3 (Prop_lut3_I2_O)        0.299     0.669 f  SPI/r_Full_Cycle_i_2/O
                         net (fo=2, routed)           0.297     0.966    SPI/spi/FSM_onehot_r_LED_STATE_reg[0]
    SLICE_X13Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.090 f  SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2/O
                         net (fo=2, routed)           0.446     1.536    SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2_n_0
    SLICE_X13Y98         LUT5 (Prop_lut5_I2_O)        0.124     1.660 r  SPI/spi/r_TX_Count[6]_i_1/O
                         net (fo=7, routed)           0.569     2.229    SPI/r_TX_Count0
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     31.249    31.249 r  
    L17                                               0.000    31.249 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.249    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.654 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.816    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.595 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.182    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.273 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441    29.713    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[5]/C
                         clock pessimism              0.575    30.289    
                         clock uncertainty           -0.262    30.027    
    SLICE_X13Y99         FDCE (Setup_fdce_C_CE)      -0.205    29.822    SPI/r_TX_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         29.822    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                 27.593    

Slack (MET) :             27.597ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_Red_Counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.249ns  (clk_out1_clk_wiz_0_1 rise@31.249ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.828ns (29.139%)  route 2.014ns (70.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 29.713 - 31.249 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    -0.935    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668     0.189    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124     0.313 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638     0.951    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.075 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296     1.371    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124     1.495 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.411     1.906    SPI/r_Red0
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     31.249    31.249 r  
    L17                                               0.000    31.249 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.249    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.654 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.816    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.595 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.182    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.273 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441    29.713    SPI/clk_out1
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[0]/C
                         clock pessimism              0.575    30.289    
                         clock uncertainty           -0.262    30.027    
    SLICE_X12Y98         FDRE (Setup_fdre_C_R)       -0.524    29.503    SPI/r_Red_Counter_reg[0]
  -------------------------------------------------------------------
                         required time                         29.503    
                         arrival time                          -1.906    
  -------------------------------------------------------------------
                         slack                                 27.597    

Slack (MET) :             27.597ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_Red_Counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.249ns  (clk_out1_clk_wiz_0_1 rise@31.249ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.828ns (29.139%)  route 2.014ns (70.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 29.713 - 31.249 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    -0.935    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668     0.189    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124     0.313 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638     0.951    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.075 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296     1.371    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124     1.495 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.411     1.906    SPI/r_Red0
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     31.249    31.249 r  
    L17                                               0.000    31.249 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.249    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.654 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.816    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.595 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.182    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.273 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441    29.713    SPI/clk_out1
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[7]/C
                         clock pessimism              0.575    30.289    
                         clock uncertainty           -0.262    30.027    
    SLICE_X12Y98         FDRE (Setup_fdre_C_R)       -0.524    29.503    SPI/r_Red_Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         29.503    
                         arrival time                          -1.906    
  -------------------------------------------------------------------
                         slack                                 27.597    

Slack (MET) :             27.597ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_Red_Counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.249ns  (clk_out1_clk_wiz_0_1 rise@31.249ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.828ns (29.139%)  route 2.014ns (70.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 29.713 - 31.249 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    -0.935    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668     0.189    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124     0.313 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638     0.951    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.075 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296     1.371    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124     1.495 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.411     1.906    SPI/r_Red0
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     31.249    31.249 r  
    L17                                               0.000    31.249 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.249    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.654 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.816    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.595 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.182    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.273 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441    29.713    SPI/clk_out1
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[8]/C
                         clock pessimism              0.575    30.289    
                         clock uncertainty           -0.262    30.027    
    SLICE_X12Y98         FDRE (Setup_fdre_C_R)       -0.524    29.503    SPI/r_Red_Counter_reg[8]
  -------------------------------------------------------------------
                         required time                         29.503    
                         arrival time                          -1.906    
  -------------------------------------------------------------------
                         slack                                 27.597    

Slack (MET) :             27.597ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_Red_Counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.249ns  (clk_out1_clk_wiz_0_1 rise@31.249ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.828ns (29.139%)  route 2.014ns (70.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 29.713 - 31.249 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    -0.935    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668     0.189    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124     0.313 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638     0.951    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.075 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296     1.371    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124     1.495 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.411     1.906    SPI/r_Red0
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     31.249    31.249 r  
    L17                                               0.000    31.249 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.249    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.654 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.816    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.595 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.182    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.273 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441    29.713    SPI/clk_out1
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[9]/C
                         clock pessimism              0.575    30.289    
                         clock uncertainty           -0.262    30.027    
    SLICE_X12Y98         FDRE (Setup_fdre_C_R)       -0.524    29.503    SPI/r_Red_Counter_reg[9]
  -------------------------------------------------------------------
                         required time                         29.503    
                         arrival time                          -1.906    
  -------------------------------------------------------------------
                         slack                                 27.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 SPI/r_Red_Counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_Red_Counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.274ns (56.318%)  route 0.213ns (43.682%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/clk_out1
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SPI/r_Red_Counter_reg[11]/Q
                         net (fo=2, routed)           0.213    -0.222    SPI/r_Red_Counter[11]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.112 r  SPI/r_Red_Counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.112    SPI/data0[11]
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/clk_out1
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[11]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.134    -0.465    SPI/r_Red_Counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 SPI/r_TX_Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_TX_Count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.227ns (53.041%)  route 0.201ns (46.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDCE (Prop_fdce_C_Q)         0.128    -0.471 r  SPI/r_TX_Count_reg[1]/Q
                         net (fo=6, routed)           0.085    -0.386    SPI/r_TX_Count_reg_n_0_[1]
    SLICE_X13Y99         LUT3 (Prop_lut3_I1_O)        0.099    -0.287 r  SPI/r_TX_Count[1]_i_1/O
                         net (fo=1, routed)           0.116    -0.171    SPI/r_TX_Count[1]_i_1_n_0
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[1]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X13Y99         FDCE (Hold_fdce_C_D)         0.075    -0.524    SPI/r_TX_Count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 SPI/r_Red_Counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_Red_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.231ns (36.443%)  route 0.403ns (63.557%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.647    -0.516    SPI/clk_out1
    SLICE_X13Y100        FDRE                                         r  SPI/r_Red_Counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  SPI/r_Red_Counter_reg[17]/Q
                         net (fo=2, routed)           0.252    -0.123    SPI/r_Red_Counter[17]
    SLICE_X15Y97         LUT5 (Prop_lut5_I2_O)        0.045    -0.078 r  SPI/r_Red_Counter[22]_i_3/O
                         net (fo=2, routed)           0.151     0.073    SPI/r_Red_Counter[22]_i_3_n_0
    SLICE_X15Y96         LUT4 (Prop_lut4_I2_O)        0.045     0.118 r  SPI/r_Red_i_1/O
                         net (fo=1, routed)           0.000     0.118    SPI/r_Red_i_1_n_0
    SLICE_X15Y96         FDRE                                         r  SPI/r_Red_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.837    SPI/clk_out1
    SLICE_X15Y96         FDRE                                         r  SPI/r_Red_reg/C
                         clock pessimism              0.502    -0.335    
    SLICE_X15Y96         FDRE (Hold_fdre_C_D)         0.092    -0.243    SPI/r_Red_reg
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 SPI/spi/r_TX_Byte_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/spi/o_SPI_MOSI_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.247ns (36.899%)  route 0.422ns (63.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.647    -0.516    SPI/spi/clk_out1
    SLICE_X12Y101        FDCE                                         r  SPI/spi/r_TX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDCE (Prop_fdce_C_Q)         0.148    -0.368 r  SPI/spi/r_TX_Byte_reg[0]/Q
                         net (fo=2, routed)           0.422     0.054    SPI/spi/r_TX_Byte[0]
    SLICE_X12Y95         LUT2 (Prop_lut2_I0_O)        0.099     0.153 r  SPI/spi/o_SPI_MOSI_i_2/O
                         net (fo=1, routed)           0.000     0.153    SPI/spi/o_SPI_MOSI_i_2_n_0
    SLICE_X12Y95         FDCE                                         r  SPI/spi/o_SPI_MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.837    SPI/spi/clk_out1
    SLICE_X12Y95         FDCE                                         r  SPI/spi/o_SPI_MOSI_reg/C
                         clock pessimism              0.502    -0.335    
    SLICE_X12Y95         FDCE (Hold_fdce_C_D)         0.120    -0.215    SPI/spi/o_SPI_MOSI_reg
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 SPI/r_Red_Counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_Red_Counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.275ns (54.108%)  route 0.233ns (45.892%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/clk_out1
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SPI/r_Red_Counter_reg[10]/Q
                         net (fo=2, routed)           0.233    -0.202    SPI/r_Red_Counter[10]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.091 r  SPI/r_Red_Counter0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.091    SPI/data0[10]
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/clk_out1
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[10]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.134    -0.465    SPI/r_Red_Counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 SPI/FSM_onehot_r_LED_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_TX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.291ns (34.352%)  route 0.556ns (65.648%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/clk_out1
    SLICE_X12Y99         FDCE                                         r  SPI/FSM_onehot_r_LED_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDCE (Prop_fdce_C_Q)         0.148    -0.451 r  SPI/FSM_onehot_r_LED_STATE_reg[1]/Q
                         net (fo=2, routed)           0.280    -0.170    SPI/spi/Q[1]
    SLICE_X15Y100        LUT5 (Prop_lut5_I1_O)        0.098    -0.072 r  SPI/spi/r_TX_Byte[0]_i_2/O
                         net (fo=1, routed)           0.276     0.203    SPI/spi/r_TX_Byte[0]_i_2_n_0
    SLICE_X12Y100        LUT5 (Prop_lut5_I0_O)        0.045     0.248 r  SPI/spi/r_TX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     0.248    SPI/spi_n_5
    SLICE_X12Y100        FDRE                                         r  SPI/r_TX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.921    -0.750    SPI/clk_out1
    SLICE_X12Y100        FDRE                                         r  SPI/r_TX_Byte_reg[0]/C
                         clock pessimism              0.502    -0.247    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.121    -0.126    SPI/r_TX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 SPI/spi/r_SPI_Bits_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/spi/o_TX_Ready_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.246ns (50.894%)  route 0.237ns (49.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/spi/clk_out1
    SLICE_X12Y97         FDCE                                         r  SPI/spi/r_SPI_Bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDCE (Prop_fdce_C_Q)         0.148    -0.451 f  SPI/spi/r_SPI_Bits_reg[1]/Q
                         net (fo=7, routed)           0.237    -0.213    SPI/spi/r_SPI_Bits_reg[1]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.098    -0.115 r  SPI/spi/o_TX_Ready_i_1/O
                         net (fo=1, routed)           0.000    -0.115    SPI/spi/o_TX_Ready_i_1_n_0
    SLICE_X13Y96         FDPE                                         r  SPI/spi/o_TX_Ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.837    SPI/spi/clk_out1
    SLICE_X13Y96         FDPE                                         r  SPI/spi/o_TX_Ready_reg/C
                         clock pessimism              0.253    -0.584    
    SLICE_X13Y96         FDPE (Hold_fdpe_C_D)         0.092    -0.492    SPI/spi/o_TX_Ready_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 SPI/spi/r_SPI_Bits_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/spi/r_SPI_Bits_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.247ns (47.328%)  route 0.275ns (52.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/spi/clk_out1
    SLICE_X12Y97         FDCE                                         r  SPI/spi/r_SPI_Bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDCE (Prop_fdce_C_Q)         0.148    -0.451 r  SPI/spi/r_SPI_Bits_reg[3]/Q
                         net (fo=5, routed)           0.275    -0.176    SPI/spi/r_SPI_Bits_reg[3]
    SLICE_X12Y97         LUT5 (Prop_lut5_I3_O)        0.099    -0.077 r  SPI/spi/r_SPI_Bits[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.077    SPI/spi/p_0_in__0[3]
    SLICE_X12Y97         FDCE                                         r  SPI/spi/r_SPI_Bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/spi/clk_out1
    SLICE_X12Y97         FDCE                                         r  SPI/spi/r_SPI_Bits_reg[3]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X12Y97         FDCE (Hold_fdce_C_D)         0.131    -0.468    SPI/spi/r_SPI_Bits_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 SPI/FSM_onehot_r_LED_STATE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/FSM_onehot_r_LED_STATE_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.148ns (35.431%)  route 0.270ns (64.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/clk_out1
    SLICE_X12Y99         FDCE                                         r  SPI/FSM_onehot_r_LED_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDCE (Prop_fdce_C_Q)         0.148    -0.451 r  SPI/FSM_onehot_r_LED_STATE_reg[3]/Q
                         net (fo=3, routed)           0.270    -0.181    SPI/FSM_onehot_r_LED_STATE_reg_n_0_[3]
    SLICE_X12Y99         FDPE                                         r  SPI/FSM_onehot_r_LED_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/clk_out1
    SLICE_X12Y99         FDPE                                         r  SPI/FSM_onehot_r_LED_STATE_reg[0]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X12Y99         FDPE (Hold_fdpe_C_D)         0.021    -0.578    SPI/FSM_onehot_r_LED_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 SPI/FSM_onehot_r_STATE_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_TX_Count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.231ns (33.485%)  route 0.459ns (66.515%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.647    -0.516    SPI/clk_out1
    SLICE_X15Y101        FDPE                                         r  SPI/FSM_onehot_r_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 r  SPI/FSM_onehot_r_STATE_reg[0]/Q
                         net (fo=6, routed)           0.258    -0.118    SPI/FSM_onehot_r_STATE_reg_n_0_[0]
    SLICE_X15Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.073 f  SPI/r_TX_Count[6]_i_6/O
                         net (fo=7, routed)           0.201     0.129    SPI/r_TX_Count[6]_i_6_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.174 r  SPI/r_TX_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.174    SPI/r_TX_Count[4]_i_1_n_0
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[4]/C
                         clock pessimism              0.502    -0.334    
    SLICE_X13Y99         FDCE (Hold_fdce_C_D)         0.091    -0.243    SPI/r_TX_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.416    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 15.624 }
Period(ns):         31.249
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         31.249      29.094     BUFGCTRL_X0Y0    your_instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         31.249      30.000     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         31.249      30.249     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.249      30.249     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.249      30.249     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.249      30.249     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         31.249      30.249     SLICE_X15Y101    SPI/FSM_onehot_r_STATE_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.249      30.249     SLICE_X15Y101    SPI/FSM_onehot_r_STATE_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.249      30.249     SLICE_X15Y101    SPI/FSM_onehot_r_STATE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.249      30.249     SLICE_X12Y100    SPI/r_Full_Cycle_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       31.249      182.111    MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         15.624      15.124     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         15.624      15.124     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.624      15.124     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.624      15.124     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.624      15.124     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.624      15.124     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.624      15.124     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.624      15.124     SLICE_X12Y99     SPI/FSM_onehot_r_LED_STATE_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.624      15.124     SLICE_X10Y99     SPI/r_Half_Clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.624      15.124     SLICE_X12Y98     SPI/r_Red_Counter_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         15.624      15.124     SLICE_X15Y101    SPI/FSM_onehot_r_STATE_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         15.624      15.124     SLICE_X15Y101    SPI/FSM_onehot_r_STATE_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.624      15.124     SLICE_X15Y101    SPI/FSM_onehot_r_STATE_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.624      15.124     SLICE_X15Y101    SPI/FSM_onehot_r_STATE_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.624      15.124     SLICE_X15Y101    SPI/FSM_onehot_r_STATE_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.624      15.124     SLICE_X15Y101    SPI/FSM_onehot_r_STATE_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.624      15.124     SLICE_X12Y100    SPI/r_Full_Cycle_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.624      15.124     SLICE_X12Y100    SPI/r_Full_Cycle_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.624      15.124     SLICE_X13Y100    SPI/r_Red_Counter_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.624      15.124     SLICE_X13Y100    SPI/r_Red_Counter_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           89  Failing Endpoints,  Worst Slack       -3.759ns,  Total Violation     -284.714ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.759ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_Red_Counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@31.250ns - clk_out1_clk_wiz_0_1 rise@31.249ns)
  Data Path Delay:        3.116ns  (logic 0.828ns (26.576%)  route 2.288ns (73.424%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 29.890 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 30.314 - 31.249 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     31.249    31.249 r  
    L17                                               0.000    31.249 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.249    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    32.725 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    33.958    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    26.993 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    28.660    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.756 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    30.314    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456    30.770 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668    31.438    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124    31.562 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638    32.200    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124    32.324 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296    32.620    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124    32.744 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.685    33.429    SPI/r_Red0
    SLICE_X15Y100        FDRE                                         r  SPI/r_Red_Counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    L17                                               0.000    31.250 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.250    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.655 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.817    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.596 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.183    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.274 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.616    29.890    SPI/clk_out1
    SLICE_X15Y100        FDRE                                         r  SPI/r_Red_Counter_reg[21]/C
                         clock pessimism              0.490    30.380    
                         clock uncertainty           -0.281    30.099    
    SLICE_X15Y100        FDRE (Setup_fdre_C_R)       -0.429    29.670    SPI/r_Red_Counter_reg[21]
  -------------------------------------------------------------------
                         required time                         29.670    
                         arrival time                         -33.429    
  -------------------------------------------------------------------
                         slack                                 -3.759    

Slack (VIOLATED) :        -3.748ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_Red_Counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@31.250ns - clk_out1_clk_wiz_0_1 rise@31.249ns)
  Data Path Delay:        3.292ns  (logic 1.759ns (53.428%)  route 1.533ns (46.572%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 29.890 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 30.314 - 31.249 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     31.249    31.249 r  
    L17                                               0.000    31.249 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.249    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    32.725 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    33.958    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    26.993 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    28.660    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.756 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    30.314    SPI/clk_out1
    SLICE_X15Y98         FDRE                                         r  SPI/r_Red_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.456    30.770 r  SPI/r_Red_Counter_reg[1]/Q
                         net (fo=2, routed)           0.764    31.534    SPI/r_Red_Counter[1]
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    32.171 r  SPI/r_Red_Counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    32.171    SPI/r_Red_Counter0_carry_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.288 r  SPI/r_Red_Counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.288    SPI/r_Red_Counter0_carry__0_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.405 r  SPI/r_Red_Counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.405    SPI/r_Red_Counter0_carry__1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.522 r  SPI/r_Red_Counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001    32.522    SPI/r_Red_Counter0_carry__2_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.837 r  SPI/r_Red_Counter0_carry__3/O[3]
                         net (fo=1, routed)           0.769    33.606    SPI/data0[20]
    SLICE_X13Y100        FDRE                                         r  SPI/r_Red_Counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    L17                                               0.000    31.250 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.250    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.655 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.817    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.596 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.183    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.274 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.616    29.890    SPI/clk_out1
    SLICE_X13Y100        FDRE                                         r  SPI/r_Red_Counter_reg[20]/C
                         clock pessimism              0.490    30.380    
                         clock uncertainty           -0.281    30.099    
    SLICE_X13Y100        FDRE (Setup_fdre_C_D)       -0.241    29.858    SPI/r_Red_Counter_reg[20]
  -------------------------------------------------------------------
                         required time                         29.858    
                         arrival time                         -33.606    
  -------------------------------------------------------------------
                         slack                                 -3.748    

Slack (VIOLATED) :        -3.735ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_Red_Counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@31.250ns - clk_out1_clk_wiz_0_1 rise@31.249ns)
  Data Path Delay:        3.091ns  (logic 0.828ns (26.785%)  route 2.263ns (73.215%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 29.890 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 30.314 - 31.249 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     31.249    31.249 r  
    L17                                               0.000    31.249 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.249    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    32.725 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    33.958    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    26.993 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    28.660    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.756 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    30.314    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456    30.770 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668    31.438    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124    31.562 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638    32.200    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124    32.324 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296    32.620    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124    32.744 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.661    33.405    SPI/r_Red0
    SLICE_X13Y101        FDRE                                         r  SPI/r_Red_Counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    L17                                               0.000    31.250 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.250    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.655 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.817    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.596 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.183    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.274 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.616    29.890    SPI/clk_out1
    SLICE_X13Y101        FDRE                                         r  SPI/r_Red_Counter_reg[22]/C
                         clock pessimism              0.490    30.380    
                         clock uncertainty           -0.281    30.099    
    SLICE_X13Y101        FDRE (Setup_fdre_C_R)       -0.429    29.670    SPI/r_Red_Counter_reg[22]
  -------------------------------------------------------------------
                         required time                         29.670    
                         arrival time                         -33.405    
  -------------------------------------------------------------------
                         slack                                 -3.735    

Slack (VIOLATED) :        -3.674ns  (required time - arrival time)
  Source:                 SPI/r_TX_Count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_TX_Count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@31.250ns - clk_out1_clk_wiz_0_1 rise@31.249ns)
  Data Path Delay:        3.164ns  (logic 0.966ns (30.529%)  route 2.198ns (69.471%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 29.715 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 30.314 - 31.249 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     31.249    31.249 r  
    L17                                               0.000    31.249 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.249    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    32.725 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    33.958    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    26.993 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    28.660    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.756 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    30.314    SPI/clk_out1
    SLICE_X13Y97         FDCE                                         r  SPI/r_TX_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDCE (Prop_fdce_C_Q)         0.419    30.733 f  SPI/r_TX_Count_reg[6]/Q
                         net (fo=9, routed)           0.886    31.619    SPI/r_TX_Count_reg_n_0_[6]
    SLICE_X15Y98         LUT3 (Prop_lut3_I2_O)        0.299    31.918 f  SPI/r_Full_Cycle_i_2/O
                         net (fo=2, routed)           0.297    32.215    SPI/spi/FSM_onehot_r_LED_STATE_reg[0]
    SLICE_X13Y98         LUT6 (Prop_lut6_I4_O)        0.124    32.339 f  SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2/O
                         net (fo=2, routed)           0.446    32.785    SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2_n_0
    SLICE_X13Y98         LUT5 (Prop_lut5_I2_O)        0.124    32.909 r  SPI/spi/r_TX_Count[6]_i_1/O
                         net (fo=7, routed)           0.569    33.478    SPI/r_TX_Count0
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    L17                                               0.000    31.250 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.250    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.655 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.817    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.596 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.183    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.274 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441    29.715    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[1]/C
                         clock pessimism              0.575    30.290    
                         clock uncertainty           -0.281    30.009    
    SLICE_X13Y99         FDCE (Setup_fdce_C_CE)      -0.205    29.804    SPI/r_TX_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         29.804    
                         arrival time                         -33.478    
  -------------------------------------------------------------------
                         slack                                 -3.674    

Slack (VIOLATED) :        -3.674ns  (required time - arrival time)
  Source:                 SPI/r_TX_Count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_TX_Count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@31.250ns - clk_out1_clk_wiz_0_1 rise@31.249ns)
  Data Path Delay:        3.164ns  (logic 0.966ns (30.529%)  route 2.198ns (69.471%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 29.715 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 30.314 - 31.249 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     31.249    31.249 r  
    L17                                               0.000    31.249 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.249    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    32.725 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    33.958    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    26.993 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    28.660    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.756 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    30.314    SPI/clk_out1
    SLICE_X13Y97         FDCE                                         r  SPI/r_TX_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDCE (Prop_fdce_C_Q)         0.419    30.733 f  SPI/r_TX_Count_reg[6]/Q
                         net (fo=9, routed)           0.886    31.619    SPI/r_TX_Count_reg_n_0_[6]
    SLICE_X15Y98         LUT3 (Prop_lut3_I2_O)        0.299    31.918 f  SPI/r_Full_Cycle_i_2/O
                         net (fo=2, routed)           0.297    32.215    SPI/spi/FSM_onehot_r_LED_STATE_reg[0]
    SLICE_X13Y98         LUT6 (Prop_lut6_I4_O)        0.124    32.339 f  SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2/O
                         net (fo=2, routed)           0.446    32.785    SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2_n_0
    SLICE_X13Y98         LUT5 (Prop_lut5_I2_O)        0.124    32.909 r  SPI/spi/r_TX_Count[6]_i_1/O
                         net (fo=7, routed)           0.569    33.478    SPI/r_TX_Count0
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    L17                                               0.000    31.250 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.250    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.655 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.817    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.596 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.183    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.274 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441    29.715    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[4]/C
                         clock pessimism              0.575    30.290    
                         clock uncertainty           -0.281    30.009    
    SLICE_X13Y99         FDCE (Setup_fdce_C_CE)      -0.205    29.804    SPI/r_TX_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         29.804    
                         arrival time                         -33.478    
  -------------------------------------------------------------------
                         slack                                 -3.674    

Slack (VIOLATED) :        -3.674ns  (required time - arrival time)
  Source:                 SPI/r_TX_Count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_TX_Count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@31.250ns - clk_out1_clk_wiz_0_1 rise@31.249ns)
  Data Path Delay:        3.164ns  (logic 0.966ns (30.529%)  route 2.198ns (69.471%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 29.715 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 30.314 - 31.249 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     31.249    31.249 r  
    L17                                               0.000    31.249 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.249    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    32.725 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    33.958    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    26.993 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    28.660    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.756 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    30.314    SPI/clk_out1
    SLICE_X13Y97         FDCE                                         r  SPI/r_TX_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDCE (Prop_fdce_C_Q)         0.419    30.733 f  SPI/r_TX_Count_reg[6]/Q
                         net (fo=9, routed)           0.886    31.619    SPI/r_TX_Count_reg_n_0_[6]
    SLICE_X15Y98         LUT3 (Prop_lut3_I2_O)        0.299    31.918 f  SPI/r_Full_Cycle_i_2/O
                         net (fo=2, routed)           0.297    32.215    SPI/spi/FSM_onehot_r_LED_STATE_reg[0]
    SLICE_X13Y98         LUT6 (Prop_lut6_I4_O)        0.124    32.339 f  SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2/O
                         net (fo=2, routed)           0.446    32.785    SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2_n_0
    SLICE_X13Y98         LUT5 (Prop_lut5_I2_O)        0.124    32.909 r  SPI/spi/r_TX_Count[6]_i_1/O
                         net (fo=7, routed)           0.569    33.478    SPI/r_TX_Count0
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    L17                                               0.000    31.250 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.250    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.655 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.817    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.596 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.183    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.274 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441    29.715    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[5]/C
                         clock pessimism              0.575    30.290    
                         clock uncertainty           -0.281    30.009    
    SLICE_X13Y99         FDCE (Setup_fdce_C_CE)      -0.205    29.804    SPI/r_TX_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         29.804    
                         arrival time                         -33.478    
  -------------------------------------------------------------------
                         slack                                 -3.674    

Slack (VIOLATED) :        -3.671ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_Red_Counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@31.250ns - clk_out1_clk_wiz_0_1 rise@31.249ns)
  Data Path Delay:        2.842ns  (logic 0.828ns (29.139%)  route 2.014ns (70.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 29.715 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 30.314 - 31.249 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     31.249    31.249 r  
    L17                                               0.000    31.249 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.249    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    32.725 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    33.958    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    26.993 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    28.660    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.756 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    30.314    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456    30.770 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668    31.438    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124    31.562 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638    32.200    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124    32.324 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296    32.620    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124    32.744 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.411    33.155    SPI/r_Red0
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    L17                                               0.000    31.250 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.250    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.655 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.817    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.596 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.183    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.274 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441    29.715    SPI/clk_out1
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[0]/C
                         clock pessimism              0.575    30.290    
                         clock uncertainty           -0.281    30.009    
    SLICE_X12Y98         FDRE (Setup_fdre_C_R)       -0.524    29.485    SPI/r_Red_Counter_reg[0]
  -------------------------------------------------------------------
                         required time                         29.485    
                         arrival time                         -33.155    
  -------------------------------------------------------------------
                         slack                                 -3.671    

Slack (VIOLATED) :        -3.671ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_Red_Counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@31.250ns - clk_out1_clk_wiz_0_1 rise@31.249ns)
  Data Path Delay:        2.842ns  (logic 0.828ns (29.139%)  route 2.014ns (70.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 29.715 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 30.314 - 31.249 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     31.249    31.249 r  
    L17                                               0.000    31.249 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.249    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    32.725 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    33.958    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    26.993 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    28.660    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.756 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    30.314    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456    30.770 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668    31.438    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124    31.562 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638    32.200    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124    32.324 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296    32.620    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124    32.744 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.411    33.155    SPI/r_Red0
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    L17                                               0.000    31.250 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.250    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.655 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.817    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.596 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.183    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.274 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441    29.715    SPI/clk_out1
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[7]/C
                         clock pessimism              0.575    30.290    
                         clock uncertainty           -0.281    30.009    
    SLICE_X12Y98         FDRE (Setup_fdre_C_R)       -0.524    29.485    SPI/r_Red_Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         29.485    
                         arrival time                         -33.155    
  -------------------------------------------------------------------
                         slack                                 -3.671    

Slack (VIOLATED) :        -3.671ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_Red_Counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@31.250ns - clk_out1_clk_wiz_0_1 rise@31.249ns)
  Data Path Delay:        2.842ns  (logic 0.828ns (29.139%)  route 2.014ns (70.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 29.715 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 30.314 - 31.249 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     31.249    31.249 r  
    L17                                               0.000    31.249 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.249    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    32.725 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    33.958    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    26.993 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    28.660    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.756 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    30.314    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456    30.770 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668    31.438    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124    31.562 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638    32.200    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124    32.324 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296    32.620    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124    32.744 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.411    33.155    SPI/r_Red0
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    L17                                               0.000    31.250 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.250    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.655 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.817    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.596 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.183    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.274 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441    29.715    SPI/clk_out1
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[8]/C
                         clock pessimism              0.575    30.290    
                         clock uncertainty           -0.281    30.009    
    SLICE_X12Y98         FDRE (Setup_fdre_C_R)       -0.524    29.485    SPI/r_Red_Counter_reg[8]
  -------------------------------------------------------------------
                         required time                         29.485    
                         arrival time                         -33.155    
  -------------------------------------------------------------------
                         slack                                 -3.671    

Slack (VIOLATED) :        -3.671ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_Red_Counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@31.250ns - clk_out1_clk_wiz_0_1 rise@31.249ns)
  Data Path Delay:        2.842ns  (logic 0.828ns (29.139%)  route 2.014ns (70.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 29.715 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 30.314 - 31.249 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     31.249    31.249 r  
    L17                                               0.000    31.249 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.249    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    32.725 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    33.958    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    26.993 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    28.660    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.756 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558    30.314    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456    30.770 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668    31.438    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124    31.562 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638    32.200    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124    32.324 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296    32.620    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124    32.744 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.411    33.155    SPI/r_Red0
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    L17                                               0.000    31.250 r  i_Clk (IN)
                         net (fo=0)                   0.000    31.250    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    32.655 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.817    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.596 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.183    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.274 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441    29.715    SPI/clk_out1
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[9]/C
                         clock pessimism              0.575    30.290    
                         clock uncertainty           -0.281    30.009    
    SLICE_X12Y98         FDRE (Setup_fdre_C_R)       -0.524    29.485    SPI/r_Red_Counter_reg[9]
  -------------------------------------------------------------------
                         required time                         29.485    
                         arrival time                         -33.155    
  -------------------------------------------------------------------
                         slack                                 -3.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 SPI/r_Red_Counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_Red_Counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.274ns (56.318%)  route 0.213ns (43.682%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/clk_out1
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SPI/r_Red_Counter_reg[11]/Q
                         net (fo=2, routed)           0.213    -0.222    SPI/r_Red_Counter[11]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.112 r  SPI/r_Red_Counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.112    SPI/data0[11]
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/clk_out1
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[11]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.281    -0.318    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.134    -0.184    SPI/r_Red_Counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 SPI/r_TX_Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_TX_Count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.227ns (53.041%)  route 0.201ns (46.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDCE (Prop_fdce_C_Q)         0.128    -0.471 r  SPI/r_TX_Count_reg[1]/Q
                         net (fo=6, routed)           0.085    -0.386    SPI/r_TX_Count_reg_n_0_[1]
    SLICE_X13Y99         LUT3 (Prop_lut3_I1_O)        0.099    -0.287 r  SPI/r_TX_Count[1]_i_1/O
                         net (fo=1, routed)           0.116    -0.171    SPI/r_TX_Count[1]_i_1_n_0
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[1]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.281    -0.318    
    SLICE_X13Y99         FDCE (Hold_fdce_C_D)         0.075    -0.243    SPI/r_TX_Count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 SPI/r_Red_Counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_Red_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.231ns (36.443%)  route 0.403ns (63.557%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.647    -0.516    SPI/clk_out1
    SLICE_X13Y100        FDRE                                         r  SPI/r_Red_Counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  SPI/r_Red_Counter_reg[17]/Q
                         net (fo=2, routed)           0.252    -0.123    SPI/r_Red_Counter[17]
    SLICE_X15Y97         LUT5 (Prop_lut5_I2_O)        0.045    -0.078 r  SPI/r_Red_Counter[22]_i_3/O
                         net (fo=2, routed)           0.151     0.073    SPI/r_Red_Counter[22]_i_3_n_0
    SLICE_X15Y96         LUT4 (Prop_lut4_I2_O)        0.045     0.118 r  SPI/r_Red_i_1/O
                         net (fo=1, routed)           0.000     0.118    SPI/r_Red_i_1_n_0
    SLICE_X15Y96         FDRE                                         r  SPI/r_Red_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.837    SPI/clk_out1
    SLICE_X15Y96         FDRE                                         r  SPI/r_Red_reg/C
                         clock pessimism              0.502    -0.335    
                         clock uncertainty            0.281    -0.054    
    SLICE_X15Y96         FDRE (Hold_fdre_C_D)         0.092     0.038    SPI/r_Red_reg
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 SPI/spi/r_TX_Byte_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/spi/o_SPI_MOSI_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.247ns (36.899%)  route 0.422ns (63.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.647    -0.516    SPI/spi/clk_out1
    SLICE_X12Y101        FDCE                                         r  SPI/spi/r_TX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDCE (Prop_fdce_C_Q)         0.148    -0.368 r  SPI/spi/r_TX_Byte_reg[0]/Q
                         net (fo=2, routed)           0.422     0.054    SPI/spi/r_TX_Byte[0]
    SLICE_X12Y95         LUT2 (Prop_lut2_I0_O)        0.099     0.153 r  SPI/spi/o_SPI_MOSI_i_2/O
                         net (fo=1, routed)           0.000     0.153    SPI/spi/o_SPI_MOSI_i_2_n_0
    SLICE_X12Y95         FDCE                                         r  SPI/spi/o_SPI_MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.837    SPI/spi/clk_out1
    SLICE_X12Y95         FDCE                                         r  SPI/spi/o_SPI_MOSI_reg/C
                         clock pessimism              0.502    -0.335    
                         clock uncertainty            0.281    -0.054    
    SLICE_X12Y95         FDCE (Hold_fdce_C_D)         0.120     0.066    SPI/spi/o_SPI_MOSI_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 SPI/r_Red_Counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_Red_Counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.275ns (54.108%)  route 0.233ns (45.892%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/clk_out1
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SPI/r_Red_Counter_reg[10]/Q
                         net (fo=2, routed)           0.233    -0.202    SPI/r_Red_Counter[10]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.091 r  SPI/r_Red_Counter0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.091    SPI/data0[10]
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/clk_out1
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[10]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.281    -0.318    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.134    -0.184    SPI/r_Red_Counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 SPI/FSM_onehot_r_LED_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_TX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.291ns (34.352%)  route 0.556ns (65.648%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/clk_out1
    SLICE_X12Y99         FDCE                                         r  SPI/FSM_onehot_r_LED_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDCE (Prop_fdce_C_Q)         0.148    -0.451 r  SPI/FSM_onehot_r_LED_STATE_reg[1]/Q
                         net (fo=2, routed)           0.280    -0.170    SPI/spi/Q[1]
    SLICE_X15Y100        LUT5 (Prop_lut5_I1_O)        0.098    -0.072 r  SPI/spi/r_TX_Byte[0]_i_2/O
                         net (fo=1, routed)           0.276     0.203    SPI/spi/r_TX_Byte[0]_i_2_n_0
    SLICE_X12Y100        LUT5 (Prop_lut5_I0_O)        0.045     0.248 r  SPI/spi/r_TX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     0.248    SPI/spi_n_5
    SLICE_X12Y100        FDRE                                         r  SPI/r_TX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.921    -0.750    SPI/clk_out1
    SLICE_X12Y100        FDRE                                         r  SPI/r_TX_Byte_reg[0]/C
                         clock pessimism              0.502    -0.247    
                         clock uncertainty            0.281     0.034    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.121     0.155    SPI/r_TX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 SPI/spi/r_SPI_Bits_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/spi/o_TX_Ready_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.246ns (50.894%)  route 0.237ns (49.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/spi/clk_out1
    SLICE_X12Y97         FDCE                                         r  SPI/spi/r_SPI_Bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDCE (Prop_fdce_C_Q)         0.148    -0.451 f  SPI/spi/r_SPI_Bits_reg[1]/Q
                         net (fo=7, routed)           0.237    -0.213    SPI/spi/r_SPI_Bits_reg[1]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.098    -0.115 r  SPI/spi/o_TX_Ready_i_1/O
                         net (fo=1, routed)           0.000    -0.115    SPI/spi/o_TX_Ready_i_1_n_0
    SLICE_X13Y96         FDPE                                         r  SPI/spi/o_TX_Ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.837    SPI/spi/clk_out1
    SLICE_X13Y96         FDPE                                         r  SPI/spi/o_TX_Ready_reg/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.281    -0.303    
    SLICE_X13Y96         FDPE (Hold_fdpe_C_D)         0.092    -0.211    SPI/spi/o_TX_Ready_reg
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 SPI/spi/r_SPI_Bits_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/spi/r_SPI_Bits_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.247ns (47.328%)  route 0.275ns (52.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/spi/clk_out1
    SLICE_X12Y97         FDCE                                         r  SPI/spi/r_SPI_Bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDCE (Prop_fdce_C_Q)         0.148    -0.451 r  SPI/spi/r_SPI_Bits_reg[3]/Q
                         net (fo=5, routed)           0.275    -0.176    SPI/spi/r_SPI_Bits_reg[3]
    SLICE_X12Y97         LUT5 (Prop_lut5_I3_O)        0.099    -0.077 r  SPI/spi/r_SPI_Bits[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.077    SPI/spi/p_0_in__0[3]
    SLICE_X12Y97         FDCE                                         r  SPI/spi/r_SPI_Bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/spi/clk_out1
    SLICE_X12Y97         FDCE                                         r  SPI/spi/r_SPI_Bits_reg[3]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.281    -0.318    
    SLICE_X12Y97         FDCE (Hold_fdce_C_D)         0.131    -0.187    SPI/spi/r_SPI_Bits_reg[3]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 SPI/FSM_onehot_r_LED_STATE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/FSM_onehot_r_LED_STATE_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.148ns (35.431%)  route 0.270ns (64.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/clk_out1
    SLICE_X12Y99         FDCE                                         r  SPI/FSM_onehot_r_LED_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDCE (Prop_fdce_C_Q)         0.148    -0.451 r  SPI/FSM_onehot_r_LED_STATE_reg[3]/Q
                         net (fo=3, routed)           0.270    -0.181    SPI/FSM_onehot_r_LED_STATE_reg_n_0_[3]
    SLICE_X12Y99         FDPE                                         r  SPI/FSM_onehot_r_LED_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/clk_out1
    SLICE_X12Y99         FDPE                                         r  SPI/FSM_onehot_r_LED_STATE_reg[0]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.281    -0.318    
    SLICE_X12Y99         FDPE (Hold_fdpe_C_D)         0.021    -0.297    SPI/FSM_onehot_r_LED_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 SPI/FSM_onehot_r_STATE_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Destination:            SPI/r_TX_Count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.231ns (33.485%)  route 0.459ns (66.515%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.647    -0.516    SPI/clk_out1
    SLICE_X15Y101        FDPE                                         r  SPI/FSM_onehot_r_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 r  SPI/FSM_onehot_r_STATE_reg[0]/Q
                         net (fo=6, routed)           0.258    -0.118    SPI/FSM_onehot_r_STATE_reg_n_0_[0]
    SLICE_X15Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.073 f  SPI/r_TX_Count[6]_i_6/O
                         net (fo=7, routed)           0.201     0.129    SPI/r_TX_Count[6]_i_6_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.174 r  SPI/r_TX_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.174    SPI/r_TX_Count[4]_i_1_n_0
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[4]/C
                         clock pessimism              0.502    -0.334    
                         clock uncertainty            0.281    -0.053    
    SLICE_X13Y99         FDCE (Hold_fdce_C_D)         0.091     0.038    SPI/r_TX_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       26.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.362ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_Red_Counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.122ns  (clk_out1_clk_wiz_0_1 rise@31217.500ns - clk_out1_clk_wiz_0 rise@31187.377ns)
  Data Path Delay:        3.116ns  (logic 0.828ns (26.576%)  route 2.288ns (73.424%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 31216.141 - 31217.500 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 31186.441 - 31187.377 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  31187.377 31187.377 r  
    L17                                               0.000 31187.377 r  i_Clk (IN)
                         net (fo=0)                   0.000 31187.377    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 31188.854 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 31190.086    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 31183.121 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 31184.787    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 31184.883 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558 31186.441    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456 31186.896 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668 31187.564    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124 31187.688 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638 31188.326    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124 31188.449 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296 31188.746    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124 31188.869 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.685 31189.555    SPI/r_Red0
    SLICE_X15Y100        FDRE                                         r  SPI/r_Red_Counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  31217.500 31217.500 r  
    L17                                               0.000 31217.500 r  i_Clk (IN)
                         net (fo=0)                   0.000 31217.500    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 31218.906 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 31220.068    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 31212.848 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 31214.436    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 31214.527 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.616 31216.143    SPI/clk_out1
    SLICE_X15Y100        FDRE                                         r  SPI/r_Red_Counter_reg[21]/C
                         clock pessimism              0.490 31216.633    
                         clock uncertainty           -0.281 31216.352    
    SLICE_X15Y100        FDRE (Setup_fdre_C_R)       -0.429 31215.922    SPI/r_Red_Counter_reg[21]
  -------------------------------------------------------------------
                         required time                      31215.922    
                         arrival time                       -31189.557    
  -------------------------------------------------------------------
                         slack                                 26.362    

Slack (MET) :             26.373ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_Red_Counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.122ns  (clk_out1_clk_wiz_0_1 rise@31217.500ns - clk_out1_clk_wiz_0 rise@31187.377ns)
  Data Path Delay:        3.292ns  (logic 1.759ns (53.428%)  route 1.533ns (46.572%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 31216.141 - 31217.500 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 31186.441 - 31187.377 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  31187.377 31187.377 r  
    L17                                               0.000 31187.377 r  i_Clk (IN)
                         net (fo=0)                   0.000 31187.377    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 31188.854 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 31190.086    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 31183.121 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 31184.787    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 31184.883 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558 31186.441    SPI/clk_out1
    SLICE_X15Y98         FDRE                                         r  SPI/r_Red_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.456 31186.896 r  SPI/r_Red_Counter_reg[1]/Q
                         net (fo=2, routed)           0.764 31187.660    SPI/r_Red_Counter[1]
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637 31188.297 r  SPI/r_Red_Counter0_carry/CO[3]
                         net (fo=1, routed)           0.000 31188.297    SPI/r_Red_Counter0_carry_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 31188.414 r  SPI/r_Red_Counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000 31188.414    SPI/r_Red_Counter0_carry__0_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 31188.531 r  SPI/r_Red_Counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000 31188.531    SPI/r_Red_Counter0_carry__1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 31188.648 r  SPI/r_Red_Counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001 31188.648    SPI/r_Red_Counter0_carry__2_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315 31188.963 r  SPI/r_Red_Counter0_carry__3/O[3]
                         net (fo=1, routed)           0.769 31189.732    SPI/data0[20]
    SLICE_X13Y100        FDRE                                         r  SPI/r_Red_Counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  31217.500 31217.500 r  
    L17                                               0.000 31217.500 r  i_Clk (IN)
                         net (fo=0)                   0.000 31217.500    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 31218.906 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 31220.068    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 31212.848 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 31214.436    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 31214.527 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.616 31216.143    SPI/clk_out1
    SLICE_X13Y100        FDRE                                         r  SPI/r_Red_Counter_reg[20]/C
                         clock pessimism              0.490 31216.633    
                         clock uncertainty           -0.281 31216.352    
    SLICE_X13Y100        FDRE (Setup_fdre_C_D)       -0.241 31216.111    SPI/r_Red_Counter_reg[20]
  -------------------------------------------------------------------
                         required time                      31216.105    
                         arrival time                       -31189.734    
  -------------------------------------------------------------------
                         slack                                 26.373    

Slack (MET) :             26.386ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_Red_Counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.122ns  (clk_out1_clk_wiz_0_1 rise@31217.500ns - clk_out1_clk_wiz_0 rise@31187.377ns)
  Data Path Delay:        3.091ns  (logic 0.828ns (26.785%)  route 2.263ns (73.215%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 31216.141 - 31217.500 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 31186.441 - 31187.377 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  31187.377 31187.377 r  
    L17                                               0.000 31187.377 r  i_Clk (IN)
                         net (fo=0)                   0.000 31187.377    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 31188.854 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 31190.086    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 31183.121 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 31184.787    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 31184.883 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558 31186.441    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456 31186.896 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668 31187.564    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124 31187.688 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638 31188.326    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124 31188.449 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296 31188.746    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124 31188.869 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.661 31189.529    SPI/r_Red0
    SLICE_X13Y101        FDRE                                         r  SPI/r_Red_Counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  31217.500 31217.500 r  
    L17                                               0.000 31217.500 r  i_Clk (IN)
                         net (fo=0)                   0.000 31217.500    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 31218.906 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 31220.068    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 31212.848 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 31214.436    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 31214.527 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.616 31216.143    SPI/clk_out1
    SLICE_X13Y101        FDRE                                         r  SPI/r_Red_Counter_reg[22]/C
                         clock pessimism              0.490 31216.633    
                         clock uncertainty           -0.281 31216.352    
    SLICE_X13Y101        FDRE (Setup_fdre_C_R)       -0.429 31215.922    SPI/r_Red_Counter_reg[22]
  -------------------------------------------------------------------
                         required time                      31215.922    
                         arrival time                       -31189.535    
  -------------------------------------------------------------------
                         slack                                 26.386    

Slack (MET) :             26.447ns  (required time - arrival time)
  Source:                 SPI/r_TX_Count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_TX_Count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.122ns  (clk_out1_clk_wiz_0_1 rise@31217.500ns - clk_out1_clk_wiz_0 rise@31187.377ns)
  Data Path Delay:        3.164ns  (logic 0.966ns (30.529%)  route 2.198ns (69.471%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 31215.965 - 31217.500 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 31186.441 - 31187.377 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  31187.377 31187.377 r  
    L17                                               0.000 31187.377 r  i_Clk (IN)
                         net (fo=0)                   0.000 31187.377    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 31188.854 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 31190.086    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 31183.121 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 31184.787    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 31184.883 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558 31186.441    SPI/clk_out1
    SLICE_X13Y97         FDCE                                         r  SPI/r_TX_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDCE (Prop_fdce_C_Q)         0.419 31186.861 f  SPI/r_TX_Count_reg[6]/Q
                         net (fo=9, routed)           0.886 31187.748    SPI/r_TX_Count_reg_n_0_[6]
    SLICE_X15Y98         LUT3 (Prop_lut3_I2_O)        0.299 31188.047 f  SPI/r_Full_Cycle_i_2/O
                         net (fo=2, routed)           0.297 31188.344    SPI/spi/FSM_onehot_r_LED_STATE_reg[0]
    SLICE_X13Y98         LUT6 (Prop_lut6_I4_O)        0.124 31188.467 f  SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2/O
                         net (fo=2, routed)           0.446 31188.912    SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2_n_0
    SLICE_X13Y98         LUT5 (Prop_lut5_I2_O)        0.124 31189.035 r  SPI/spi/r_TX_Count[6]_i_1/O
                         net (fo=7, routed)           0.569 31189.604    SPI/r_TX_Count0
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  31217.500 31217.500 r  
    L17                                               0.000 31217.500 r  i_Clk (IN)
                         net (fo=0)                   0.000 31217.500    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 31218.906 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 31220.068    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 31212.848 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 31214.436    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 31214.527 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441 31215.969    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[1]/C
                         clock pessimism              0.575 31216.543    
                         clock uncertainty           -0.281 31216.262    
    SLICE_X13Y99         FDCE (Setup_fdce_C_CE)      -0.205 31216.057    SPI/r_TX_Count_reg[1]
  -------------------------------------------------------------------
                         required time                      31216.053    
                         arrival time                       -31189.607    
  -------------------------------------------------------------------
                         slack                                 26.447    

Slack (MET) :             26.447ns  (required time - arrival time)
  Source:                 SPI/r_TX_Count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_TX_Count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.122ns  (clk_out1_clk_wiz_0_1 rise@31217.500ns - clk_out1_clk_wiz_0 rise@31187.377ns)
  Data Path Delay:        3.164ns  (logic 0.966ns (30.529%)  route 2.198ns (69.471%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 31215.965 - 31217.500 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 31186.441 - 31187.377 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  31187.377 31187.377 r  
    L17                                               0.000 31187.377 r  i_Clk (IN)
                         net (fo=0)                   0.000 31187.377    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 31188.854 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 31190.086    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 31183.121 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 31184.787    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 31184.883 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558 31186.441    SPI/clk_out1
    SLICE_X13Y97         FDCE                                         r  SPI/r_TX_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDCE (Prop_fdce_C_Q)         0.419 31186.861 f  SPI/r_TX_Count_reg[6]/Q
                         net (fo=9, routed)           0.886 31187.748    SPI/r_TX_Count_reg_n_0_[6]
    SLICE_X15Y98         LUT3 (Prop_lut3_I2_O)        0.299 31188.047 f  SPI/r_Full_Cycle_i_2/O
                         net (fo=2, routed)           0.297 31188.344    SPI/spi/FSM_onehot_r_LED_STATE_reg[0]
    SLICE_X13Y98         LUT6 (Prop_lut6_I4_O)        0.124 31188.467 f  SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2/O
                         net (fo=2, routed)           0.446 31188.912    SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2_n_0
    SLICE_X13Y98         LUT5 (Prop_lut5_I2_O)        0.124 31189.035 r  SPI/spi/r_TX_Count[6]_i_1/O
                         net (fo=7, routed)           0.569 31189.604    SPI/r_TX_Count0
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  31217.500 31217.500 r  
    L17                                               0.000 31217.500 r  i_Clk (IN)
                         net (fo=0)                   0.000 31217.500    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 31218.906 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 31220.068    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 31212.848 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 31214.436    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 31214.527 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441 31215.969    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[4]/C
                         clock pessimism              0.575 31216.543    
                         clock uncertainty           -0.281 31216.262    
    SLICE_X13Y99         FDCE (Setup_fdce_C_CE)      -0.205 31216.057    SPI/r_TX_Count_reg[4]
  -------------------------------------------------------------------
                         required time                      31216.053    
                         arrival time                       -31189.607    
  -------------------------------------------------------------------
                         slack                                 26.447    

Slack (MET) :             26.447ns  (required time - arrival time)
  Source:                 SPI/r_TX_Count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_TX_Count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.122ns  (clk_out1_clk_wiz_0_1 rise@31217.500ns - clk_out1_clk_wiz_0 rise@31187.377ns)
  Data Path Delay:        3.164ns  (logic 0.966ns (30.529%)  route 2.198ns (69.471%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 31215.965 - 31217.500 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 31186.441 - 31187.377 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  31187.377 31187.377 r  
    L17                                               0.000 31187.377 r  i_Clk (IN)
                         net (fo=0)                   0.000 31187.377    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 31188.854 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 31190.086    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 31183.121 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 31184.787    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 31184.883 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558 31186.441    SPI/clk_out1
    SLICE_X13Y97         FDCE                                         r  SPI/r_TX_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDCE (Prop_fdce_C_Q)         0.419 31186.861 f  SPI/r_TX_Count_reg[6]/Q
                         net (fo=9, routed)           0.886 31187.748    SPI/r_TX_Count_reg_n_0_[6]
    SLICE_X15Y98         LUT3 (Prop_lut3_I2_O)        0.299 31188.047 f  SPI/r_Full_Cycle_i_2/O
                         net (fo=2, routed)           0.297 31188.344    SPI/spi/FSM_onehot_r_LED_STATE_reg[0]
    SLICE_X13Y98         LUT6 (Prop_lut6_I4_O)        0.124 31188.467 f  SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2/O
                         net (fo=2, routed)           0.446 31188.912    SPI/spi/FSM_onehot_r_LED_STATE[3]_i_2_n_0
    SLICE_X13Y98         LUT5 (Prop_lut5_I2_O)        0.124 31189.035 r  SPI/spi/r_TX_Count[6]_i_1/O
                         net (fo=7, routed)           0.569 31189.604    SPI/r_TX_Count0
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  31217.500 31217.500 r  
    L17                                               0.000 31217.500 r  i_Clk (IN)
                         net (fo=0)                   0.000 31217.500    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 31218.906 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 31220.068    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 31212.848 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 31214.436    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 31214.527 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441 31215.969    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[5]/C
                         clock pessimism              0.575 31216.543    
                         clock uncertainty           -0.281 31216.262    
    SLICE_X13Y99         FDCE (Setup_fdce_C_CE)      -0.205 31216.057    SPI/r_TX_Count_reg[5]
  -------------------------------------------------------------------
                         required time                      31216.053    
                         arrival time                       -31189.607    
  -------------------------------------------------------------------
                         slack                                 26.447    

Slack (MET) :             26.451ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_Red_Counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.122ns  (clk_out1_clk_wiz_0_1 rise@31217.500ns - clk_out1_clk_wiz_0 rise@31187.377ns)
  Data Path Delay:        2.842ns  (logic 0.828ns (29.139%)  route 2.014ns (70.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 31215.965 - 31217.500 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 31186.441 - 31187.377 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  31187.377 31187.377 r  
    L17                                               0.000 31187.377 r  i_Clk (IN)
                         net (fo=0)                   0.000 31187.377    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 31188.854 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 31190.086    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 31183.121 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 31184.787    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 31184.883 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558 31186.441    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456 31186.896 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668 31187.564    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124 31187.688 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638 31188.326    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124 31188.449 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296 31188.746    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124 31188.869 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.411 31189.279    SPI/r_Red0
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  31217.500 31217.500 r  
    L17                                               0.000 31217.500 r  i_Clk (IN)
                         net (fo=0)                   0.000 31217.500    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 31218.906 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 31220.068    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 31212.848 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 31214.436    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 31214.527 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441 31215.969    SPI/clk_out1
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[0]/C
                         clock pessimism              0.575 31216.543    
                         clock uncertainty           -0.281 31216.262    
    SLICE_X12Y98         FDRE (Setup_fdre_C_R)       -0.524 31215.738    SPI/r_Red_Counter_reg[0]
  -------------------------------------------------------------------
                         required time                      31215.736    
                         arrival time                       -31189.283    
  -------------------------------------------------------------------
                         slack                                 26.451    

Slack (MET) :             26.451ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_Red_Counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.122ns  (clk_out1_clk_wiz_0_1 rise@31217.500ns - clk_out1_clk_wiz_0 rise@31187.377ns)
  Data Path Delay:        2.842ns  (logic 0.828ns (29.139%)  route 2.014ns (70.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 31215.965 - 31217.500 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 31186.441 - 31187.377 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  31187.377 31187.377 r  
    L17                                               0.000 31187.377 r  i_Clk (IN)
                         net (fo=0)                   0.000 31187.377    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 31188.854 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 31190.086    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 31183.121 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 31184.787    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 31184.883 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558 31186.441    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456 31186.896 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668 31187.564    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124 31187.688 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638 31188.326    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124 31188.449 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296 31188.746    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124 31188.869 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.411 31189.279    SPI/r_Red0
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  31217.500 31217.500 r  
    L17                                               0.000 31217.500 r  i_Clk (IN)
                         net (fo=0)                   0.000 31217.500    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 31218.906 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 31220.068    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 31212.848 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 31214.436    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 31214.527 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441 31215.969    SPI/clk_out1
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[7]/C
                         clock pessimism              0.575 31216.543    
                         clock uncertainty           -0.281 31216.262    
    SLICE_X12Y98         FDRE (Setup_fdre_C_R)       -0.524 31215.738    SPI/r_Red_Counter_reg[7]
  -------------------------------------------------------------------
                         required time                      31215.736    
                         arrival time                       -31189.283    
  -------------------------------------------------------------------
                         slack                                 26.451    

Slack (MET) :             26.451ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_Red_Counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.122ns  (clk_out1_clk_wiz_0_1 rise@31217.500ns - clk_out1_clk_wiz_0 rise@31187.377ns)
  Data Path Delay:        2.842ns  (logic 0.828ns (29.139%)  route 2.014ns (70.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 31215.965 - 31217.500 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 31186.441 - 31187.377 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  31187.377 31187.377 r  
    L17                                               0.000 31187.377 r  i_Clk (IN)
                         net (fo=0)                   0.000 31187.377    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 31188.854 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 31190.086    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 31183.121 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 31184.787    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 31184.883 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558 31186.441    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456 31186.896 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668 31187.564    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124 31187.688 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638 31188.326    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124 31188.449 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296 31188.746    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124 31188.869 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.411 31189.279    SPI/r_Red0
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  31217.500 31217.500 r  
    L17                                               0.000 31217.500 r  i_Clk (IN)
                         net (fo=0)                   0.000 31217.500    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 31218.906 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 31220.068    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 31212.848 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 31214.436    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 31214.527 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441 31215.969    SPI/clk_out1
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[8]/C
                         clock pessimism              0.575 31216.543    
                         clock uncertainty           -0.281 31216.262    
    SLICE_X12Y98         FDRE (Setup_fdre_C_R)       -0.524 31215.738    SPI/r_Red_Counter_reg[8]
  -------------------------------------------------------------------
                         required time                      31215.736    
                         arrival time                       -31189.283    
  -------------------------------------------------------------------
                         slack                                 26.451    

Slack (MET) :             26.451ns  (required time - arrival time)
  Source:                 SPI/r_Red_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_Red_Counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.122ns  (clk_out1_clk_wiz_0_1 rise@31217.500ns - clk_out1_clk_wiz_0 rise@31187.377ns)
  Data Path Delay:        2.842ns  (logic 0.828ns (29.139%)  route 2.014ns (70.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 31215.965 - 31217.500 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 31186.441 - 31187.377 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  31187.377 31187.377 r  
    L17                                               0.000 31187.377 r  i_Clk (IN)
                         net (fo=0)                   0.000 31187.377    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 31188.854 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 31190.086    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 31183.121 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 31184.787    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 31184.883 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.558 31186.441    SPI/clk_out1
    SLICE_X15Y99         FDRE                                         r  SPI/r_Red_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456 31186.896 f  SPI/r_Red_Counter_reg[13]/Q
                         net (fo=2, routed)           0.668 31187.564    SPI/r_Red_Counter[13]
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.124 31187.688 r  SPI/r_Red_Counter[22]_i_7/O
                         net (fo=1, routed)           0.638 31188.326    SPI/r_Red_Counter[22]_i_7_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124 31188.449 r  SPI/r_Red_Counter[22]_i_4/O
                         net (fo=2, routed)           0.296 31188.746    SPI/r_Red_Counter[22]_i_4_n_0
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.124 31188.869 r  SPI/r_Red_Counter[22]_i_1/O
                         net (fo=23, routed)          0.411 31189.279    SPI/r_Red0
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  31217.500 31217.500 r  
    L17                                               0.000 31217.500 r  i_Clk (IN)
                         net (fo=0)                   0.000 31217.500    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 31218.906 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 31220.068    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 31212.848 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 31214.436    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 31214.527 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          1.441 31215.969    SPI/clk_out1
    SLICE_X12Y98         FDRE                                         r  SPI/r_Red_Counter_reg[9]/C
                         clock pessimism              0.575 31216.543    
                         clock uncertainty           -0.281 31216.262    
    SLICE_X12Y98         FDRE (Setup_fdre_C_R)       -0.524 31215.738    SPI/r_Red_Counter_reg[9]
  -------------------------------------------------------------------
                         required time                      31215.736    
                         arrival time                       -31189.283    
  -------------------------------------------------------------------
                         slack                                 26.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 SPI/r_Red_Counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_Red_Counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.274ns (56.318%)  route 0.213ns (43.682%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/clk_out1
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SPI/r_Red_Counter_reg[11]/Q
                         net (fo=2, routed)           0.213    -0.222    SPI/r_Red_Counter[11]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.112 r  SPI/r_Red_Counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.112    SPI/data0[11]
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/clk_out1
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[11]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.281    -0.318    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.134    -0.184    SPI/r_Red_Counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 SPI/r_TX_Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_TX_Count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.227ns (53.041%)  route 0.201ns (46.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDCE (Prop_fdce_C_Q)         0.128    -0.471 r  SPI/r_TX_Count_reg[1]/Q
                         net (fo=6, routed)           0.085    -0.386    SPI/r_TX_Count_reg_n_0_[1]
    SLICE_X13Y99         LUT3 (Prop_lut3_I1_O)        0.099    -0.287 r  SPI/r_TX_Count[1]_i_1/O
                         net (fo=1, routed)           0.116    -0.171    SPI/r_TX_Count[1]_i_1_n_0
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[1]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.281    -0.318    
    SLICE_X13Y99         FDCE (Hold_fdce_C_D)         0.075    -0.243    SPI/r_TX_Count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 SPI/r_Red_Counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_Red_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.231ns (36.443%)  route 0.403ns (63.557%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.647    -0.516    SPI/clk_out1
    SLICE_X13Y100        FDRE                                         r  SPI/r_Red_Counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  SPI/r_Red_Counter_reg[17]/Q
                         net (fo=2, routed)           0.252    -0.123    SPI/r_Red_Counter[17]
    SLICE_X15Y97         LUT5 (Prop_lut5_I2_O)        0.045    -0.078 r  SPI/r_Red_Counter[22]_i_3/O
                         net (fo=2, routed)           0.151     0.073    SPI/r_Red_Counter[22]_i_3_n_0
    SLICE_X15Y96         LUT4 (Prop_lut4_I2_O)        0.045     0.118 r  SPI/r_Red_i_1/O
                         net (fo=1, routed)           0.000     0.118    SPI/r_Red_i_1_n_0
    SLICE_X15Y96         FDRE                                         r  SPI/r_Red_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.837    SPI/clk_out1
    SLICE_X15Y96         FDRE                                         r  SPI/r_Red_reg/C
                         clock pessimism              0.502    -0.335    
                         clock uncertainty            0.281    -0.054    
    SLICE_X15Y96         FDRE (Hold_fdre_C_D)         0.092     0.038    SPI/r_Red_reg
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 SPI/spi/r_TX_Byte_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/spi/o_SPI_MOSI_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.247ns (36.899%)  route 0.422ns (63.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.647    -0.516    SPI/spi/clk_out1
    SLICE_X12Y101        FDCE                                         r  SPI/spi/r_TX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDCE (Prop_fdce_C_Q)         0.148    -0.368 r  SPI/spi/r_TX_Byte_reg[0]/Q
                         net (fo=2, routed)           0.422     0.054    SPI/spi/r_TX_Byte[0]
    SLICE_X12Y95         LUT2 (Prop_lut2_I0_O)        0.099     0.153 r  SPI/spi/o_SPI_MOSI_i_2/O
                         net (fo=1, routed)           0.000     0.153    SPI/spi/o_SPI_MOSI_i_2_n_0
    SLICE_X12Y95         FDCE                                         r  SPI/spi/o_SPI_MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.837    SPI/spi/clk_out1
    SLICE_X12Y95         FDCE                                         r  SPI/spi/o_SPI_MOSI_reg/C
                         clock pessimism              0.502    -0.335    
                         clock uncertainty            0.281    -0.054    
    SLICE_X12Y95         FDCE (Hold_fdce_C_D)         0.120     0.066    SPI/spi/o_SPI_MOSI_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 SPI/r_Red_Counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_Red_Counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.275ns (54.108%)  route 0.233ns (45.892%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/clk_out1
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SPI/r_Red_Counter_reg[10]/Q
                         net (fo=2, routed)           0.233    -0.202    SPI/r_Red_Counter[10]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.091 r  SPI/r_Red_Counter0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.091    SPI/data0[10]
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/clk_out1
    SLICE_X14Y98         FDRE                                         r  SPI/r_Red_Counter_reg[10]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.281    -0.318    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.134    -0.184    SPI/r_Red_Counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 SPI/FSM_onehot_r_LED_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_TX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.291ns (34.352%)  route 0.556ns (65.648%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/clk_out1
    SLICE_X12Y99         FDCE                                         r  SPI/FSM_onehot_r_LED_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDCE (Prop_fdce_C_Q)         0.148    -0.451 r  SPI/FSM_onehot_r_LED_STATE_reg[1]/Q
                         net (fo=2, routed)           0.280    -0.170    SPI/spi/Q[1]
    SLICE_X15Y100        LUT5 (Prop_lut5_I1_O)        0.098    -0.072 r  SPI/spi/r_TX_Byte[0]_i_2/O
                         net (fo=1, routed)           0.276     0.203    SPI/spi/r_TX_Byte[0]_i_2_n_0
    SLICE_X12Y100        LUT5 (Prop_lut5_I0_O)        0.045     0.248 r  SPI/spi/r_TX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     0.248    SPI/spi_n_5
    SLICE_X12Y100        FDRE                                         r  SPI/r_TX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.921    -0.750    SPI/clk_out1
    SLICE_X12Y100        FDRE                                         r  SPI/r_TX_Byte_reg[0]/C
                         clock pessimism              0.502    -0.247    
                         clock uncertainty            0.281     0.034    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.121     0.155    SPI/r_TX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 SPI/spi/r_SPI_Bits_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/spi/o_TX_Ready_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.246ns (50.894%)  route 0.237ns (49.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/spi/clk_out1
    SLICE_X12Y97         FDCE                                         r  SPI/spi/r_SPI_Bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDCE (Prop_fdce_C_Q)         0.148    -0.451 f  SPI/spi/r_SPI_Bits_reg[1]/Q
                         net (fo=7, routed)           0.237    -0.213    SPI/spi/r_SPI_Bits_reg[1]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.098    -0.115 r  SPI/spi/o_TX_Ready_i_1/O
                         net (fo=1, routed)           0.000    -0.115    SPI/spi/o_TX_Ready_i_1_n_0
    SLICE_X13Y96         FDPE                                         r  SPI/spi/o_TX_Ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.837    SPI/spi/clk_out1
    SLICE_X13Y96         FDPE                                         r  SPI/spi/o_TX_Ready_reg/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.281    -0.303    
    SLICE_X13Y96         FDPE (Hold_fdpe_C_D)         0.092    -0.211    SPI/spi/o_TX_Ready_reg
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 SPI/spi/r_SPI_Bits_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/spi/r_SPI_Bits_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.247ns (47.328%)  route 0.275ns (52.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/spi/clk_out1
    SLICE_X12Y97         FDCE                                         r  SPI/spi/r_SPI_Bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDCE (Prop_fdce_C_Q)         0.148    -0.451 r  SPI/spi/r_SPI_Bits_reg[3]/Q
                         net (fo=5, routed)           0.275    -0.176    SPI/spi/r_SPI_Bits_reg[3]
    SLICE_X12Y97         LUT5 (Prop_lut5_I3_O)        0.099    -0.077 r  SPI/spi/r_SPI_Bits[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.077    SPI/spi/p_0_in__0[3]
    SLICE_X12Y97         FDCE                                         r  SPI/spi/r_SPI_Bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/spi/clk_out1
    SLICE_X12Y97         FDCE                                         r  SPI/spi/r_SPI_Bits_reg[3]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.281    -0.318    
    SLICE_X12Y97         FDCE (Hold_fdce_C_D)         0.131    -0.187    SPI/spi/r_SPI_Bits_reg[3]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 SPI/FSM_onehot_r_LED_STATE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/FSM_onehot_r_LED_STATE_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.148ns (35.431%)  route 0.270ns (64.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.599    SPI/clk_out1
    SLICE_X12Y99         FDCE                                         r  SPI/FSM_onehot_r_LED_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDCE (Prop_fdce_C_Q)         0.148    -0.451 r  SPI/FSM_onehot_r_LED_STATE_reg[3]/Q
                         net (fo=3, routed)           0.270    -0.181    SPI/FSM_onehot_r_LED_STATE_reg_n_0_[3]
    SLICE_X12Y99         FDPE                                         r  SPI/FSM_onehot_r_LED_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/clk_out1
    SLICE_X12Y99         FDPE                                         r  SPI/FSM_onehot_r_LED_STATE_reg[0]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.281    -0.318    
    SLICE_X12Y99         FDPE (Hold_fdpe_C_D)         0.021    -0.297    SPI/FSM_onehot_r_LED_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 SPI/FSM_onehot_r_STATE_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            SPI/r_TX_Count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@15.624ns period=31.249ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.231ns (33.485%)  route 0.459ns (66.515%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.558ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.647    -0.516    SPI/clk_out1
    SLICE_X15Y101        FDPE                                         r  SPI/FSM_onehot_r_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.375 r  SPI/FSM_onehot_r_STATE_reg[0]/Q
                         net (fo=6, routed)           0.258    -0.118    SPI/FSM_onehot_r_STATE_reg_n_0_[0]
    SLICE_X15Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.073 f  SPI/r_TX_Count[6]_i_6/O
                         net (fo=7, routed)           0.201     0.129    SPI/r_TX_Count[6]_i_6_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.174 r  SPI/r_TX_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.174    SPI/r_TX_Count[4]_i_1_n_0
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=50, routed)          0.834    -0.836    SPI/clk_out1
    SLICE_X13Y99         FDCE                                         r  SPI/r_TX_Count_reg[4]/C
                         clock pessimism              0.502    -0.334    
                         clock uncertainty            0.281    -0.053    
    SLICE_X13Y99         FDCE (Hold_fdce_C_D)         0.091     0.038    SPI/r_TX_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.135    





