Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 28 15:24:47 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DedicatedProcess_FND_timing_summary_routed.rpt -pb DedicatedProcess_FND_timing_summary_routed.pb -rpx DedicatedProcess_FND_timing_summary_routed.rpx -warn_on_violation
| Design       : DedicatedProcess_FND
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (58)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: U_DedicP/r_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_FND/U_ClkDiv/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (58)
-------------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.702        0.000                      0                   51        0.276        0.000                      0                   51        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.702        0.000                      0                   51        0.276        0.000                      0                   51        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 U_DedicP/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DedicP/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.890ns (20.942%)  route 3.360ns (79.058%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.625     5.146    U_DedicP/CLK
    SLICE_X60Y19         FDCE                                         r  U_DedicP/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  U_DedicP/counter_reg[5]/Q
                         net (fo=2, routed)           1.192     6.857    U_DedicP/counter[5]
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.981 r  U_DedicP/counter[31]_i_7/O
                         net (fo=1, routed)           0.416     7.397    U_DedicP/counter[31]_i_7_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.521 r  U_DedicP/counter[31]_i_3/O
                         net (fo=32, routed)          1.751     9.272    U_DedicP/counter[31]_i_3_n_0
    SLICE_X58Y25         LUT5 (Prop_lut5_I1_O)        0.124     9.396 r  U_DedicP/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     9.396    U_DedicP/counter_0[31]
    SLICE_X58Y25         FDCE                                         r  U_DedicP/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.501    14.842    U_DedicP/CLK
    SLICE_X58Y25         FDCE                                         r  U_DedicP/counter_reg[31]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDCE (Setup_fdce_C_D)        0.031    15.098    U_DedicP/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 U_DedicP/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DedicP/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 2.381ns (57.959%)  route 1.727ns (42.041%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.625     5.146    U_DedicP/CLK
    SLICE_X60Y19         FDCE                                         r  U_DedicP/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.518     5.664 r  U_DedicP/counter_reg[5]/Q
                         net (fo=2, routed)           0.913     6.578    U_DedicP/counter[5]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.234 r  U_DedicP/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.234    U_DedicP/counter0_carry__0_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  U_DedicP/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.348    U_DedicP/counter0_carry__1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  U_DedicP/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.462    U_DedicP/counter0_carry__2_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  U_DedicP/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.576    U_DedicP/counter0_carry__3_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  U_DedicP/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.690    U_DedicP/counter0_carry__4_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.804 r  U_DedicP/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.009     7.813    U_DedicP/counter0_carry__5_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.147 r  U_DedicP/counter0_carry__6/O[1]
                         net (fo=1, routed)           0.805     8.951    U_DedicP/data0[30]
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.303     9.254 r  U_DedicP/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.254    U_DedicP/counter_0[30]
    SLICE_X58Y25         FDCE                                         r  U_DedicP/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.501    14.842    U_DedicP/CLK
    SLICE_X58Y25         FDCE                                         r  U_DedicP/counter_reg[30]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDCE (Setup_fdce_C_D)        0.031    15.098    U_DedicP/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  5.844    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 U_DedicP/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DedicP/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.890ns (21.782%)  route 3.196ns (78.218%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.625     5.146    U_DedicP/CLK
    SLICE_X60Y19         FDCE                                         r  U_DedicP/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  U_DedicP/counter_reg[5]/Q
                         net (fo=2, routed)           1.192     6.857    U_DedicP/counter[5]
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.981 r  U_DedicP/counter[31]_i_7/O
                         net (fo=1, routed)           0.416     7.397    U_DedicP/counter[31]_i_7_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.521 r  U_DedicP/counter[31]_i_3/O
                         net (fo=32, routed)          1.588     9.108    U_DedicP/counter[31]_i_3_n_0
    SLICE_X58Y25         LUT5 (Prop_lut5_I1_O)        0.124     9.232 r  U_DedicP/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.232    U_DedicP/counter_0[29]
    SLICE_X58Y25         FDCE                                         r  U_DedicP/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.501    14.842    U_DedicP/CLK
    SLICE_X58Y25         FDCE                                         r  U_DedicP/counter_reg[29]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDCE (Setup_fdce_C_D)        0.029    15.096    U_DedicP/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 U_DedicP/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DedicP/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 0.890ns (21.767%)  route 3.199ns (78.233%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.617     5.138    U_DedicP/CLK
    SLICE_X60Y24         FDCE                                         r  U_DedicP/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  U_DedicP/counter_reg[28]/Q
                         net (fo=2, routed)           1.009     6.665    U_DedicP/counter[28]
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  U_DedicP/counter[31]_i_8/O
                         net (fo=1, routed)           0.443     7.232    U_DedicP/counter[31]_i_8_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.356 r  U_DedicP/counter[31]_i_4/O
                         net (fo=32, routed)          1.747     9.103    U_DedicP/counter[31]_i_4_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I2_O)        0.124     9.227 r  U_DedicP/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.227    U_DedicP/counter_0[3]
    SLICE_X58Y18         FDCE                                         r  U_DedicP/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.508    14.849    U_DedicP/CLK
    SLICE_X58Y18         FDCE                                         r  U_DedicP/counter_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.031    15.119    U_DedicP/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 U_DedicP/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DedicP/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.890ns (21.912%)  route 3.172ns (78.088%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.625     5.146    U_DedicP/CLK
    SLICE_X60Y19         FDCE                                         r  U_DedicP/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  U_DedicP/counter_reg[5]/Q
                         net (fo=2, routed)           1.192     6.857    U_DedicP/counter[5]
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.981 r  U_DedicP/counter[31]_i_7/O
                         net (fo=1, routed)           0.416     7.397    U_DedicP/counter[31]_i_7_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.521 r  U_DedicP/counter[31]_i_3/O
                         net (fo=32, routed)          1.563     9.084    U_DedicP/counter[31]_i_3_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124     9.208 r  U_DedicP/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     9.208    U_DedicP/counter_0[27]
    SLICE_X58Y24         FDCE                                         r  U_DedicP/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.501    14.842    U_DedicP/CLK
    SLICE_X58Y24         FDCE                                         r  U_DedicP/counter_reg[27]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y24         FDCE (Setup_fdce_C_D)        0.031    15.112    U_DedicP/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 U_DedicP/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DedicP/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 2.267ns (56.887%)  route 1.718ns (43.113%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.625     5.146    U_DedicP/CLK
    SLICE_X60Y19         FDCE                                         r  U_DedicP/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.518     5.664 r  U_DedicP/counter_reg[5]/Q
                         net (fo=2, routed)           0.913     6.578    U_DedicP/counter[5]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.234 r  U_DedicP/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.234    U_DedicP/counter0_carry__0_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  U_DedicP/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.348    U_DedicP/counter0_carry__1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  U_DedicP/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.462    U_DedicP/counter0_carry__2_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  U_DedicP/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.576    U_DedicP/counter0_carry__3_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  U_DedicP/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.690    U_DedicP/counter0_carry__4_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.024 r  U_DedicP/counter0_carry__5/O[1]
                         net (fo=1, routed)           0.805     8.828    U_DedicP/data0[26]
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.303     9.131 r  U_DedicP/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.131    U_DedicP/counter_0[26]
    SLICE_X58Y24         FDCE                                         r  U_DedicP/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.501    14.842    U_DedicP/CLK
    SLICE_X58Y24         FDCE                                         r  U_DedicP/counter_reg[26]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y24         FDCE (Setup_fdce_C_D)        0.031    15.112    U_DedicP/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 U_DedicP/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DedicP/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.890ns (22.501%)  route 3.065ns (77.499%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.617     5.138    U_DedicP/CLK
    SLICE_X60Y24         FDCE                                         r  U_DedicP/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  U_DedicP/counter_reg[28]/Q
                         net (fo=2, routed)           1.009     6.665    U_DedicP/counter[28]
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  U_DedicP/counter[31]_i_8/O
                         net (fo=1, routed)           0.443     7.232    U_DedicP/counter[31]_i_8_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.356 r  U_DedicP/counter[31]_i_4/O
                         net (fo=32, routed)          1.613     8.970    U_DedicP/counter[31]_i_4_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.094 r  U_DedicP/counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     9.094    U_DedicP/counter_0[10]
    SLICE_X58Y20         FDCE                                         r  U_DedicP/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.507    14.848    U_DedicP/CLK
    SLICE_X58Y20         FDCE                                         r  U_DedicP/counter_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y20         FDCE (Setup_fdce_C_D)        0.031    15.118    U_DedicP/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.049ns  (required time - arrival time)
  Source:                 U_DedicP/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DedicP/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.890ns (22.643%)  route 3.041ns (77.357%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.617     5.138    U_DedicP/CLK
    SLICE_X60Y24         FDCE                                         r  U_DedicP/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  U_DedicP/counter_reg[28]/Q
                         net (fo=2, routed)           1.009     6.665    U_DedicP/counter[28]
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  U_DedicP/counter[31]_i_8/O
                         net (fo=1, routed)           0.443     7.232    U_DedicP/counter[31]_i_8_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.356 r  U_DedicP/counter[31]_i_4/O
                         net (fo=32, routed)          1.589     8.945    U_DedicP/counter[31]_i_4_n_0
    SLICE_X58Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.069 r  U_DedicP/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     9.069    U_DedicP/counter_0[7]
    SLICE_X58Y19         FDCE                                         r  U_DedicP/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.507    14.848    U_DedicP/CLK
    SLICE_X58Y19         FDCE                                         r  U_DedicP/counter_reg[7]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDCE (Setup_fdce_C_D)        0.031    15.118    U_DedicP/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  6.049    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 U_DedicP/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DedicP/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.890ns (22.368%)  route 3.089ns (77.632%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.617     5.138    U_DedicP/CLK
    SLICE_X60Y24         FDCE                                         r  U_DedicP/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  U_DedicP/counter_reg[28]/Q
                         net (fo=2, routed)           1.009     6.665    U_DedicP/counter[28]
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  U_DedicP/counter[31]_i_8/O
                         net (fo=1, routed)           0.443     7.232    U_DedicP/counter[31]_i_8_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.356 r  U_DedicP/counter[31]_i_4/O
                         net (fo=32, routed)          1.637     8.993    U_DedicP/counter[31]_i_4_n_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.117 r  U_DedicP/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     9.117    U_DedicP/counter_0[8]
    SLICE_X60Y19         FDCE                                         r  U_DedicP/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.507    14.848    U_DedicP/CLK
    SLICE_X60Y19         FDCE                                         r  U_DedicP/counter_reg[8]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDCE (Setup_fdce_C_D)        0.081    15.168    U_DedicP/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 U_DedicP/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DedicP/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.890ns (22.413%)  route 3.081ns (77.587%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.617     5.138    U_DedicP/CLK
    SLICE_X60Y24         FDCE                                         r  U_DedicP/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  U_DedicP/counter_reg[28]/Q
                         net (fo=2, routed)           1.009     6.665    U_DedicP/counter[28]
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  U_DedicP/counter[31]_i_8/O
                         net (fo=1, routed)           0.443     7.232    U_DedicP/counter[31]_i_8_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.356 r  U_DedicP/counter[31]_i_4/O
                         net (fo=32, routed)          1.629     8.985    U_DedicP/counter[31]_i_4_n_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.109 r  U_DedicP/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     9.109    U_DedicP/counter_0[5]
    SLICE_X60Y19         FDCE                                         r  U_DedicP/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.507    14.848    U_DedicP/CLK
    SLICE_X60Y19         FDCE                                         r  U_DedicP/counter_reg[5]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDCE (Setup_fdce_C_D)        0.077    15.164    U_DedicP/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  6.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_DedicP/r_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DedicP/r_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.581     1.464    U_DedicP/CLK
    SLICE_X60Y25         FDRE                                         r  U_DedicP/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  U_DedicP/r_clk_reg/Q
                         net (fo=20, routed)          0.187     1.816    U_DedicP/r_clk_reg_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  U_DedicP/r_clk_i_1/O
                         net (fo=1, routed)           0.000     1.861    U_DedicP/r_clk_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  U_DedicP/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.848     1.975    U_DedicP/CLK
    SLICE_X60Y25         FDRE                                         r  U_DedicP/r_clk_reg/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.120     1.584    U_DedicP/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U_FND/U_ClkDiv/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_ClkDiv/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.585     1.468    U_FND/U_ClkDiv/counter_reg[16]_0
    SLICE_X62Y28         FDRE                                         r  U_FND/U_ClkDiv/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  U_FND/U_ClkDiv/r_tick_reg/Q
                         net (fo=3, routed)           0.185     1.794    U_FND/U_ClkDiv/CLK
    SLICE_X62Y28         LUT3 (Prop_lut3_I2_O)        0.045     1.839 r  U_FND/U_ClkDiv/r_tick_i_1/O
                         net (fo=1, routed)           0.000     1.839    U_FND/U_ClkDiv/r_tick_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  U_FND/U_ClkDiv/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.854     1.981    U_FND/U_ClkDiv/counter_reg[16]_0
    SLICE_X62Y28         FDRE                                         r  U_FND/U_ClkDiv/r_tick_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.091     1.559    U_FND/U_ClkDiv/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 U_DedicP/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DedicP/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.586     1.469    U_DedicP/CLK
    SLICE_X60Y19         FDCE                                         r  U_DedicP/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.164     1.633 f  U_DedicP/counter_reg[0]/Q
                         net (fo=3, routed)           0.233     1.866    U_DedicP/counter[0]
    SLICE_X60Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.911 r  U_DedicP/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.911    U_DedicP/counter_0[0]
    SLICE_X60Y19         FDCE                                         r  U_DedicP/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.854     1.981    U_DedicP/CLK
    SLICE_X60Y19         FDCE                                         r  U_DedicP/counter_reg[0]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y19         FDCE (Hold_fdce_C_D)         0.121     1.590    U_DedicP/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 U_DedicP/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DedicP/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.231ns (45.155%)  route 0.281ns (54.845%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.581     1.464    U_DedicP/CLK
    SLICE_X58Y24         FDCE                                         r  U_DedicP/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_DedicP/counter_reg[25]/Q
                         net (fo=2, routed)           0.135     1.740    U_DedicP/counter[25]
    SLICE_X58Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.785 r  U_DedicP/counter[31]_i_4/O
                         net (fo=32, routed)          0.146     1.931    U_DedicP/counter[31]_i_4_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.976 r  U_DedicP/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     1.976    U_DedicP/counter_0[28]
    SLICE_X60Y24         FDCE                                         r  U_DedicP/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.848     1.975    U_DedicP/CLK
    SLICE_X60Y24         FDCE                                         r  U_DedicP/counter_reg[28]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y24         FDCE (Hold_fdce_C_D)         0.120     1.597    U_DedicP/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 U_DedicP/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DedicP/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.231ns (46.175%)  route 0.269ns (53.825%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.581     1.464    U_DedicP/CLK
    SLICE_X58Y24         FDCE                                         r  U_DedicP/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_DedicP/counter_reg[25]/Q
                         net (fo=2, routed)           0.135     1.740    U_DedicP/counter[25]
    SLICE_X58Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.785 r  U_DedicP/counter[31]_i_4/O
                         net (fo=32, routed)          0.134     1.919    U_DedicP/counter[31]_i_4_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.964 r  U_DedicP/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     1.964    U_DedicP/counter_0[27]
    SLICE_X58Y24         FDCE                                         r  U_DedicP/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.848     1.975    U_DedicP/CLK
    SLICE_X58Y24         FDCE                                         r  U_DedicP/counter_reg[27]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X58Y24         FDCE (Hold_fdce_C_D)         0.092     1.556    U_DedicP/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 U_DedicP/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DedicP/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.231ns (44.308%)  route 0.290ns (55.692%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.587     1.470    U_DedicP/CLK
    SLICE_X58Y18         FDCE                                         r  U_DedicP/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  U_DedicP/counter_reg[3]/Q
                         net (fo=2, routed)           0.134     1.745    U_DedicP/counter[3]
    SLICE_X58Y18         LUT5 (Prop_lut5_I1_O)        0.045     1.790 r  U_DedicP/counter[31]_i_3/O
                         net (fo=32, routed)          0.156     1.946    U_DedicP/counter[31]_i_3_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I1_O)        0.045     1.991 r  U_DedicP/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.991    U_DedicP/counter_0[3]
    SLICE_X58Y18         FDCE                                         r  U_DedicP/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.855     1.982    U_DedicP/CLK
    SLICE_X58Y18         FDCE                                         r  U_DedicP/counter_reg[3]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X58Y18         FDCE (Hold_fdce_C_D)         0.092     1.562    U_DedicP/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 U_DedicP/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DedicP/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.231ns (44.147%)  route 0.292ns (55.853%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.584     1.467    U_DedicP/CLK
    SLICE_X58Y22         FDCE                                         r  U_DedicP/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_DedicP/counter_reg[17]/Q
                         net (fo=2, routed)           0.135     1.743    U_DedicP/counter[17]
    SLICE_X58Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.788 r  U_DedicP/counter[31]_i_5/O
                         net (fo=32, routed)          0.157     1.945    U_DedicP/counter[31]_i_5_n_0
    SLICE_X58Y22         LUT5 (Prop_lut5_I3_O)        0.045     1.990 r  U_DedicP/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.990    U_DedicP/counter_0[20]
    SLICE_X58Y22         FDCE                                         r  U_DedicP/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.851     1.978    U_DedicP/CLK
    SLICE_X58Y22         FDCE                                         r  U_DedicP/counter_reg[20]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X58Y22         FDCE (Hold_fdce_C_D)         0.092     1.559    U_DedicP/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 U_DedicP/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DedicP/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.231ns (41.309%)  route 0.328ns (58.691%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.581     1.464    U_DedicP/CLK
    SLICE_X58Y24         FDCE                                         r  U_DedicP/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_DedicP/counter_reg[25]/Q
                         net (fo=2, routed)           0.135     1.740    U_DedicP/counter[25]
    SLICE_X58Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.785 r  U_DedicP/counter[31]_i_4/O
                         net (fo=32, routed)          0.193     1.978    U_DedicP/counter[31]_i_4_n_0
    SLICE_X58Y25         LUT5 (Prop_lut5_I2_O)        0.045     2.023 r  U_DedicP/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     2.023    U_DedicP/counter_0[30]
    SLICE_X58Y25         FDCE                                         r  U_DedicP/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.848     1.975    U_DedicP/CLK
    SLICE_X58Y25         FDCE                                         r  U_DedicP/counter_reg[30]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X58Y25         FDCE (Hold_fdce_C_D)         0.092     1.589    U_DedicP/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 U_DedicP/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DedicP/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.231ns (41.235%)  route 0.329ns (58.765%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.581     1.464    U_DedicP/CLK
    SLICE_X58Y24         FDCE                                         r  U_DedicP/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_DedicP/counter_reg[25]/Q
                         net (fo=2, routed)           0.135     1.740    U_DedicP/counter[25]
    SLICE_X58Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.785 r  U_DedicP/counter[31]_i_4/O
                         net (fo=32, routed)          0.194     1.979    U_DedicP/counter[31]_i_4_n_0
    SLICE_X58Y25         LUT5 (Prop_lut5_I2_O)        0.045     2.024 r  U_DedicP/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     2.024    U_DedicP/counter_0[29]
    SLICE_X58Y25         FDCE                                         r  U_DedicP/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.848     1.975    U_DedicP/CLK
    SLICE_X58Y25         FDCE                                         r  U_DedicP/counter_reg[29]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X58Y25         FDCE (Hold_fdce_C_D)         0.091     1.588    U_DedicP/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 U_DedicP/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DedicP/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.231ns (39.530%)  route 0.353ns (60.470%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.581     1.464    U_DedicP/CLK
    SLICE_X58Y24         FDCE                                         r  U_DedicP/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_DedicP/counter_reg[25]/Q
                         net (fo=2, routed)           0.135     1.740    U_DedicP/counter[25]
    SLICE_X58Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.785 r  U_DedicP/counter[31]_i_4/O
                         net (fo=32, routed)          0.219     2.003    U_DedicP/counter[31]_i_4_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I2_O)        0.045     2.048 r  U_DedicP/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     2.048    U_DedicP/counter_0[24]
    SLICE_X60Y23         FDCE                                         r  U_DedicP/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.849     1.976    U_DedicP/CLK
    SLICE_X60Y23         FDCE                                         r  U_DedicP/counter_reg[24]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.120     1.598    U_DedicP/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.450    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   U_DedicP/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   U_DedicP/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   U_DedicP/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   U_DedicP/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   U_DedicP/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   U_DedicP/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   U_DedicP/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   U_DedicP/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   U_DedicP/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_DedicP/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_DedicP/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_DedicP/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_DedicP/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_DedicP/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_DedicP/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_DedicP/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_DedicP/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_DedicP/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_DedicP/counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   U_DedicP/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   U_DedicP/counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   U_DedicP/counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   U_DedicP/counter_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   U_DedicP/counter_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   U_DedicP/counter_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   U_DedicP/counter_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   U_DedicP/counter_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   U_DedicP/counter_reg[25]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   U_DedicP/counter_reg[25]/C



