
---------- Begin Simulation Statistics ----------
final_tick                               870543938000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98103                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739512                       # Number of bytes of host memory used
host_op_rate                                    98419                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10381.97                       # Real time elapsed on the host
host_tick_rate                               83851538                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018500352                       # Number of instructions simulated
sim_ops                                    1021781938                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.870544                       # Number of seconds simulated
sim_ticks                                870543938000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.573949                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              116883720                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           135010268                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8208674                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        186174581                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15852461                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15970335                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          117874                       # Number of indirect misses.
system.cpu0.branchPred.lookups              236488141                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1663381                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819870                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5660844                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221014363                       # Number of branches committed
system.cpu0.commit.bw_lim_events             30712609                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466153                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       57468201                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892403717                       # Number of instructions committed
system.cpu0.commit.committedOps             893225802                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1564183537                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.571049                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.372635                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1134931482     72.56%     72.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    265803584     16.99%     89.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     52426800      3.35%     92.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     58051811      3.71%     96.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     13788887      0.88%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5212459      0.33%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1296865      0.08%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1959040      0.13%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     30712609      1.96%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1564183537                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341028                       # Number of function calls committed.
system.cpu0.commit.int_insts                863514097                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412169                       # Number of loads committed
system.cpu0.commit.membars                    1641835                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641841      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491116937     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232031     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109761218     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893225802                       # Class of committed instruction
system.cpu0.commit.refs                     390993273                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892403717                       # Number of Instructions Simulated
system.cpu0.committedOps                    893225802                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.922512                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.922512                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            192870284                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2551687                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           115775786                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             966361209                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               693616095                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                680145727                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5670615                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4226470                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2960821                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  236488141                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                170732617                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    876299051                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3905309                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          117                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     982465072                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 124                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           98                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               16436920                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137841                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         690745692                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         132736181                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.572647                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1575263542                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.625624                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.897285                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               871499773     55.32%     55.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               524403873     33.29%     88.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               108799424      6.91%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                56655685      3.60%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5051548      0.32%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4752723      0.30%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  788382      0.05%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1644100      0.10%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1668034      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1575263542                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       47                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                      140393188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5701768                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               227016707                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.541424                       # Inst execution rate
system.cpu0.iew.exec_refs                   410836129                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 112976143                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              156379753                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            302873093                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2034869                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2134116                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           117275158                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          950675452                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            297859986                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4670759                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            928897197                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                783336                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5353679                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5670615                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6870282                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        73654                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16933988                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        14434                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10495                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3760843                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22460924                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6694054                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10495                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       745435                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4956333                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                374982556                       # num instructions consuming a value
system.cpu0.iew.wb_count                    920774188                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.891107                       # average fanout of values written-back
system.cpu0.iew.wb_producers                334149394                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.536689                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     920821966                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1132152274                       # number of integer regfile reads
system.cpu0.int_regfile_writes              588430368                       # number of integer regfile writes
system.cpu0.ipc                              0.520153                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.520153                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643345      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            508572853     54.48%     54.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7839249      0.84%     55.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639156      0.18%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           300310602     32.17%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113562699     12.16%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             12      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            17      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             933567957                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                62                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1035772                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001109                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 176661     17.06%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                786549     75.94%     92.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                72560      7.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             932960329                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3443495849                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    920774138                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1008134442                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 944588949                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                933567957                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6086503                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       57449646                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            60730                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3620350                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     31149054                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1575263542                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.592642                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.802889                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          891163309     56.57%     56.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          482099044     30.60%     87.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          167556364     10.64%     97.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           26434686      1.68%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5235696      0.33%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             836409      0.05%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1719235      0.11%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             138504      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              80295      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1575263542                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.544146                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15869862                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3121520                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           302873093                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          117275158                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1518                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1715656730                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    25432082                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              168010440                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569159523                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3720933                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               699806960                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8899075                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7325                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1170551617                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             959785082                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          615357647                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                675980225                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12431281                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5670615                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             25658603                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                46198116                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               47                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1170551570                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        136699                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4625                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10224571                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4620                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2484145769                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1912473177                       # The number of ROB writes
system.cpu0.timesIdled                       25409525                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1482                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.745164                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10746618                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            12533206                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2792687                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17750503                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            223751                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         325832                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          102081                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20174649                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        24114                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819640                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1956275                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10301217                       # Number of branches committed
system.cpu1.commit.bw_lim_events               734688                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459597                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       29308845                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41849793                       # Number of instructions committed
system.cpu1.commit.committedOps              42669626                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    230416921                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.185184                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.781774                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    210784924     91.48%     91.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9624737      4.18%     95.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4188974      1.82%     97.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3132948      1.36%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1099206      0.48%     99.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       191534      0.08%     99.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       583271      0.25%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        76639      0.03%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       734688      0.32%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    230416921                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317315                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40183975                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11553351                       # Number of loads committed
system.cpu1.commit.membars                    1639363                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639363      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24991249     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12372991     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665882      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42669626                       # Class of committed instruction
system.cpu1.commit.refs                      16038885                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41849793                       # Number of Instructions Simulated
system.cpu1.committedOps                     42669626                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.628391                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.628391                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            176332757                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               840343                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9872382                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              80730280                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15836068                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 38720015                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1957302                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               687301                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2391685                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20174649                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12395509                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    218328237                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               468630                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      91507889                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5587428                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.085650                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14115875                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10970369                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.388491                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         235237827                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.401848                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.888712                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               179385800     76.26%     76.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                32628004     13.87%     90.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14652640      6.23%     96.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4557409      1.94%     98.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1799355      0.76%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1621373      0.69%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  561143      0.24%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3685      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   28418      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           235237827                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         309153                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1996277                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13375692                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.222284                       # Inst execution rate
system.cpu1.iew.exec_refs                    18184711                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5261916                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              155316297                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19815279                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1990632                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1375555                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8152290                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           71963337                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12922795                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1540131                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52358218                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                802538                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               670023                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1957302                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2149752                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        40018                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          217101                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        12618                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2180                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2253                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8261928                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3666756                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2180                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       634268                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1362009                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25383644                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51467210                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.776946                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19721715                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.218501                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51493081                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67373531                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32224591                       # number of integer regfile writes
system.cpu1.ipc                              0.177671                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.177671                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639553      3.04%      3.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33561009     62.27%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14096322     26.15%     91.46% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4601314      8.54%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53898349                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     923083                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017126                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 146780     15.90%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                678558     73.51%     89.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                97743     10.59%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53181865                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         344017723                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51467198                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        101258127                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66005054                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53898349                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5958283                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       29293710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            60141                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3498686                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20859026                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    235237827                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.229123                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.660749                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          200524604     85.24%     85.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           22654203      9.63%     94.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7680762      3.27%     98.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2606094      1.11%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1190104      0.51%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             309432      0.13%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             178864      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              66532      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27232      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      235237827                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.228822                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12747654                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2317700                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19815279                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8152290                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    190                       # number of misc regfile reads
system.cpu1.numCycles                       235546980                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1505533722                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              162250235                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27217817                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3868898                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18143665                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                722816                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                11323                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             97152871                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              76630488                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           48958030                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 37695359                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9831401                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1957302                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15168712                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21740213                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        97152859                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22554                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               789                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9492059                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           773                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   301659820                       # The number of ROB reads
system.cpu1.rob.rob_writes                  148782174                       # The number of ROB writes
system.cpu1.timesIdled                          15464                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.542124                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9563587                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10562583                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1967609                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14437051                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            233600                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         315266                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           81666                       # Number of indirect misses.
system.cpu2.branchPred.lookups               16793701                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24005                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819649                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1561236                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10229849                       # Number of branches committed
system.cpu2.commit.bw_lim_events               601385                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459621                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17778143                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41655850                       # Number of instructions committed
system.cpu2.commit.committedOps              42475698                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    231136056                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.183769                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.775852                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    211681736     91.58%     91.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9455204      4.09%     95.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4131179      1.79%     97.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3123751      1.35%     98.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1074664      0.46%     99.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       209532      0.09%     99.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       780748      0.34%     99.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        77857      0.03%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       601385      0.26%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    231136056                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318155                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39999804                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11490571                       # Number of loads committed
system.cpu2.commit.membars                    1639370                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639370      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24872531     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12310220     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3653436      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42475698                       # Class of committed instruction
system.cpu2.commit.refs                      15963668                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41655850                       # Number of Instructions Simulated
system.cpu2.committedOps                     42475698                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.630893                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.630893                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            187255077                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               410381                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8807508                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              66774048                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                12150624                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 30982298                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1562163                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               584396                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2288272                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   16793701                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9914259                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    221095894                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               309956                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      72851411                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3937072                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.071597                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          11174003                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9797187                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.310588                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         234238434                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.318420                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.782466                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               188690548     80.55%     80.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                27409146     11.70%     92.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11512065      4.91%     97.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3946261      1.68%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1487680      0.64%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  851600      0.36%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  310088      0.13%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3585      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27461      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           234238434                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         321202                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1600050                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12165257                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.214226                       # Inst execution rate
system.cpu2.iew.exec_refs                    18134483                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5237466                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              162949137                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             16147138                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1268716                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1329559                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6752144                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           60245671                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12897017                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1499195                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50248756                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                808015                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               730730                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1562163                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2492526                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        38336                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          211723                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        12646                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1952                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1897                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4656567                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2279047                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1952                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       526494                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1073556                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 24605614                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49344240                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.786928                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19362841                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.210370                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49369519                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                64195739                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31337896                       # number of integer regfile writes
system.cpu2.ipc                              0.177592                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.177592                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639569      3.17%      3.17% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31465919     60.81%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  49      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14066099     27.18%     91.16% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4576217      8.84%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51747951                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     910102                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017587                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 139739     15.35%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                675529     74.23%     89.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                94832     10.42%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51018470                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         338703342                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49344228                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         78016552                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  56440968                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51747951                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3804703                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17769972                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            58930                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1345082                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     11566695                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    234238434                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.220920                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.651900                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          201151734     85.87%     85.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           21335652      9.11%     94.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7469699      3.19%     98.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2546000      1.09%     99.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1222366      0.52%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             247935      0.11%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             174489      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              65644      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              24915      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      234238434                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.220617                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9042052                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1656110                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            16147138                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6752144                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    199                       # number of misc regfile reads
system.cpu2.numCycles                       234559636                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1506521736                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              171062156                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27108219                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5332995                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                14042285                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                613194                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 9490                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             81952529                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              64109938                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40873594                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30660322                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10515008                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1562163                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16890019                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13765375                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        81952517                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         21489                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               794                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 11084300                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           779                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   290787563                       # The number of ROB reads
system.cpu2.rob.rob_writes                  123615060                       # The number of ROB writes
system.cpu2.timesIdled                          16220                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.793485                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10454220                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            10800541                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2144755                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15528081                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            213029                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         258663                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           45634                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17985036                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        22229                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819636                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1700556                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10569863                       # Number of branches committed
system.cpu3.commit.bw_lim_events               582188                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459598                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       20229484                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42590992                       # Number of instructions committed
system.cpu3.commit.committedOps              43410812                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    233259215                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.186105                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.775361                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    213224964     91.41%     91.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9754614      4.18%     95.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4299576      1.84%     97.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3210504      1.38%     98.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1108795      0.48%     99.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       217768      0.09%     99.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       781632      0.34%     99.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        79174      0.03%     99.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       582188      0.25%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    233259215                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292089                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40875833                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11834670                       # Number of loads committed
system.cpu3.commit.membars                    1639331                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639331      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25379494     58.46%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12654306     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3737540      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43410812                       # Class of committed instruction
system.cpu3.commit.refs                      16391858                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42590992                       # Number of Instructions Simulated
system.cpu3.committedOps                     43410812                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.565123                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.565123                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            186402929                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               446718                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9546718                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              70867740                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13034256                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 33245371                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1701580                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               602468                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2372853                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17985036                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10568795                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    222731982                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               376423                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      77357349                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                4291558                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.075879                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11879210                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10667249                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.326369                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         236756989                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.335042                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.795942                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               187992665     79.40%     79.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                29426282     12.43%     91.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12668346      5.35%     97.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3849152      1.63%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1565597      0.66%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  836058      0.35%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  388750      0.16%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3281      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26858      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           236756989                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         267116                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1742487                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                12809170                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.219854                       # Inst execution rate
system.cpu3.iew.exec_refs                    18810958                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5381494                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              161449126                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17270880                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1369686                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1305144                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7116736                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           63629967                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13429464                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1577144                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52110626                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                727489                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               821531                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1701580                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2406128                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        44343                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          226496                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        15442                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2066                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1902                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5436210                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2559548                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2066                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       563899                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1178588                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25126497                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51095856                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.781726                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 19642031                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.215572                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51125508                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                66619131                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32288560                       # number of integer regfile writes
system.cpu3.ipc                              0.179691                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.179691                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639546      3.05%      3.05% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             32679889     60.87%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14639719     27.27%     91.19% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4728470      8.81%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              53687770                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     918596                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.017110                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 138705     15.10%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                684298     74.49%     89.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                95591     10.41%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              52966806                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         345116711                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51095844                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         83850138                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  59522358                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 53687770                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4107609                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       20219154                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            65612                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1648011                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     13211312                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    236756989                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.226763                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.658715                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          202502839     85.53%     85.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           21907577      9.25%     94.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7923385      3.35%     98.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2656677      1.12%     99.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1251519      0.53%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             250490      0.11%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             172891      0.07%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              65368      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              26243      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      236756989                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.226508                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9728919                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1824286                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17270880                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7116736                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    215                       # number of misc regfile reads
system.cpu3.numCycles                       237024105                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1504057268                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              169745973                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27606776                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5445179                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14998253                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                801163                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 5952                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             86443086                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              67845166                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           43147277                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 32911754                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10759389                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1701580                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             17374342                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                15540501                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        86443074                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         25087                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               856                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 11468381                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           842                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   296316049                       # The number of ROB reads
system.cpu3.rob.rob_writes                  130782413                       # The number of ROB writes
system.cpu3.timesIdled                          12745                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4378586                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8716169                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       343994                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        42269                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     55434766                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4411547                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    111130848                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4453816                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 870543938000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1436438                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3056124                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1281342                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1097                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            634                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2940435                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2940404                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1436438                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            97                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13093009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13093009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    475709824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               475709824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1549                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4378701                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4378701    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4378701                       # Request fanout histogram
system.membus.respLayer1.occupancy        23560673500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22490175752                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5975393329.365079                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   33596886136.499294                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          122     96.83%     96.83% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.62% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 267053395000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   117644378500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 752899559500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 870543938000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9884071                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9884071                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9884071                       # number of overall hits
system.cpu2.icache.overall_hits::total        9884071                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        30188                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         30188                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        30188                       # number of overall misses
system.cpu2.icache.overall_misses::total        30188                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    552066500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    552066500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    552066500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    552066500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9914259                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9914259                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9914259                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9914259                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003045                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003045                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003045                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003045                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 18287.614284                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18287.614284                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 18287.614284                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18287.614284                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          454                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   151.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        24488                       # number of writebacks
system.cpu2.icache.writebacks::total            24488                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         5668                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         5668                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         5668                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         5668                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        24520                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24520                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        24520                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24520                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    460119500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    460119500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    460119500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    460119500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002473                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002473                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002473                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002473                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 18765.069331                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18765.069331                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 18765.069331                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18765.069331                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24488                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9884071                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9884071                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        30188                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        30188                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    552066500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    552066500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9914259                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9914259                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003045                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003045                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 18287.614284                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18287.614284                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         5668                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         5668                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        24520                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24520                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    460119500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    460119500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 18765.069331                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18765.069331                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 870543938000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.986521                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9858681                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24488                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           402.592331                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        364697500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.986521                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999579                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999579                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         19853038                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        19853038                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 870543938000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13642723                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13642723                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13642723                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13642723                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2510479                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2510479                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2510479                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2510479                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 329796308853                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 329796308853                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 329796308853                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 329796308853                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16153202                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16153202                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16153202                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16153202                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.155417                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.155417                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.155417                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.155417                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 131367.881927                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 131367.881927                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 131367.881927                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 131367.881927                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2409291                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       403602                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            36927                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4785                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    65.244699                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    84.347335                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       986515                       # number of writebacks
system.cpu2.dcache.writebacks::total           986515                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1931527                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1931527                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1931527                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1931527                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       578952                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       578952                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       578952                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       578952                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  69330736027                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  69330736027                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  69330736027                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  69330736027                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035841                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035841                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035841                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035841                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 119752.131484                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 119752.131484                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 119752.131484                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 119752.131484                       # average overall mshr miss latency
system.cpu2.dcache.replacements                986515                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11041987                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11041987                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1458170                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1458170                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 152549548500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 152549548500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12500157                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12500157                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.116652                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.116652                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 104617.121803                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104617.121803                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1178278                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1178278                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       279892                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       279892                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  30421366000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  30421366000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022391                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022391                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 108689.658868                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108689.658868                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2600736                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2600736                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1052309                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1052309                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 177246760353                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 177246760353                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3653045                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3653045                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.288064                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.288064                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 168436.039560                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 168436.039560                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       753249                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       753249                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299060                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299060                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  38909370027                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  38909370027                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081866                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081866                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 130105.564191                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 130105.564191                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          339                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          339                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          188                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          188                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5247000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5247000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.356736                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.356736                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27909.574468                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27909.574468                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          116                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          116                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           72                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           72                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       686500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       686500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.136622                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.136622                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  9534.722222                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9534.722222                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          202                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          158                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          158                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       951000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       951000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.438889                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.438889                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6018.987342                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6018.987342                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          158                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       819000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       819000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.438889                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.438889                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5183.544304                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5183.544304                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       647500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       647500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       621500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       621500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400275                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400275                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419374                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419374                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44506964000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44506964000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819649                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819649                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511651                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511651                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 106127.141883                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 106127.141883                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419374                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419374                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44087590000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44087590000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511651                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511651                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 105127.141883                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 105127.141883                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 870543938000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.817375                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15040992                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           998115                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.069398                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        364709000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.817375                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.900543                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.900543                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34945620                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34945620                       # Number of data accesses
system.cpu3.numPwrStateTransitions                233                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          117                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6424454918.803419                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   34840141518.110733                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          113     96.58%     96.58% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     97.44% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     98.29% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 267053427000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            117                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   118882712500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 751661225500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 870543938000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10544639                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10544639                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10544639                       # number of overall hits
system.cpu3.icache.overall_hits::total       10544639                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24156                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24156                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24156                       # number of overall misses
system.cpu3.icache.overall_misses::total        24156                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    454299999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    454299999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    454299999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    454299999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10568795                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10568795                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10568795                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10568795                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002286                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002286                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002286                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002286                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 18806.921634                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 18806.921634                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 18806.921634                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 18806.921634                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          810                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          162                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        19638                       # number of writebacks
system.cpu3.icache.writebacks::total            19638                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4486                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4486                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4486                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4486                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        19670                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        19670                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        19670                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        19670                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    380552999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    380552999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    380552999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    380552999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001861                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001861                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001861                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001861                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 19346.873360                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 19346.873360                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 19346.873360                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 19346.873360                       # average overall mshr miss latency
system.cpu3.icache.replacements                 19638                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10544639                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10544639                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24156                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24156                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    454299999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    454299999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10568795                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10568795                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002286                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002286                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 18806.921634                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 18806.921634                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4486                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4486                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        19670                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        19670                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    380552999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    380552999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001861                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001861                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 19346.873360                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 19346.873360                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 870543938000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.986321                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10526336                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            19638                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           536.018739                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        370793500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.986321                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999573                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999573                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21157260                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21157260                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 870543938000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14131894                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14131894                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14131894                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14131894                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2581144                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2581144                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2581144                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2581144                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 335685317393                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 335685317393                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 335685317393                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 335685317393                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16713038                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16713038                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16713038                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16713038                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.154439                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.154439                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.154439                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.154439                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 130052.921260                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 130052.921260                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 130052.921260                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 130052.921260                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2563935                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       576102                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            40539                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6784                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    63.246133                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.920696                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       997875                       # number of writebacks
system.cpu3.dcache.writebacks::total           997875                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1994251                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1994251                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1994251                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1994251                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       586893                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       586893                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       586893                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       586893                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  70021397189                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  70021397189                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  70021397189                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  70021397189                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.035116                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.035116                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.035116                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.035116                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 119308.625574                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 119308.625574                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 119308.625574                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 119308.625574                       # average overall mshr miss latency
system.cpu3.dcache.replacements                997875                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11458001                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11458001                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1517901                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1517901                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 156239530000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 156239530000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12975902                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12975902                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.116978                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.116978                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 102931.304479                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102931.304479                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1234410                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1234410                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       283491                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       283491                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  30655820000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  30655820000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.021847                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021847                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 108136.836796                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 108136.836796                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2673893                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2673893                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1063243                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1063243                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 179445787393                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 179445787393                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3737136                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3737136                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.284507                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.284507                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 168772.131482                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 168772.131482                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       759841                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       759841                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303402                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303402                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39365577189                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39365577189                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081186                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081186                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 129747.256739                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 129747.256739                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          367                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          367                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          175                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          175                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4722500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4722500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.322878                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.322878                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26985.714286                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26985.714286                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          111                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           64                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           64                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       715000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       715000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.118081                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.118081                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 11171.875000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11171.875000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          220                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          220                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          159                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1148000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1148000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.419525                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.419525                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7220.125786                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7220.125786                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          157                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          157                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1007000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1007000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.414248                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.414248                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6414.012739                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6414.012739                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       305500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       305500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       289500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       289500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396820                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396820                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422816                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422816                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  44584352000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  44584352000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819636                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819636                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515858                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515858                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 105446.227200                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 105446.227200                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422816                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422816                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44161536000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44161536000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515858                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515858                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 104446.227200                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 104446.227200                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 870543938000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.210389                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15538473                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1009482                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.392521                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        370805000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.210389                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.881575                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.881575                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36076701                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36076701                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1412893944.444444                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3640509322.280258                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       126000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11077561000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   857827892500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  12716045500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 870543938000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    142167578                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       142167578                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    142167578                       # number of overall hits
system.cpu0.icache.overall_hits::total      142167578                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28565038                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28565038                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28565038                       # number of overall misses
system.cpu0.icache.overall_misses::total     28565038                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 372987069494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 372987069494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 372987069494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 372987069494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    170732616                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    170732616                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    170732616                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    170732616                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.167309                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.167309                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.167309                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.167309                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13057.467996                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13057.467996                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13057.467996                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13057.467996                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3400                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    60.714286                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26971551                       # number of writebacks
system.cpu0.icache.writebacks::total         26971551                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1593448                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1593448                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1593448                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1593448                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26971590                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26971590                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26971590                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26971590                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 331475158997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 331475158997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 331475158997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 331475158997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.157976                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.157976                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.157976                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.157976                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12289.789330                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12289.789330                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12289.789330                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12289.789330                       # average overall mshr miss latency
system.cpu0.icache.replacements              26971551                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    142167578                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      142167578                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28565038                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28565038                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 372987069494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 372987069494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    170732616                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    170732616                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.167309                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.167309                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13057.467996                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13057.467996                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1593448                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1593448                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26971590                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26971590                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 331475158997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 331475158997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.157976                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.157976                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12289.789330                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12289.789330                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 870543938000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.993467                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          169138854                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26971556                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.271008                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.993467                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999796                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999796                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        368436820                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       368436820                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 870543938000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    343799468                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       343799468                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    343799468                       # number of overall hits
system.cpu0.dcache.overall_hits::total      343799468                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     42824357                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42824357                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     42824357                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42824357                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 996519901565                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 996519901565                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 996519901565                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 996519901565                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    386623825                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    386623825                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    386623825                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    386623825                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.110765                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.110765                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.110765                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.110765                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23269.932613                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23269.932613                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23269.932613                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23269.932613                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4058759                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       218258                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            74858                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2556                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.219442                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.390454                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     25530832                       # number of writebacks
system.cpu0.dcache.writebacks::total         25530832                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17701985                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17701985                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17701985                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17701985                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     25122372                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     25122372                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     25122372                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     25122372                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 437634778501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 437634778501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 437634778501                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 437634778501                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.064979                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.064979                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.064979                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.064979                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17420.121735                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17420.121735                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17420.121735                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17420.121735                       # average overall mshr miss latency
system.cpu0.dcache.replacements              25530832                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    248263400                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      248263400                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     28602151                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     28602151                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 597457388500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 597457388500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    276865551                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    276865551                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.103307                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.103307                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20888.547456                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20888.547456                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7709855                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7709855                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     20892296                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     20892296                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 337089869000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 337089869000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075460                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075460                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16134.649298                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16134.649298                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     95536068                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      95536068                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14222206                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14222206                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 399062513065                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 399062513065                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109758274                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109758274                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.129578                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.129578                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28059.114955                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28059.114955                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9992130                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9992130                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4230076                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4230076                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 100544909501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 100544909501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.038540                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038540                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23769.055095                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23769.055095                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1701                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1701                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1346                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1346                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10437500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10437500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.441746                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.441746                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7754.457652                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7754.457652                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1318                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1318                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1159000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1159000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009189                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009189                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 41392.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41392.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2677                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2677                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          280                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          280                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2711500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2711500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2957                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2957                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.094691                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.094691                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9683.928571                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9683.928571                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          276                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          276                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2436500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2436500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.093338                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.093338                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8827.898551                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8827.898551                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       401961                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         401961                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417909                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417909                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  44918947000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  44918947000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819870                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819870                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509726                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509726                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 107484.995537                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 107484.995537                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417907                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417907                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44501038000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44501038000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509723                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509723                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 106485.505148                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 106485.505148                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 870543938000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.952245                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          369745839                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         25539964                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.477148                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.952245                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998508                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998508                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        800439394                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       800439394                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 870543938000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26908901                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            23990567                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               20807                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               68227                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               22778                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               67304                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               18077                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               67951                       # number of demand (read+write) hits
system.l2.demand_hits::total                 51164612                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26908901                       # number of overall hits
system.l2.overall_hits::.cpu0.data           23990567                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              20807                       # number of overall hits
system.l2.overall_hits::.cpu1.data              68227                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              22778                       # number of overall hits
system.l2.overall_hits::.cpu2.data              67304                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              18077                       # number of overall hits
system.l2.overall_hits::.cpu3.data              67951                       # number of overall hits
system.l2.overall_hits::total                51164612                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             62682                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1539768                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1675                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            921414                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1742                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            919386                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1593                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            930034                       # number of demand (read+write) misses
system.l2.demand_misses::total                4378294                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            62682                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1539768                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1675                       # number of overall misses
system.l2.overall_misses::.cpu1.data           921414                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1742                       # number of overall misses
system.l2.overall_misses::.cpu2.data           919386                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1593                       # number of overall misses
system.l2.overall_misses::.cpu3.data           930034                       # number of overall misses
system.l2.overall_misses::total               4378294                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5334381500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 159205356500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    157269000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 110019472499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    162828000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 110748360500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    146399000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 111517172500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     497291239499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5334381500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 159205356500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    157269000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 110019472499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    162828000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 110748360500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    146399000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 111517172500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    497291239499                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26971583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        25530335                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22482                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          989641                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           24520                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          986690                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           19670                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          997985                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             55542906                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26971583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       25530335                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22482                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         989641                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          24520                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         986690                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          19670                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         997985                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            55542906                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002324                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.060311                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.074504                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.931059                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.071044                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.931788                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.080986                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.931912                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078827                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002324                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.060311                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.074504                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.931059                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.071044                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.931788                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.080986                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.931912                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078827                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85102.286143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103395.678115                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93891.940299                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119402.866137                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93471.871412                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120459.046037                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91901.443817                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119906.554492                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113581.052232                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85102.286143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103395.678115                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93891.940299                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119402.866137                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93471.871412                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120459.046037                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91901.443817                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119906.554492                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113581.052232                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3056124                       # number of writebacks
system.l2.writebacks::total                   3056124                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             99                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            297                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            150                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            319                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            132                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            286                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            156                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1450                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            99                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           297                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           150                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           319                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           132                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           286                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           156                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1450                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        62671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1539669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1378                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       921264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       919254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       929878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4376844                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        62671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1539669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       921264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       919254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       929878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4376844                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4707214001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 143802039501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    122570000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 100794995003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    124349500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 101545906501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    112273000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 102207847000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 453417194506                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4707214001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 143802039501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    122570000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 100794995003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    124349500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 101545906501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    112273000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 102207847000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 453417194506                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002324                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.060307                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.061293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.930907                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.058034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.931654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.066446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.931755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078801                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002324                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.060307                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.061293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.930907                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.058034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.931654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.066446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.931755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.078801                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75109.923266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93398.022238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88947.750363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109409.458096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87385.453268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110465.558487                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85901.300689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109915.329753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103594.552263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75109.923266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93398.022238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88947.750363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109409.458096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87385.453268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110465.558487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85901.300689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109915.329753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103594.552263                       # average overall mshr miss latency
system.l2.replacements                        8789888                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7123405                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7123405                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7123405                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7123405                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     48230007                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         48230007                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     48230007                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     48230007                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   73                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            74                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                122                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       783500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       172000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       955500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           90                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              195                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.822222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.421053                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.487805                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.461538                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.625641                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10587.837838                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        10750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7831.967213                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           74                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           120                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1490000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       283000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       402000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       244500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2419500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.822222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.368421                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.487805                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.461538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.615385                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20135.135135                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20214.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20162.500000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 49                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           48                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               92                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        28500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        28500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           71                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            141                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.676056                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.576923                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.434783                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.904762                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.652482                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data   593.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   309.782609                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           48                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           92                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       965000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       305000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       204500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       388500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1863000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.676056                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.576923                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.434783                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.904762                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.652482                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20104.166667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20450                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20447.368421                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20250                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3744587                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            27262                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            27480                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            29346                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3828675                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         894066                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         680666                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         679876                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         685795                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2940403                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  96878934500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  80926050000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81350026500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  81866593500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  341021604500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4638653                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       707928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       707356                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       715141                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6769078                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.192743                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.961490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.961151                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.958965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.434388                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108357.698984                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 118892.452392                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119654.211209                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119374.730787                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115977.845384                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       894066                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       680666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       679876                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       685795                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2940403                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  87938274500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74119390000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74551266500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75008643500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 311617574500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.192743                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.961490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.961151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.958965                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.434388                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98357.698984                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108892.452392                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109654.211209                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109374.730787                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105977.845384                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26908901                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         20807                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         22778                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         18077                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26970563                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        62682                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1742                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1593                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            67692                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5334381500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    157269000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    162828000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    146399000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5800877500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26971583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22482                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        24520                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        19670                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       27038255                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002324                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.074504                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.071044                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.080986                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002504                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85102.286143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93891.940299                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93471.871412                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91901.443817                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85695.170774                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          297                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          319                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          286                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           913                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        62671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1378                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1307                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        66779                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4707214001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    122570000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    124349500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    112273000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5066406501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002324                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.061293                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.058034                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.066446                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002470                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75109.923266                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88947.750363                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87385.453268                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85901.300689                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75868.259498                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     20245980                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        40965                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        39824                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        38605                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          20365374                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       645702                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       240748                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       239510                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       244239                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1370199                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  62326422000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29093422499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  29398334000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  29650579000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 150468757499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     20891682                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       281713                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       279334                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       282844                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      21735573                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030907                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.854586                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.857432                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.863511                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.063039                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96525.056450                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120845.957179                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122743.659972                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121399.854241                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109815.258586                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           99                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          150                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          132                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          156                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          537                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       645603                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       240598                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       239378                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       244083                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1369662                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  55863765001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26675605003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  26994640001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  27199203500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 136733213505                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030902                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.854054                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.856960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.862960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.063015                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86529.593266                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 110872.097869                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 112769.928736                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 111434.239582                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99829.894897                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           39                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              97                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           42                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           100                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.928571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.970000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           39                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           97                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       757500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       429500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       258000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       453000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1898000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.928571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.970000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19423.076923                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19522.727273                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19846.153846                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19695.652174                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19567.010309                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 870543938000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999897                       # Cycle average of tags in use
system.l2.tags.total_refs                   110893125                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8789891                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.615984                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      43.241941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.619651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.963305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.058559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.972212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.063630                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.981083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.037984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.061532                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.675655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.040932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.233802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.016586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 895963987                       # Number of tag accesses
system.l2.tags.data_accesses                895963987                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 870543938000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4010880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      98538752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         88192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58960896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         91072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      58832256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         83648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59512192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          280117888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4010880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        88192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        91072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        83648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4273792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    195591936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       195591936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          62670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1539668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         921264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         919254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         929878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4376842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3056124                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3056124                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4607326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        113192164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           101307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         67728800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           104615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         67581030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            96087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         68362077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             321773406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4607326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       101307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       104615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        96087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4909335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      224677845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            224677845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      224677845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4607326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       113192164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          101307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        67728800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          104615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        67581030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           96087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        68362077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            546451251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2976518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     62667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1449639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    916366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    913889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    922958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003475363750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184305                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184305                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9506490                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2800881                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4376842                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3056124                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4376842                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3056124                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 107215                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 79606                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            220933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            255362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            379222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            422535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            271588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            275380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            280177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            277514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            243903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           241596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           261756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           259091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           223308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           210735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           228155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            164939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            166689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            176927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            187943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            186112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            187517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            217684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            224838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            191626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            190134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           184669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           208815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           191959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           170878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           167685                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 192313611250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21348135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            272369117500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45042.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63792.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1545316                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1586080                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 36.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4376842                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3056124                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1389043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1095819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  835479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  453023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  124882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   72048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   70873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   74753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   64608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   48469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  23091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  60887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 125859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 186928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 210945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 214056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 209340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 205488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 205712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 211318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 203468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 194711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 186848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 183483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 183918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4114721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    112.705125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.690573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   151.089030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3094127     75.20%     75.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       734570     17.85%     93.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       108651      2.64%     95.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        47498      1.15%     96.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24084      0.59%     97.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15691      0.38%     97.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11944      0.29%     98.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10325      0.25%     98.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        67831      1.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4114721                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184305                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.166083                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.612587                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184304    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184305                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.149866                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.140342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.580410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           171770     93.20%     93.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              689      0.37%     93.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9388      5.09%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1832      0.99%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              497      0.27%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              110      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184305                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              273256128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6861760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190496064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               280117888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            195591936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       313.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       218.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    321.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    224.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  870543777000                       # Total gap between requests
system.mem_ctrls.avgGap                     117119.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4010688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     92776896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        88192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58647424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        91072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58488896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        83648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59069312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190496064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4607105.770231668837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 106573478.890849515796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 101306.776315752140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67368712.180958300829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 104615.052755671481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 67186609.942254289985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 96087.051266101640                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 67853337.920779362321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 218824180.704363256693                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        62670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1539668                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1378                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       921264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1423                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       919254                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       929878                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3056124                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2113902000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  80830848750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     64656250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  62436152000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     64521500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  63276340250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     57375500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  63525321250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21034316709250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33730.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52498.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46920.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67772.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45341.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     68834.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43898.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68315.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6882677.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    43.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14433402900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7671516600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13894854120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7641307440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68719825200.010193                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     179740220970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     182928686400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       475029813630.081421                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.670118                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 473535141500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29069300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 367939496500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14945783580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7943849595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16590282660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7896027780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68719825200.010193                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     322411393680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      62784540960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       501291703455.081421                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.837338                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 160003632000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29069300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 681471006000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                243                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          122                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6167319245.901639                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   34129669051.786774                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          118     96.72%     96.72% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.82%     97.54% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.82%     98.36% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.82%     99.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.82%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 267053242500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            122                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   118130990000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 752412948000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 870543938000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12368989                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12368989                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12368989                       # number of overall hits
system.cpu1.icache.overall_hits::total       12368989                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26520                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26520                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26520                       # number of overall misses
system.cpu1.icache.overall_misses::total        26520                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    495634500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    495634500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    495634500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    495634500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12395509                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12395509                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12395509                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12395509                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002139                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002139                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002139                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002139                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18689.083710                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18689.083710                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18689.083710                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18689.083710                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           90                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22450                       # number of writebacks
system.cpu1.icache.writebacks::total            22450                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4038                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4038                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4038                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4038                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22482                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22482                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22482                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22482                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    428429000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    428429000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    428429000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    428429000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001814                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001814                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001814                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001814                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 19056.534116                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19056.534116                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 19056.534116                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19056.534116                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22450                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12368989                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12368989                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26520                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26520                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    495634500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    495634500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12395509                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12395509                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002139                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002139                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18689.083710                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18689.083710                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4038                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4038                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22482                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22482                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    428429000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    428429000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001814                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001814                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 19056.534116                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19056.534116                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 870543938000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.986766                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12354190                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22450                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           550.297996                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        357634500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.986766                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999586                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999586                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         24813500                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        24813500                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 870543938000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13660206                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13660206                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13660206                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13660206                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2522087                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2522087                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2522087                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2522087                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 317825780545                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 317825780545                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 317825780545                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 317825780545                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16182293                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16182293                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16182293                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16182293                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.155855                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.155855                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.155855                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.155855                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 126016.977426                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 126016.977426                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 126016.977426                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 126016.977426                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2498584                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       278618                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            40363                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3205                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.902832                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    86.932293                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       989464                       # number of writebacks
system.cpu1.dcache.writebacks::total           989464                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1939731                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1939731                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1939731                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1939731                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       582356                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       582356                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       582356                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       582356                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  68417912464                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  68417912464                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  68417912464                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  68417912464                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035987                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035987                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.035987                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.035987                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 117484.687140                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 117484.687140                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 117484.687140                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 117484.687140                       # average overall mshr miss latency
system.cpu1.dcache.replacements                989464                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11050948                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11050948                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1465855                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1465855                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 149963084000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 149963084000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12516803                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12516803                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.117111                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.117111                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 102304.173332                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102304.173332                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1183538                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1183538                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       282317                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       282317                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30136805000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30136805000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022555                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022555                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106748.105853                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106748.105853                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2609258                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2609258                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1056232                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1056232                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 167862696545                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 167862696545                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3665490                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3665490                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.288156                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.288156                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 158925.971325                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 158925.971325                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       756193                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       756193                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       300039                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300039                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38281107464                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38281107464                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.081855                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.081855                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 127587.105223                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127587.105223                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          341                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          341                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5295000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5295000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.333984                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.333984                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30964.912281                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30964.912281                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           60                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           60                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       627000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       627000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.117188                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.117188                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        10450                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10450                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          216                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          216                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          157                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          157                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1098500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1098500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.420912                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.420912                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6996.815287                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6996.815287                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          154                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       963500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       963500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.412869                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.412869                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6256.493506                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6256.493506                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       483000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       483000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       464000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       464000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401522                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401522                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418118                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418118                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  44710234000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  44710234000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819640                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819640                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510124                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510124                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 106932.095724                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 106932.095724                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418118                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418118                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44292116000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44292116000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510124                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510124                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 105932.095724                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 105932.095724                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 870543938000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.785024                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15062358                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1000254                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.058533                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        357646000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.785024                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.930782                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.930782                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35005919                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35005919                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 870543938000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48776463                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10179529                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     48419390                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5733764                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1171                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           683                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1854                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           62                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           62                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6809569                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6809569                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      27038262                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     21738203                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          100                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          100                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     80914722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     76601951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        67414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2979883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        73528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2971845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        58978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3005864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             166674185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3452360448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3267914432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2875648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126662336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3136512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126284928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2515712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127734720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7109484736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8834596                       # Total snoops (count)
system.tol2bus.snoopTraffic                 198356096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         64377941                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.079035                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.305818                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               59688306     92.72%     92.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4495888      6.98%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  46970      0.07%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  95090      0.15%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  45409      0.07%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   6278      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           64377941                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       111108232972                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1497952401                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          36944608                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1514995908                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          29652624                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       38311502978                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40491747630                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1501209774                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          33876103                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1398686409000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 131213                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740536                       # Number of bytes of host memory used
host_op_rate                                   131500                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11465.65                       # Real time elapsed on the host
host_tick_rate                               46063019                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1504444445                       # Number of instructions simulated
sim_ops                                    1507730538                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.528142                       # Number of seconds simulated
sim_ticks                                528142471000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.887885                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               72576985                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            72658446                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3488995                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        106906417                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7723                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          13081                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5358                       # Number of indirect misses.
system.cpu0.branchPred.lookups              107578704                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2128                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1048                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3486418                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  46228785                       # Number of branches committed
system.cpu0.commit.bw_lim_events              8127753                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4413                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      158283488                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           191912732                       # Number of instructions committed
system.cpu0.commit.committedOps             191913509                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1024456980                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.187332                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.036230                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    975004144     95.17%     95.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13082603      1.28%     96.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13560073      1.32%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2243626      0.22%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1621538      0.16%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       770777      0.08%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       707441      0.07%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      9339025      0.91%     99.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      8127753      0.79%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1024456980                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               14083                       # Number of function calls committed.
system.cpu0.commit.int_insts                191303080                       # Number of committed integer instructions.
system.cpu0.commit.loads                     57180258                       # Number of loads committed
system.cpu0.commit.membars                       1217                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1268      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133992660     69.82%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1123      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             300      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       57181250     29.80%     99.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        736593      0.38%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        191913509                       # Class of committed instruction
system.cpu0.commit.refs                      57917937                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  191912732                       # Number of Instructions Simulated
system.cpu0.committedOps                    191913509                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.464460                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.464460                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            867558234                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2706                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            62642244                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             369811050                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                39143642                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                118633376                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3487332                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 7607                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             17932146                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  107578704                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 70332206                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    970890776                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               690147                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     431144668                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                6979818                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.102583                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          72374005                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          72584708                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.411123                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1046754730                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.411889                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.794553                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               761408843     72.74%     72.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               177473043     16.95%     89.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                86765706      8.29%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6335983      0.61%     98.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13747893      1.31%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    4356      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1015020      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     603      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3283      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1046754730                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1944646                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3576617                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                59601885                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.402804                       # Inst execution rate
system.cpu0.iew.exec_refs                   235261312                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    753236                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              243647397                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             99960473                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3453                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1337200                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1147896                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          349009584                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            234508076                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2390774                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            422420692                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2309517                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            416977863                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3487332                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            421283657                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     16560576                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          104796                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          732                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          197                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           58                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     42780215                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       410217                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           197                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1621157                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1955460                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                238874037                       # num instructions consuming a value
system.cpu0.iew.wb_count                    260190216                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.705253                       # average fanout of values written-back
system.cpu0.iew.wb_producers                168466512                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.248108                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     261120034                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               514362679                       # number of integer regfile reads
system.cpu0.int_regfile_writes              200774679                       # number of integer regfile writes
system.cpu0.ipc                              0.183001                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.183001                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2008      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            188283507     44.32%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1439      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  318      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     44.32% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           235693701     55.48%     99.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             830173      0.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             424811465                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   29973180                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.070556                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1183858      3.95%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              28787311     96.04%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2010      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             454782318                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1931141281                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    260189899                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        506105523                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 349004817                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                424811465                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4767                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      157096078                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          4791078                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           354                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    127116507                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1046754730                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.405837                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.109606                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          867136629     82.84%     82.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           80362424      7.68%     90.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           34321607      3.28%     93.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15619003      1.49%     95.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           27665967      2.64%     97.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           15119119      1.44%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3840131      0.37%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1870231      0.18%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             819619      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1046754730                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.405084                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2096434                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          430322                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            99960473                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1147896                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1063                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1048699376                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7585566                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              702262486                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            144955557                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              26143397                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                47308013                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             152433093                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1000549                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            495115515                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             359326157                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          269133612                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                124673413                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                850263                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3487332                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            168889584                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               124178063                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       495115203                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        133902                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2449                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                105298490                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2424                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1366516903                       # The number of ROB reads
system.cpu0.rob.rob_writes                  722713057                       # The number of ROB writes
system.cpu0.timesIdled                          19882                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  740                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.943362                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               56431434                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            56463414                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2883376                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         80838708                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4121                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           7400                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3279                       # Number of indirect misses.
system.cpu1.branchPred.lookups               81578094                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          460                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           852                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2882409                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34037780                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6401515                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4112                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      120759539                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           141412344                       # Number of instructions committed
system.cpu1.commit.committedOps             141413604                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    782638482                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.180688                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.020536                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    746338729     95.36%     95.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9546805      1.22%     96.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9969276      1.27%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1591305      0.20%     98.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1354775      0.17%     98.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       530450      0.07%     98.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       468527      0.06%     98.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      6437100      0.82%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6401515      0.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    782638482                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                5932                       # Number of function calls committed.
system.cpu1.commit.int_insts                140803939                       # Number of committed integer instructions.
system.cpu1.commit.loads                     41905612                       # Number of loads committed
system.cpu1.commit.membars                       1816                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1816      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98874231     69.92%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            112      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             224      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       41906464     29.63%     99.55% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        630757      0.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        141413604                       # Class of committed instruction
system.cpu1.commit.refs                      42537221                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  141412344                       # Number of Instructions Simulated
system.cpu1.committedOps                    141413604                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.659514                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.659514                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            661530367                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1018                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            48055462                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             278664287                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                30277003                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 92234113                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2883062                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2824                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             13038614                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   81578094                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 53777579                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    741988039                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               629862                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     327627105                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5768058                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.101931                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          55091091                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          56435555                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.409367                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         799963159                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.409557                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.790704                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               582559384     72.82%     72.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               135356294     16.92%     89.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                65669248      8.21%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6671353      0.83%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 8658185      1.08%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    4181      0.00%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1043867      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      53      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     594      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           799963159                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         361998                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2961587                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44652423                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.387229                       # Inst execution rate
system.cpu1.iew.exec_refs                   169501197                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    652189                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              184966540                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             74842298                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              2779                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1298566                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1026880                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          261046743                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            168849008                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2072257                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            309909060                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1699515                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            319947851                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2883062                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            323023674                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     11896941                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           62812                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          657                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          170                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     32936686                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       395271                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           170                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1221083                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1740504                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                179545584                       # num instructions consuming a value
system.cpu1.iew.wb_count                    194579919                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.702666                       # average fanout of values written-back
system.cpu1.iew.wb_producers                126160526                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.243126                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     195360740                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               378888731                       # number of integer regfile reads
system.cpu1.int_regfile_writes              150060404                       # number of integer regfile writes
system.cpu1.ipc                              0.176694                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.176694                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2293      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            141320073     45.30%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 378      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  224      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           169954768     54.48%     99.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             703581      0.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             311981317                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   21223506                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.068028                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 936646      4.41%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              20286813     95.59%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   47      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             333202530                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1448943590                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    194579919                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        380680048                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 261041941                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                311981317                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               4802                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      119633139                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3794291                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           690                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     94923181                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    799963159                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.389995                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.091657                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          667816476     83.48%     83.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           59334810      7.42%     90.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           25307652      3.16%     94.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           11680130      1.46%     95.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           20082865      2.51%     98.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10584010      1.32%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3050884      0.38%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1416657      0.18%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             689675      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      799963159                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.389818                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1884341                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          440398                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            74842298                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1026880                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    477                       # number of misc regfile reads
system.cpu1.numCycles                       800325157                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   255846042                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              535046197                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            106747236                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              19330194                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36566122                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             117283348                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               776691                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            371739985                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             269713486                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          202022458                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 96142399                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                791235                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2883062                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            129266622                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                95275222                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       371739985                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         58757                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              2046                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 75657336                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          2000                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1038407978                       # The number of ROB reads
system.cpu1.rob.rob_writes                  541688368                       # The number of ROB writes
system.cpu1.timesIdled                           4303                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.963197                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               39297415                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            39311883                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2347924                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         56409789                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              3931                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           7630                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3699                       # Number of indirect misses.
system.cpu2.branchPred.lookups               57177032                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          534                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           799                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2346878                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  22654676                       # Number of branches committed
system.cpu2.commit.bw_lim_events              4636305                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           4003                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       86759185                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            94513438                       # Number of instructions committed
system.cpu2.commit.committedOps              94514679                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    534557389                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.176809                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.010282                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    509987891     95.40%     95.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6852789      1.28%     96.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6546114      1.22%     97.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1136938      0.21%     98.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       900990      0.17%     98.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       358736      0.07%     98.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       292614      0.05%     98.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      3845012      0.72%     99.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      4636305      0.87%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    534557389                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                5826                       # Number of function calls committed.
system.cpu2.commit.int_insts                 93905059                       # Number of committed integer instructions.
system.cpu2.commit.loads                     27491687                       # Number of loads committed
system.cpu2.commit.membars                       1787                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1787      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        66417570     70.27%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            112      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             224      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       27492486     29.09%     99.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        602500      0.64%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         94514679                       # Class of committed instruction
system.cpu2.commit.refs                      28094986                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   94513438                       # Number of Instructions Simulated
system.cpu2.committedOps                     94514679                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.795458                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.795458                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            445962950                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 1083                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            32732277                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             194666946                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                22494685                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 68117682                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2347632                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 2555                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              8451548                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   57177032                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 37987625                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    506011523                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               579281                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     232483494                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4697356                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.104386                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          39014284                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          39301346                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.424435                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         547374497                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.424731                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.809857                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               393968085     71.97%     71.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                95455838     17.44%     89.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                45927812      8.39%     97.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5125297      0.94%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 5790250      1.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    5813      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1100839      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      45      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     518      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           547374497                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         374161                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2420735                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                30185869                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.368347                       # Inst execution rate
system.cpu2.iew.exec_refs                   106018006                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    627987                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              133998624                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             51350944                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              2607                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1239937                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              978206                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          180350910                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            105390019                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1794741                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            201761578                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1189334                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            207819972                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2347632                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            209913149                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      7419753                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           44581                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          561                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          291                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     23859257                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       374907                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           291                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       956896                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1463839                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                122029171                       # num instructions consuming a value
system.cpu2.iew.wb_count                    131786886                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.695482                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 84869111                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.240597                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     132380513                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               248236707                       # number of integer regfile reads
system.cpu2.int_regfile_writes              101570854                       # number of integer regfile writes
system.cpu2.ipc                              0.172549                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.172549                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             2248      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             96467016     47.39%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 458      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  224      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     47.39% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           106413456     52.28%     99.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             672917      0.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             203556319                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   12644027                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.062116                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 611325      4.83%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      4.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              12032660     95.16%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   42      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             216198098                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         969836004                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    131786886                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        266187421                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 180346370                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                203556319                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               4540                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       85836231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2704842                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           537                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     68796600                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    547374497                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.371878                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.060384                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          459316119     83.91%     83.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           40650040      7.43%     91.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           16908680      3.09%     94.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7950812      1.45%     95.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           12773904      2.33%     98.21% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            6359904      1.16%     99.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2036847      0.37%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             905263      0.17%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             472928      0.09%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      547374497                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.371624                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1569268                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          435567                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            51350944                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             978206                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    461                       # number of misc regfile reads
system.cpu2.numCycles                       547748658                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   508421819                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              364272209                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             71259609                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              12779236                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                26955543                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              75283318                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               632241                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            257925013                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             187500841                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          140796142                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 70023603                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                778710                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2347632                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             83721087                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                69536533                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       257925013                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         54423                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              1996                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 47750738                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1951                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   711192452                       # The number of ROB reads
system.cpu2.rob.rob_writes                  375381292                       # The number of ROB writes
system.cpu2.timesIdled                           4163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.901967                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               25058736                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            25083326                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1856573                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         35899504                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              4225                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          10231                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6006                       # Number of indirect misses.
system.cpu3.branchPred.lookups               36677730                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          463                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           804                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1855134                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13912631                       # Number of branches committed
system.cpu3.commit.bw_lim_events              3089748                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           4035                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       58026236                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58105579                       # Number of instructions committed
system.cpu3.commit.committedOps              58106808                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    321041165                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.180995                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.017889                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    305452068     95.14%     95.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      4759588      1.48%     96.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3994931      1.24%     97.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       808494      0.25%     98.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       581990      0.18%     98.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       220639      0.07%     98.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       153212      0.05%     98.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1980495      0.62%     99.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      3089748      0.96%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    321041165                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                5924                       # Number of function calls committed.
system.cpu3.commit.int_insts                 57497385                       # Number of committed integer instructions.
system.cpu3.commit.loads                     16279601                       # Number of loads committed
system.cpu3.commit.membars                       1751                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1751      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        41244518     70.98%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            112      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             224      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       16280405     28.02%     99.00% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        579798      1.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         58106808                       # Class of committed instruction
system.cpu3.commit.refs                      16860203                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58105579                       # Number of Instructions Simulated
system.cpu3.committedOps                     58106808                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.685097                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.685097                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            259611340                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1489                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            20580577                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             126101435                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                16102922                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 47476950                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1855939                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3797                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              4920098                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   36677730                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 24734502                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    302601395                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               520211                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     151515833                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                3714756                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.111032                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          25508476                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          25062961                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.458672                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         329967249                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.459196                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.849345                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               231624245     70.20%     70.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                60441653     18.32%     88.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                29080123      8.81%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4462009      1.35%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 3307618      1.00%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    9806      0.00%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1041053      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     104      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     638      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           329967249                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         368627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1968294                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                19088560                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.363882                       # Inst execution rate
system.cpu3.iew.exec_refs                    58936921                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    606863                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               84686723                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             32286477                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              2705                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1235528                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              948887                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          115531754                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             58330058                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1585286                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            120203297                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                702145                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            112700790                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1855939                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            113910338                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      3865832                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           30885                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          456                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          325                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     16006876                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       368285                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           325                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       820539                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1147755                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 74745460                       # num instructions consuming a value
system.cpu3.iew.wb_count                     83144680                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.705003                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 52695767                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.251697                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      83617273                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               149110475                       # number of integer regfile reads
system.cpu3.int_regfile_writes               63926299                       # number of integer regfile writes
system.cpu3.ipc                              0.175898                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.175898                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             2242      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             61881802     50.81%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 681      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  224      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     50.81% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            59255363     48.65%     99.47% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             648271      0.53%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             121788583                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    6564759                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.053903                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 347130      5.29%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      5.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               6217581     94.71%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   48      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             128351100                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         581723474                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     83144680                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        172957006                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 115527171                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                121788583                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               4583                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       57424946                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1614300                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           548                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     45304921                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    329967249                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.369093                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.036661                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          274955956     83.33%     83.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26499630      8.03%     91.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           11194369      3.39%     94.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            4797699      1.45%     96.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7162523      2.17%     98.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            3380554      1.02%     99.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1178326      0.36%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             501236      0.15%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             296956      0.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      329967249                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.368681                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1660401                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          431028                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            32286477                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             948887                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    491                       # number of misc regfile reads
system.cpu3.numCycles                       330335876                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   725834131                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              213403293                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             43616616                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7232901                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                18993669                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              41904055                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               548881                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            165951499                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             121172968                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           91177723                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 48160782                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                826468                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1855939                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             47486583                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                47561107                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       165951499                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         66983                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              2126                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 26302793                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          2080                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   434081757                       # The number of ROB reads
system.cpu3.rob.rob_writes                  241209702                       # The number of ROB writes
system.cpu3.timesIdled                           4119                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     44532735                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      87271408                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3978493                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1709690                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     47987898                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     41494306                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     97472300                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       43203996                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 528142471000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           44441129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       799580                       # Transaction distribution
system.membus.trans_dist::WritebackClean          184                       # Transaction distribution
system.membus.trans_dist::CleanEvict         41947274                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            23460                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1712                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58068                       # Transaction distribution
system.membus.trans_dist::ReadExResp            57908                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      44441130                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    131770445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              131770445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2899123264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2899123264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             8142                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          44524370                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                44524370    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            44524370                       # Request fanout histogram
system.membus.respLayer1.occupancy       232857882277                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        106161914545                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                578                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          290                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    876787196.551724                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1993662772.474006                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          290    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   6703586500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            290                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   273874184000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 254268287000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 528142471000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     37983046                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        37983046                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     37983046                       # number of overall hits
system.cpu2.icache.overall_hits::total       37983046                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4579                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4579                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4579                       # number of overall misses
system.cpu2.icache.overall_misses::total         4579                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    325369999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    325369999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    325369999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    325369999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     37987625                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     37987625                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     37987625                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     37987625                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000121                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000121                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000121                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000121                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 71056.999126                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 71056.999126                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 71056.999126                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 71056.999126                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          519                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    86.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         4043                       # number of writebacks
system.cpu2.icache.writebacks::total             4043                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          536                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          536                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          536                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          536                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         4043                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4043                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         4043                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4043                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    295286499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    295286499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    295286499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    295286499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 73036.482562                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 73036.482562                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 73036.482562                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 73036.482562                       # average overall mshr miss latency
system.cpu2.icache.replacements                  4043                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     37983046                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       37983046                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4579                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4579                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    325369999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    325369999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     37987625                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     37987625                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000121                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000121                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 71056.999126                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 71056.999126                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          536                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          536                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         4043                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4043                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    295286499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    295286499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 73036.482562                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 73036.482562                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 528142471000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           38036999                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4075                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          9334.232883                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         75979293                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        75979293                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 528142471000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     26258612                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        26258612                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     26258612                       # number of overall hits
system.cpu2.dcache.overall_hits::total       26258612                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     13615038                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      13615038                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     13615038                       # number of overall misses
system.cpu2.dcache.overall_misses::total     13615038                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1212601649579                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1212601649579                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1212601649579                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1212601649579                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     39873650                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     39873650                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     39873650                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     39873650                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.341455                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.341455                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.341455                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.341455                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 89063.405448                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 89063.405448                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 89063.405448                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 89063.405448                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    400410412                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         4894                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          7559469                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             87                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    52.968061                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    56.252874                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9222655                       # number of writebacks
system.cpu2.dcache.writebacks::total          9222655                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4379404                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4379404                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4379404                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4379404                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      9235634                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9235634                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      9235634                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9235634                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 948320715091                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 948320715091                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 948320715091                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 948320715091                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.231622                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.231622                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.231622                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.231622                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 102680.629732                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 102680.629732                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 102680.629732                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 102680.629732                       # average overall mshr miss latency
system.cpu2.dcache.replacements               9222626                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     25860505                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       25860505                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     13411601                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     13411601                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1193572927500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1193572927500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     39272106                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     39272106                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.341505                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.341505                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 88995.558957                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 88995.558957                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4196124                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4196124                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      9215477                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9215477                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 946448808000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 946448808000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.234657                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.234657                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 102702.096484                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 102702.096484                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       398107                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        398107                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       203437                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       203437                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  19028722079                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  19028722079                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       601544                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       601544                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.338191                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.338191                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 93536.190953                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 93536.190953                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       183280                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       183280                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        20157                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        20157                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1871907091                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1871907091                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.033509                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.033509                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 92866.353674                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 92866.353674                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          898                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          898                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          366                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          366                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     13491500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     13491500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         1264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.289557                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.289557                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 36862.021858                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 36862.021858                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          192                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          192                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          174                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          174                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2128500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2128500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.137658                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.137658                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12232.758621                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12232.758621                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          488                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          488                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          431                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          431                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      3729000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      3729000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          919                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          919                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.468988                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.468988                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8651.972158                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8651.972158                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          431                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          431                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      3344000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      3344000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.468988                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.468988                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7758.700696                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7758.700696                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1415500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1415500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1369500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1369500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          250                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            250                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          549                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          549                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      3080500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      3080500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          799                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          799                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.687109                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.687109                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  5611.111111                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  5611.111111                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          549                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          549                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      2531500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      2531500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.687109                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.687109                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  4611.111111                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  4611.111111                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 528142471000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.406134                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           35501051                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9230347                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             3.846123                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.406134                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.918942                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.918942                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         88983582                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        88983582                       # Number of data accesses
system.cpu3.numPwrStateTransitions                596                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    1213962147.157191                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2831312916.672703                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   9630625500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   165167789000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 362974682000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 528142471000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     24729761                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        24729761                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     24729761                       # number of overall hits
system.cpu3.icache.overall_hits::total       24729761                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         4741                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4741                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         4741                       # number of overall misses
system.cpu3.icache.overall_misses::total         4741                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    337383000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    337383000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    337383000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    337383000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     24734502                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     24734502                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     24734502                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     24734502                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000192                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000192                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000192                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000192                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 71162.834845                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 71162.834845                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 71162.834845                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 71162.834845                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          455                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   227.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         4151                       # number of writebacks
system.cpu3.icache.writebacks::total             4151                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          590                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          590                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          590                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          590                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         4151                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4151                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         4151                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         4151                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    302450500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    302450500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    302450500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    302450500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000168                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000168                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000168                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000168                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 72862.081426                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 72862.081426                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 72862.081426                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 72862.081426                       # average overall mshr miss latency
system.cpu3.icache.replacements                  4151                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     24729761                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       24729761                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         4741                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4741                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    337383000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    337383000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     24734502                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     24734502                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000192                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000192                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 71162.834845                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 71162.834845                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          590                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          590                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         4151                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4151                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    302450500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    302450500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000168                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000168                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 72862.081426                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 72862.081426                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 528142471000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           24771885                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4183                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          5922.038011                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         49473155                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        49473155                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 528142471000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     16537084                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16537084                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     16537084                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16537084                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      8006602                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       8006602                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      8006602                       # number of overall misses
system.cpu3.dcache.overall_misses::total      8006602                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 730063070182                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 730063070182                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 730063070182                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 730063070182                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     24543686                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     24543686                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     24543686                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     24543686                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.326218                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.326218                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.326218                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.326218                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 91182.635303                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 91182.635303                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 91182.635303                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 91182.635303                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    221115421                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        29654                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          3949602                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            446                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    55.984229                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    66.488789                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      5104513                       # number of writebacks
system.cpu3.dcache.writebacks::total          5104513                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2890422                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2890422                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2890422                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2890422                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      5116180                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      5116180                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      5116180                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      5116180                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 543501472685                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 543501472685                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 543501472685                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 543501472685                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.208452                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.208452                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.208452                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.208452                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 106231.890333                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 106231.890333                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 106231.890333                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 106231.890333                       # average overall mshr miss latency
system.cpu3.dcache.replacements               5104485                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     16160562                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       16160562                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      7804315                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      7804315                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 710233320500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 710233320500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     23964877                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     23964877                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.325656                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.325656                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 91005.209362                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 91005.209362                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2707649                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2707649                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      5096666                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      5096666                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 541569333500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 541569333500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.212672                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.212672                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 106259.529955                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106259.529955                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       376522                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        376522                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       202287                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       202287                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  19829749682                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  19829749682                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       578809                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       578809                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.349488                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.349488                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 98027.800511                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 98027.800511                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       182773                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       182773                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19514                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19514                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1932139185                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1932139185                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.033714                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.033714                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 99012.974531                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 99012.974531                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          953                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          953                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          369                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          369                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     17739500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     17739500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         1322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.279123                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.279123                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 48074.525745                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 48074.525745                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          192                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          192                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          177                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          177                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2871000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2871000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.133888                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.133888                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 16220.338983                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16220.338983                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          575                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          575                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          401                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          401                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      3216500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      3216500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          976                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          976                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.410861                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.410861                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8021.197007                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8021.197007                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          397                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          397                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      2870500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2870500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.406762                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.406762                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7230.478589                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7230.478589                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1671000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1671000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1620000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1620000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          314                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            314                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          490                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          490                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      2727000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      2727000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          804                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          804                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.609453                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.609453                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  5565.306122                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  5565.306122                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            4                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          486                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          486                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      2237000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      2237000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.604478                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.604478                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  4602.880658                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  4602.880658                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 528142471000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.012045                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           21659046                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          5111489                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.237326                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.012045                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.875376                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.875376                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         54205036                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        54205036                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 46                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           23                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    164904108.695652                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   111427437.614122                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        49000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    245174500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             23                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   524349676500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3792794500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 528142471000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     70312084                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        70312084                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     70312084                       # number of overall hits
system.cpu0.icache.overall_hits::total       70312084                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        20122                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         20122                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        20122                       # number of overall misses
system.cpu0.icache.overall_misses::total        20122                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1532046000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1532046000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1532046000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1532046000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     70332206                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     70332206                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     70332206                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     70332206                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000286                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000286                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000286                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000286                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76137.859060                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76137.859060                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76137.859060                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76137.859060                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1155                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.423077                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        18413                       # number of writebacks
system.cpu0.icache.writebacks::total            18413                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1709                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1709                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1709                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1709                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        18413                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18413                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        18413                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18413                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1409178000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1409178000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1409178000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1409178000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000262                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000262                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000262                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000262                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76531.689567                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76531.689567                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76531.689567                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76531.689567                       # average overall mshr miss latency
system.cpu0.icache.replacements                 18413                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     70312084                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       70312084                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        20122                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        20122                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1532046000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1532046000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     70332206                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     70332206                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000286                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000286                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76137.859060                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76137.859060                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1709                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1709                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        18413                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18413                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1409178000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1409178000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000262                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000262                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76531.689567                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76531.689567                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 528142471000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           70330809                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            18445                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3813.001301                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        140682825                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       140682825                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 528142471000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     51653503                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        51653503                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     51653503                       # number of overall hits
system.cpu0.dcache.overall_hits::total       51653503                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28300561                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28300561                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28300561                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28300561                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2318019846809                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2318019846809                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2318019846809                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2318019846809                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     79954064                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     79954064                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     79954064                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     79954064                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.353960                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.353960                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.353960                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.353960                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81907.204836                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81907.204836                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81907.204836                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81907.204836                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    796380330                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         5454                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         16855043                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            100                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.248787                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    54.540000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19945757                       # number of writebacks
system.cpu0.dcache.writebacks::total         19945757                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8341477                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8341477                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8341477                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8341477                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19959084                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19959084                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19959084                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19959084                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1863047659190                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1863047659190                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1863047659190                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1863047659190                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.249632                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.249632                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.249632                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.249632                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 93343.344774                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93343.344774                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 93343.344774                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93343.344774                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19945713                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     51141388                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       51141388                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     28077402                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     28077402                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2297269935500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2297269935500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     79218790                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     79218790                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.354429                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.354429                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 81819.177412                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81819.177412                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8147357                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8147357                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19930045                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19930045                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1860606130500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1860606130500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.251582                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.251582                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 93356.845431                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93356.845431                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       512115                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        512115                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       223159                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       223159                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  20749911309                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  20749911309                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       735274                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       735274                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.303505                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.303505                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 92982.632603                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 92982.632603                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       194120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       194120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        29039                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        29039                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2441528690                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2441528690                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039494                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039494                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84077.574641                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84077.574641                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1028                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1028                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          584                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          584                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     13408000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     13408000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.362283                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.362283                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 22958.904110                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 22958.904110                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          561                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          561                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           23                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           23                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       266000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       266000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014268                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014268                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11565.217391                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11565.217391                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          673                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          673                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          673                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          673                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      7945000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7945000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1346                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1346                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11805.349183                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11805.349183                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          669                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          669                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7279000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7279000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.497028                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.497028                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10880.418535                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10880.418535                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        19000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        19000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          849                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            849                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          199                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          199                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       873000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       873000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1048                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1048                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.189885                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.189885                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4386.934673                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4386.934673                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          198                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          198                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       674000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       674000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.188931                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.188931                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3404.040404                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3404.040404                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 528142471000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.981619                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           71620698                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19950741                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.589877                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.981619                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999426                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999426                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        179866849                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       179866849                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 528142471000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1995                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1597260                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1212                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1165375                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 872                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              807109                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1029                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              466343                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4041195                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1995                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1597260                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1212                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1165375                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                872                       # number of overall hits
system.l2.overall_hits::.cpu2.data             807109                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1029                       # number of overall hits
system.l2.overall_hits::.cpu3.data             466343                       # number of overall hits
system.l2.overall_hits::total                 4041195                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             16418                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          18343025                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3125                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13233316                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3171                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           8410057                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3122                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           4633061                       # number of demand (read+write) misses
system.l2.demand_misses::total               44645295                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            16418                       # number of overall misses
system.l2.overall_misses::.cpu0.data         18343025                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3125                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13233316                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3171                       # number of overall misses
system.l2.overall_misses::.cpu2.data          8410057                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3122                       # number of overall misses
system.l2.overall_misses::.cpu3.data          4633061                       # number of overall misses
system.l2.overall_misses::total              44645295                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1356978500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1804518442494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    267976000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1372729198989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    278038000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 920260511494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    283133500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 527743863990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4627438142967                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1356978500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1804518442494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    267976000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1372729198989                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    278038000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 920260511494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    283133500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 527743863990                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4627438142967                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           18413                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19940285                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4337                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14398691                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            4043                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         9217166                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            4151                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         5099404                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             48686490                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          18413                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19940285                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4337                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14398691                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           4043                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        9217166                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           4151                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        5099404                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            48686490                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.891653                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.919898                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.720544                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.919064                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.784319                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.912434                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.752108                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.908550                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.916996                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.891653                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.919898                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.720544                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.919064                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.784319                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.912434                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.752108                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.908550                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.916996                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82651.875990                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98376.273406                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85752.320000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103732.820934                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 87681.488489                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 109423.813833                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90689.782191                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 113908.248562                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103648.954340                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82651.875990                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98376.273406                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85752.320000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103732.820934                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 87681.488489                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 109423.813833                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90689.782191                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 113908.248562                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103648.954340                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              799558                       # number of writebacks
system.l2.writebacks::total                    799558                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          39511                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            561                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          43638                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            656                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          37554                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            374                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          23861                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              146189                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         39511                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           561                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         43638                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           656                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         37554                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           374                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         23861                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             146189                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        16384                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     18303514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2564                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13189678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      8372503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      4609200                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          44499106                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        16384                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     18303514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2564                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13189678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      8372503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      4609200                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         44499106                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1191535002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1619162046164                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    206371000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1238250417190                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    209845500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 834264528154                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    230168000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 480143705649                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 4173658616659                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1191535002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1619162046164                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    206371000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1238250417190                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    209845500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 834264528154                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    230168000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 480143705649                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4173658616659                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.889806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.917916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.591192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.916033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.622063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.908360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.662009                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.903870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.913993                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.889806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.917916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.591192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.916033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.622063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.908360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.662009                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.903870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.913993                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72725.525024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88461.813735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80487.909516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93880.261307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83437.574553                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 99643.383604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83758.369723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104170.724995                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93791.965543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72725.525024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88461.813735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80487.909516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93880.261307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83437.574553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 99643.383604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83758.369723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104170.724995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93791.965543                       # average overall mshr miss latency
system.l2.replacements                       85922337                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       919672                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           919672                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           23                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             23                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       919695                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       919695                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000025                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000025                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           23                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           23                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000025                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000025                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     44619346                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         44619346                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          184                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            184                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     44619530                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     44619530                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          184                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          184                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data            1370                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             627                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             544                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             461                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3002                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          5612                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4070                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          3822                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3407                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              16911                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     47030500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     29977500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     28482000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     23253000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    128743000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         6982                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4697                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4366                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         3868                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            19913                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.803781                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.866511                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.875401                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.880817                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.849244                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8380.345688                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7365.479115                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  7452.119309                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  6825.066041                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7612.973804                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          125                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          125                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          142                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          100                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             492                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         5487                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3945                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         3680                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3307                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         16419                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    115577499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     84627499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     79583499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     69992000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    349780497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.785878                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.839898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.842877                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.854964                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.824537                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21063.878075                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21451.837516                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21625.950815                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 21164.801935                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21303.398319                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 47                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          173                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           43                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           70                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           57                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              343                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        70500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       118500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       254000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          199                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           47                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           79                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            390                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.869347                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.914894                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.886076                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.876923                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.879487                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1511.627907                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  1007.142857                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  2078.947368                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   740.524781                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          173                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           42                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           69                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           56                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          340                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3490000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       850500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      1396000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1130500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      6867000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.869347                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.893617                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.873418                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.861538                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.871795                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20173.410405                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20231.884058                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20187.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20197.058824                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             2374                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1369                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             1097                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             1039                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5879                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          18024                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          13294                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          13271                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          13255                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               57844                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2152380000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1719592500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1687213000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1765275000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7324460500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        20398                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        14663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        14368                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        14294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             63723                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.883616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.906636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.923650                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.927312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.907741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 119417.443409                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 129351.023018                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 127135.332680                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 133178.046020                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 126624.377636                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               12                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        18020                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        13291                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        13268                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        13253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          57832                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1972056000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1586597500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1554503000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1632724501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6745881001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.883420                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.906431                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.923441                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.927172                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.907553                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 109437.069922                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 119373.824392                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 117161.817908                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 123196.597072                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116646.164770                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1995                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1212                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           872                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1029                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5108                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        16418                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3125                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3171                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            25836                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1356978500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    267976000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    278038000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    283133500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2186126000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        18413                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         4043                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         4151                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          30944                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.891653                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.720544                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.784319                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.752108                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.834928                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82651.875990                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85752.320000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 87681.488489                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90689.782191                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84615.497755                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          561                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          656                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          374                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1625                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        16384                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2564                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2515                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2748                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        24211                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1191535002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    206371000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    209845500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    230168000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1837919502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.889806                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.591192                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.622063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.662009                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.782413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72725.525024                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80487.909516                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83437.574553                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83758.369723                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75912.581141                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1594886                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1164006                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       806012                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       465304                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4030208                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     18325001                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     13220022                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      8396786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      4619806                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        44561615                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1802366062494                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1371009606489                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 918573298494                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 525978588990                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4617927556467                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19919887                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14384028                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      9202798                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      5085110                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      48591823                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.919935                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.919076                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.912417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.908497                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.917060                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98355.577852                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103707.059375                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 109395.821031                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 113852.960274                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103630.165928                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        39507                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        43635                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        37551                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        23859                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       144552                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     18285494                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     13176387                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      8359235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      4595947                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     44417063                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1617189990164                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1236663819690                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 832710025154                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 478510981148                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 4165074816156                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.917952                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.916043                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.908336                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.903805                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.914085                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88441.143026                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93854.545991                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 99615.577879                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 104115.861464                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93771.954624                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 528142471000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    94087221                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  85922401                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.095026                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.950294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.020472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.198919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.290104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.010622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        4.192044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.012785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.314556                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.577348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.206233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.113908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.065501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.036165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 839890809                       # Number of tag accesses
system.l2.tags.data_accesses                839890809                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 528142471000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1048512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1171423616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        164096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     844137856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        160960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     535839360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        175872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     294988096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2847938368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1048512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       164096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       160960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       175872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1549440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     51173120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        51173120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          16383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       18303494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13189654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        8372490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2748                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        4609189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            44499037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       799580                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             799580                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1985282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2218006845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           310704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1598314664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           304766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1014573509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           333001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        558538864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5392367636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1985282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       310704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       304766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       333001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2933754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       96892643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             96892643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       96892643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1985282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2218006845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          310704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1598314664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          304766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1014573509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          333001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       558538864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5489260280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    793661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     16384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  18240204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  13150300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   8347002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   4591909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018562327750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49555                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49555                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            68740671                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             747925                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    44499038                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     799764                       # Number of write requests accepted
system.mem_ctrls.readBursts                  44499038                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   799764                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 145412                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6103                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2064703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2176355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2532980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2738410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3350790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3229374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4753972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4705933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2314177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2475361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2137912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3213815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2418710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1901965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2008140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2331029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             35748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             44298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             89082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             96683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            52019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            53864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34920                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1495965469941                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               221768130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2327595957441                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33728.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52478.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 31148180                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  687327                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              44499038                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               799764                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2866724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4185818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5117241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 5607289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 4567410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 5055649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5307882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4111645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2966880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1991716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1267670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 781348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 320154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 145417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  45002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  15778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  52134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  53727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  54114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  54353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  54578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  55718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  52766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  51994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     13311768                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.057966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.762701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.737646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6100980     45.83%     45.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3658740     27.49%     73.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1328026      9.98%     83.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       633731      4.76%     88.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       366832      2.76%     90.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       238160      1.79%     92.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       170975      1.28%     93.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       129232      0.97%     94.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       685092      5.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     13311768                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     895.036565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    129.767085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15565.835441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        49286     99.46%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535          252      0.51%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::819200-851967           16      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49555                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.015518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.014538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.186146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            49148     99.18%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              146      0.29%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              176      0.36%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               70      0.14%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49555                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2838632064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9306368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                50793536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2847938432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             51184896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5374.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        96.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5392.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     96.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        42.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    41.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  528142608500                       # Total gap between requests
system.mem_ctrls.avgGap                      11659.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1167373056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       164096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    841619200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       160960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    534208128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       175872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    293882176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     50793536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1985403.669609445147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2210337399.659721851349                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 310704.041069251543                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1593545768.827214717865                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 304766.249332748703                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1011484887.758629083633                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 333001.054936935776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 556444883.979042887688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 96173928.038444012403                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        16384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     18303494                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2564                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13189654                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2515                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      8372490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2748                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      4609189                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       799764                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    512837750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 860347005232                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     98465500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 690978361986                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    104045000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 486684349980                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    114790250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 288756101743                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13186328030250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31301.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47004.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38403.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52387.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41369.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     58128.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41772.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     62647.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16487773.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          41489454720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          22052175750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        134239918260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1945922040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41691031200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     239007556140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1537188000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       481963246110                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        912.562940                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2075331250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17635800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 508431339750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          53556568800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          28465983810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        182444971380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2196925740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41691031200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     239254884270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1328911680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       548939276880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1039.377265                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1548818000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17635800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 508957853000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                650                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          326                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    392576857.361963                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   944409070.078361                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          326    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3421295500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            326                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   400162415500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 127980055500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 528142471000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     53772707                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        53772707                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     53772707                       # number of overall hits
system.cpu1.icache.overall_hits::total       53772707                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4872                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4872                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4872                       # number of overall misses
system.cpu1.icache.overall_misses::total         4872                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    321873500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    321873500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    321873500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    321873500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     53777579                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     53777579                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     53777579                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     53777579                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000091                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000091                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000091                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000091                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 66065.989327                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66065.989327                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 66065.989327                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66065.989327                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          133                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    26.600000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4337                       # number of writebacks
system.cpu1.icache.writebacks::total             4337                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          535                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          535                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          535                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          535                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4337                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4337                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4337                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4337                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    289587000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    289587000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    289587000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    289587000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000081                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000081                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000081                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000081                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66771.270463                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66771.270463                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66771.270463                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66771.270463                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4337                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     53772707                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       53772707                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4872                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4872                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    321873500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    321873500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     53777579                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     53777579                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000091                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000091                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 66065.989327                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66065.989327                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          535                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          535                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4337                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4337                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    289587000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    289587000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000081                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000081                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66771.270463                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66771.270463                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 528142471000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           53814325                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4369                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         12317.309453                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        107559495                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       107559495                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 528142471000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38793873                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38793873                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38793873                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38793873                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     20740224                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      20740224                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     20740224                       # number of overall misses
system.cpu1.dcache.overall_misses::total     20740224                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1780147261941                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1780147261941                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1780147261941                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1780147261941                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     59534097                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     59534097                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     59534097                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     59534097                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.348376                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.348376                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.348376                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.348376                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85830.667110                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85830.667110                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85830.667110                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85830.667110                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    604879774                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         5144                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         12104006                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            122                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.973519                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    42.163934                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14404617                       # number of writebacks
system.cpu1.dcache.writebacks::total         14404617                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6322795                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6322795                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6322795                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6322795                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14417429                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14417429                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14417429                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14417429                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1415275386949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1415275386949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1415275386949                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1415275386949                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.242171                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.242171                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.242171                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.242171                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98164.200216                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98164.200216                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98164.200216                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98164.200216                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14404580                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     38369783                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38369783                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     20534524                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     20534524                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1760767908500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1760767908500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58904307                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58904307                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.348608                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.348608                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85746.711660                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85746.711660                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6137775                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6137775                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14396749                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14396749                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1413355055000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1413355055000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.244409                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.244409                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98171.820249                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98171.820249                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       424090                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        424090                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       205700                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       205700                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  19379353441                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  19379353441                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       629790                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       629790                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.326617                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.326617                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 94211.732820                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 94211.732820                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       185020                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       185020                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        20680                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        20680                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1920331949                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1920331949                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.032836                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.032836                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 92859.378578                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 92859.378578                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         1028                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1028                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          276                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          276                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     10056500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     10056500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.211656                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.211656                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36436.594203                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36436.594203                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          131                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          131                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          145                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          145                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1567500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1567500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.111196                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.111196                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10810.344828                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10810.344828                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          534                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          534                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          425                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          425                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2813000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2813000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          959                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          959                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.443170                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.443170                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6618.823529                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6618.823529                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          422                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          422                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2448000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2448000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.440042                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.440042                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5800.947867                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5800.947867                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1947000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1947000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1890000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1890000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          251                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            251                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          601                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          601                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      3268000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      3268000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          852                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          852                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.705399                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.705399                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5437.603993                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5437.603993                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          600                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          600                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      2667000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      2667000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.704225                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.704225                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data         4445                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total         4445                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 528142471000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.948062                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           53217663                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14411957                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.692605                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.948062                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998377                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998377                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        133486352                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       133486352                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 528142471000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48670416                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1719253                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47788767                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        85122830                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           26523                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1762                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          28285                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          157                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          157                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            64924                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           64924                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         30944                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     48639472                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        55239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59853236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43226716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        12129                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     27681114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     15325139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             146179037                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2356864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2552706496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       555136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1843411264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       517504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1180148160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       531328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    653050176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6233276928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        85979377                       # Total snoops (count)
system.tol2bus.snoopTraffic                  54308160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        134686213                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.366196                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.530580                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               88240408     65.52%     65.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1               43984739     32.66%     98.17% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2083771      1.55%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 339937      0.25%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  37299      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     59      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          134686213                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        97444694834                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       13878835951                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6395739                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        7688853242                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6417528                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29964422779                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27651423                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21657605384                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6792332                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
