Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_51_behav xil_defaultlib.testbench_51 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_alu_sv_89769315
Compiling package xil_defaultlib.SLC3_TYPES
Compiling module xil_defaultlib.sync_debounce
Compiling module xil_defaultlib.sync_flop
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux_pc
Compiling module xil_defaultlib.muxgate
Compiling module xil_defaultlib.mux2(DATA_WIDTH=3)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sext(STARTING_WIDTH=5)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.sext(STARTING_WIDTH=11)
Compiling module xil_defaultlib.sext(STARTING_WIDTH=9)
Compiling module xil_defaultlib.sext(STARTING_WIDTH=6)
Compiling module xil_defaultlib.aru
Compiling module xil_defaultlib.ben_logic
Compiling module xil_defaultlib.load_reg(DATA_WIDTH=16)
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.nibble_to_hex
Compiling module xil_defaultlib.hex_driver_default
Compiling module xil_defaultlib.cpu_to_io
Compiling module xil_defaultlib.slc3
Compiling module xil_defaultlib.test_memory
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.processor_top_default
Compiling module xil_defaultlib.testbench_51
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_51_behav
