#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Feb 26 16:01:03 2017
# Process ID: 6844
# Current directory: H:/Xilinxprojects/project_newawg/project_newawg.runs/synth_1
# Command line: vivado.exe -log knight_rider.vds -mode batch -messageDb vivado.pb -notrace -source knight_rider.tcl
# Log file: H:/Xilinxprojects/project_newawg/project_newawg.runs/synth_1/knight_rider.vds
# Journal file: H:/Xilinxprojects/project_newawg/project_newawg.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source knight_rider.tcl -notrace
Command: synth_design -top knight_rider -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5216 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 297.484 ; gain = 88.824
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'knight_rider' [H:/Xilinxprojects/project_newawg/project_newawg.srcs/sources_1/new/mainfile.vhd:10]
INFO: [Synth 8-3491] module 'counter' declared at 'H:/Xilinxprojects/project_newawg/project_newawg.srcs/sources_1/new/counter_general.vhd:4' bound to instance 'rate_counter' of component 'counter' [H:/Xilinxprojects/project_newawg/project_newawg.srcs/sources_1/new/mainfile.vhd:40]
INFO: [Synth 8-638] synthesizing module 'counter' [H:/Xilinxprojects/project_newawg/project_newawg.srcs/sources_1/new/counter_general.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [H:/Xilinxprojects/project_newawg/project_newawg.srcs/sources_1/new/counter_general.vhd:11]
INFO: [Synth 8-3491] module 'counter' declared at 'H:/Xilinxprojects/project_newawg/project_newawg.srcs/sources_1/new/counter_general.vhd:4' bound to instance 'addr_counter' of component 'counter' [H:/Xilinxprojects/project_newawg/project_newawg.srcs/sources_1/new/mainfile.vhd:48]
INFO: [Synth 8-3491] module 'memory_01' declared at 'H:/Xilinxprojects/project_newawg/project_newawg.srcs/sources_1/new/memory.vhd:6' bound to instance 'led_rom' of component 'memory_01' [H:/Xilinxprojects/project_newawg/project_newawg.srcs/sources_1/new/mainfile.vhd:53]
INFO: [Synth 8-638] synthesizing module 'memory_01' [H:/Xilinxprojects/project_newawg/project_newawg.srcs/sources_1/new/memory.vhd:18]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory_01' (2#1) [H:/Xilinxprojects/project_newawg/project_newawg.srcs/sources_1/new/memory.vhd:18]
ERROR: [Synth 8-549] port width mismatch for port 'ADDR': port width = 8, actual width = 16 [H:/Xilinxprojects/project_newawg/project_newawg.srcs/sources_1/new/mainfile.vhd:53]
ERROR: [Synth 8-285] failed synthesizing module 'knight_rider' [H:/Xilinxprojects/project_newawg/project_newawg.srcs/sources_1/new/mainfile.vhd:10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 333.938 ; gain = 125.277
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 16:01:11 2017...
