// Seed: 1826865820
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_7 = 1 & -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd4
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_5,
      id_13,
      id_5
  );
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire _id_3;
  input wire id_2;
  output wire id_1;
  logic [id_3 : 1] id_14;
endmodule
