#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a13110 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a132a0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1a20d20 .functor NOT 1, L_0x1a4ce70, C4<0>, C4<0>, C4<0>;
L_0x1a4cbd0 .functor XOR 1, L_0x1a4ca70, L_0x1a4cb30, C4<0>, C4<0>;
L_0x1a4cd60 .functor XOR 1, L_0x1a4cbd0, L_0x1a4cc90, C4<0>, C4<0>;
v0x1a48030_0 .net *"_ivl_10", 0 0, L_0x1a4cc90;  1 drivers
v0x1a48130_0 .net *"_ivl_12", 0 0, L_0x1a4cd60;  1 drivers
v0x1a48210_0 .net *"_ivl_2", 0 0, L_0x1a49fe0;  1 drivers
v0x1a482d0_0 .net *"_ivl_4", 0 0, L_0x1a4ca70;  1 drivers
v0x1a483b0_0 .net *"_ivl_6", 0 0, L_0x1a4cb30;  1 drivers
v0x1a484e0_0 .net *"_ivl_8", 0 0, L_0x1a4cbd0;  1 drivers
v0x1a485c0_0 .net "a", 0 0, v0x1a44630_0;  1 drivers
v0x1a48660_0 .net "b", 0 0, v0x1a446d0_0;  1 drivers
v0x1a48700_0 .net "c", 0 0, v0x1a44770_0;  1 drivers
v0x1a487a0_0 .var "clk", 0 0;
v0x1a48840_0 .net "d", 0 0, v0x1a448b0_0;  1 drivers
v0x1a488e0_0 .net "q_dut", 0 0, L_0x1a4c910;  1 drivers
v0x1a48980_0 .net "q_ref", 0 0, L_0x1a49020;  1 drivers
v0x1a48a20_0 .var/2u "stats1", 159 0;
v0x1a48ac0_0 .var/2u "strobe", 0 0;
v0x1a48b60_0 .net "tb_match", 0 0, L_0x1a4ce70;  1 drivers
v0x1a48c20_0 .net "tb_mismatch", 0 0, L_0x1a20d20;  1 drivers
v0x1a48ce0_0 .net "wavedrom_enable", 0 0, v0x1a449a0_0;  1 drivers
v0x1a48d80_0 .net "wavedrom_title", 511 0, v0x1a44a40_0;  1 drivers
L_0x1a49fe0 .concat [ 1 0 0 0], L_0x1a49020;
L_0x1a4ca70 .concat [ 1 0 0 0], L_0x1a49020;
L_0x1a4cb30 .concat [ 1 0 0 0], L_0x1a4c910;
L_0x1a4cc90 .concat [ 1 0 0 0], L_0x1a49020;
L_0x1a4ce70 .cmp/eeq 1, L_0x1a49fe0, L_0x1a4cd60;
S_0x1a13430 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1a132a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x19feea0 .functor NOT 1, v0x1a44630_0, C4<0>, C4<0>, C4<0>;
L_0x1a13b90 .functor XOR 1, L_0x19feea0, v0x1a446d0_0, C4<0>, C4<0>;
L_0x1a20d90 .functor XOR 1, L_0x1a13b90, v0x1a44770_0, C4<0>, C4<0>;
L_0x1a49020 .functor XOR 1, L_0x1a20d90, v0x1a448b0_0, C4<0>, C4<0>;
v0x1a20f90_0 .net *"_ivl_0", 0 0, L_0x19feea0;  1 drivers
v0x1a21030_0 .net *"_ivl_2", 0 0, L_0x1a13b90;  1 drivers
v0x19feff0_0 .net *"_ivl_4", 0 0, L_0x1a20d90;  1 drivers
v0x19ff090_0 .net "a", 0 0, v0x1a44630_0;  alias, 1 drivers
v0x1a439f0_0 .net "b", 0 0, v0x1a446d0_0;  alias, 1 drivers
v0x1a43b00_0 .net "c", 0 0, v0x1a44770_0;  alias, 1 drivers
v0x1a43bc0_0 .net "d", 0 0, v0x1a448b0_0;  alias, 1 drivers
v0x1a43c80_0 .net "q", 0 0, L_0x1a49020;  alias, 1 drivers
S_0x1a43de0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1a132a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1a44630_0 .var "a", 0 0;
v0x1a446d0_0 .var "b", 0 0;
v0x1a44770_0 .var "c", 0 0;
v0x1a44810_0 .net "clk", 0 0, v0x1a487a0_0;  1 drivers
v0x1a448b0_0 .var "d", 0 0;
v0x1a449a0_0 .var "wavedrom_enable", 0 0;
v0x1a44a40_0 .var "wavedrom_title", 511 0;
E_0x1a0e070/0 .event negedge, v0x1a44810_0;
E_0x1a0e070/1 .event posedge, v0x1a44810_0;
E_0x1a0e070 .event/or E_0x1a0e070/0, E_0x1a0e070/1;
E_0x1a0e2c0 .event posedge, v0x1a44810_0;
E_0x19f79f0 .event negedge, v0x1a44810_0;
S_0x1a44130 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1a43de0;
 .timescale -12 -12;
v0x1a44330_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a44430 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1a43de0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a44ba0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1a132a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1a49150 .functor NOT 1, v0x1a44630_0, C4<0>, C4<0>, C4<0>;
L_0x1a491c0 .functor NOT 1, v0x1a446d0_0, C4<0>, C4<0>, C4<0>;
L_0x1a49250 .functor AND 1, L_0x1a49150, L_0x1a491c0, C4<1>, C4<1>;
L_0x1a49310 .functor NOT 1, v0x1a44770_0, C4<0>, C4<0>, C4<0>;
L_0x1a493b0 .functor AND 1, L_0x1a49250, L_0x1a49310, C4<1>, C4<1>;
L_0x1a494c0 .functor NOT 1, v0x1a448b0_0, C4<0>, C4<0>, C4<0>;
L_0x1a49570 .functor AND 1, L_0x1a493b0, L_0x1a494c0, C4<1>, C4<1>;
L_0x1a49680 .functor NOT 1, v0x1a44630_0, C4<0>, C4<0>, C4<0>;
L_0x1a49740 .functor NOT 1, v0x1a446d0_0, C4<0>, C4<0>, C4<0>;
L_0x1a497b0 .functor AND 1, L_0x1a49680, L_0x1a49740, C4<1>, C4<1>;
L_0x1a49920 .functor AND 1, L_0x1a497b0, v0x1a44770_0, C4<1>, C4<1>;
L_0x1a49990 .functor AND 1, L_0x1a49920, v0x1a448b0_0, C4<1>, C4<1>;
L_0x1a49ac0 .functor OR 1, L_0x1a49570, L_0x1a49990, C4<0>, C4<0>;
L_0x1a49bd0 .functor NOT 1, v0x1a44630_0, C4<0>, C4<0>, C4<0>;
L_0x1a49a50 .functor AND 1, L_0x1a49bd0, v0x1a446d0_0, C4<1>, C4<1>;
L_0x1a49d10 .functor NOT 1, v0x1a44770_0, C4<0>, C4<0>, C4<0>;
L_0x1a49e10 .functor AND 1, L_0x1a49a50, L_0x1a49d10, C4<1>, C4<1>;
L_0x1a49f20 .functor AND 1, L_0x1a49e10, v0x1a448b0_0, C4<1>, C4<1>;
L_0x1a4a080 .functor OR 1, L_0x1a49ac0, L_0x1a49f20, C4<0>, C4<0>;
L_0x1a4a190 .functor NOT 1, v0x1a44630_0, C4<0>, C4<0>, C4<0>;
L_0x1a4a3c0 .functor AND 1, L_0x1a4a190, v0x1a446d0_0, C4<1>, C4<1>;
L_0x1a4a590 .functor AND 1, L_0x1a4a3c0, v0x1a44770_0, C4<1>, C4<1>;
L_0x1a4a820 .functor NOT 1, v0x1a448b0_0, C4<0>, C4<0>, C4<0>;
L_0x1a4a9a0 .functor AND 1, L_0x1a4a590, L_0x1a4a820, C4<1>, C4<1>;
L_0x1a4ab80 .functor OR 1, L_0x1a4a080, L_0x1a4a9a0, C4<0>, C4<0>;
L_0x1a4ac90 .functor NOT 1, v0x1a446d0_0, C4<0>, C4<0>, C4<0>;
L_0x1a4ade0 .functor AND 1, v0x1a44630_0, L_0x1a4ac90, C4<1>, C4<1>;
L_0x1a4aea0 .functor NOT 1, v0x1a44770_0, C4<0>, C4<0>, C4<0>;
L_0x1a4b000 .functor AND 1, L_0x1a4ade0, L_0x1a4aea0, C4<1>, C4<1>;
L_0x1a4b110 .functor AND 1, L_0x1a4b000, v0x1a448b0_0, C4<1>, C4<1>;
L_0x1a4b2d0 .functor OR 1, L_0x1a4ab80, L_0x1a4b110, C4<0>, C4<0>;
L_0x1a4b3e0 .functor NOT 1, v0x1a446d0_0, C4<0>, C4<0>, C4<0>;
L_0x1a4b560 .functor AND 1, v0x1a44630_0, L_0x1a4b3e0, C4<1>, C4<1>;
L_0x1a4b620 .functor AND 1, L_0x1a4b560, v0x1a44770_0, C4<1>, C4<1>;
L_0x1a4b800 .functor NOT 1, v0x1a448b0_0, C4<0>, C4<0>, C4<0>;
L_0x1a4b870 .functor AND 1, L_0x1a4b620, L_0x1a4b800, C4<1>, C4<1>;
L_0x1a4bab0 .functor OR 1, L_0x1a4b2d0, L_0x1a4b870, C4<0>, C4<0>;
L_0x1a4bbc0 .functor AND 1, v0x1a44630_0, v0x1a446d0_0, C4<1>, C4<1>;
L_0x1a4bd70 .functor NOT 1, v0x1a44770_0, C4<0>, C4<0>, C4<0>;
L_0x1a4bde0 .functor AND 1, L_0x1a4bbc0, L_0x1a4bd70, C4<1>, C4<1>;
L_0x1a4c040 .functor NOT 1, v0x1a448b0_0, C4<0>, C4<0>, C4<0>;
L_0x1a4c0b0 .functor AND 1, L_0x1a4bde0, L_0x1a4c040, C4<1>, C4<1>;
L_0x1a4c320 .functor OR 1, L_0x1a4bab0, L_0x1a4c0b0, C4<0>, C4<0>;
L_0x1a4c430 .functor AND 1, v0x1a44630_0, v0x1a446d0_0, C4<1>, C4<1>;
L_0x1a4c610 .functor AND 1, L_0x1a4c430, v0x1a44770_0, C4<1>, C4<1>;
L_0x1a4c6d0 .functor AND 1, L_0x1a4c610, v0x1a448b0_0, C4<1>, C4<1>;
L_0x1a4c910 .functor OR 1, L_0x1a4c320, L_0x1a4c6d0, C4<0>, C4<0>;
v0x1a44e90_0 .net *"_ivl_0", 0 0, L_0x1a49150;  1 drivers
v0x1a44f70_0 .net *"_ivl_10", 0 0, L_0x1a494c0;  1 drivers
v0x1a45050_0 .net *"_ivl_12", 0 0, L_0x1a49570;  1 drivers
v0x1a45140_0 .net *"_ivl_14", 0 0, L_0x1a49680;  1 drivers
v0x1a45220_0 .net *"_ivl_16", 0 0, L_0x1a49740;  1 drivers
v0x1a45350_0 .net *"_ivl_18", 0 0, L_0x1a497b0;  1 drivers
v0x1a45430_0 .net *"_ivl_2", 0 0, L_0x1a491c0;  1 drivers
v0x1a45510_0 .net *"_ivl_20", 0 0, L_0x1a49920;  1 drivers
v0x1a455f0_0 .net *"_ivl_22", 0 0, L_0x1a49990;  1 drivers
v0x1a456d0_0 .net *"_ivl_24", 0 0, L_0x1a49ac0;  1 drivers
v0x1a457b0_0 .net *"_ivl_26", 0 0, L_0x1a49bd0;  1 drivers
v0x1a45890_0 .net *"_ivl_28", 0 0, L_0x1a49a50;  1 drivers
v0x1a45970_0 .net *"_ivl_30", 0 0, L_0x1a49d10;  1 drivers
v0x1a45a50_0 .net *"_ivl_32", 0 0, L_0x1a49e10;  1 drivers
v0x1a45b30_0 .net *"_ivl_34", 0 0, L_0x1a49f20;  1 drivers
v0x1a45c10_0 .net *"_ivl_36", 0 0, L_0x1a4a080;  1 drivers
v0x1a45cf0_0 .net *"_ivl_38", 0 0, L_0x1a4a190;  1 drivers
v0x1a45dd0_0 .net *"_ivl_4", 0 0, L_0x1a49250;  1 drivers
v0x1a45eb0_0 .net *"_ivl_40", 0 0, L_0x1a4a3c0;  1 drivers
v0x1a45f90_0 .net *"_ivl_42", 0 0, L_0x1a4a590;  1 drivers
v0x1a46070_0 .net *"_ivl_44", 0 0, L_0x1a4a820;  1 drivers
v0x1a46150_0 .net *"_ivl_46", 0 0, L_0x1a4a9a0;  1 drivers
v0x1a46230_0 .net *"_ivl_48", 0 0, L_0x1a4ab80;  1 drivers
v0x1a46310_0 .net *"_ivl_50", 0 0, L_0x1a4ac90;  1 drivers
v0x1a463f0_0 .net *"_ivl_52", 0 0, L_0x1a4ade0;  1 drivers
v0x1a464d0_0 .net *"_ivl_54", 0 0, L_0x1a4aea0;  1 drivers
v0x1a465b0_0 .net *"_ivl_56", 0 0, L_0x1a4b000;  1 drivers
v0x1a46690_0 .net *"_ivl_58", 0 0, L_0x1a4b110;  1 drivers
v0x1a46770_0 .net *"_ivl_6", 0 0, L_0x1a49310;  1 drivers
v0x1a46850_0 .net *"_ivl_60", 0 0, L_0x1a4b2d0;  1 drivers
v0x1a46930_0 .net *"_ivl_62", 0 0, L_0x1a4b3e0;  1 drivers
v0x1a46a10_0 .net *"_ivl_64", 0 0, L_0x1a4b560;  1 drivers
v0x1a46af0_0 .net *"_ivl_66", 0 0, L_0x1a4b620;  1 drivers
v0x1a46de0_0 .net *"_ivl_68", 0 0, L_0x1a4b800;  1 drivers
v0x1a46ec0_0 .net *"_ivl_70", 0 0, L_0x1a4b870;  1 drivers
v0x1a46fa0_0 .net *"_ivl_72", 0 0, L_0x1a4bab0;  1 drivers
v0x1a47080_0 .net *"_ivl_74", 0 0, L_0x1a4bbc0;  1 drivers
v0x1a47160_0 .net *"_ivl_76", 0 0, L_0x1a4bd70;  1 drivers
v0x1a47240_0 .net *"_ivl_78", 0 0, L_0x1a4bde0;  1 drivers
v0x1a47320_0 .net *"_ivl_8", 0 0, L_0x1a493b0;  1 drivers
v0x1a47400_0 .net *"_ivl_80", 0 0, L_0x1a4c040;  1 drivers
v0x1a474e0_0 .net *"_ivl_82", 0 0, L_0x1a4c0b0;  1 drivers
v0x1a475c0_0 .net *"_ivl_84", 0 0, L_0x1a4c320;  1 drivers
v0x1a476a0_0 .net *"_ivl_86", 0 0, L_0x1a4c430;  1 drivers
v0x1a47780_0 .net *"_ivl_88", 0 0, L_0x1a4c610;  1 drivers
v0x1a47860_0 .net *"_ivl_90", 0 0, L_0x1a4c6d0;  1 drivers
v0x1a47940_0 .net "a", 0 0, v0x1a44630_0;  alias, 1 drivers
v0x1a479e0_0 .net "b", 0 0, v0x1a446d0_0;  alias, 1 drivers
v0x1a47ad0_0 .net "c", 0 0, v0x1a44770_0;  alias, 1 drivers
v0x1a47bc0_0 .net "d", 0 0, v0x1a448b0_0;  alias, 1 drivers
v0x1a47cb0_0 .net "q", 0 0, L_0x1a4c910;  alias, 1 drivers
S_0x1a47e10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1a132a0;
 .timescale -12 -12;
E_0x1a0de10 .event anyedge, v0x1a48ac0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a48ac0_0;
    %nor/r;
    %assign/vec4 v0x1a48ac0_0, 0;
    %wait E_0x1a0de10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a43de0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a448b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a44770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a446d0_0, 0;
    %assign/vec4 v0x1a44630_0, 0;
    %wait E_0x19f79f0;
    %wait E_0x1a0e2c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a448b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a44770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a446d0_0, 0;
    %assign/vec4 v0x1a44630_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a0e070;
    %load/vec4 v0x1a44630_0;
    %load/vec4 v0x1a446d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a44770_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a448b0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a448b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a44770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a446d0_0, 0;
    %assign/vec4 v0x1a44630_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1a44430;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a0e070;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1a448b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a44770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a446d0_0, 0;
    %assign/vec4 v0x1a44630_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1a132a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a487a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a48ac0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1a132a0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a487a0_0;
    %inv;
    %store/vec4 v0x1a487a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1a132a0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a44810_0, v0x1a48c20_0, v0x1a485c0_0, v0x1a48660_0, v0x1a48700_0, v0x1a48840_0, v0x1a48980_0, v0x1a488e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1a132a0;
T_7 ;
    %load/vec4 v0x1a48a20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1a48a20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a48a20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1a48a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a48a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a48a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a48a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1a132a0;
T_8 ;
    %wait E_0x1a0e070;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a48a20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a48a20_0, 4, 32;
    %load/vec4 v0x1a48b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1a48a20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a48a20_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a48a20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a48a20_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1a48980_0;
    %load/vec4 v0x1a48980_0;
    %load/vec4 v0x1a488e0_0;
    %xor;
    %load/vec4 v0x1a48980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1a48a20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a48a20_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1a48a20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a48a20_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/circuit2/iter0/response4/top_module.sv";
