// Seed: 2945335751
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2
);
  always @(negedge id_2) begin : LABEL_0
    if ((~^1)) #1 disable id_4;
    else id_4 <= 1'b0;
  end
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri0 id_0
    , id_5,
    input tri1 id_1,
    input tri  id_2,
    input wire id_3
);
  assign id_5 = 1'b0;
  assign id_5 = ((1));
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
endmodule
module module_2 ();
  wire id_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  output wire id_31;
  output wire id_30;
  output wire id_29;
  input wire id_28;
  input wire id_27;
  input wire id_26;
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5[1] = 1'h0;
  wire id_32;
  module_2 modCall_1 ();
endmodule
