synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Tue Jul 22 00:50:50 2025


Command Line:  synthesis -f iphone7_mipi_v3_impl1_lattice.synproj -gui -msgset C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/promote.xml 

Synthesis options:
The -a option is LIFMD.
The -s option is 6.
The -t option is CKFBGA80.
The -d option is LIF-MD6000.
Using package CKFBGA80.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : LIFMD

### Device  : LIF-MD6000

### Package : CKFBGA80

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.14/ispfpga/sn5w00/data (searchpath added)
-p C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1 (searchpath added)
-p C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj (searchpath added)
-p C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx (searchpath added)
-p C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_workspace/top (searchpath added)
Key file = C:/lscc/diamond/3.14/module/reveal/document/reveal_test.dat
File C:/lscc/diamond/3.14/module/reveal/src/ertl/ertl.v is encrypted

File C:/lscc/diamond/3.14/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v is encrypted

File C:/lscc/diamond/3.14/module/reveal/src/ertl/JTAG_SOFT.v is encrypted

Verilog design file = C:/lscc/diamond/3.14/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = C:/lscc/diamond/3.14/module/reveal/src/ertl/ertl.v
Verilog design file = C:/lscc/diamond/3.14/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v
Verilog design file = C:/lscc/diamond/3.14/module/reveal/src/rvl_j2w_module/wb2sci.v
Verilog design file = C:/lscc/diamond/3.14/module/reveal/src/ertl/JTAG_SOFT.v
Verilog design file = C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_workspace/tmpreveal/top_la0_trig_gen.v
Verilog design file = C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_workspace/tmpreveal/top_la0_gen.v
Verilog design file = C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v
NGD file = iphone7_mipi_v3_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/diamond/3.14/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file c:/lscc/diamond/3.14/module/reveal/src/rvl_j2w_module/wb2sci.v. VERI-1482
Analyzing Verilog file c:/users/rui/desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_workspace/tmpreveal/top_la0_trig_gen.v. VERI-1482
Analyzing Verilog file c:/users/rui/desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_workspace/tmpreveal/top_la0_gen.v. VERI-1482
Analyzing Verilog file c:/users/rui/desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v. VERI-1482
Analyzing Verilog file .__ydixd0.v. VERI-1482
Top module name (Verilog): top
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sn5w00/data/sn5wlib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sn5w6000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.38.
Top-level module name = top.
WARNING - synthesis: Couldn't bind cell OFE1P3BX to technology library
WARNING - synthesis: Couldn't bind cell OFE1P3DX to technology library
WARNING - synthesis: Couldn't bind cell OFE1P3IX to technology library
WARNING - synthesis: Couldn't bind cell OFE1P3JX to technology library
WARNING - synthesis: Couldn't bind cell ROM16X1 to technology library
WARNING - synthesis: Couldn't bind cell ROM32X1 to technology library
WARNING - synthesis: Couldn't bind cell ROM64X1 to technology library
WARNING - synthesis: Couldn't bind cell ROM128X1 to technology library
WARNING - synthesis: Couldn't bind cell ROM256X1 to technology library
WARNING - synthesis: c:/users/rui/desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v(2009): net ref_dt_i[5] does not have a driver. VDB-1002
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
INFO - synthesis: Extracted state machine for register '\top_reveal_coretop_instance/JTAG_SOFT_inst_0/jtag_cntl_inst/j_tap/state' with one-hot encoding
original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000000001

 0001 -> 0000000000000010

 0010 -> 0000000000000100

 0011 -> 0000000000001000

 0100 -> 0000000000010000

 0101 -> 0000000000100000

 0110 -> 0000000001000000

 0111 -> 0000000010000000

 1000 -> 0000000100000000

 1001 -> 0000001000000000

 1010 -> 0000010000000000

 1011 -> 0000100000000000

 1100 -> 0001000000000000

 1101 -> 0010000000000000

 1110 -> 0100000000000000

 1111 -> 1000000000000000




WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OBZ already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Skipping pad insertion on mipi_rx_clk_n_i due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on mipi_rx_clk_p_i due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on mipi_rx_d0_n_io due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on mipi_rx_d0_p_io due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on mipi_rx_d1_n_i due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on mipi_rx_d1_p_i due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on ddr_output_clk due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on ddr_data_out[16] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on ddr_data_out[15] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on ddr_data_out[14] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on ddr_data_out[13] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on ddr_data_out[12] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on ddr_data_out[11] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on ddr_data_out[10] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on ddr_data_out[9] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on ddr_data_out[8] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on ddr_data_out[7] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on ddr_data_out[6] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on ddr_data_out[5] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on ddr_data_out[4] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on ddr_data_out[3] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on ddr_data_out[2] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on ddr_data_out[1] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on ddr_data_out[0] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on JTAG_TDO due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on JTAG_TCK due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on JTAG_TMS due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on JTAG_TDI due to black_box_pad_pin attribute.
Loading NGO design 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_dphy_rx_wrap.ngo'...
Loading NGO design 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/pmi_fifo_dcelar151105125125123232104c3636.ngo'...
Loading NGO design 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/pmi_fifollr1304416b8506c3.ngo'...
Loading NGO design 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_rx_global_ctrl.ngo'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/data/neomacro.ngl'...
Duplicate register/latch removal. \top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_i0_i12 is a one-to-one match with \top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_i0_i14.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
top_prim.v file will not be written because encrypted design file is being used

Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sn5w00/data/sn5wlib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design 'lngotmp/pmi_ram_dplbnonesadr1121121164d4da.ngo'...
Loading NGO design 'lngotmp/pmi_ram_dplbnonesadr33112048331120481218f65e.ngo'...
Loading NGO design 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_rx_global_ctrl.ngo'...
Loading NGO design 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_dphy_rx_wrap.ngo'...
Loading NGO design 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/pmi_fifo_dcelar151105125125123232104c3636.ngo'...
Loading NGO design 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/pmi_fifollr1304416b8506c3.ngo'...
WARNING - synthesis: logical net 'clk_c' has no load.
WARNING - synthesis: logical net 'top_reveal_coretop_instance/n112' has no load.
WARNING - synthesis: logical net 'top_reveal_coretop_instance/jupdate[0]' has no load.
WARNING - synthesis: logical net 'top_reveal_coretop_instance/n110' has no load.
WARNING - synthesis: logical net 'top_reveal_coretop_instance/n117' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/lp_clk_rx_p' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/lp_clk_rx_n' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/lp_d2_rx_p_o' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/lp_d2_rx_n_o' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/lp_d3_rx_p_o' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/lp_d3_rx_n_o' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sot_det_w[3]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sot_det_w[2]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sot_det_w[1]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sot_det_w[0]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sote_det_w[3]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sote_det_w[2]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sote_det_w[1]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sote_det_w[0]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[15]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[14]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[13]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[12]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[11]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[10]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[9]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[8]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[7]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[6]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[5]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[4]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[3]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[2]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[1]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[0]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[15]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[14]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[13]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[12]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[11]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[10]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[9]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[8]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[7]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[6]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[5]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[4]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[3]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[2]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[1]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[0]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/rx_global_ctrl_inst/term_d1_en_o' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/rx_global_ctrl_inst/hs_d1_en_o' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/rx_global_ctrl_inst/lp_hs_state_d_o[1]' has no load.
WARNING - synthesis: logical net 'mipi_rx/mipi_rx_inst/dphy_rx_inst/rx_global_ctrl_inst/lp_hs_state_d_o[0]' has no load.
WARNING - synthesis: DRC complete with 55 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file iphone7_mipi_v3_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 442 of 6047 (7 % )
CCU2C => 37
FD1P3AX => 18
FD1P3BX => 40
FD1P3DX => 287
FD1S3AX => 1
FD1S3BX => 2
FD1S3DX => 94
GSR => 1
IB => 5
INV => 2
L6MUX21 => 1
LUT4 => 580
MIPIDPHYA => 1
OB => 18
OBZ => 1
ODDRX1F => 18
PFUMX => 30
pmi_ram_dpLbnonesadr1121121164d4da => 1
pmi_ram_dpLbnonesadr33112048331120481218f65e => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : mipi_rx/mipi_rx_inst/dphy_rx_inst/u_dphy_wrapper/byte_hs_clk, loads : 214
  Net : jtck[0], loads : 36
  Net : mipi_rx/mipi_rx_inst/dphy_rx_inst/u_dphy_wrapper/mipi_rx_clk_p_i, loads : 1
  Net : mipi_rx/mipi_rx_inst/dphy_rx_inst/u_dphy_wrapper/mipi_rx_clk_n_i, loads : 1
Clock Enable Nets
Number of Clock Enables: 47
Top 10 highest fanout Clock Enables:
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_45_enable_30, loads : 44
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_45_enable_72, loads : 35
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_45_enable_144, loads : 29
  Net : top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d, loads : 18
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_45_enable_160, loads : 16
  Net : top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jtck_N_45_enable_167, loads : 16
  Net : top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_40, loads : 14
  Net : top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int_32__N_901, loads : 12
  Net : top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_90, loads : 11
  Net : top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_27, loads : 11
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : top_reveal_coretop_instance/jtck_N_45, loads : 212
  Net : top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jrstn_N_43, loads : 207
  Net : top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reset_rvl_n, loads : 177
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_45_enable_30, loads : 56
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr[0], loads : 54
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/n8758, loads : 51
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr[1], loads : 49
  Net : top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed, loads : 39
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/n13, loads : 36
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_45_enable_72, loads : 35
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets byte_hs_clk]             |  200.000 MHz|  126.711 MHz|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets jtck[0]]                 |  200.000 MHz|   36.635 MHz|    11 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 91.910  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.094  secs
--------------------------------------------------------------
