blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_6,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
BRAM_12x32k.v,verilog,xil_defaultlib,../../../../Flappy.gen/sources_1/ip/BRAM_12x32k/sim/BRAM_12x32k.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
