

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_1'
================================================================
* Date:           Fri May 10 12:33:50 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_9 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.474 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       10|       10|         1|          1|          1|    10|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      24|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       6|      51|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |empty_32_fu_56_p2     |         +|   0|  0|  12|           4|           1|
    |exitcond679_fu_50_p2  |      icmp|   0|  0|  12|           4|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  24|           8|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|    4|          8|
    |empty_fu_24              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|    9|         18|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |empty_fu_24  |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_1|  return value|
|arr_address0  |  out|    4|   ap_memory|                                 arr|         array|
|arr_ce0       |  out|    1|   ap_memory|                                 arr|         array|
|arr_we0       |  out|    1|   ap_memory|                                 arr|         array|
|arr_d0        |  out|   64|   ap_memory|                                 arr|         array|
+--------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.47>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 4 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %empty"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_load = load i4 %empty"   --->   Operation 7 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.79ns)   --->   "%exitcond679 = icmp_eq  i4 %p_load, i4 10"   --->   Operation 9 'icmp' 'exitcond679' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.79ns)   --->   "%empty_32 = add i4 %p_load, i4 1"   --->   Operation 10 'add' 'empty_32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond679, void %memset.loop.split, void %ARRAY_1_READ.exitStub"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_cast25 = zext i4 %p_load"   --->   Operation 12 'zext' 'p_cast25' <Predicate = (!exitcond679)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond679)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 %p_cast25"   --->   Operation 14 'getelementptr' 'arr_addr' <Predicate = (!exitcond679)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.67ns)   --->   "%store_ln0 = store i64 0, i4 %arr_addr"   --->   Operation 15 'store' 'store_ln0' <Predicate = (!exitcond679)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 %empty_32, i4 %empty"   --->   Operation 16 'store' 'store_ln0' <Predicate = (!exitcond679)> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 17 'br' 'br_ln0' <Predicate = (!exitcond679)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 18 'ret' 'ret_ln0' <Predicate = (exitcond679)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (alloca           ) [ 01]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
p_load                (load             ) [ 00]
specpipeline_ln0      (specpipeline     ) [ 00]
exitcond679           (icmp             ) [ 01]
empty_32              (add              ) [ 00]
br_ln0                (br               ) [ 00]
p_cast25              (zext             ) [ 00]
speclooptripcount_ln0 (speclooptripcount) [ 00]
arr_addr              (getelementptr    ) [ 00]
store_ln0             (store            ) [ 00]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="empty_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="arr_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="64" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="4" slack="0"/>
<pin id="32" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr/1 "/>
</bind>
</comp>

<comp id="35" class="1004" name="store_ln0_access_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="4" slack="0"/>
<pin id="37" dir="0" index="1" bw="64" slack="0"/>
<pin id="38" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="39" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="store_ln0_store_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="4" slack="0"/>
<pin id="45" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="p_load_load_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="4" slack="0"/>
<pin id="49" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="exitcond679_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="4" slack="0"/>
<pin id="52" dir="0" index="1" bw="4" slack="0"/>
<pin id="53" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond679/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="empty_32_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_32/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_cast25_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast25/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="store_ln0_store_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="4" slack="0"/>
<pin id="69" dir="0" index="1" bw="4" slack="0"/>
<pin id="70" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="72" class="1005" name="empty_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="27"><net_src comp="2" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="22" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="40"><net_src comp="22" pin="0"/><net_sink comp="35" pin=1"/></net>

<net id="41"><net_src comp="28" pin="3"/><net_sink comp="35" pin=0"/></net>

<net id="46"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="54"><net_src comp="47" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="47" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="65"><net_src comp="47" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="66"><net_src comp="62" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="71"><net_src comp="56" pin="2"/><net_sink comp="67" pin=0"/></net>

<net id="75"><net_src comp="24" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="77"><net_src comp="72" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="78"><net_src comp="72" pin="1"/><net_sink comp="67" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		p_load : 1
		exitcond679 : 2
		empty_32 : 2
		br_ln0 : 3
		p_cast25 : 2
		arr_addr : 3
		store_ln0 : 4
		store_ln0 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   icmp   | exitcond679_fu_50 |    0    |    12   |
|----------|-------------------|---------|---------|
|    add   |   empty_32_fu_56  |    0    |    12   |
|----------|-------------------|---------|---------|
|   zext   |   p_cast25_fu_62  |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    24   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|empty_reg_72|    4   |
+------------+--------+
|    Total   |    4   |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   24   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    4   |    -   |
+-----------+--------+--------+
|   Total   |    4   |   24   |
+-----------+--------+--------+
