strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f415fb23110>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f415fb23210>",
		fillcolor=firebrick,
		label="18:NS
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f415fb23210>]",
		style=filled,
		typ=NonblockingSubstitution];
	"17:IF" -> "18:NS"	[cond="['slowena']",
		label=slowena,
		lineno=17];
	"16:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f415fb37390>",
		fillcolor=firebrick,
		label="16:NS
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f415fb37390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_14:AL"	[def_var="['q']",
		label="Leaf_14:AL"];
	"16:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"18:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"14:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f415fbb5390>",
		clk_sens=True,
		fillcolor=gold,
		label="14:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f415fb37090>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:AL" -> "15:IF"	[cond="[]",
		lineno=None];
	"15:IF" -> "17:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"15:IF" -> "16:NS"	[cond="['reset']",
		label=reset,
		lineno=15];
	"Leaf_14:AL" -> "14:AL";
}
