Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Oct 12 22:24:52 2024
| Host         : cathedral running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file mcs_top_vanilla_control_sets_placed.rpt
| Design       : mcs_top_vanilla
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    82 |
|    Minimum number of control sets                        |    82 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   245 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    82 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     1 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             183 |           70 |
| No           | No                    | Yes                    |              73 |           27 |
| No           | Yes                   | No                     |             132 |           50 |
| Yes          | No                    | No                     |             182 |           56 |
| Yes          | No                    | Yes                    |             147 |           47 |
| Yes          | Yes                   | No                     |             262 |           91 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                          Clock Signal                         |                                                                                                 Enable Signal                                                                                                |                                                                                Set/Reset Signal                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                                | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MTSMSR_Write                                                                                                                              | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                1 |              1 |         1.00 |
|  cpu_unit/inst/mdm_0/U0/Dbg_Update_0                          | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1_n_0                           |                1 |              1 |         1.00 |
|  cpu_unit/inst/mdm_0/U0/Dbg_Update_0                          | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                               |                1 |              1 |         1.00 |
|  cpu_unit/inst/mdm_0/U0/Dbg_Update_0                          | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Functional_Reset              |                1 |              1 |         1.00 |
|  cpu_unit/inst/mdm_0/U0/Dbg_Update_0                          | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                               |                1 |              1 |         1.00 |
|  cpu_unit/inst/mdm_0/U0/Dbg_Update_0                          | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Functional_Reset                                                                                            |                1 |              1 |         1.00 |
|  cpu_unit/inst/mdm_0/U0/Dbg_Update_0                          |                                                                                                                                                                                                              | cpu_unit/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_11                                                                                                   |                1 |              1 |         1.00 |
| ~cpu_unit/inst/mdm_0/U0/Dbg_Update_0                          |                                                                                                                                                                                                              | cpu_unit/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                        |                1 |              1 |         1.00 |
| ~cpu_unit/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | cpu_unit/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                         | cpu_unit/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                |                                                                                                                                                                                                              | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1                                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                         | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__68_n_0   |                1 |              1 |         1.00 |
|  cpu_unit/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | cpu_unit/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                     | cpu_unit/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                         | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__69_n_0         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                         | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__70_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                |                                                                                                                                                                                                              | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/ex_Valid_reg                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                |                                                                                                                                                                                                              | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                     |                1 |              1 |         1.00 |
|  cpu_unit/inst/mdm_0/U0/Dbg_Update_0                          | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                        | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                                |                                                                                                                                                                                                              | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/S                                     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                | mmio_unit/uart_slot1/uart_unit/uart_rx_unit/s_next                                                                                                                                                           | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                | cpu_unit/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg_0                                                                                                                     | cpu_unit/inst/mdm_0/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_i_reg_n_0                                                                                                            |                1 |              4 |         4.00 |
| ~cpu_unit/inst/mdm_0/U0/Dbg_Update_0                          |                                                                                                                                                                                                              | cpu_unit/inst/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                | cpu_unit/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                | cpu_unit/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                |                                                                                                                                                                                                              | cpu_unit/inst/rst_0/U0/bus_struct_reset[0]                                                                                                                                     |                2 |              4 |         2.00 |
|  cpu_unit/inst/mdm_0/U0/Dbg_Update_0                          | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        |                                                                                                                                                                                |                1 |              4 |         4.00 |
|  cpu_unit/inst/mdm_0/U0/Dbg_Update_0                          | cpu_unit/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                         | cpu_unit/inst/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  cpu_unit/inst/mdm_0/U0/Dbg_Update_0                          |                                                                                                                                                                                                              |                                                                                                                                                                                |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                | mmio_unit/uart_slot1/uart_unit/uart_tx_unit/s_next                                                                                                                                                           | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                                                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                | cpu_unit/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg_0                                                                                                                     | cpu_unit/inst/mdm_0/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_i_reg_n_0                                                                                                            |                1 |              4 |         4.00 |
|  cpu_unit/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | cpu_unit/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                    | cpu_unit/inst/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                |                                                                                                                                                                                                              | cpu_unit/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                                                                         |                3 |              5 |         1.67 |
|  cpu_unit/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | cpu_unit/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                   |                                                                                                                                                                                |                1 |              6 |         6.00 |
|  cpu_unit/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | cpu_unit/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                     |                                                                                                                                                                                |                1 |              6 |         6.00 |
|  cpu_unit/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | cpu_unit/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                     |                                                                                                                                                                                |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                                | cpu_unit/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                                                                                                        | cpu_unit/inst/rst_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                   |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG                                                | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S66_out                                                                        |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                                | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/r_ptr_logic[7]_i_1_n_0                                                                                                                                    | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                                                       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                                | cpu_unit/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                              |                                                                                                                                                                                |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                                | cpu_unit/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_RVALID                                                                                                                          | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                                | cpu_unit/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                              |                                                                                                                                                                                |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                                | cpu_unit/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                         | cpu_unit/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                                | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic[7]_i_1_n_0                                                                                                                                    | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                                                       |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                                | mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_next                                                                                                                                                           | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                                                       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                                | mmio_unit/uart_slot1/uart_unit/uart_tx_unit/b_next_0                                                                                                                                                         | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                                                       |                3 |              8 |         2.67 |
| ~cpu_unit/inst/mdm_0/U0/Dbg_Update_0                          | cpu_unit/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                               |                                                                                                                                                                                |                2 |              8 |         4.00 |
|  cpu_unit/inst/mdm_0/U0/Dbg_Update_0                          | cpu_unit/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                 |                                                                                                                                                                                |                2 |              8 |         4.00 |
|  cpu_unit/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                                                |                7 |              8 |         1.14 |
|  cpu_unit/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | cpu_unit/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0                                                                                                                    |                                                                                                                                                                                |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                                | mmio_unit/uart_slot1/uart_unit/uart_tx_unit/E[0]                                                                                                                                                             | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                                                       |                3 |              8 |         2.67 |
|  cpu_unit/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | cpu_unit/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                               |                                                                                                                                                                                |                1 |              8 |         8.00 |
|  cpu_unit/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | cpu_unit/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                     |                                                                                                                                                                                |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                                | mmio_unit/uart_slot1/uart_unit/uart_tx_unit/empty_logic_reg[0]                                                                                                                                               | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                                                       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                                |                                                                                                                                                                                                              | cpu_unit/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                                                | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                               | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                3 |             10 |         3.33 |
|  cpu_unit/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | cpu_unit/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                         |                                                                                                                                                                                |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                                                | mmio_unit/uart_slot1/wr_dvsr                                                                                                                                                                                 | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                                                       |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                                                | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[6]_0                                                                                                                                      |                                                                                                                                                                                |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                                | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/full_logic_reg_2                                                                                                                                          |                                                                                                                                                                                |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                                | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/full_logic_reg_1                                                                                                                                          |                                                                                                                                                                                |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                                | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[7]_0                                                                                                                                      |                                                                                                                                                                                |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                                | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/full_logic_reg_0                                                                                                                                          |                                                                                                                                                                                |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                                | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/full_logic_reg_1                                                                                                                                          |                                                                                                                                                                                |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                                | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[6]_0                                                                                                                                      |                                                                                                                                                                                |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                                | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[7]_0                                                                                                                                      |                                                                                                                                                                                |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                                | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                     | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG                                                | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/E[0]                                                                                       | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                                                | mmio_unit/gpo_slot2/wr_en                                                                                                                                                                                    | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                                                       |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                                                | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_4                                                                                         | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                8 |             18 |         2.25 |
|  cpu_unit/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                              | cpu_unit/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_5                                                                                                                       |                4 |             23 |         5.75 |
|  clk_IBUF_BUFG                                                |                                                                                                                                                                                                              | cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.io_read_keep_reg_inv_n_0                                                                                                              |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                                | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                        | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                9 |             32 |         3.56 |
|  cpu_unit/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                     |                                                                                                                                                                                |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG                                                | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         |                                                                                                                                                                                |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                                                | cpu_unit/inst/iomodule_0/U0/IO_Addr_Strobe00_in                                                                                                                                                              | cpu_unit/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                     |               15 |             33 |         2.20 |
|  clk_IBUF_BUFG                                                |                                                                                                                                                                                                              | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                                                       |               19 |             43 |         2.26 |
|  cpu_unit/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | cpu_unit/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                     |                                                                                                                                                                                |               12 |             46 |         3.83 |
|  clk_IBUF_BUFG                                                | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                      |                                                                                                                                                                                |               13 |             47 |         3.62 |
|  clk_IBUF_BUFG                                                | mmio_unit/timer_slot0/count_reg[47]_i_1_n_0                                                                                                                                                                  | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                                                       |                9 |             48 |         5.33 |
|  clk_IBUF_BUFG                                                |                                                                                                                                                                                                              | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               22 |             75 |         3.41 |
|  cpu_unit/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                              |                                                                                                                                                                                |               27 |             80 |         2.96 |
|  clk_IBUF_BUFG                                                | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               27 |             91 |         3.37 |
|  clk_IBUF_BUFG                                                |                                                                                                                                                                                                              |                                                                                                                                                                                |               45 |            116 |         2.58 |
|  clk_IBUF_BUFG                                                | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                 |                                                                                                                                                                                |               32 |            128 |         4.00 |
+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


