#--  Synopsys, Inc.
#--  Version Q-2020.03M-SP1
#--  Project file C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\run_options.txt
#--  Written on Tue Sep  7 12:44:25 2021


#project files
add_file -vhdl -lib CORESDR_AXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/CORESDR_AXI/2.0.116/rtl/vhdl/core/openbank.vhd"
add_file -vhdl -lib CORESDR_AXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/CORESDR_AXI/2.0.116/rtl/vhdl/core/fastsdram.vhd"
add_file -vhdl -lib CORESDR_AXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/CORESDR_AXI/2.0.116/rtl/vhdl/core/fastinit.vhd"
add_file -vhdl -lib CORESDR_AXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/CORESDR_AXI/2.0.116/rtl/vhdl/core/coresdr.vhd"
add_file -vhdl -lib CORESDR_AXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/CORESDR_AXI/2.0.116/rtl/vhdl/core/coresdr_axi.vhd"
add_file -vhdl -lib work "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp_pcie_hotreset.vhd"
add_file -vhdl -lib work "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd"
add_file -vhdl -lib work "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/work/top_sb/CCC_0/top_sb_CCC_0_FCCC.vhd"
add_file -vhdl -lib work "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAHBLTOAXI/2.1.101/rtl/vhdl/core/CoreAHBLtoAXI_reset_sync.vhd"
add_file -vhdl -lib work "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAHBLTOAXI/2.1.101/rtl/vhdl/core/Synchronizer_AHBtoAXI.vhd"
add_file -vhdl -lib work "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAHBLTOAXI/2.1.101/rtl/vhdl/core/Synchronizer_AXItoAHB.vhd"
add_file -vhdl -lib work "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAHBLTOAXI/2.1.101/rtl/vhdl/core/CoreAHBLtoAXI_AHBAccessControl.vhd"
add_file -vhdl -lib work "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAHBLTOAXI/2.1.101/rtl/vhdl/core/CoreAHBLtoAXI_AXIAccessControl.vhd"
add_file -vhdl -lib work "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAHBLTOAXI/2.1.101/rtl/vhdl/core/CoreAHBLtoAXI_rdch_ram.vhd"
add_file -vhdl -lib work "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAHBLTOAXI/2.1.101/rtl/vhdl/core/CoreAHBLtoAXI_RDCHANNELFIFO.vhd"
add_file -vhdl -lib work "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAHBLTOAXI/2.1.101/rtl/vhdl/core/CoreAHBLtoAXI_wrch_ram.vhd"
add_file -vhdl -lib work "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAHBLTOAXI/2.1.101/rtl/vhdl/core/CoreAHBLtoAXI_WRCHANNELFIFO.vhd"
add_file -vhdl -lib work "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/work/top_sb/COREAHBLTOAXI_0/rtl/vhdl/core/CoreAHBLtoAXI.vhd"
add_file -verilog -lib COREAXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_feedthrough.v"
add_file -verilog -lib COREAXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rdmatrix_16Sto1M.v"
add_file -verilog -lib COREAXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rd_channel.v"
add_file -verilog -lib COREAXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wresp_channel.v"
add_file -verilog -lib COREAXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_matrix_m.v"
add_file -verilog -lib COREAXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_ra_arbiter.v"
add_file -verilog -lib COREAXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_high.v"
add_file -verilog -lib COREAXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_low.v"
add_file -verilog -lib COREAXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rdmatrix_4Mto1S.v"
add_file -verilog -lib COREAXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_ra_channel.v"
add_file -verilog -lib COREAXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wa_arbiter.v"
add_file -verilog -lib COREAXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_high.v"
add_file -verilog -lib COREAXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_low.v"
add_file -verilog -lib COREAXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wrmatrix_4Mto1S.v"
add_file -verilog -lib COREAXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wa_channel.v"
add_file -verilog -lib COREAXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wd_arbiter.v"
add_file -verilog -lib COREAXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wd_channel.v"
add_file -verilog -lib COREAXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_matrix_s.v"
add_file -verilog -lib COREAXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_interconnect_ntom.v"
add_file -verilog -lib COREAXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_master_stage.v"
add_file -verilog -lib COREAXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_slave_stage.v"
add_file -verilog -lib COREAXI_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/work/top_sb/COREAXI_0/rtl/vlog/core/coreaxi.v"
add_file -vhdl -lib COREAHBLITE_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/CoreAHBLite/5.5.101/rtl/vhdl/core/coreahblite_slavearbiter.vhd"
add_file -vhdl -lib COREAHBLITE_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/CoreAHBLite/5.5.101/rtl/vhdl/core/coreahblite_slavestage.vhd"
add_file -vhdl -lib COREAHBLITE_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/CoreAHBLite/5.5.101/rtl/vhdl/core/coreahblite_defaultslavesm.vhd"
add_file -vhdl -lib COREAHBLITE_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/CoreAHBLite/5.5.101/rtl/vhdl/core/coreahblite_addrdec.vhd"
add_file -vhdl -lib COREAHBLITE_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/CoreAHBLite/5.5.101/rtl/vhdl/core/coreahblite_masterstage.vhd"
add_file -vhdl -lib COREAHBLITE_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/CoreAHBLite/5.5.101/rtl/vhdl/core/coreahblite_matrix4x16.vhd"
add_file -vhdl -lib COREAHBLITE_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/DirectCore/CoreAHBLite/5.5.101/rtl/vhdl/core/coreahblite_pkg.vhd"
add_file -vhdl -lib COREAHBLITE_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/work/top_sb/CoreAHBLite_0/rtl/vhdl/core/coreahblite.vhd"
add_file -vhdl -lib work "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd"
add_file -vhdl -lib work "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/work/top_sb/FABOSC_0/top_sb_FABOSC_0_OSC.vhd"
add_file -vhdl -lib work "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/work/top_sb_MSS/top_sb_MSS_syn.vhd"
add_file -vhdl -lib work "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/work/top_sb_MSS/top_sb_MSS.vhd"
add_file -vhdl -lib work "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/work/top_sb/OSC_0/top_sb_OSC_0_OSC.vhd"
add_file -vhdl -lib COREAHBLITE_LIB "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/work/top_sb/CoreAHBLite_0/rtl/vhdl/core/components.vhd"
add_file -vhdl -lib work "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/work/top_sb/top_sb.vhd"
add_file -vhdl -lib work "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/component/work/top/top.vhd"
add_file -fpga_constraint "C:/Users/Sidney&Viviane/Documents/Andre/GitHub/harsh-payload/fpga_soc/designer/top/synthesis.fdc"


#implementation: "synthesis"
impl -add synthesis -type fpga

#
#implementation attributes

set_option -vlog_std v2001

#device options
set_option -technology SmartFusion2
set_option -part M2S025
set_option -package VF400
set_option -speed_grade STD
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "work.top"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -hdl_strict_syntax 0

# mapper_without_write_options
set_option -frequency 100.000
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microchip G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 12
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 0
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0
set_option -disable_ramindex 0
set_option -rep_clkint_driver 1
set_option -microsemi_enhanced_flow 1
set_option -ternary_adder_decomp 66
set_option -pack_uram_addr_reg 1

# Microchip SmartFusion2
set_option -min_cdc_sync_flops 2
set_option -unsafe_cdc_netlist_property 0

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

# Compiler Options
set_option -vhdl2008 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./top.edn"
impl -active "synthesis"
