Port
clk;1
key_1_start;1
key_2_frq;1
key_3_tri;1
key_4_wave;1
key_5_frq;1
rst;1

Inst
BKCL_auto_0;gopBKCL
Pin
CAL_ACT_N;1

Inst
GRS_INST/grs;gopGRS
Pin
GRS_N;1

Inst
clk_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
clk_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
clkbufg_3/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_4/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_5/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_6/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_7/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_8/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_9/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_10/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
key_1_start_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
key_1_start_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
key_2_frq_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
key_2_frq_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
key_3_tri_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
key_3_tri_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
key_4_wave_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
key_4_wave_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
key_5_frq_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
key_5_frq_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
pll_250/u_pll_e3/goppll;gopPLL
Pin
CLKOUT0;2
CLKOUT0_EXT;2
CLKOUT0_WL;2
CLKOUT1;2
CLKOUT2;2
CLKOUT3;2
CLKOUT4;2
CLKOUT5;2
CLKSWITCH_FLAG;2
CLK_INT_FB;2
LOCK;2
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKIN_SEL_EN;1
CLKOUT0_EXT_SYN;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUT5_SYN;1
CRIPPLE_SEL;1
DUTY0[0];1
DUTY0[1];1
DUTY0[2];1
DUTY0[3];1
DUTY0[4];1
DUTY0[5];1
DUTY0[6];1
DUTY0[7];1
DUTY0[8];1
DUTY0[9];1
DUTY1[0];1
DUTY1[1];1
DUTY1[2];1
DUTY1[3];1
DUTY1[4];1
DUTY1[5];1
DUTY1[6];1
DUTY1[7];1
DUTY1[8];1
DUTY1[9];1
DUTY2[0];1
DUTY2[1];1
DUTY2[2];1
DUTY2[3];1
DUTY2[4];1
DUTY2[5];1
DUTY2[6];1
DUTY2[7];1
DUTY2[8];1
DUTY2[9];1
DUTY3[0];1
DUTY3[1];1
DUTY3[2];1
DUTY3[3];1
DUTY3[4];1
DUTY3[5];1
DUTY3[6];1
DUTY3[7];1
DUTY3[8];1
DUTY3[9];1
DUTY4[0];1
DUTY4[1];1
DUTY4[2];1
DUTY4[3];1
DUTY4[4];1
DUTY4[5];1
DUTY4[6];1
DUTY4[7];1
DUTY4[8];1
DUTY4[9];1
ICP_BASE;1
ICP_SEL[0];1
ICP_SEL[1];1
ICP_SEL[2];1
ICP_SEL[3];1
LOAD_PHASE;1
LPFRES_SEL[0];1
LPFRES_SEL[1];1
LPFRES_SEL[2];1
PFDEN;1
PHASE_DIR;1
PHASE_SEL[0];1
PHASE_SEL[1];1
PHASE_SEL[2];1
PHASE_STEP_N;1
PLL_PWD;1
RATIO0[0];1
RATIO0[1];1
RATIO0[2];1
RATIO0[3];1
RATIO0[4];1
RATIO0[5];1
RATIO0[6];1
RATIO0[7];1
RATIO0[8];1
RATIO0[9];1
RATIO1[0];1
RATIO1[1];1
RATIO1[2];1
RATIO1[3];1
RATIO1[4];1
RATIO1[5];1
RATIO1[6];1
RATIO1[7];1
RATIO1[8];1
RATIO1[9];1
RATIO2[0];1
RATIO2[1];1
RATIO2[2];1
RATIO2[3];1
RATIO2[4];1
RATIO2[5];1
RATIO2[6];1
RATIO2[7];1
RATIO2[8];1
RATIO2[9];1
RATIO3[0];1
RATIO3[1];1
RATIO3[2];1
RATIO3[3];1
RATIO3[4];1
RATIO3[5];1
RATIO3[6];1
RATIO3[7];1
RATIO3[8];1
RATIO3[9];1
RATIO4[0];1
RATIO4[1];1
RATIO4[2];1
RATIO4[3];1
RATIO4[4];1
RATIO4[5];1
RATIO4[6];1
RATIO4[7];1
RATIO4[8];1
RATIO4[9];1
RATIOF[0];1
RATIOF[1];1
RATIOF[2];1
RATIOF[3];1
RATIOF[4];1
RATIOF[5];1
RATIOF[6];1
RATIOF[7];1
RATIOF[8];1
RATIOF[9];1
RATIOI[0];1
RATIOI[1];1
RATIOI[2];1
RATIOI[3];1
RATIOI[4];1
RATIOI[5];1
RATIOI[6];1
RATIOI[7];1
RATIOI[8];1
RATIOI[9];1
RATIOM[0];1
RATIOM[1];1
RATIOM[2];1
RATIOM[3];1
RATIOM[4];1
RATIOM[5];1
RATIOM[6];1
RST;1
RSTODIV;1

Inst
rst_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rst_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
u_CORES/u_GTP_SCANCHAIN_PG/scanchain;gopSCANCHAIN
Pin
CAPDR;2
FLG_USER;2
JCLK;2
JRTI;2
RST;2
SHFTDR;2
TCK_USER;2
TDI_USER;2
TMS_USER;2
UPDR;2
TDO_USER;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][20]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][22]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][23]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][24]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][25]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][26]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][27]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][28]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][29]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][30]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][31]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][32]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][33]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][34]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][35]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][36]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][37]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][38]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][39]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][40]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][41]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][42]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][43]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][44]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][45]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][46]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][47]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][48]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][49]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][50]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][51]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][52]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][53]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][54]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][13]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][18]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][19]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][20]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][22]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][23]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][24]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][25]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][26]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][27]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][28]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][29]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][30]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][31]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][32]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][33]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][34]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][35]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][36]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][37]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][38]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][39]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][40]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][41]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][42]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][43]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][44]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][45]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][46]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][47]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][48]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][49]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][50]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][51]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][52]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][53]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][54]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][15]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][16]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][17]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][18]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][19]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][20]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][22]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][23]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][24]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][25]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][26]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][27]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][28]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][29]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][30]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][31]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][32]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][33]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][34]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][35]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][36]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][37]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][38]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][39]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][40]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][41]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][42]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][43]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][44]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][45]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][46]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][47]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][48]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][49]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][50]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][51]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][53]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][54]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_2/N30_32/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][52]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][52]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][26]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][25]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_2/N30_28/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][32]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][34]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][36]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][35]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][38]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][37]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][40]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][39]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][41]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][43]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][44]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][45]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][46]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][46]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][48]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][50]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][49]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][51]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][53]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][54]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[28]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][52]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/N59_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_sampler/trigger_int/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][33]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][19]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[47]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][28]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[143]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][28]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][25]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][30]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][31]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][32]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][34]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][45]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][43]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][38]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][38]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][40]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][39]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][41]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][45]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][44]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][48]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][50]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][50]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][51]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][53]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[37]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][26]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][25]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][49]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][30]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][31]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][33]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][36]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][43]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][38]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][37]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][40]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][39]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][41]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][42]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][43]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][44]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][46]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][48]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][50]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][49]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][51]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][52]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][53]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][54]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][37]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][31]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][45]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][9]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/N59_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][47]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_21_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][26]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][28]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][28]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][30]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][31]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][32]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][34]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][36]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][35]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][37]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][38]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][40]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][39]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][41]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][42]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][44]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][36]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][35]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][46]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][47]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][48]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][50]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][49]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[156]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][52]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][53]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][54]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][37]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][45]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[46]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][26]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_2/N30_35/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][31]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][42]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][51]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_26_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/read_cnt[9]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_20_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_28_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_sampler/N23_3[6]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_171/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][47]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][40]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][42]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][25]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][26]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][28]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][30]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_2/cnt_20ms[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][34]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][43]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][39]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][44]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][33]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_3/cnt_20ms[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][35]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][49]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_start/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/data_start_d1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/ram_wadr[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][34]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N283_14/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_Signal_generators/u_key_5/N26_32/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N287_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/resetn/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/status[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/rstn_i_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/start_d1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/start_d2/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/start_d3/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/status[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_270[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/status[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_270[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_3[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/status[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/u_rom_addr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N407_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/trig0_d1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[20]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[21]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[22]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[23]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[24]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[25]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[26]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[27]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[28]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[29]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[30]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[31]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[32]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[33]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[34]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[35]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[36]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[37]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[38]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[39]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[40]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[41]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[42]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[43]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[44]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[45]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[46]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[47]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[48]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[49]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[50]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[51]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[52]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[53]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[54]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[20]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[21]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[22]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[23]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[24]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[25]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[26]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[27]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[28]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[29]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[30]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[31]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[32]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[33]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[34]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[35]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[36]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[37]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[38]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[39]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[40]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[41]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[42]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[43]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[44]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[45]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[46]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[47]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[48]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[49]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[50]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[51]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[52]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[53]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[54]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[138]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_glitch_free/ck_sel1_r1/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[66]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[44]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[36]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[39]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N623_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[96]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[30]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[43]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[135]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[92]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[70]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[63]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][48]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[159]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[30]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[149]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[79]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[91]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[129]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[78]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[65]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[160]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[64]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[50]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[52]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[53]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[162]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[60]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[58]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N2560_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[99]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[108]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[98]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[71]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[128]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[77]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[72]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[73]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[75]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[76]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[100]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[111]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[137]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[81]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[94]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[113]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[86]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[85]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[124]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[90]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[88]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[118]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[112]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[139]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[93]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[41]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[117]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[97]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[102]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[107]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N118_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[104]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[105]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[106]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[74]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[109]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[110]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N2558_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[114]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N2558_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[115]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[116]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[121]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[38]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[119]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[120]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[84]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[42]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[123]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[125]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[126]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[127]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/mode_3_tri[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[132]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[131]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[133]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[69]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[134]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_3/cnt_20ms[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[140]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[155]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[153]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[26]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[142]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[151]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[145]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[146]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[148]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[147]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[157]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[152]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N2556_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[154]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[158]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[144]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[161]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[164]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[163]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[40]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N623_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_1_14/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N2556_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[141]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[31]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[50]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_3/N30_32/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[25]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[83]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N117/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[32]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[80]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[89]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[53]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[51]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[68]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[35]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[38]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N2560_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[47]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[45]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[49]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[34]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N2560_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_309/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[54]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[67]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N2562_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N2558_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[48]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[130]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/_N237_1_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[13]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[14]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[15]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[16]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[18]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[19]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[22]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[23]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[24]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[25]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[26]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[27]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[28]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[31]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[32]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[33]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[34]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[35]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[36]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[37]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[38]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[39]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[40]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[41]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[43]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[44]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[45]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[46]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[47]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[48]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[49]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[51]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[52]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[53]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[54]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N182_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N182_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N182_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N182_1_7/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_16_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_32_muxf8;gopMUX32TO1
Pin
F;2
L6OUTA;2
L6OUTB;2
L7;2
Fin;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S4;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_47_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_63_muxf8;gopMUX32TO1
Pin
F;2
L6OUTA;2
L6OUTB;2
L7;2
Fin;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S4;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_79_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_83/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_87/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_90/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_94/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_97/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_100_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_116_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_132_muxf8;gopMUX32TO1
Pin
F;2
L6OUTA;2
L6OUTB;2
L7;2
Fin;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S4;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_147_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_163_muxf8;gopMUX32TO1
Pin
F;2
L6OUTA;2
L6OUTB;2
L7;2
Fin;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S4;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_165/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_jtag_hub/N176_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N110_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_2/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_3/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_4/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_5/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_6/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_7/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_8/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_9/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_10/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_11/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_12/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_13/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_14/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_15/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_16/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_17/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_18/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_19/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_20/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_21/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_22/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_23/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_24/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_25/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_26/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_27/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N435_2[13]_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N288_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N282_1.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N282_1.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N282_1.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N282_1.fsub_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N282_1.fsub_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N282_1.fsub_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N435_2[13]_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N288_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N288_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N288_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N288_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N324_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N324_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N324_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N324_1_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N324_1_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N324_1_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N418/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N407_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N426/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N296_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N435_2[13]_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][41]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N365/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_23/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N248_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_295/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N283_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N288_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/u_key_4/cnt_20ms[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N288_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_272/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_Signal_generators/u_key_4/cnt_20ms[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[17]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[13]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][32]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_294/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_3[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_270[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_270[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_3[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_270[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_217/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/ram_wren/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N266_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N407_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N296_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N227_8_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N227_16_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_26/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[4:0]_94/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N143_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N227_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1:0]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N128_ac2_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N434_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N283_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N150_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N164_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N216_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_2_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[101]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N362_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N257/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N43_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N150_4_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N150_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_28/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N216_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][42]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N368/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N1210_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N344_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[4:0]_187/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][35]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][46]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_315/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N326/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N422/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[4:0]_186/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/tdi_sample.conf_tdi_s/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_7/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N490/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_1_5/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_1_6/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_1_7/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_1_13/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_1_15/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_1_17/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_312/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_316/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_2/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_4/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_5/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_6/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_7/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_8/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/rst_trig[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_2/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_5/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_6/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_311/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_10/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_11/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_13/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_17/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_310/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_20/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_27/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_304/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/operation_ind/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_28/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_100/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_134/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_159/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_175/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_178/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_184/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_196/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_202/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N248_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_223/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_235/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N143_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][33]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[42]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_313/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_314/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N131_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_27/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N487_5[1]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/N99_25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N131_8/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N498/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N390/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[12:0]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_26/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_303/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/u_key_5/N26_28/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N117_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_3[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][33]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_5/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_6/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[165]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[33]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/N129/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N216_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N1210_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N3389/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N131_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][36]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/shift/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_jtag_hub/shift_dr_d/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_Signal_generators/N3_mux10_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_Signal_generators/N3_mux10_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_Signal_generators/N3_mux11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_Signal_generators/u_key_4/N26_28/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_Signal_generators/mode_5_frq[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/mode_4_wave[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/u_key_4/N26/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_Signal_generators/mode_5_frq[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/mode_2_frq[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/rom_addr[0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_Signal_generators/rom_addr[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_Signal_generators/rom_addr[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_Signal_generators/rom_addr[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_Signal_generators/rom_addr[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_Signal_generators/rom_addr[10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_Signal_generators/rom_addr[11]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_Signal_generators/rom_data_out[0]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_Signal_generators/rom_data_out[1]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_Signal_generators/rom_data_out[2]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_Signal_generators/rom_data_out[3]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_Signal_generators/rom_data_out[4]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_Signal_generators/rom_data_out[5]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_Signal_generators/rom_data_out[6]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_Signal_generators/rom_data_out[7]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_Signal_generators/u_key_4/N8_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_Signal_generators/u_key_4/N8_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_Signal_generators/u_key_4/N8_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/u_key_4/N26_35/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_Signal_generators/u_key_4/cnt_20ms[19]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][32]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/u_key_4/N26_32/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_Signal_generators/mode_4_wave[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/u_key_4/cnt_20ms[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/u_key_4/cnt_20ms[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/u_key_4/cnt_20ms[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/u_key_4/cnt_20ms[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/u_key_4/cnt_20ms[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/u_key_4/key_flag/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/u_key_4/cnt_20ms[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_Signal_generators/u_key_4/cnt_20ms[10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_Signal_generators/u_key_4/cnt_20ms[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_Signal_generators/u_key_4/cnt_20ms[14]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_Signal_generators/u_key_4/cnt_20ms[16]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_Signal_generators/u_key_4/cnt_20ms[18]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[150]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/u_key_5/cnt_20ms[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/u_key_5/N8_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_Signal_generators/u_key_5/N8_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_Signal_generators/u_key_5/N8_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_Signal_generators/u_key_5/N26_35/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_Signal_generators/u_key_5/cnt_20ms[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/u_key_5/cnt_20ms[19]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_Signal_generators/u_key_5/cnt_20ms[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[82]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/N82/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_Signal_generators/u_key_5/cnt_20ms[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/u_key_5/cnt_20ms[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/u_key_5/N26_34/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_Signal_generators/u_key_5/cnt_20ms[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/u_key_5/key_flag/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/u_key_4/N26_24/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_Signal_generators/u_key_5/cnt_20ms[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_Signal_generators/u_key_5/cnt_20ms[10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_Signal_generators/u_key_5/cnt_20ms[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_Signal_generators/u_key_5/cnt_20ms[14]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_Signal_generators/u_key_5/cnt_20ms[16]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_Signal_generators/u_key_5/cnt_20ms[18]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/u_key_5/N26_24/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_Signal_generators/u_pll/u_pll_e3/goppll;gopPLL
Pin
CLKOUT0;2
CLKOUT0_EXT;2
CLKOUT0_WL;2
CLKOUT1;2
CLKOUT2;2
CLKOUT3;2
CLKOUT4;2
CLKOUT5;2
CLKSWITCH_FLAG;2
CLK_INT_FB;2
LOCK;2
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKIN_SEL_EN;1
CLKOUT0_EXT_SYN;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUT5_SYN;1
CRIPPLE_SEL;1
DUTY0[0];1
DUTY0[1];1
DUTY0[2];1
DUTY0[3];1
DUTY0[4];1
DUTY0[5];1
DUTY0[6];1
DUTY0[7];1
DUTY0[8];1
DUTY0[9];1
DUTY1[0];1
DUTY1[1];1
DUTY1[2];1
DUTY1[3];1
DUTY1[4];1
DUTY1[5];1
DUTY1[6];1
DUTY1[7];1
DUTY1[8];1
DUTY1[9];1
DUTY2[0];1
DUTY2[1];1
DUTY2[2];1
DUTY2[3];1
DUTY2[4];1
DUTY2[5];1
DUTY2[6];1
DUTY2[7];1
DUTY2[8];1
DUTY2[9];1
DUTY3[0];1
DUTY3[1];1
DUTY3[2];1
DUTY3[3];1
DUTY3[4];1
DUTY3[5];1
DUTY3[6];1
DUTY3[7];1
DUTY3[8];1
DUTY3[9];1
DUTY4[0];1
DUTY4[1];1
DUTY4[2];1
DUTY4[3];1
DUTY4[4];1
DUTY4[5];1
DUTY4[6];1
DUTY4[7];1
DUTY4[8];1
DUTY4[9];1
ICP_BASE;1
ICP_SEL[0];1
ICP_SEL[1];1
ICP_SEL[2];1
ICP_SEL[3];1
LOAD_PHASE;1
LPFRES_SEL[0];1
LPFRES_SEL[1];1
LPFRES_SEL[2];1
PFDEN;1
PHASE_DIR;1
PHASE_SEL[0];1
PHASE_SEL[1];1
PHASE_SEL[2];1
PHASE_STEP_N;1
PLL_PWD;1
RATIO0[0];1
RATIO0[1];1
RATIO0[2];1
RATIO0[3];1
RATIO0[4];1
RATIO0[5];1
RATIO0[6];1
RATIO0[7];1
RATIO0[8];1
RATIO0[9];1
RATIO1[0];1
RATIO1[1];1
RATIO1[2];1
RATIO1[3];1
RATIO1[4];1
RATIO1[5];1
RATIO1[6];1
RATIO1[7];1
RATIO1[8];1
RATIO1[9];1
RATIO2[0];1
RATIO2[1];1
RATIO2[2];1
RATIO2[3];1
RATIO2[4];1
RATIO2[5];1
RATIO2[6];1
RATIO2[7];1
RATIO2[8];1
RATIO2[9];1
RATIO3[0];1
RATIO3[1];1
RATIO3[2];1
RATIO3[3];1
RATIO3[4];1
RATIO3[5];1
RATIO3[6];1
RATIO3[7];1
RATIO3[8];1
RATIO3[9];1
RATIO4[0];1
RATIO4[1];1
RATIO4[2];1
RATIO4[3];1
RATIO4[4];1
RATIO4[5];1
RATIO4[6];1
RATIO4[7];1
RATIO4[8];1
RATIO4[9];1
RATIOF[0];1
RATIOF[1];1
RATIOF[2];1
RATIOF[3];1
RATIOF[4];1
RATIOF[5];1
RATIOF[6];1
RATIOF[7];1
RATIOF[8];1
RATIOF[9];1
RATIOI[0];1
RATIOI[1];1
RATIOI[2];1
RATIOI[3];1
RATIOI[4];1
RATIOI[5];1
RATIOI[6];1
RATIOI[7];1
RATIOI[8];1
RATIOI[9];1
RATIOM[0];1
RATIOM[1];1
RATIOM[2];1
RATIOM[3];1
RATIOM[4];1
RATIOM[5];1
RATIOM[6];1
RST;1
RSTODIV;1

Inst
u_Signal_generators/u_rom_addr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/u_rom_addr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_Signal_generators/N3_mux10_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_Signal_generators/u_rom_saw/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm;gopDRM2
Pin
DOA[0];2
DOA[1];2
DOA[2];2
DOA[3];2
DOA[4];2
DOA[5];2
DOA[6];2
DOA[7];2
DOA[8];2
DOA[9];2
DOA[10];2
DOA[11];2
DOA[12];2
DOA[13];2
DOA[14];2
DOA[15];2
DOA[16];2
DOA[17];2
DOB[0];2
DOB[1];2
DOB[2];2
DOB[3];2
DOB[4];2
DOB[5];2
DOB[6];2
DOB[7];2
DOB[8];2
DOB[9];2
DOB[10];2
DOB[11];2
DOB[12];2
DOB[13];2
DOB[14];2
DOB[15];2
DOB[16];2
DOB[17];2
ADDRA[0];1
ADDRA[1];1
ADDRA[2];1
ADDRA[3];1
ADDRA[4];1
ADDRA[5];1
ADDRA[6];1
ADDRA[7];1
ADDRA[8];1
ADDRA[9];1
ADDRA[10];1
ADDRA[11];1
ADDRA[12];1
ADDRA_HOLD;1
ADDRB[0];1
ADDRB[1];1
ADDRB[2];1
ADDRB[3];1
ADDRB[4];1
ADDRB[5];1
ADDRB[6];1
ADDRB[7];1
ADDRB[8];1
ADDRB[9];1
ADDRB[10];1
ADDRB[11];1
ADDRB[12];1
ADDRB_HOLD;1
CEA;1
CEB;1
CLKA;1
CLKB;1
DIA[0];1
DIA[1];1
DIA[2];1
DIA[3];1
DIA[4];1
DIA[5];1
DIA[6];1
DIA[7];1
DIA[8];1
DIA[9];1
DIA[10];1
DIA[11];1
DIA[12];1
DIA[13];1
DIA[14];1
DIA[15];1
DIA[16];1
DIA[17];1
DIB[0];1
DIB[1];1
DIB[2];1
DIB[3];1
DIB[4];1
DIB[5];1
DIB[6];1
DIB[7];1
DIB[8];1
DIB[9];1
DIB[10];1
DIB[11];1
DIB[12];1
DIB[13];1
DIB[14];1
DIB[15];1
DIB[16];1
DIB[17];1
ORCEA;1
ORCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_Signal_generators/u_rom_sin/U_ipml_rom_rom_sin_wave/U_ipml_spram_rom_sin_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_Signal_generators/u_rom_squ/U_ipml_rom_rom_square_wave/U_ipml_spram_rom_square_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm;gopDRM2
Pin
DOA[0];2
DOA[1];2
DOA[2];2
DOA[3];2
DOA[4];2
DOA[5];2
DOA[6];2
DOA[7];2
DOA[8];2
DOA[9];2
DOA[10];2
DOA[11];2
DOA[12];2
DOA[13];2
DOA[14];2
DOA[15];2
DOA[16];2
DOA[17];2
DOB[0];2
DOB[1];2
DOB[2];2
DOB[3];2
DOB[4];2
DOB[5];2
DOB[6];2
DOB[7];2
DOB[8];2
DOB[9];2
DOB[10];2
DOB[11];2
DOB[12];2
DOB[13];2
DOB[14];2
DOB[15];2
DOB[16];2
DOB[17];2
ADDRA[0];1
ADDRA[1];1
ADDRA[2];1
ADDRA[3];1
ADDRA[4];1
ADDRA[5];1
ADDRA[6];1
ADDRA[7];1
ADDRA[8];1
ADDRA[9];1
ADDRA[10];1
ADDRA[11];1
ADDRA[12];1
ADDRA_HOLD;1
ADDRB[0];1
ADDRB[1];1
ADDRB[2];1
ADDRB[3];1
ADDRB[4];1
ADDRB[5];1
ADDRB[6];1
ADDRB[7];1
ADDRB[8];1
ADDRB[9];1
ADDRB[10];1
ADDRB[11];1
ADDRB[12];1
ADDRB_HOLD;1
CEA;1
CEB;1
CLKA;1
CLKB;1
DIA[0];1
DIA[1];1
DIA[2];1
DIA[3];1
DIA[4];1
DIA[5];1
DIA[6];1
DIA[7];1
DIA[8];1
DIA[9];1
DIA[10];1
DIA[11];1
DIA[12];1
DIA[13];1
DIA[14];1
DIA[15];1
DIA[16];1
DIA[17];1
DIB[0];1
DIB[1];1
DIB[2];1
DIB[3];1
DIB[4];1
DIB[5];1
DIB[6];1
DIB[7];1
DIB[8];1
DIB[9];1
DIB[10];1
DIB[11];1
DIB[12];1
DIB[13];1
DIB[14];1
DIB[15];1
DIB[16];1
DIB[17];1
ORCEA;1
ORCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_Signal_generators/u_rom_tri/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm;gopDRM2
Pin
DOA[0];2
DOA[1];2
DOA[2];2
DOA[3];2
DOA[4];2
DOA[5];2
DOA[6];2
DOA[7];2
DOA[8];2
DOA[9];2
DOA[10];2
DOA[11];2
DOA[12];2
DOA[13];2
DOA[14];2
DOA[15];2
DOA[16];2
DOA[17];2
DOB[0];2
DOB[1];2
DOB[2];2
DOB[3];2
DOB[4];2
DOB[5];2
DOB[6];2
DOB[7];2
DOB[8];2
DOB[9];2
DOB[10];2
DOB[11];2
DOB[12];2
DOB[13];2
DOB[14];2
DOB[15];2
DOB[16];2
DOB[17];2
ADDRA[0];1
ADDRA[1];1
ADDRA[2];1
ADDRA[3];1
ADDRA[4];1
ADDRA[5];1
ADDRA[6];1
ADDRA[7];1
ADDRA[8];1
ADDRA[9];1
ADDRA[10];1
ADDRA[11];1
ADDRA[12];1
ADDRA_HOLD;1
ADDRB[0];1
ADDRB[1];1
ADDRB[2];1
ADDRB[3];1
ADDRB[4];1
ADDRB[5];1
ADDRB[6];1
ADDRB[7];1
ADDRB[8];1
ADDRB[9];1
ADDRB[10];1
ADDRB[11];1
ADDRB[12];1
ADDRB_HOLD;1
CEA;1
CEB;1
CLKA;1
CLKB;1
DIA[0];1
DIA[1];1
DIA[2];1
DIA[3];1
DIA[4];1
DIA[5];1
DIA[6];1
DIA[7];1
DIA[8];1
DIA[9];1
DIA[10];1
DIA[11];1
DIA[12];1
DIA[13];1
DIA[14];1
DIA[15];1
DIA[16];1
DIA[17];1
DIB[0];1
DIB[1];1
DIB[2];1
DIB[3];1
DIB[4];1
DIB[5];1
DIB[6];1
DIB[7];1
DIB[8];1
DIB[9];1
DIB[10];1
DIB[11];1
DIB[12];1
DIB[13];1
DIB[14];1
DIB[15];1
DIB[16];1
DIB[17];1
ORCEA;1
ORCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_logic_analyzer/N59_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_16_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_4_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_3_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/N59_21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_22_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/mode_2_frq[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[87]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/mode_3_tri[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][54]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/read_cnt[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_logic_analyzer/read_cnt[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_logic_analyzer/read_cnt[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_1_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_1_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_18_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_1_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_1_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_1_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_1_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_1_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_1_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_1_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_2_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_10_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_2_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_2_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_2_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_2_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_2_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_2_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_2_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_3_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_6_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_3_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_3_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_3_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_3_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_3_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_3_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_3_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_4_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_13_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_4_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_4_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_4_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_4_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_4_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_4_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_4_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_5_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_key_2/cnt_20ms[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_5_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_5_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_5_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_5_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_5_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_5_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_5_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_6_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_glitch_free/ck_sel2_r1/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_6_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_6_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_6_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_6_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_6_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_6_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_6_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_7_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_key_3/cnt_20ms[19]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_7_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_7_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_7_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_7_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_7_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_7_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_7_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_8_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_9_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_8_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_8_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_8_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_8_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_8_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_8_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_8_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_9_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_14_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_9_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_9_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_9_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_9_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_9_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_9_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_9_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_10_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_11_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_10_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_10_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_10_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_10_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_10_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_10_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_10_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_11_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_11_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_11_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_11_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_11_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_11_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_11_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_11_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_12_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_key_1/N30_32/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_12_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_12_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_12_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_12_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_12_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_12_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_12_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_13_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_8_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_13_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_13_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_13_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_13_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_13_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_13_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_13_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_14_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_15_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_14_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_14_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_14_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_14_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_14_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_14_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_14_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_15_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][30]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_15_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_15_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_15_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_15_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_15_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_15_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_15_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_16_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_17_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_16_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_16_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_16_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_16_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_16_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_16_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_16_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_17_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_19_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_17_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_17_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_17_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_17_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_17_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_17_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_17_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_18_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_5_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_18_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_18_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_18_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_18_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_18_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_18_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_18_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_19_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][53]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_19_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_19_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_19_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_19_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_19_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_19_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_19_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_20_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_31_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_20_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_20_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_20_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_20_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_20_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_20_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_20_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_21_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_21_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_21_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_21_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_21_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_21_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_21_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_21_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_22_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_23_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_22_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_22_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_22_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_22_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_22_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_22_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_22_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_23_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/read_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_23_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_23_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_23_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_23_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_23_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_23_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_23_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_25_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_25_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][54]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_25_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_25_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_25_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_25_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_25_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_25_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_25_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_26_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_27_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_26_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_26_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_26_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_26_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_26_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_26_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_26_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_27_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_29_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_27_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_27_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_27_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_27_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_27_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_27_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_27_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_28_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_28_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_28_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_28_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_28_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_28_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_28_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_28_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_29_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_29_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_29_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_29_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_29_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_29_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_29_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_29_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_31_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_12_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_31_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_31_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_31_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_31_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_31_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_31_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_31_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[0]/opit_0_inv_MUX32TO1Q;gopMUX32TO1Q
Pin
CEOUT;2
F;2
L6OUTA;2
L6OUTB;2
L7;2
Q;2
RSOUT;2
CE;1
CLK;1
Fin;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
RS;1
S3;1
S4;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[1]/opit_0_inv_MUX32TO1Q;gopMUX32TO1Q
Pin
CEOUT;2
F;2
L6OUTA;2
L6OUTB;2
L7;2
Q;2
RSOUT;2
CE;1
CLK;1
Fin;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
RS;1
S3;1
S4;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[2]/opit_0_inv_MUX32TO1Q;gopMUX32TO1Q
Pin
CEOUT;2
F;2
L6OUTA;2
L6OUTB;2
L7;2
Q;2
RSOUT;2
CE;1
CLK;1
Fin;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
RS;1
S3;1
S4;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[3]/opit_0_inv_MUX32TO1Q;gopMUX32TO1Q
Pin
CEOUT;2
F;2
L6OUTA;2
L6OUTB;2
L7;2
Q;2
RSOUT;2
CE;1
CLK;1
Fin;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
RS;1
S3;1
S4;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[4]/opit_0_inv_MUX32TO1Q;gopMUX32TO1Q
Pin
CEOUT;2
F;2
L6OUTA;2
L6OUTB;2
L7;2
Q;2
RSOUT;2
CE;1
CLK;1
Fin;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
RS;1
S3;1
S4;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[5]/opit_0_inv_MUX32TO1Q;gopMUX32TO1Q
Pin
CEOUT;2
F;2
L6OUTA;2
L6OUTB;2
L7;2
Q;2
RSOUT;2
CE;1
CLK;1
Fin;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
RS;1
S3;1
S4;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[6]/opit_0_inv_MUX32TO1Q;gopMUX32TO1Q
Pin
CEOUT;2
F;2
L6OUTA;2
L6OUTB;2
L7;2
Q;2
RSOUT;2
CE;1
CLK;1
Fin;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
RS;1
S3;1
S4;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q;gopMUX32TO1Q
Pin
CEOUT;2
F;2
L6OUTA;2
L6OUTB;2
L7;2
Q;2
RSOUT;2
CE;1
CLK;1
Fin;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
RS;1
S3;1
S4;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_mux_b_15[0]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_mux_b_15[1]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_mux_b_15[2]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_mux_b_15[3]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_mux_b_15[4]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_mux_b_15[5]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_mux_b_15[6]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_mux_b_15[7]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_logic_analyzer/u_key_1/cnt_20ms[19]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_logic_analyzer/u_key_3/cnt_20ms[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_glitch_free/ck_sel1_neg/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_logic_analyzer/u_key_3/N30_24/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_glitch_free/ck_sel1_r2/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_logic_analyzer/u_glitch_free/ck_sel2_neg/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_7_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_glitch_free/ck_sel2_r2/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_logic_analyzer/u_glitch_free/ck_sel3_neg/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_logic_analyzer/u_key_3/N30/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_glitch_free/ck_sel3_r2/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_logic_analyzer/u_key_1/N10_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_logic_analyzer/u_key_1/N10_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_logic_analyzer/u_key_1/N10_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_logic_analyzer/u_key_1/N30_35/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_key_1/cnt_20ms[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_2/cnt_20ms[19]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_2_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_key_1/cnt_20ms[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_1/key_flag/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_1/cnt_20ms[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_1/cnt_20ms[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_1/cnt_20ms[4]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_glitch_free/N17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_key_1/cnt_20ms[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_logic_analyzer/u_key_1/cnt_20ms[10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_logic_analyzer/u_key_1/cnt_20ms[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_logic_analyzer/u_key_1/cnt_20ms[14]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_logic_analyzer/u_key_1/cnt_20ms[16]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_logic_analyzer/u_key_1/cnt_20ms[18]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_logic_analyzer/N59_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_key_1/cnt_20ms[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_2/N10_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_logic_analyzer/u_key_2/N10_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_logic_analyzer/u_key_2/N10_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_logic_analyzer/u_key_1/N30_24/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_key_2/N30_34/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_key_1/N30_34/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_key_2/N30_24/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_key_2/cnt_20ms[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_2/cnt_20ms[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_1/cnt_20ms[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_2/cnt_20ms[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_2/cnt_20ms[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_2/cnt_20ms[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_2/key_flag/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_2/cnt_20ms[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_logic_analyzer/u_key_2/cnt_20ms[10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_logic_analyzer/u_key_2/cnt_20ms[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_logic_analyzer/u_key_2/cnt_20ms[14]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_logic_analyzer/u_key_2/cnt_20ms[16]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_logic_analyzer/u_key_2/cnt_20ms[18]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_logic_analyzer/u_key_1/N30_28/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_3/N10_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_logic_analyzer/u_key_3/N10_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_logic_analyzer/u_key_3/N10_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_logic_analyzer/u_key_3/N30_28/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_key_3/N30_35/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_glitch_free/N19_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[52]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[122]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_3/cnt_20ms[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_3/cnt_20ms[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_3/cnt_20ms[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_3/cnt_20ms[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N2556_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[136]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_3/key_flag/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_key_3/cnt_20ms[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_logic_analyzer/u_key_3/cnt_20ms[10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_logic_analyzer/u_key_3/cnt_20ms[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_logic_analyzer/u_key_3/cnt_20ms[14]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_logic_analyzer/u_key_3/cnt_20ms[16]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_logic_analyzer/u_key_3/cnt_20ms[18]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_glitch_free/ck_sel3_r1/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_pll/u_pll_e3/goppll;gopPLL
Pin
CLKOUT0;2
CLKOUT0_EXT;2
CLKOUT0_WL;2
CLKOUT1;2
CLKOUT2;2
CLKOUT3;2
CLKOUT4;2
CLKOUT5;2
CLKSWITCH_FLAG;2
CLK_INT_FB;2
LOCK;2
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKIN_SEL_EN;1
CLKOUT0_EXT_SYN;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUT5_SYN;1
CRIPPLE_SEL;1
DUTY0[0];1
DUTY0[1];1
DUTY0[2];1
DUTY0[3];1
DUTY0[4];1
DUTY0[5];1
DUTY0[6];1
DUTY0[7];1
DUTY0[8];1
DUTY0[9];1
DUTY1[0];1
DUTY1[1];1
DUTY1[2];1
DUTY1[3];1
DUTY1[4];1
DUTY1[5];1
DUTY1[6];1
DUTY1[7];1
DUTY1[8];1
DUTY1[9];1
DUTY2[0];1
DUTY2[1];1
DUTY2[2];1
DUTY2[3];1
DUTY2[4];1
DUTY2[5];1
DUTY2[6];1
DUTY2[7];1
DUTY2[8];1
DUTY2[9];1
DUTY3[0];1
DUTY3[1];1
DUTY3[2];1
DUTY3[3];1
DUTY3[4];1
DUTY3[5];1
DUTY3[6];1
DUTY3[7];1
DUTY3[8];1
DUTY3[9];1
DUTY4[0];1
DUTY4[1];1
DUTY4[2];1
DUTY4[3];1
DUTY4[4];1
DUTY4[5];1
DUTY4[6];1
DUTY4[7];1
DUTY4[8];1
DUTY4[9];1
ICP_BASE;1
ICP_SEL[0];1
ICP_SEL[1];1
ICP_SEL[2];1
ICP_SEL[3];1
LOAD_PHASE;1
LPFRES_SEL[0];1
LPFRES_SEL[1];1
LPFRES_SEL[2];1
PFDEN;1
PHASE_DIR;1
PHASE_SEL[0];1
PHASE_SEL[1];1
PHASE_SEL[2];1
PHASE_STEP_N;1
PLL_PWD;1
RATIO0[0];1
RATIO0[1];1
RATIO0[2];1
RATIO0[3];1
RATIO0[4];1
RATIO0[5];1
RATIO0[6];1
RATIO0[7];1
RATIO0[8];1
RATIO0[9];1
RATIO1[0];1
RATIO1[1];1
RATIO1[2];1
RATIO1[3];1
RATIO1[4];1
RATIO1[5];1
RATIO1[6];1
RATIO1[7];1
RATIO1[8];1
RATIO1[9];1
RATIO2[0];1
RATIO2[1];1
RATIO2[2];1
RATIO2[3];1
RATIO2[4];1
RATIO2[5];1
RATIO2[6];1
RATIO2[7];1
RATIO2[8];1
RATIO2[9];1
RATIO3[0];1
RATIO3[1];1
RATIO3[2];1
RATIO3[3];1
RATIO3[4];1
RATIO3[5];1
RATIO3[6];1
RATIO3[7];1
RATIO3[8];1
RATIO3[9];1
RATIO4[0];1
RATIO4[1];1
RATIO4[2];1
RATIO4[3];1
RATIO4[4];1
RATIO4[5];1
RATIO4[6];1
RATIO4[7];1
RATIO4[8];1
RATIO4[9];1
RATIOF[0];1
RATIOF[1];1
RATIOF[2];1
RATIOF[3];1
RATIOF[4];1
RATIOF[5];1
RATIOF[6];1
RATIOF[7];1
RATIOF[8];1
RATIOF[9];1
RATIOI[0];1
RATIOI[1];1
RATIOI[2];1
RATIOI[3];1
RATIOI[4];1
RATIOI[5];1
RATIOI[6];1
RATIOI[7];1
RATIOI[8];1
RATIOI[9];1
RATIOM[0];1
RATIOM[1];1
RATIOM[2];1
RATIOM[3];1
RATIOM[4];1
RATIOM[5];1
RATIOM[6];1
RST;1
RSTODIV;1

Inst
u_logic_analyzer/u_sampler/INPUT_prev[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_logic_analyzer/u_sampler/INPUT_prev[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_logic_analyzer/u_sampler/INPUT_prev[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_logic_analyzer/u_sampler/INPUT_prev[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_logic_analyzer/u_sampler/INPUT_prev[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_logic_analyzer/u_sampler/INPUT_prev[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_logic_analyzer/u_sampler/INPUT_prev[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_logic_analyzer/u_sampler/INPUT_prev[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_logic_analyzer/u_sampler/N23_3[6]_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_sampler/N23_3[6]_14/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_sampler/N23_3[6]_7/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_logic_analyzer/u_sampler/N23_3[6]_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_sampler/N23_3[6]_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_sampler/N4210/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_sampler/N23_3[6]_28/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_logic_analyzer/u_sampler/N4216/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_sampler/Q[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_logic_analyzer/u_sampler/Q[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_logic_analyzer/u_sampler/Q[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_logic_analyzer/u_sampler/Q[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_logic_analyzer/u_sampler/Q[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_logic_analyzer/u_sampler/Q[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_logic_analyzer/u_sampler/Q[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_logic_analyzer/u_sampler/Q[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_logic_analyzer/u_sampler/addrq[0]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/u_sampler/addrq[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_logic_analyzer/u_sampler/addrq[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N487_4[3]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_logic_analyzer/u_sampler/wren/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_logic_analyzer/N59_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
VCC_0;gopVCC
Pin
Z;2

Inst
VCC_1;gopVCC
Pin
Z;2

Inst
VCC_2;gopVCC
Pin
Z;2

Inst
VCC_3;gopVCC
Pin
Z;2

Inst
VCC_4;gopVCC
Pin
Z;2

Inst
VCC_5;gopVCC
Pin
Z;2

Inst
VCC_6;gopVCC
Pin
Z;2

Inst
VCC_7;gopVCC
Pin
Z;2

Inst
VCC_8;gopVCC
Pin
Z;2

Inst
VCC_9;gopVCC
Pin
Z;2

Inst
VCC_10;gopVCC
Pin
Z;2

Inst
VCC_11;gopVCC
Pin
Z;2

Inst
VCC_12;gopVCC
Pin
Z;2

Inst
VCC_13;gopVCC
Pin
Z;2

Inst
VCC_14;gopVCC
Pin
Z;2

Inst
VCC_15;gopVCC
Pin
Z;2

Inst
VCC_16;gopVCC
Pin
Z;2

Inst
VCC_17;gopVCC
Pin
Z;2

Inst
VCC_18;gopVCC
Pin
Z;2

Inst
VCC_19;gopVCC
Pin
Z;2

Inst
VCC_20;gopVCC
Pin
Z;2

Inst
VCC_21;gopVCC
Pin
Z;2

Inst
VCC_22;gopVCC
Pin
Z;2

Inst
VCC_23;gopVCC
Pin
Z;2

Inst
VCC_24;gopVCC
Pin
Z;2

Inst
VCC_25;gopVCC
Pin
Z;2

Inst
VCC_26;gopVCC
Pin
Z;2

Inst
VCC_27;gopVCC
Pin
Z;2

Inst
VCC_28;gopVCC
Pin
Z;2

Inst
VCC_29;gopVCC
Pin
Z;2

Inst
VCC_30;gopVCC
Pin
Z;2

Inst
VCC_31;gopVCC
Pin
Z;2

Inst
VCC_32;gopVCC
Pin
Z;2

Inst
VCC_33;gopVCC
Pin
Z;2

Inst
VCC_34;gopVCC
Pin
Z;2

Inst
VCC_35;gopVCC
Pin
Z;2

Inst
VCC_36;gopVCC
Pin
Z;2

Inst
VCC_37;gopVCC
Pin
Z;2

Inst
VCC_38;gopVCC
Pin
Z;2

Inst
VCC_39;gopVCC
Pin
Z;2

Inst
VCC_40;gopVCC
Pin
Z;2

Inst
VCC_41;gopVCC
Pin
Z;2

Inst
VCC_42;gopVCC
Pin
Z;2

Inst
VCC_43;gopVCC
Pin
Z;2

Inst
VCC_44;gopVCC
Pin
Z;2

Inst
VCC_45;gopVCC
Pin
Z;2

Inst
VCC_46;gopVCC
Pin
Z;2

Inst
VCC_47;gopVCC
Pin
Z;2

Inst
VCC_48;gopVCC
Pin
Z;2

Inst
VCC_49;gopVCC
Pin
Z;2

Inst
VCC_50;gopVCC
Pin
Z;2

Inst
VCC_51;gopVCC
Pin
Z;2

Inst
VCC_52;gopVCC
Pin
Z;2

Inst
VCC_53;gopVCC
Pin
Z;2

Inst
VCC_54;gopVCC
Pin
Z;2

Inst
VCC_55;gopVCC
Pin
Z;2

Inst
VCC_56;gopVCC
Pin
Z;2

Inst
VCC_57;gopVCC
Pin
Z;2

Inst
VCC_58;gopVCC
Pin
Z;2

Inst
VCC_59;gopVCC
Pin
Z;2

Inst
VCC_60;gopVCC
Pin
Z;2

Inst
VCC_61;gopVCC
Pin
Z;2

Inst
VCC_62;gopVCC
Pin
Z;2

Inst
VCC_63;gopVCC
Pin
Z;2

Inst
VCC_64;gopVCC
Pin
Z;2

Inst
VCC_65;gopVCC
Pin
Z;2

Inst
VCC_66;gopVCC
Pin
Z;2

Inst
VCC_67;gopVCC
Pin
Z;2

Inst
VCC_68;gopVCC
Pin
Z;2

Inst
VCC_69;gopVCC
Pin
Z;2

Inst
VCC_70;gopVCC
Pin
Z;2

Inst
VCC_71;gopVCC
Pin
Z;2

Inst
VCC_72;gopVCC
Pin
Z;2

Inst
VCC_73;gopVCC
Pin
Z;2

Inst
VCC_74;gopVCC
Pin
Z;2

Inst
VCC_75;gopVCC
Pin
Z;2

Inst
VCC_76;gopVCC
Pin
Z;2

Inst
VCC_77;gopVCC
Pin
Z;2

Inst
VCC_78;gopVCC
Pin
Z;2

Inst
VCC_79;gopVCC
Pin
Z;2

Inst
VCC_80;gopVCC
Pin
Z;2

Inst
VCC_81;gopVCC
Pin
Z;2

Inst
VCC_82;gopVCC
Pin
Z;2

Inst
VCC_83;gopVCC
Pin
Z;2

Inst
VCC_84;gopVCC
Pin
Z;2

Inst
VCC_85;gopVCC
Pin
Z;2

Inst
VCC_86;gopVCC
Pin
Z;2

Inst
VCC_87;gopVCC
Pin
Z;2

Inst
VCC_88;gopVCC
Pin
Z;2

Inst
VCC_89;gopVCC
Pin
Z;2

Inst
VCC_90;gopVCC
Pin
Z;2

Inst
VCC_91;gopVCC
Pin
Z;2

Inst
VCC_92;gopVCC
Pin
Z;2

Inst
VCC_93;gopVCC
Pin
Z;2

Inst
VCC_94;gopVCC
Pin
Z;2

Inst
VCC_95;gopVCC
Pin
Z;2

Inst
VCC_96;gopVCC
Pin
Z;2

Inst
VCC_97;gopVCC
Pin
Z;2

Inst
VCC_98;gopVCC
Pin
Z;2

Inst
VCC_99;gopVCC
Pin
Z;2

Inst
VCC_100;gopVCC
Pin
Z;2

Inst
VCC_101;gopVCC
Pin
Z;2

Inst
VCC_102;gopVCC
Pin
Z;2

Inst
VCC_103;gopVCC
Pin
Z;2

Inst
VCC_104;gopVCC
Pin
Z;2

Inst
VCC_105;gopVCC
Pin
Z;2

Inst
VCC_106;gopVCC
Pin
Z;2

Inst
VCC_107;gopVCC
Pin
Z;2

Inst
VCC_108;gopVCC
Pin
Z;2

Inst
VCC_109;gopVCC
Pin
Z;2

Inst
VCC_110;gopVCC
Pin
Z;2

Inst
VCC_111;gopVCC
Pin
Z;2

Inst
VCC_112;gopVCC
Pin
Z;2

Inst
VCC_113;gopVCC
Pin
Z;2

Inst
VCC_114;gopVCC
Pin
Z;2

Inst
VCC_115;gopVCC
Pin
Z;2

Inst
VCC_116;gopVCC
Pin
Z;2

Inst
VCC_117;gopVCC
Pin
Z;2

Inst
VCC_118;gopVCC
Pin
Z;2

Inst
VCC_119;gopVCC
Pin
Z;2

Inst
VCC_120;gopVCC
Pin
Z;2

Inst
VCC_121;gopVCC
Pin
Z;2

Inst
VCC_122;gopVCC
Pin
Z;2

Inst
VCC_123;gopVCC
Pin
Z;2

Inst
GND_0;gopGND
Pin
Z;2

Inst
GND_1;gopGND
Pin
Z;2

Inst
GND_2;gopGND
Pin
Z;2

Inst
GND_3;gopGND
Pin
Z;2

Inst
GND_4;gopGND
Pin
Z;2

Inst
GND_5;gopGND
Pin
Z;2

Inst
GND_6;gopGND
Pin
Z;2

Inst
GND_7;gopGND
Pin
Z;2

Inst
GND_8;gopGND
Pin
Z;2

Inst
GND_9;gopGND
Pin
Z;2

Inst
GND_10;gopGND
Pin
Z;2

Inst
GND_11;gopGND
Pin
Z;2

Inst
GND_12;gopGND
Pin
Z;2

Inst
GND_13;gopGND
Pin
Z;2

Inst
GND_14;gopGND
Pin
Z;2

Inst
GND_15;gopGND
Pin
Z;2

Inst
GND_16;gopGND
Pin
Z;2

Inst
GND_17;gopGND
Pin
Z;2

Inst
GND_18;gopGND
Pin
Z;2

Inst
GND_19;gopGND
Pin
Z;2

Inst
GND_20;gopGND
Pin
Z;2

Inst
GND_21;gopGND
Pin
Z;2

Inst
GND_22;gopGND
Pin
Z;2

Inst
GND_23;gopGND
Pin
Z;2

Inst
GND_24;gopGND
Pin
Z;2

Inst
GND_25;gopGND
Pin
Z;2

Inst
GND_26;gopGND
Pin
Z;2

Inst
GND_27;gopGND
Pin
Z;2

Inst
GND_28;gopGND
Pin
Z;2

Inst
GND_29;gopGND
Pin
Z;2

Inst
GND_30;gopGND
Pin
Z;2

Inst
GND_31;gopGND
Pin
Z;2

Inst
GND_32;gopGND
Pin
Z;2

Inst
GND_33;gopGND
Pin
Z;2

Inst
GND_34;gopGND
Pin
Z;2

Inst
GND_35;gopGND
Pin
Z;2

Inst
GND_36;gopGND
Pin
Z;2

Inst
GND_37;gopGND
Pin
Z;2

Inst
GND_38;gopGND
Pin
Z;2

Inst
GND_39;gopGND
Pin
Z;2

Inst
GND_40;gopGND
Pin
Z;2

Inst
GND_41;gopGND
Pin
Z;2

Inst
GND_42;gopGND
Pin
Z;2

Inst
GND_43;gopGND
Pin
Z;2

Inst
GND_44;gopGND
Pin
Z;2

Inst
GND_45;gopGND
Pin
Z;2

Inst
GND_46;gopGND
Pin
Z;2

Inst
GND_47;gopGND
Pin
Z;2

Inst
GND_48;gopGND
Pin
Z;2

Inst
GND_49;gopGND
Pin
Z;2

Inst
GND_50;gopGND
Pin
Z;2

Inst
GND_51;gopGND
Pin
Z;2

Inst
GND_52;gopGND
Pin
Z;2

Inst
GND_53;gopGND
Pin
Z;2

Inst
GND_54;gopGND
Pin
Z;2

Inst
GND_55;gopGND
Pin
Z;2

Inst
GND_56;gopGND
Pin
Z;2

Inst
GND_57;gopGND
Pin
Z;2

Inst
GND_58;gopGND
Pin
Z;2

Inst
GND_59;gopGND
Pin
Z;2

Inst
GND_60;gopGND
Pin
Z;2

Inst
GND_61;gopGND
Pin
Z;2

Inst
GND_62;gopGND
Pin
Z;2

Inst
GND_63;gopGND
Pin
Z;2

Inst
GND_64;gopGND
Pin
Z;2

Inst
GND_65;gopGND
Pin
Z;2

Inst
GND_66;gopGND
Pin
Z;2

Inst
GND_67;gopGND
Pin
Z;2

Inst
GND_68;gopGND
Pin
Z;2

Inst
GND_69;gopGND
Pin
Z;2

Inst
GND_70;gopGND
Pin
Z;2

Inst
GND_71;gopGND
Pin
Z;2

Inst
GND_72;gopGND
Pin
Z;2

Inst
GND_73;gopGND
Pin
Z;2

Inst
GND_74;gopGND
Pin
Z;2

Inst
GND_75;gopGND
Pin
Z;2

Inst
GND_76;gopGND
Pin
Z;2

Inst
GND_77;gopGND
Pin
Z;2

Inst
GND_78;gopGND
Pin
Z;2

Inst
GND_79;gopGND
Pin
Z;2

Inst
GND_80;gopGND
Pin
Z;2

Inst
GND_81;gopGND
Pin
Z;2

Inst
GND_82;gopGND
Pin
Z;2

Inst
GND_83;gopGND
Pin
Z;2

Inst
GND_84;gopGND
Pin
Z;2

Inst
GND_85;gopGND
Pin
Z;2

Inst
GND_86;gopGND
Pin
Z;2

Inst
GND_87;gopGND
Pin
Z;2

Inst
GND_88;gopGND
Pin
Z;2

Inst
GND_89;gopGND
Pin
Z;2

Inst
GND_90;gopGND
Pin
Z;2

Inst
GND_91;gopGND
Pin
Z;2

Inst
GND_92;gopGND
Pin
Z;2

Inst
GND_93;gopGND
Pin
Z;2

Inst
GND_94;gopGND
Pin
Z;2

Inst
GND_95;gopGND
Pin
Z;2

Inst
GND_96;gopGND
Pin
Z;2

Inst
GND_97;gopGND
Pin
Z;2

Inst
GND_98;gopGND
Pin
Z;2

Inst
GND_99;gopGND
Pin
Z;2

Inst
GND_100;gopGND
Pin
Z;2

Inst
GND_101;gopGND
Pin
Z;2

Inst
GND_102;gopGND
Pin
Z;2

Inst
GND_103;gopGND
Pin
Z;2

Inst
GND_104;gopGND
Pin
Z;2

Inst
GND_105;gopGND
Pin
Z;2

Inst
GND_106;gopGND
Pin
Z;2

Inst
GND_107;gopGND
Pin
Z;2

Inst
GND_108;gopGND
Pin
Z;2

Inst
GND_109;gopGND
Pin
Z;2

Inst
GND_110;gopGND
Pin
Z;2

Inst
GND_111;gopGND
Pin
Z;2

Inst
GND_112;gopGND
Pin
Z;2

Inst
GND_113;gopGND
Pin
Z;2

Inst
GND_114;gopGND
Pin
Z;2

Inst
GND_115;gopGND
Pin
Z;2

Inst
GND_116;gopGND
Pin
Z;2

Inst
GND_117;gopGND
Pin
Z;2

Inst
GND_118;gopGND
Pin
Z;2

Inst
GND_119;gopGND
Pin
Z;2

Inst
GND_120;gopGND
Pin
Z;2

Inst
GND_121;gopGND
Pin
Z;2

Inst
GND_122;gopGND
Pin
Z;2

Inst
GND_123;gopGND
Pin
Z;2

Inst
GND_124;gopGND
Pin
Z;2

Inst
GND_125;gopGND
Pin
Z;2

Inst
GND_126;gopGND
Pin
Z;2

Inst
GND_127;gopGND
Pin
Z;2

Inst
GND_128;gopGND
Pin
Z;2

Inst
GND_129;gopGND
Pin
Z;2

Inst
GND_130;gopGND
Pin
Z;2

Inst
GND_131;gopGND
Pin
Z;2

Inst
GND_132;gopGND
Pin
Z;2

Inst
GND_133;gopGND
Pin
Z;2

Inst
GND_134;gopGND
Pin
Z;2

Inst
GND_135;gopGND
Pin
Z;2

Inst
GND_136;gopGND
Pin
Z;2

Inst
GND_137;gopGND
Pin
Z;2

Inst
GND_138;gopGND
Pin
Z;2

Inst
GND_139;gopGND
Pin
Z;2

Inst
GND_140;gopGND
Pin
Z;2

Inst
GND_141;gopGND
Pin
Z;2

Inst
GND_142;gopGND
Pin
Z;2

Inst
GND_143;gopGND
Pin
Z;2

Inst
GND_144;gopGND
Pin
Z;2

Inst
GND_145;gopGND
Pin
Z;2

Inst
GND_146;gopGND
Pin
Z;2

Inst
GND_147;gopGND
Pin
Z;2

Inst
GND_148;gopGND
Pin
Z;2

Inst
GND_149;gopGND
Pin
Z;2

Inst
GND_150;gopGND
Pin
Z;2

Inst
GND_151;gopGND
Pin
Z;2

Inst
GND_152;gopGND
Pin
Z;2

Inst
GND_153;gopGND
Pin
Z;2

Inst
GND_154;gopGND
Pin
Z;2

Inst
GND_155;gopGND
Pin
Z;2

Inst
CLKROUTE_0;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
CLKROUTE_1;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
CLKROUTE_2;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
CLKROUTE_3;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
CLKROUTE_4;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
CLKROUTE_5;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
USCMROUTE_0;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
USCMROUTE_1;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
USCMROUTE_2;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
USCMROUTE_3;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Net
L7OUT0;
L7OUT1;
L7OUT2;
L7OUT3;
L7OUT4;
L7OUT5;
L7OUT6;
L7OUT7;
L7OUT8;
L7OUT9;
L7OUT10;
L7OUT11;
_N0;
clk;
clk_250M;
clk_ibuf/ntD;
key_1_start;
key_1_start_ibuf/ntD;
key_2_frq;
key_2_frq_ibuf/ntD;
key_3_tri;
key_3_tri_ibuf/ntD;
key_4_wave;
key_4_wave_ibuf/ntD;
key_5_frq;
key_5_frq_ibuf/ntD;
nt_clk;
nt_hard_wire_0;
nt_hard_wire_1;
nt_hard_wire_2;
nt_hard_wire_3;
nt_hard_wire_4;
nt_hard_wire_5;
nt_hard_wire_6;
nt_key_1_start;
nt_key_2_frq;
nt_key_3_tri;
nt_key_4_wave;
nt_key_5_frq;
nt_rst;
ntclkbufg_0;
ntclkbufg_1;
ntclkbufg_2;
ntclkbufg_3;
ntclkbufg_4;
ntclkbufg_5;
ntclkbufg_6;
ntclkbufg_7;
pll_250/u_pll_e3/ntCLKFB;
rst;
rst_ibuf/ntD;
u_CORES/capt_o;
u_CORES/conf_tdi;
u_CORES/drck_o;
u_CORES/sel1_wire;
u_CORES/shift_d;
u_CORES/shift_wire;
u_CORES/tdo1_wire;
u_CORES/u_debug_core_0/_N2956;
u_CORES/u_debug_core_0/_N2961;
u_CORES/u_debug_core_0/_N2962;
u_CORES/u_debug_core_0/_N2967;
u_CORES/u_debug_core_0/_N2974;
u_CORES/u_debug_core_0/conf_rst;
u_CORES/u_debug_core_0/conf_sel_o;
u_CORES/u_debug_core_0/conf_tdi;
u_CORES/u_debug_core_0/data_start;
u_CORES/u_debug_core_0/data_start_d1;
u_CORES/u_debug_core_0/operation_ind;
u_CORES/u_debug_core_0/ram_wdat0;
u_CORES/u_debug_core_0/ram_wren;
u_CORES/u_debug_core_0/resetn;
u_CORES/u_debug_core_0/rstn_i_d1;
u_CORES/u_debug_core_0/start;
u_CORES/u_debug_core_0/start_d1;
u_CORES/u_debug_core_0/start_d2;
u_CORES/u_debug_core_0/start_d3;
u_CORES/u_debug_core_0/trigger;
u_CORES/u_debug_core_0/u0_trig_unit/N3389;
u_CORES/u_debug_core_0/u0_trig_unit/_N3736;
u_CORES/u_debug_core_0/u0_trig_unit/_N3741;
u_CORES/u_debug_core_0/u0_trig_unit/_N3745;
u_CORES/u_debug_core_0/u0_trig_unit/_N3749;
u_CORES/u_debug_core_0/u0_trig_unit/_N3756;
u_CORES/u_debug_core_0/u0_trig_unit/_N3760;
u_CORES/u_debug_core_0/u0_trig_unit/_N3764;
u_CORES/u_debug_core_0/u0_trig_unit/_N3771;
u_CORES/u_debug_core_0/u0_trig_unit/_N3775;
u_CORES/u_debug_core_0/u0_trig_unit/_N3779;
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N117;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N623;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N75;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N77;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N79;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N602;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N633;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N649;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N653;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N657;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N660;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N664;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N667;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N670;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N702;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N733;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N735;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N3908;
u_CORES/u_debug_core_0/u_Storage_Condition/N248;
u_CORES/u_debug_core_0/u_Storage_Condition/N266_inv;
u_CORES/u_debug_core_0/u_Storage_Condition/N283;
u_CORES/u_debug_core_0/u_Storage_Condition/N288;
u_CORES/u_debug_core_0/u_Storage_Condition/N344;
u_CORES/u_debug_core_0/u_Storage_Condition/N356;
u_CORES/u_debug_core_0/u_Storage_Condition/N365;
u_CORES/u_debug_core_0/u_Storage_Condition/N414;
u_CORES/u_debug_core_0/u_Storage_Condition/N418;
u_CORES/u_debug_core_0/u_Storage_Condition/N422;
u_CORES/u_debug_core_0/u_Storage_Condition/N426;
u_CORES/u_debug_core_0/u_Storage_Condition/N434;
u_CORES/u_debug_core_0/u_Storage_Condition/_N41;
u_CORES/u_debug_core_0/u_Storage_Condition/_N43;
u_CORES/u_debug_core_0/u_Storage_Condition/_N45;
u_CORES/u_debug_core_0/u_Storage_Condition/_N47;
u_CORES/u_debug_core_0/u_Storage_Condition/_N49;
u_CORES/u_debug_core_0/u_Storage_Condition/_N82;
u_CORES/u_debug_core_0/u_Storage_Condition/_N84;
u_CORES/u_debug_core_0/u_Storage_Condition/_N86;
u_CORES/u_debug_core_0/u_Storage_Condition/_N88;
u_CORES/u_debug_core_0/u_Storage_Condition/_N90;
u_CORES/u_debug_core_0/u_Storage_Condition/_N92;
u_CORES/u_debug_core_0/u_Storage_Condition/_N96;
u_CORES/u_debug_core_0/u_Storage_Condition/_N98;
u_CORES/u_debug_core_0/u_Storage_Condition/_N100;
u_CORES/u_debug_core_0/u_Storage_Condition/_N102;
u_CORES/u_debug_core_0/u_Storage_Condition/_N104;
u_CORES/u_debug_core_0/u_Storage_Condition/_N114;
u_CORES/u_debug_core_0/u_Storage_Condition/_N115;
u_CORES/u_debug_core_0/u_Storage_Condition/_N3003;
u_CORES/u_debug_core_0/u_Storage_Condition/_N3699;
u_CORES/u_debug_core_0/u_Storage_Condition/_N3701;
u_CORES/u_debug_core_0/u_Storage_Condition/_N3703;
u_CORES/u_debug_core_0/u_Storage_Condition/_N3718;
u_CORES/u_debug_core_0/u_Storage_Condition/_N3722;
u_CORES/u_debug_core_0/u_Storage_Condition/_N3723;
u_CORES/u_debug_core_0/u_Storage_Condition/_N3725;
u_CORES/u_debug_core_0/u_Storage_Condition/_N3726;
u_CORES/u_debug_core_0/u_Storage_Condition/_N3727;
u_CORES/u_debug_core_0/u_Storage_Condition/_N3729;
u_CORES/u_debug_core_0/u_Storage_Condition/_N3842;
u_CORES/u_debug_core_0/u_Storage_Condition/_N3843;
u_CORES/u_debug_core_0/u_Storage_Condition/_N3844;
u_CORES/u_debug_core_0/u_Storage_Condition/_N3914;
u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1;
u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition;
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa;
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win;
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win_p;
u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1;
u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N296;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N29;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N773;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N781;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N782;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N2245;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N3893;
u_CORES/u_debug_core_0/u_Trigger_Condition/N129;
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N131;
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N164;
u_CORES/u_debug_core_0/u_hub_data_decode/N110;
u_CORES/u_debug_core_0/u_hub_data_decode/N255;
u_CORES/u_debug_core_0/u_hub_data_decode/N257;
u_CORES/u_debug_core_0/u_hub_data_decode/N258;
u_CORES/u_debug_core_0/u_hub_data_decode/N368;
u_CORES/u_debug_core_0/u_hub_data_decode/N1210;
u_CORES/u_debug_core_0/u_hub_data_decode/_N2662;
u_CORES/u_debug_core_0/u_hub_data_decode/_N2925;
u_CORES/u_debug_core_0/u_hub_data_decode/_N2927;
u_CORES/u_debug_core_0/u_hub_data_decode/_N2930;
u_CORES/u_debug_core_0/u_hub_data_decode/_N2940;
u_CORES/u_debug_core_0/u_hub_data_decode/_N2951;
u_CORES/u_debug_core_0/u_hub_data_decode/_N3880;
u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_ini_d1;
u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_rb;
u_CORES/u_debug_core_0/u_rd_addr_gen/N143;
u_CORES/u_debug_core_0/u_rd_addr_gen/N490;
u_CORES/u_debug_core_0/u_rd_addr_gen/N498;
u_CORES/u_debug_core_0/u_rd_addr_gen/N501;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N54;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N56;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N58;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N62;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N64;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N66;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N68;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N70;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N119;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N120;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N182;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N184;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1108;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2562;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2568;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2569;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2576;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2577;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2578;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2581;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2599;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2614;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2709;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2713;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2717;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2728;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2732;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2747;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2757;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2783;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2825;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2913;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2914;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2919;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2920;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2921;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2922;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2923;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2924;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2942;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2945;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2946;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2950;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3601_2;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3655;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3663;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3678;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3679;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3680;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3686;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3687;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3688;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3690;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3806;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3807;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3808;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3809;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3810;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3811;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3812;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3817;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3819;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3847;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3848;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3850;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3851;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3853;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3855;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3856;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3858;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3861;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3862;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3864;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3865;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3868;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3872;
u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d1;
u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2;
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1;
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2;
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_ram;
u_CORES/u_jtag_hub/N140;
u_CORES/u_jtag_hub/N176;
u_CORES/u_jtag_hub/_N237_4;
u_CORES/u_jtag_hub/data_ctrl;
u_CORES/u_jtag_hub/shift;
u_CORES/update_wire;
u_Signal_generators/N3;
u_Signal_generators/N82;
u_Signal_generators/_N58;
u_Signal_generators/_N60;
u_Signal_generators/_N62;
u_Signal_generators/_N64;
u_Signal_generators/_N66;
u_Signal_generators/_N68;
u_Signal_generators/_N1563;
u_Signal_generators/_N1564;
u_Signal_generators/_N1565;
u_Signal_generators/da_clk;
u_Signal_generators/key_4_en;
u_Signal_generators/key_5_en;
u_Signal_generators/rst_n;
u_Signal_generators/u_key_4/N26;
u_Signal_generators/u_key_4/_N514;
u_Signal_generators/u_key_4/_N516;
u_Signal_generators/u_key_4/_N518;
u_Signal_generators/u_key_4/_N520;
u_Signal_generators/u_key_4/_N522;
u_Signal_generators/u_key_4/_N524;
u_Signal_generators/u_key_4/_N526;
u_Signal_generators/u_key_4/_N528;
u_Signal_generators/u_key_4/_N530;
u_Signal_generators/u_key_4/_N1518;
u_Signal_generators/u_key_4/_N1525;
u_Signal_generators/u_key_4/_N1529;
u_Signal_generators/u_key_4/_N1533;
u_Signal_generators/u_key_4/_N1536;
u_Signal_generators/u_key_5/_N72;
u_Signal_generators/u_key_5/_N74;
u_Signal_generators/u_key_5/_N76;
u_Signal_generators/u_key_5/_N78;
u_Signal_generators/u_key_5/_N80;
u_Signal_generators/u_key_5/_N82;
u_Signal_generators/u_key_5/_N84;
u_Signal_generators/u_key_5/_N86;
u_Signal_generators/u_key_5/_N88;
u_Signal_generators/u_key_5/_N1538;
u_Signal_generators/u_key_5/_N1545;
u_Signal_generators/u_key_5/_N1549;
u_Signal_generators/u_key_5/_N1553;
u_Signal_generators/u_key_5/_N1555;
u_Signal_generators/u_key_5/_N1556;
u_Signal_generators/u_pll/u_pll_e3/ntCLKFB;
u_logic_analyzer/_N534;
u_logic_analyzer/_N536;
u_logic_analyzer/_N538;
u_logic_analyzer/_N540;
u_logic_analyzer/_N1226;
u_logic_analyzer/_N1227;
u_logic_analyzer/_N1228;
u_logic_analyzer/_N1229;
u_logic_analyzer/_N1576;
u_logic_analyzer/begin_read;
u_logic_analyzer/clkout_1;
u_logic_analyzer/clkout_2;
u_logic_analyzer/clkout_3;
u_logic_analyzer/clkout_4;
u_logic_analyzer/key_en1;
u_logic_analyzer/key_en2;
u_logic_analyzer/key_en3;
u_logic_analyzer/rst_pll;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N225;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N226;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N227;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N228;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N229;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N230;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N231;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N232;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N234;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N235;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N236;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N237;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N238;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N239;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N240;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N241;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N243;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N244;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N245;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N246;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N247;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N248;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N249;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N250;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N252;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N253;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N254;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N255;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N256;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N257;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N258;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N259;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N261;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N262;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N263;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N264;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N265;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N266;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N267;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N268;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N270;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N271;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N272;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N273;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N274;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N275;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N276;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N277;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N279;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N280;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N281;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N282;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N283;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N284;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N285;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N286;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N288;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N289;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N290;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N291;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N292;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N293;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N294;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N295;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N297;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N298;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N299;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N300;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N301;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N302;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N303;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N304;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N306;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N307;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N308;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N309;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N310;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N311;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N312;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N313;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N315;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N316;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N317;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N318;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N319;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N320;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N321;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N322;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N324;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N325;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N326;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N327;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N328;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N329;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N330;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N331;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N333;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N334;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N335;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N336;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N337;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N338;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N339;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N340;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N342;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N343;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N344;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N345;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N346;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N347;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N348;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N349;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N351;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N352;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N353;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N354;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N355;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N356;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N357;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N358;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N360;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N361;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N362;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N363;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N364;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N365;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N366;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N367;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N369;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N370;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N371;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N372;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N373;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N374;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N375;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N376;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N378;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N379;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N380;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N381;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N382;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N383;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N384;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N385;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N387;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N388;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N389;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N390;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N391;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N392;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N393;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N394;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N396;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N397;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N398;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N399;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N400;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N401;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N402;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N403;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N405;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N406;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N407;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N408;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N409;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N410;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N411;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N412;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N414;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N415;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N416;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N417;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N418;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N419;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N420;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N421;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N423;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N424;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N425;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N426;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N427;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N428;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N429;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N430;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N432;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N433;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N434;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N435;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N436;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N437;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N438;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N439;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N441;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N442;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N443;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N444;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N445;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N446;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N447;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N448;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N450;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N451;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N452;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N453;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N454;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N455;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N456;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N457;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N459;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N460;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N461;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N462;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N463;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N464;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N465;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N466;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N468;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N469;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N470;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N471;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N472;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N473;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N474;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N475;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N477;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N478;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N479;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N480;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N481;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N482;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N483;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N484;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N486;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N487;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N488;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N489;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N490;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N491;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N492;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N493;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N495;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N496;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N497;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N498;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N499;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N500;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N501;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N502;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N504;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N505;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N506;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N507;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N508;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N509;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N510;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N511;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N542;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N550;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N558;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N566;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N574;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N582;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N590;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N598;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N606;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N614;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N622;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N630;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N638;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N646;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N654;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N662;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N670;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N678;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N686;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N694;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N702;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N710;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N718;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N726;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N734;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N742;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N750;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N758;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N766;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N774;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N782;
u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/_N790;
u_logic_analyzer/u_glitch_free/ck_sel1_neg;
u_logic_analyzer/u_glitch_free/ck_sel1_r1;
u_logic_analyzer/u_glitch_free/ck_sel1_r2;
u_logic_analyzer/u_glitch_free/ck_sel2_neg;
u_logic_analyzer/u_glitch_free/ck_sel2_r1;
u_logic_analyzer/u_glitch_free/ck_sel2_r2;
u_logic_analyzer/u_glitch_free/ck_sel3_neg;
u_logic_analyzer/u_glitch_free/ck_sel3_r1;
u_logic_analyzer/u_glitch_free/ck_sel3_r2;
u_logic_analyzer/u_glitch_free/clk3_or;
u_logic_analyzer/u_key_1/_N92;
u_logic_analyzer/u_key_1/_N94;
u_logic_analyzer/u_key_1/_N96;
u_logic_analyzer/u_key_1/_N98;
u_logic_analyzer/u_key_1/_N100;
u_logic_analyzer/u_key_1/_N102;
u_logic_analyzer/u_key_1/_N104;
u_logic_analyzer/u_key_1/_N106;
u_logic_analyzer/u_key_1/_N108;
u_logic_analyzer/u_key_1/_N1478;
u_logic_analyzer/u_key_1/_N1485;
u_logic_analyzer/u_key_1/_N1489;
u_logic_analyzer/u_key_1/_N1493;
u_logic_analyzer/u_key_1/_N1495;
u_logic_analyzer/u_key_1/_N1496;
u_logic_analyzer/u_key_2/_N112;
u_logic_analyzer/u_key_2/_N114;
u_logic_analyzer/u_key_2/_N116;
u_logic_analyzer/u_key_2/_N118;
u_logic_analyzer/u_key_2/_N120;
u_logic_analyzer/u_key_2/_N122;
u_logic_analyzer/u_key_2/_N124;
u_logic_analyzer/u_key_2/_N126;
u_logic_analyzer/u_key_2/_N128;
u_logic_analyzer/u_key_2/_N1581;
u_logic_analyzer/u_key_2/_N1588;
u_logic_analyzer/u_key_2/_N1592;
u_logic_analyzer/u_key_2/_N1596;
u_logic_analyzer/u_key_2/_N1598;
u_logic_analyzer/u_key_2/_N1599;
u_logic_analyzer/u_key_3/N30;
u_logic_analyzer/u_key_3/_N132;
u_logic_analyzer/u_key_3/_N134;
u_logic_analyzer/u_key_3/_N136;
u_logic_analyzer/u_key_3/_N138;
u_logic_analyzer/u_key_3/_N140;
u_logic_analyzer/u_key_3/_N142;
u_logic_analyzer/u_key_3/_N144;
u_logic_analyzer/u_key_3/_N146;
u_logic_analyzer/u_key_3/_N148;
u_logic_analyzer/u_key_3/_N1498;
u_logic_analyzer/u_key_3/_N1505;
u_logic_analyzer/u_key_3/_N1509;
u_logic_analyzer/u_key_3/_N1513;
u_logic_analyzer/u_key_3/_N1516;
u_logic_analyzer/u_pll/u_pll_e3/ntCLKFB;
u_logic_analyzer/u_sampler/N4210;
u_logic_analyzer/u_sampler/N4216;
u_logic_analyzer/u_sampler/_N152;
u_logic_analyzer/u_sampler/_N154;
u_logic_analyzer/u_sampler/_N156;
u_logic_analyzer/u_sampler/_N158;
u_logic_analyzer/u_sampler/_N1466_1;
u_logic_analyzer/u_sampler/_N1466_10;
u_logic_analyzer/u_sampler/_N1466_12;
u_logic_analyzer/u_sampler/_N1466_14;
u_logic_analyzer/u_sampler/_N1568;
u_logic_analyzer/u_sampler/_N1570;
u_logic_analyzer/u_sampler/_N1572;
u_logic_analyzer/u_sampler/trigger;
u_logic_analyzer/wren;
data_out[0];
data_out[1];
data_out[2];
data_out[3];
data_out[4];
data_out[5];
data_out[6];
data_out[7];
data_read[0];
data_read[1];
data_read[2];
data_read[3];
data_read[4];
data_read[5];
data_read[6];
data_read[7];
u_CORES/conf_sel [0];
u_CORES/hub_tdo [0];
u_CORES/id_o [0];
u_CORES/id_o [1];
u_CORES/id_o [2];
u_CORES/id_o [3];
u_CORES/id_o [4];
u_CORES/u_debug_core_0/DATA_ff[0] [0];
u_CORES/u_debug_core_0/DATA_ff[0] [1];
u_CORES/u_debug_core_0/DATA_ff[0] [2];
u_CORES/u_debug_core_0/DATA_ff[0] [3];
u_CORES/u_debug_core_0/DATA_ff[0] [4];
u_CORES/u_debug_core_0/DATA_ff[0] [5];
u_CORES/u_debug_core_0/DATA_ff[0] [6];
u_CORES/u_debug_core_0/DATA_ff[0] [7];
u_CORES/u_debug_core_0/DATA_ff[0] [8];
u_CORES/u_debug_core_0/DATA_ff[0] [9];
u_CORES/u_debug_core_0/DATA_ff[0] [10];
u_CORES/u_debug_core_0/DATA_ff[0] [11];
u_CORES/u_debug_core_0/DATA_ff[0] [12];
u_CORES/u_debug_core_0/DATA_ff[0] [13];
u_CORES/u_debug_core_0/DATA_ff[0] [14];
u_CORES/u_debug_core_0/DATA_ff[0] [15];
u_CORES/u_debug_core_0/DATA_ff[0] [16];
u_CORES/u_debug_core_0/DATA_ff[0] [17];
u_CORES/u_debug_core_0/DATA_ff[0] [18];
u_CORES/u_debug_core_0/DATA_ff[0] [19];
u_CORES/u_debug_core_0/DATA_ff[0] [20];
u_CORES/u_debug_core_0/DATA_ff[0] [21];
u_CORES/u_debug_core_0/DATA_ff[0] [22];
u_CORES/u_debug_core_0/DATA_ff[0] [23];
u_CORES/u_debug_core_0/DATA_ff[0] [24];
u_CORES/u_debug_core_0/DATA_ff[0] [25];
u_CORES/u_debug_core_0/DATA_ff[0] [26];
u_CORES/u_debug_core_0/DATA_ff[0] [27];
u_CORES/u_debug_core_0/DATA_ff[0] [28];
u_CORES/u_debug_core_0/DATA_ff[0] [29];
u_CORES/u_debug_core_0/DATA_ff[0] [30];
u_CORES/u_debug_core_0/DATA_ff[0] [31];
u_CORES/u_debug_core_0/DATA_ff[0] [32];
u_CORES/u_debug_core_0/DATA_ff[0] [33];
u_CORES/u_debug_core_0/DATA_ff[0] [34];
u_CORES/u_debug_core_0/DATA_ff[0] [35];
u_CORES/u_debug_core_0/DATA_ff[0] [36];
u_CORES/u_debug_core_0/DATA_ff[0] [37];
u_CORES/u_debug_core_0/DATA_ff[0] [38];
u_CORES/u_debug_core_0/DATA_ff[0] [39];
u_CORES/u_debug_core_0/DATA_ff[0] [40];
u_CORES/u_debug_core_0/DATA_ff[0] [41];
u_CORES/u_debug_core_0/DATA_ff[0] [42];
u_CORES/u_debug_core_0/DATA_ff[0] [43];
u_CORES/u_debug_core_0/DATA_ff[0] [44];
u_CORES/u_debug_core_0/DATA_ff[0] [45];
u_CORES/u_debug_core_0/DATA_ff[0] [46];
u_CORES/u_debug_core_0/DATA_ff[0] [47];
u_CORES/u_debug_core_0/DATA_ff[0] [48];
u_CORES/u_debug_core_0/DATA_ff[0] [49];
u_CORES/u_debug_core_0/DATA_ff[0] [50];
u_CORES/u_debug_core_0/DATA_ff[0] [51];
u_CORES/u_debug_core_0/DATA_ff[0] [52];
u_CORES/u_debug_core_0/DATA_ff[0] [53];
u_CORES/u_debug_core_0/DATA_ff[0] [54];
u_CORES/u_debug_core_0/TRIG0_ff[0] [0];
u_CORES/u_debug_core_0/TRIG0_ff[0] [1];
u_CORES/u_debug_core_0/TRIG0_ff[0] [2];
u_CORES/u_debug_core_0/TRIG0_ff[0] [3];
u_CORES/u_debug_core_0/TRIG0_ff[0] [4];
u_CORES/u_debug_core_0/TRIG0_ff[0] [5];
u_CORES/u_debug_core_0/TRIG0_ff[0] [6];
u_CORES/u_debug_core_0/TRIG0_ff[0] [7];
u_CORES/u_debug_core_0/TRIG0_ff[0] [8];
u_CORES/u_debug_core_0/TRIG0_ff[0] [9];
u_CORES/u_debug_core_0/TRIG0_ff[0] [10];
u_CORES/u_debug_core_0/TRIG0_ff[0] [11];
u_CORES/u_debug_core_0/TRIG0_ff[0] [12];
u_CORES/u_debug_core_0/TRIG0_ff[0] [13];
u_CORES/u_debug_core_0/TRIG0_ff[0] [14];
u_CORES/u_debug_core_0/TRIG0_ff[0] [15];
u_CORES/u_debug_core_0/TRIG0_ff[0] [16];
u_CORES/u_debug_core_0/TRIG0_ff[0] [17];
u_CORES/u_debug_core_0/TRIG0_ff[0] [18];
u_CORES/u_debug_core_0/TRIG0_ff[0] [19];
u_CORES/u_debug_core_0/TRIG0_ff[0] [20];
u_CORES/u_debug_core_0/TRIG0_ff[0] [21];
u_CORES/u_debug_core_0/TRIG0_ff[0] [22];
u_CORES/u_debug_core_0/TRIG0_ff[0] [23];
u_CORES/u_debug_core_0/TRIG0_ff[0] [24];
u_CORES/u_debug_core_0/TRIG0_ff[0] [25];
u_CORES/u_debug_core_0/TRIG0_ff[0] [26];
u_CORES/u_debug_core_0/TRIG0_ff[0] [27];
u_CORES/u_debug_core_0/TRIG0_ff[0] [28];
u_CORES/u_debug_core_0/TRIG0_ff[0] [29];
u_CORES/u_debug_core_0/TRIG0_ff[0] [30];
u_CORES/u_debug_core_0/TRIG0_ff[0] [31];
u_CORES/u_debug_core_0/TRIG0_ff[0] [32];
u_CORES/u_debug_core_0/TRIG0_ff[0] [33];
u_CORES/u_debug_core_0/TRIG0_ff[0] [34];
u_CORES/u_debug_core_0/TRIG0_ff[0] [35];
u_CORES/u_debug_core_0/TRIG0_ff[0] [36];
u_CORES/u_debug_core_0/TRIG0_ff[0] [37];
u_CORES/u_debug_core_0/TRIG0_ff[0] [38];
u_CORES/u_debug_core_0/TRIG0_ff[0] [39];
u_CORES/u_debug_core_0/TRIG0_ff[0] [40];
u_CORES/u_debug_core_0/TRIG0_ff[0] [41];
u_CORES/u_debug_core_0/TRIG0_ff[0] [42];
u_CORES/u_debug_core_0/TRIG0_ff[0] [43];
u_CORES/u_debug_core_0/TRIG0_ff[0] [44];
u_CORES/u_debug_core_0/TRIG0_ff[0] [45];
u_CORES/u_debug_core_0/TRIG0_ff[0] [46];
u_CORES/u_debug_core_0/TRIG0_ff[0] [47];
u_CORES/u_debug_core_0/TRIG0_ff[0] [48];
u_CORES/u_debug_core_0/TRIG0_ff[0] [49];
u_CORES/u_debug_core_0/TRIG0_ff[0] [50];
u_CORES/u_debug_core_0/TRIG0_ff[0] [51];
u_CORES/u_debug_core_0/TRIG0_ff[0] [52];
u_CORES/u_debug_core_0/TRIG0_ff[0] [53];
u_CORES/u_debug_core_0/TRIG0_ff[0] [54];
u_CORES/u_debug_core_0/TRIG0_ff[1] [0];
u_CORES/u_debug_core_0/TRIG0_ff[1] [1];
u_CORES/u_debug_core_0/TRIG0_ff[1] [2];
u_CORES/u_debug_core_0/TRIG0_ff[1] [3];
u_CORES/u_debug_core_0/TRIG0_ff[1] [4];
u_CORES/u_debug_core_0/TRIG0_ff[1] [5];
u_CORES/u_debug_core_0/TRIG0_ff[1] [6];
u_CORES/u_debug_core_0/TRIG0_ff[1] [7];
u_CORES/u_debug_core_0/TRIG0_ff[1] [8];
u_CORES/u_debug_core_0/TRIG0_ff[1] [9];
u_CORES/u_debug_core_0/TRIG0_ff[1] [10];
u_CORES/u_debug_core_0/TRIG0_ff[1] [11];
u_CORES/u_debug_core_0/TRIG0_ff[1] [12];
u_CORES/u_debug_core_0/TRIG0_ff[1] [13];
u_CORES/u_debug_core_0/TRIG0_ff[1] [14];
u_CORES/u_debug_core_0/TRIG0_ff[1] [15];
u_CORES/u_debug_core_0/TRIG0_ff[1] [16];
u_CORES/u_debug_core_0/TRIG0_ff[1] [17];
u_CORES/u_debug_core_0/TRIG0_ff[1] [18];
u_CORES/u_debug_core_0/TRIG0_ff[1] [19];
u_CORES/u_debug_core_0/TRIG0_ff[1] [20];
u_CORES/u_debug_core_0/TRIG0_ff[1] [21];
u_CORES/u_debug_core_0/TRIG0_ff[1] [22];
u_CORES/u_debug_core_0/TRIG0_ff[1] [23];
u_CORES/u_debug_core_0/TRIG0_ff[1] [24];
u_CORES/u_debug_core_0/TRIG0_ff[1] [25];
u_CORES/u_debug_core_0/TRIG0_ff[1] [26];
u_CORES/u_debug_core_0/TRIG0_ff[1] [27];
u_CORES/u_debug_core_0/TRIG0_ff[1] [28];
u_CORES/u_debug_core_0/TRIG0_ff[1] [29];
u_CORES/u_debug_core_0/TRIG0_ff[1] [30];
u_CORES/u_debug_core_0/TRIG0_ff[1] [31];
u_CORES/u_debug_core_0/TRIG0_ff[1] [32];
u_CORES/u_debug_core_0/TRIG0_ff[1] [33];
u_CORES/u_debug_core_0/TRIG0_ff[1] [34];
u_CORES/u_debug_core_0/TRIG0_ff[1] [35];
u_CORES/u_debug_core_0/TRIG0_ff[1] [36];
u_CORES/u_debug_core_0/TRIG0_ff[1] [37];
u_CORES/u_debug_core_0/TRIG0_ff[1] [38];
u_CORES/u_debug_core_0/TRIG0_ff[1] [39];
u_CORES/u_debug_core_0/TRIG0_ff[1] [40];
u_CORES/u_debug_core_0/TRIG0_ff[1] [41];
u_CORES/u_debug_core_0/TRIG0_ff[1] [42];
u_CORES/u_debug_core_0/TRIG0_ff[1] [43];
u_CORES/u_debug_core_0/TRIG0_ff[1] [44];
u_CORES/u_debug_core_0/TRIG0_ff[1] [45];
u_CORES/u_debug_core_0/TRIG0_ff[1] [46];
u_CORES/u_debug_core_0/TRIG0_ff[1] [47];
u_CORES/u_debug_core_0/TRIG0_ff[1] [48];
u_CORES/u_debug_core_0/TRIG0_ff[1] [49];
u_CORES/u_debug_core_0/TRIG0_ff[1] [50];
u_CORES/u_debug_core_0/TRIG0_ff[1] [51];
u_CORES/u_debug_core_0/TRIG0_ff[1] [52];
u_CORES/u_debug_core_0/TRIG0_ff[1] [53];
u_CORES/u_debug_core_0/TRIG0_ff[1] [54];
u_CORES/u_debug_core_0/conf_id_o [0];
u_CORES/u_debug_core_0/conf_id_o [1];
u_CORES/u_debug_core_0/conf_id_o [2];
u_CORES/u_debug_core_0/conf_id_o [3];
u_CORES/u_debug_core_0/conf_id_o [4];
u_CORES/u_debug_core_0/conf_rdata [0];
u_CORES/u_debug_core_0/conf_rdata [16];
u_CORES/u_debug_core_0/conf_rdata [18];
u_CORES/u_debug_core_0/conf_rden [0];
u_CORES/u_debug_core_0/conf_rden [16];
u_CORES/u_debug_core_0/conf_rden [18];
u_CORES/u_debug_core_0/conf_reg_rbo [0];
u_CORES/u_debug_core_0/conf_reg_rbo [1];
u_CORES/u_debug_core_0/conf_reg_rbo [2];
u_CORES/u_debug_core_0/conf_reg_rbo [3];
u_CORES/u_debug_core_0/conf_reg_rbo [4];
u_CORES/u_debug_core_0/conf_sel_int [0];
u_CORES/u_debug_core_0/conf_sel_int [16];
u_CORES/u_debug_core_0/conf_sel_int [18];
u_CORES/u_debug_core_0/conf_sel_int [20];
u_CORES/u_debug_core_0/conf_sel_int [21];
u_CORES/u_debug_core_0/conf_sel_int [22];
u_CORES/u_debug_core_0/data_pipe[0] [0];
u_CORES/u_debug_core_0/data_pipe[0] [1];
u_CORES/u_debug_core_0/data_pipe[0] [2];
u_CORES/u_debug_core_0/data_pipe[0] [3];
u_CORES/u_debug_core_0/data_pipe[0] [4];
u_CORES/u_debug_core_0/data_pipe[0] [5];
u_CORES/u_debug_core_0/data_pipe[0] [6];
u_CORES/u_debug_core_0/data_pipe[0] [7];
u_CORES/u_debug_core_0/data_pipe[0] [8];
u_CORES/u_debug_core_0/data_pipe[0] [9];
u_CORES/u_debug_core_0/data_pipe[0] [10];
u_CORES/u_debug_core_0/data_pipe[0] [11];
u_CORES/u_debug_core_0/data_pipe[0] [12];
u_CORES/u_debug_core_0/data_pipe[0] [13];
u_CORES/u_debug_core_0/data_pipe[0] [14];
u_CORES/u_debug_core_0/data_pipe[0] [15];
u_CORES/u_debug_core_0/data_pipe[0] [16];
u_CORES/u_debug_core_0/data_pipe[0] [17];
u_CORES/u_debug_core_0/data_pipe[0] [18];
u_CORES/u_debug_core_0/data_pipe[0] [19];
u_CORES/u_debug_core_0/data_pipe[0] [20];
u_CORES/u_debug_core_0/data_pipe[0] [21];
u_CORES/u_debug_core_0/data_pipe[0] [22];
u_CORES/u_debug_core_0/data_pipe[0] [23];
u_CORES/u_debug_core_0/data_pipe[0] [24];
u_CORES/u_debug_core_0/data_pipe[0] [25];
u_CORES/u_debug_core_0/data_pipe[0] [26];
u_CORES/u_debug_core_0/data_pipe[0] [27];
u_CORES/u_debug_core_0/data_pipe[0] [28];
u_CORES/u_debug_core_0/data_pipe[0] [29];
u_CORES/u_debug_core_0/data_pipe[0] [30];
u_CORES/u_debug_core_0/data_pipe[0] [31];
u_CORES/u_debug_core_0/data_pipe[0] [32];
u_CORES/u_debug_core_0/data_pipe[0] [33];
u_CORES/u_debug_core_0/data_pipe[0] [34];
u_CORES/u_debug_core_0/data_pipe[0] [35];
u_CORES/u_debug_core_0/data_pipe[0] [36];
u_CORES/u_debug_core_0/data_pipe[0] [37];
u_CORES/u_debug_core_0/data_pipe[0] [38];
u_CORES/u_debug_core_0/data_pipe[0] [39];
u_CORES/u_debug_core_0/data_pipe[0] [40];
u_CORES/u_debug_core_0/data_pipe[0] [41];
u_CORES/u_debug_core_0/data_pipe[0] [42];
u_CORES/u_debug_core_0/data_pipe[0] [43];
u_CORES/u_debug_core_0/data_pipe[0] [44];
u_CORES/u_debug_core_0/data_pipe[0] [45];
u_CORES/u_debug_core_0/data_pipe[0] [46];
u_CORES/u_debug_core_0/data_pipe[0] [47];
u_CORES/u_debug_core_0/data_pipe[0] [48];
u_CORES/u_debug_core_0/data_pipe[0] [49];
u_CORES/u_debug_core_0/data_pipe[0] [50];
u_CORES/u_debug_core_0/data_pipe[0] [51];
u_CORES/u_debug_core_0/data_pipe[0] [52];
u_CORES/u_debug_core_0/data_pipe[0] [53];
u_CORES/u_debug_core_0/data_pipe[0] [54];
u_CORES/u_debug_core_0/data_pipe[1] [0];
u_CORES/u_debug_core_0/data_pipe[1] [1];
u_CORES/u_debug_core_0/data_pipe[1] [2];
u_CORES/u_debug_core_0/data_pipe[1] [3];
u_CORES/u_debug_core_0/data_pipe[1] [4];
u_CORES/u_debug_core_0/data_pipe[1] [5];
u_CORES/u_debug_core_0/data_pipe[1] [6];
u_CORES/u_debug_core_0/data_pipe[1] [7];
u_CORES/u_debug_core_0/data_pipe[1] [8];
u_CORES/u_debug_core_0/data_pipe[1] [9];
u_CORES/u_debug_core_0/data_pipe[1] [10];
u_CORES/u_debug_core_0/data_pipe[1] [11];
u_CORES/u_debug_core_0/data_pipe[1] [12];
u_CORES/u_debug_core_0/data_pipe[1] [13];
u_CORES/u_debug_core_0/data_pipe[1] [14];
u_CORES/u_debug_core_0/data_pipe[1] [15];
u_CORES/u_debug_core_0/data_pipe[1] [16];
u_CORES/u_debug_core_0/data_pipe[1] [17];
u_CORES/u_debug_core_0/data_pipe[1] [18];
u_CORES/u_debug_core_0/data_pipe[1] [19];
u_CORES/u_debug_core_0/data_pipe[1] [20];
u_CORES/u_debug_core_0/data_pipe[1] [21];
u_CORES/u_debug_core_0/data_pipe[1] [22];
u_CORES/u_debug_core_0/data_pipe[1] [23];
u_CORES/u_debug_core_0/data_pipe[1] [24];
u_CORES/u_debug_core_0/data_pipe[1] [25];
u_CORES/u_debug_core_0/data_pipe[1] [26];
u_CORES/u_debug_core_0/data_pipe[1] [27];
u_CORES/u_debug_core_0/data_pipe[1] [28];
u_CORES/u_debug_core_0/data_pipe[1] [29];
u_CORES/u_debug_core_0/data_pipe[1] [30];
u_CORES/u_debug_core_0/data_pipe[1] [31];
u_CORES/u_debug_core_0/data_pipe[1] [32];
u_CORES/u_debug_core_0/data_pipe[1] [33];
u_CORES/u_debug_core_0/data_pipe[1] [34];
u_CORES/u_debug_core_0/data_pipe[1] [35];
u_CORES/u_debug_core_0/data_pipe[1] [36];
u_CORES/u_debug_core_0/data_pipe[1] [37];
u_CORES/u_debug_core_0/data_pipe[1] [38];
u_CORES/u_debug_core_0/data_pipe[1] [39];
u_CORES/u_debug_core_0/data_pipe[1] [40];
u_CORES/u_debug_core_0/data_pipe[1] [41];
u_CORES/u_debug_core_0/data_pipe[1] [42];
u_CORES/u_debug_core_0/data_pipe[1] [43];
u_CORES/u_debug_core_0/data_pipe[1] [44];
u_CORES/u_debug_core_0/data_pipe[1] [45];
u_CORES/u_debug_core_0/data_pipe[1] [46];
u_CORES/u_debug_core_0/data_pipe[1] [47];
u_CORES/u_debug_core_0/data_pipe[1] [48];
u_CORES/u_debug_core_0/data_pipe[1] [49];
u_CORES/u_debug_core_0/data_pipe[1] [50];
u_CORES/u_debug_core_0/data_pipe[1] [51];
u_CORES/u_debug_core_0/data_pipe[1] [52];
u_CORES/u_debug_core_0/data_pipe[1] [53];
u_CORES/u_debug_core_0/data_pipe[1] [54];
u_CORES/u_debug_core_0/data_pipe[2] [0];
u_CORES/u_debug_core_0/data_pipe[2] [1];
u_CORES/u_debug_core_0/data_pipe[2] [2];
u_CORES/u_debug_core_0/data_pipe[2] [3];
u_CORES/u_debug_core_0/data_pipe[2] [4];
u_CORES/u_debug_core_0/data_pipe[2] [5];
u_CORES/u_debug_core_0/data_pipe[2] [6];
u_CORES/u_debug_core_0/data_pipe[2] [7];
u_CORES/u_debug_core_0/data_pipe[2] [8];
u_CORES/u_debug_core_0/data_pipe[2] [9];
u_CORES/u_debug_core_0/data_pipe[2] [10];
u_CORES/u_debug_core_0/data_pipe[2] [11];
u_CORES/u_debug_core_0/data_pipe[2] [12];
u_CORES/u_debug_core_0/data_pipe[2] [13];
u_CORES/u_debug_core_0/data_pipe[2] [14];
u_CORES/u_debug_core_0/data_pipe[2] [15];
u_CORES/u_debug_core_0/data_pipe[2] [16];
u_CORES/u_debug_core_0/data_pipe[2] [17];
u_CORES/u_debug_core_0/data_pipe[2] [18];
u_CORES/u_debug_core_0/data_pipe[2] [19];
u_CORES/u_debug_core_0/data_pipe[2] [20];
u_CORES/u_debug_core_0/data_pipe[2] [21];
u_CORES/u_debug_core_0/data_pipe[2] [22];
u_CORES/u_debug_core_0/data_pipe[2] [23];
u_CORES/u_debug_core_0/data_pipe[2] [24];
u_CORES/u_debug_core_0/data_pipe[2] [25];
u_CORES/u_debug_core_0/data_pipe[2] [26];
u_CORES/u_debug_core_0/data_pipe[2] [27];
u_CORES/u_debug_core_0/data_pipe[2] [28];
u_CORES/u_debug_core_0/data_pipe[2] [29];
u_CORES/u_debug_core_0/data_pipe[2] [30];
u_CORES/u_debug_core_0/data_pipe[2] [31];
u_CORES/u_debug_core_0/data_pipe[2] [32];
u_CORES/u_debug_core_0/data_pipe[2] [33];
u_CORES/u_debug_core_0/data_pipe[2] [34];
u_CORES/u_debug_core_0/data_pipe[2] [35];
u_CORES/u_debug_core_0/data_pipe[2] [36];
u_CORES/u_debug_core_0/data_pipe[2] [37];
u_CORES/u_debug_core_0/data_pipe[2] [38];
u_CORES/u_debug_core_0/data_pipe[2] [39];
u_CORES/u_debug_core_0/data_pipe[2] [40];
u_CORES/u_debug_core_0/data_pipe[2] [41];
u_CORES/u_debug_core_0/data_pipe[2] [42];
u_CORES/u_debug_core_0/data_pipe[2] [43];
u_CORES/u_debug_core_0/data_pipe[2] [44];
u_CORES/u_debug_core_0/data_pipe[2] [45];
u_CORES/u_debug_core_0/data_pipe[2] [46];
u_CORES/u_debug_core_0/data_pipe[2] [47];
u_CORES/u_debug_core_0/data_pipe[2] [48];
u_CORES/u_debug_core_0/data_pipe[2] [49];
u_CORES/u_debug_core_0/data_pipe[2] [50];
u_CORES/u_debug_core_0/data_pipe[2] [51];
u_CORES/u_debug_core_0/data_pipe[2] [52];
u_CORES/u_debug_core_0/data_pipe[2] [53];
u_CORES/u_debug_core_0/data_pipe[2] [54];
u_CORES/u_debug_core_0/data_pipe[3] [0];
u_CORES/u_debug_core_0/data_pipe[3] [1];
u_CORES/u_debug_core_0/data_pipe[3] [2];
u_CORES/u_debug_core_0/data_pipe[3] [3];
u_CORES/u_debug_core_0/data_pipe[3] [4];
u_CORES/u_debug_core_0/data_pipe[3] [5];
u_CORES/u_debug_core_0/data_pipe[3] [6];
u_CORES/u_debug_core_0/data_pipe[3] [7];
u_CORES/u_debug_core_0/data_pipe[3] [8];
u_CORES/u_debug_core_0/data_pipe[3] [9];
u_CORES/u_debug_core_0/data_pipe[3] [10];
u_CORES/u_debug_core_0/data_pipe[3] [11];
u_CORES/u_debug_core_0/data_pipe[3] [12];
u_CORES/u_debug_core_0/data_pipe[3] [13];
u_CORES/u_debug_core_0/data_pipe[3] [14];
u_CORES/u_debug_core_0/data_pipe[3] [15];
u_CORES/u_debug_core_0/data_pipe[3] [16];
u_CORES/u_debug_core_0/data_pipe[3] [17];
u_CORES/u_debug_core_0/data_pipe[3] [18];
u_CORES/u_debug_core_0/data_pipe[3] [19];
u_CORES/u_debug_core_0/data_pipe[3] [20];
u_CORES/u_debug_core_0/data_pipe[3] [21];
u_CORES/u_debug_core_0/data_pipe[3] [22];
u_CORES/u_debug_core_0/data_pipe[3] [23];
u_CORES/u_debug_core_0/data_pipe[3] [24];
u_CORES/u_debug_core_0/data_pipe[3] [25];
u_CORES/u_debug_core_0/data_pipe[3] [26];
u_CORES/u_debug_core_0/data_pipe[3] [27];
u_CORES/u_debug_core_0/data_pipe[3] [28];
u_CORES/u_debug_core_0/data_pipe[3] [29];
u_CORES/u_debug_core_0/data_pipe[3] [30];
u_CORES/u_debug_core_0/data_pipe[3] [31];
u_CORES/u_debug_core_0/data_pipe[3] [32];
u_CORES/u_debug_core_0/data_pipe[3] [33];
u_CORES/u_debug_core_0/data_pipe[3] [34];
u_CORES/u_debug_core_0/data_pipe[3] [35];
u_CORES/u_debug_core_0/data_pipe[3] [36];
u_CORES/u_debug_core_0/data_pipe[3] [37];
u_CORES/u_debug_core_0/data_pipe[3] [38];
u_CORES/u_debug_core_0/data_pipe[3] [39];
u_CORES/u_debug_core_0/data_pipe[3] [40];
u_CORES/u_debug_core_0/data_pipe[3] [41];
u_CORES/u_debug_core_0/data_pipe[3] [42];
u_CORES/u_debug_core_0/data_pipe[3] [43];
u_CORES/u_debug_core_0/data_pipe[3] [44];
u_CORES/u_debug_core_0/data_pipe[3] [45];
u_CORES/u_debug_core_0/data_pipe[3] [46];
u_CORES/u_debug_core_0/data_pipe[3] [47];
u_CORES/u_debug_core_0/data_pipe[3] [48];
u_CORES/u_debug_core_0/data_pipe[3] [49];
u_CORES/u_debug_core_0/data_pipe[3] [50];
u_CORES/u_debug_core_0/data_pipe[3] [51];
u_CORES/u_debug_core_0/data_pipe[3] [52];
u_CORES/u_debug_core_0/data_pipe[3] [53];
u_CORES/u_debug_core_0/data_pipe[3] [54];
u_CORES/u_debug_core_0/data_pipe[4] [0];
u_CORES/u_debug_core_0/data_pipe[4] [1];
u_CORES/u_debug_core_0/data_pipe[4] [2];
u_CORES/u_debug_core_0/data_pipe[4] [3];
u_CORES/u_debug_core_0/data_pipe[4] [4];
u_CORES/u_debug_core_0/data_pipe[4] [5];
u_CORES/u_debug_core_0/data_pipe[4] [6];
u_CORES/u_debug_core_0/data_pipe[4] [7];
u_CORES/u_debug_core_0/data_pipe[4] [8];
u_CORES/u_debug_core_0/data_pipe[4] [9];
u_CORES/u_debug_core_0/data_pipe[4] [10];
u_CORES/u_debug_core_0/data_pipe[4] [11];
u_CORES/u_debug_core_0/data_pipe[4] [12];
u_CORES/u_debug_core_0/data_pipe[4] [13];
u_CORES/u_debug_core_0/data_pipe[4] [14];
u_CORES/u_debug_core_0/data_pipe[4] [15];
u_CORES/u_debug_core_0/data_pipe[4] [16];
u_CORES/u_debug_core_0/data_pipe[4] [17];
u_CORES/u_debug_core_0/data_pipe[4] [18];
u_CORES/u_debug_core_0/data_pipe[4] [19];
u_CORES/u_debug_core_0/data_pipe[4] [20];
u_CORES/u_debug_core_0/data_pipe[4] [21];
u_CORES/u_debug_core_0/data_pipe[4] [22];
u_CORES/u_debug_core_0/data_pipe[4] [23];
u_CORES/u_debug_core_0/data_pipe[4] [24];
u_CORES/u_debug_core_0/data_pipe[4] [25];
u_CORES/u_debug_core_0/data_pipe[4] [26];
u_CORES/u_debug_core_0/data_pipe[4] [27];
u_CORES/u_debug_core_0/data_pipe[4] [28];
u_CORES/u_debug_core_0/data_pipe[4] [29];
u_CORES/u_debug_core_0/data_pipe[4] [30];
u_CORES/u_debug_core_0/data_pipe[4] [31];
u_CORES/u_debug_core_0/data_pipe[4] [32];
u_CORES/u_debug_core_0/data_pipe[4] [33];
u_CORES/u_debug_core_0/data_pipe[4] [34];
u_CORES/u_debug_core_0/data_pipe[4] [35];
u_CORES/u_debug_core_0/data_pipe[4] [36];
u_CORES/u_debug_core_0/data_pipe[4] [37];
u_CORES/u_debug_core_0/data_pipe[4] [38];
u_CORES/u_debug_core_0/data_pipe[4] [39];
u_CORES/u_debug_core_0/data_pipe[4] [40];
u_CORES/u_debug_core_0/data_pipe[4] [41];
u_CORES/u_debug_core_0/data_pipe[4] [42];
u_CORES/u_debug_core_0/data_pipe[4] [43];
u_CORES/u_debug_core_0/data_pipe[4] [44];
u_CORES/u_debug_core_0/data_pipe[4] [45];
u_CORES/u_debug_core_0/data_pipe[4] [46];
u_CORES/u_debug_core_0/data_pipe[4] [47];
u_CORES/u_debug_core_0/data_pipe[4] [48];
u_CORES/u_debug_core_0/data_pipe[4] [49];
u_CORES/u_debug_core_0/data_pipe[4] [50];
u_CORES/u_debug_core_0/data_pipe[4] [51];
u_CORES/u_debug_core_0/data_pipe[4] [52];
u_CORES/u_debug_core_0/data_pipe[4] [53];
u_CORES/u_debug_core_0/data_pipe[4] [54];
u_CORES/u_debug_core_0/ram_radr [0];
u_CORES/u_debug_core_0/ram_radr [1];
u_CORES/u_debug_core_0/ram_radr [2];
u_CORES/u_debug_core_0/ram_radr [3];
u_CORES/u_debug_core_0/ram_radr [4];
u_CORES/u_debug_core_0/ram_radr [5];
u_CORES/u_debug_core_0/ram_radr [6];
u_CORES/u_debug_core_0/ram_radr [7];
u_CORES/u_debug_core_0/ram_radr [8];
u_CORES/u_debug_core_0/ram_radr [9];
u_CORES/u_debug_core_0/ram_radr [10];
u_CORES/u_debug_core_0/ram_radr [11];
u_CORES/u_debug_core_0/ram_radr [12];
u_CORES/u_debug_core_0/ram_rdat [0];
u_CORES/u_debug_core_0/ram_rdat [1];
u_CORES/u_debug_core_0/ram_rdat [2];
u_CORES/u_debug_core_0/ram_rdat [3];
u_CORES/u_debug_core_0/ram_rdat [4];
u_CORES/u_debug_core_0/ram_rdat [5];
u_CORES/u_debug_core_0/ram_rdat [6];
u_CORES/u_debug_core_0/ram_rdat [7];
u_CORES/u_debug_core_0/ram_rdat [8];
u_CORES/u_debug_core_0/ram_rdat [9];
u_CORES/u_debug_core_0/ram_rdat [10];
u_CORES/u_debug_core_0/ram_rdat [11];
u_CORES/u_debug_core_0/ram_rdat [12];
u_CORES/u_debug_core_0/ram_rdat [13];
u_CORES/u_debug_core_0/ram_rdat [14];
u_CORES/u_debug_core_0/ram_rdat [15];
u_CORES/u_debug_core_0/ram_rdat [16];
u_CORES/u_debug_core_0/ram_rdat [17];
u_CORES/u_debug_core_0/ram_rdat [18];
u_CORES/u_debug_core_0/ram_rdat [19];
u_CORES/u_debug_core_0/ram_rdat [20];
u_CORES/u_debug_core_0/ram_rdat [21];
u_CORES/u_debug_core_0/ram_rdat [22];
u_CORES/u_debug_core_0/ram_rdat [23];
u_CORES/u_debug_core_0/ram_rdat [24];
u_CORES/u_debug_core_0/ram_rdat [25];
u_CORES/u_debug_core_0/ram_rdat [26];
u_CORES/u_debug_core_0/ram_rdat [27];
u_CORES/u_debug_core_0/ram_rdat [28];
u_CORES/u_debug_core_0/ram_rdat [29];
u_CORES/u_debug_core_0/ram_rdat [30];
u_CORES/u_debug_core_0/ram_rdat [31];
u_CORES/u_debug_core_0/ram_rdat [32];
u_CORES/u_debug_core_0/ram_rdat [33];
u_CORES/u_debug_core_0/ram_rdat [34];
u_CORES/u_debug_core_0/ram_rdat [35];
u_CORES/u_debug_core_0/ram_rdat [36];
u_CORES/u_debug_core_0/ram_rdat [37];
u_CORES/u_debug_core_0/ram_rdat [38];
u_CORES/u_debug_core_0/ram_rdat [39];
u_CORES/u_debug_core_0/ram_rdat [40];
u_CORES/u_debug_core_0/ram_rdat [41];
u_CORES/u_debug_core_0/ram_rdat [42];
u_CORES/u_debug_core_0/ram_rdat [43];
u_CORES/u_debug_core_0/ram_rdat [44];
u_CORES/u_debug_core_0/ram_rdat [45];
u_CORES/u_debug_core_0/ram_rdat [46];
u_CORES/u_debug_core_0/ram_rdat [47];
u_CORES/u_debug_core_0/ram_rdat [48];
u_CORES/u_debug_core_0/ram_rdat [49];
u_CORES/u_debug_core_0/ram_rdat [50];
u_CORES/u_debug_core_0/ram_rdat [51];
u_CORES/u_debug_core_0/ram_rdat [52];
u_CORES/u_debug_core_0/ram_rdat [53];
u_CORES/u_debug_core_0/ram_rdat [54];
u_CORES/u_debug_core_0/ram_rdat [55];
u_CORES/u_debug_core_0/ram_wadr [0];
u_CORES/u_debug_core_0/ram_wadr [1];
u_CORES/u_debug_core_0/ram_wadr [2];
u_CORES/u_debug_core_0/ram_wadr [3];
u_CORES/u_debug_core_0/ram_wadr [4];
u_CORES/u_debug_core_0/ram_wadr [5];
u_CORES/u_debug_core_0/ram_wadr [6];
u_CORES/u_debug_core_0/ram_wadr [7];
u_CORES/u_debug_core_0/ram_wadr [8];
u_CORES/u_debug_core_0/ram_wadr [9];
u_CORES/u_debug_core_0/ram_wadr [10];
u_CORES/u_debug_core_0/ram_wadr [11];
u_CORES/u_debug_core_0/ram_wadr [12];
u_CORES/u_debug_core_0/rst_trig [0];
u_CORES/u_debug_core_0/rst_trig [1];
u_CORES/u_debug_core_0/status [0];
u_CORES/u_debug_core_0/status [1];
u_CORES/u_debug_core_0/status [2];
u_CORES/u_debug_core_0/status [3];
u_CORES/u_debug_core_0/status [4];
u_CORES/u_debug_core_0/status [5];
u_CORES/u_debug_core_0/status [6];
u_CORES/u_debug_core_0/status [7];
u_CORES/u_debug_core_0/status [8];
u_CORES/u_debug_core_0/status [9];
u_CORES/u_debug_core_0/status [10];
u_CORES/u_debug_core_0/status [11];
u_CORES/u_debug_core_0/status [12];
u_CORES/u_debug_core_0/status [13];
u_CORES/u_debug_core_0/trig0_d1 [0];
u_CORES/u_debug_core_0/trig0_d1 [1];
u_CORES/u_debug_core_0/trig0_d1 [2];
u_CORES/u_debug_core_0/trig0_d1 [3];
u_CORES/u_debug_core_0/trig0_d1 [4];
u_CORES/u_debug_core_0/trig0_d1 [5];
u_CORES/u_debug_core_0/trig0_d1 [6];
u_CORES/u_debug_core_0/trig0_d1 [7];
u_CORES/u_debug_core_0/trig0_d1 [8];
u_CORES/u_debug_core_0/trig0_d1 [9];
u_CORES/u_debug_core_0/trig0_d1 [10];
u_CORES/u_debug_core_0/trig0_d1 [11];
u_CORES/u_debug_core_0/trig0_d1 [12];
u_CORES/u_debug_core_0/trig0_d1 [13];
u_CORES/u_debug_core_0/trig0_d1 [14];
u_CORES/u_debug_core_0/trig0_d1 [15];
u_CORES/u_debug_core_0/trig0_d1 [16];
u_CORES/u_debug_core_0/trig0_d1 [17];
u_CORES/u_debug_core_0/trig0_d1 [18];
u_CORES/u_debug_core_0/trig0_d1 [19];
u_CORES/u_debug_core_0/trig0_d1 [20];
u_CORES/u_debug_core_0/trig0_d1 [21];
u_CORES/u_debug_core_0/trig0_d1 [22];
u_CORES/u_debug_core_0/trig0_d1 [23];
u_CORES/u_debug_core_0/trig0_d1 [24];
u_CORES/u_debug_core_0/trig0_d1 [25];
u_CORES/u_debug_core_0/trig0_d1 [26];
u_CORES/u_debug_core_0/trig0_d1 [27];
u_CORES/u_debug_core_0/trig0_d1 [28];
u_CORES/u_debug_core_0/trig0_d1 [29];
u_CORES/u_debug_core_0/trig0_d1 [30];
u_CORES/u_debug_core_0/trig0_d1 [31];
u_CORES/u_debug_core_0/trig0_d1 [32];
u_CORES/u_debug_core_0/trig0_d1 [33];
u_CORES/u_debug_core_0/trig0_d1 [34];
u_CORES/u_debug_core_0/trig0_d1 [35];
u_CORES/u_debug_core_0/trig0_d1 [36];
u_CORES/u_debug_core_0/trig0_d1 [37];
u_CORES/u_debug_core_0/trig0_d1 [38];
u_CORES/u_debug_core_0/trig0_d1 [39];
u_CORES/u_debug_core_0/trig0_d1 [40];
u_CORES/u_debug_core_0/trig0_d1 [41];
u_CORES/u_debug_core_0/trig0_d1 [42];
u_CORES/u_debug_core_0/trig0_d1 [43];
u_CORES/u_debug_core_0/trig0_d1 [44];
u_CORES/u_debug_core_0/trig0_d1 [45];
u_CORES/u_debug_core_0/trig0_d1 [46];
u_CORES/u_debug_core_0/trig0_d1 [47];
u_CORES/u_debug_core_0/trig0_d1 [48];
u_CORES/u_debug_core_0/trig0_d1 [49];
u_CORES/u_debug_core_0/trig0_d1 [50];
u_CORES/u_debug_core_0/trig0_d1 [51];
u_CORES/u_debug_core_0/trig0_d1 [52];
u_CORES/u_debug_core_0/trig0_d1 [53];
u_CORES/u_debug_core_0/trig0_d1 [54];
u_CORES/u_debug_core_0/trig0_d2 [0];
u_CORES/u_debug_core_0/trig0_d2 [1];
u_CORES/u_debug_core_0/trig0_d2 [2];
u_CORES/u_debug_core_0/trig0_d2 [3];
u_CORES/u_debug_core_0/trig0_d2 [4];
u_CORES/u_debug_core_0/trig0_d2 [5];
u_CORES/u_debug_core_0/trig0_d2 [6];
u_CORES/u_debug_core_0/trig0_d2 [7];
u_CORES/u_debug_core_0/trig0_d2 [8];
u_CORES/u_debug_core_0/trig0_d2 [9];
u_CORES/u_debug_core_0/trig0_d2 [10];
u_CORES/u_debug_core_0/trig0_d2 [11];
u_CORES/u_debug_core_0/trig0_d2 [12];
u_CORES/u_debug_core_0/trig0_d2 [13];
u_CORES/u_debug_core_0/trig0_d2 [14];
u_CORES/u_debug_core_0/trig0_d2 [15];
u_CORES/u_debug_core_0/trig0_d2 [16];
u_CORES/u_debug_core_0/trig0_d2 [17];
u_CORES/u_debug_core_0/trig0_d2 [18];
u_CORES/u_debug_core_0/trig0_d2 [19];
u_CORES/u_debug_core_0/trig0_d2 [20];
u_CORES/u_debug_core_0/trig0_d2 [21];
u_CORES/u_debug_core_0/trig0_d2 [22];
u_CORES/u_debug_core_0/trig0_d2 [23];
u_CORES/u_debug_core_0/trig0_d2 [24];
u_CORES/u_debug_core_0/trig0_d2 [25];
u_CORES/u_debug_core_0/trig0_d2 [26];
u_CORES/u_debug_core_0/trig0_d2 [27];
u_CORES/u_debug_core_0/trig0_d2 [28];
u_CORES/u_debug_core_0/trig0_d2 [29];
u_CORES/u_debug_core_0/trig0_d2 [30];
u_CORES/u_debug_core_0/trig0_d2 [31];
u_CORES/u_debug_core_0/trig0_d2 [32];
u_CORES/u_debug_core_0/trig0_d2 [33];
u_CORES/u_debug_core_0/trig0_d2 [34];
u_CORES/u_debug_core_0/trig0_d2 [35];
u_CORES/u_debug_core_0/trig0_d2 [36];
u_CORES/u_debug_core_0/trig0_d2 [37];
u_CORES/u_debug_core_0/trig0_d2 [38];
u_CORES/u_debug_core_0/trig0_d2 [39];
u_CORES/u_debug_core_0/trig0_d2 [40];
u_CORES/u_debug_core_0/trig0_d2 [41];
u_CORES/u_debug_core_0/trig0_d2 [42];
u_CORES/u_debug_core_0/trig0_d2 [43];
u_CORES/u_debug_core_0/trig0_d2 [44];
u_CORES/u_debug_core_0/trig0_d2 [45];
u_CORES/u_debug_core_0/trig0_d2 [46];
u_CORES/u_debug_core_0/trig0_d2 [47];
u_CORES/u_debug_core_0/trig0_d2 [48];
u_CORES/u_debug_core_0/trig0_d2 [49];
u_CORES/u_debug_core_0/trig0_d2 [50];
u_CORES/u_debug_core_0/trig0_d2 [51];
u_CORES/u_debug_core_0/trig0_d2 [52];
u_CORES/u_debug_core_0/trig0_d2 [53];
u_CORES/u_debug_core_0/trig0_d2 [54];
u_CORES/u_debug_core_0/u0_trig_unit/N3390 [165];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [0];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [1];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [2];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [3];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [4];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [5];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [6];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [7];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [8];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [9];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [10];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [11];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [12];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [13];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [14];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [15];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [16];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [17];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [18];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [19];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [20];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [21];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [22];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [23];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [24];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [25];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [26];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [27];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [28];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [29];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [30];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [31];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [32];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [33];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [34];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [35];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [36];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [37];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [38];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [39];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [40];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [41];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [42];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [43];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [44];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [45];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [46];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [47];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [48];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [49];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [50];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [51];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [52];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [53];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [54];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [55];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [56];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [57];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [58];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [59];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [60];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [61];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [62];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [63];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [64];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [65];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [66];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [67];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [68];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [69];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [70];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [71];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [72];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [73];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [74];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [75];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [76];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [77];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [78];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [79];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [80];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [81];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [82];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [83];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [84];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [85];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [86];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [87];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [88];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [89];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [90];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [91];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [92];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [93];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [94];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [95];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [96];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [97];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [98];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [99];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [100];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [101];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [102];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [103];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [104];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [105];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [106];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [107];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [108];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [109];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [110];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [111];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [112];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [113];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [114];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [115];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [116];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [117];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [118];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [119];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [120];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [121];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [122];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [123];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [124];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [125];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [126];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [127];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [128];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [129];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [130];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [131];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [132];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [133];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [134];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [135];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [136];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [137];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [138];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [139];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [140];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [141];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [142];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [143];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [144];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [145];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [146];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [147];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [148];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [149];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [150];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [151];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [152];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [153];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [154];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [155];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [156];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [157];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [158];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [159];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [160];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [161];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [162];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [163];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [164];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [165];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [0];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [1];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [2];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [3];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [4];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [5];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [6];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [7];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [8];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [9];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [10];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [11];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [12];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [13];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [14];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [15];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [16];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [17];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [18];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [19];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [20];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [21];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [22];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [23];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [24];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [25];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [26];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [27];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [28];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [29];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [30];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [31];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [32];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [33];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [34];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [35];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [36];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [37];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [38];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [39];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [40];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [41];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [42];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [43];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [44];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [45];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [46];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [47];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [48];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [49];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [50];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [51];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [52];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [53];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [54];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16 [0];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16 [1];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16 [2];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16 [3];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [0];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [1];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [2];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [3];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [4];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [5];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [6];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [7];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [8];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [9];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [10];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [11];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [12];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [13];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [14];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [15];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [16];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [17];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [18];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [19];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [20];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [21];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [22];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [23];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [24];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [25];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [26];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [27];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [28];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [29];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [30];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [31];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [32];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [33];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [34];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [35];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [36];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [37];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [38];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [39];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [40];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [41];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [42];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [43];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [44];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [45];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [46];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [47];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [48];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [49];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [50];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [51];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [52];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [53];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [54];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N627 [1];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N627 [2];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N627 [3];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N627 [4];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N627 [5];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N627 [6];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N627 [7];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [4];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [5];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [6];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [7];
u_CORES/u_debug_core_0/u_Storage_Condition/N282_1.co [2];
u_CORES/u_debug_core_0/u_Storage_Condition/N282_1.co [4];
u_CORES/u_debug_core_0/u_Storage_Condition/N282_1.co [6];
u_CORES/u_debug_core_0/u_Storage_Condition/N282_1.co [8];
u_CORES/u_debug_core_0/u_Storage_Condition/N282_1.co [10];
u_CORES/u_debug_core_0/u_Storage_Condition/N287 [1];
u_CORES/u_debug_core_0/u_Storage_Condition/N462 [1];
u_CORES/u_debug_core_0/u_Storage_Condition/N462 [2];
u_CORES/u_debug_core_0/u_Storage_Condition/N462 [3];
u_CORES/u_debug_core_0/u_Storage_Condition/N462 [4];
u_CORES/u_debug_core_0/u_Storage_Condition/N462 [5];
u_CORES/u_debug_core_0/u_Storage_Condition/N462 [6];
u_CORES/u_debug_core_0/u_Storage_Condition/N462 [7];
u_CORES/u_debug_core_0/u_Storage_Condition/N462 [8];
u_CORES/u_debug_core_0/u_Storage_Condition/N462 [9];
u_CORES/u_debug_core_0/u_Storage_Condition/N462 [10];
u_CORES/u_debug_core_0/u_Storage_Condition/N462 [11];
u_CORES/u_debug_core_0/u_Storage_Condition/N462 [12];
u_CORES/u_debug_core_0/u_Storage_Condition/N464 [1];
u_CORES/u_debug_core_0/u_Storage_Condition/N464 [2];
u_CORES/u_debug_core_0/u_Storage_Condition/N464 [3];
u_CORES/u_debug_core_0/u_Storage_Condition/N464 [4];
u_CORES/u_debug_core_0/u_Storage_Condition/N464 [5];
u_CORES/u_debug_core_0/u_Storage_Condition/N464 [6];
u_CORES/u_debug_core_0/u_Storage_Condition/N464 [7];
u_CORES/u_debug_core_0/u_Storage_Condition/N464 [8];
u_CORES/u_debug_core_0/u_Storage_Condition/N464 [9];
u_CORES/u_debug_core_0/u_Storage_Condition/N464 [10];
u_CORES/u_debug_core_0/u_Storage_Condition/N464 [11];
u_CORES/u_debug_core_0/u_Storage_Condition/N464 [12];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [0];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [1];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [2];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [3];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [4];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [5];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [6];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [7];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [8];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [9];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [10];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [11];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [12];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [0];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [1];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [2];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [3];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [4];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [5];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [6];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [7];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [8];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [9];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [10];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [11];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [12];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [0];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [1];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [2];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [3];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [4];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [5];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [6];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [7];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [8];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [14];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [15];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [16];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [17];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [0];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [1];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [2];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [3];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [4];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [5];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [6];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [7];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [8];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [9];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [10];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [11];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [12];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [13];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [0];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [1];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [2];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [3];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [4];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [5];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [6];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [7];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [8];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [9];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [10];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [11];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [12];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [13];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [4];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [5];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [6];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [7];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [8];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [9];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [10];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [11];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [12];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [1];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [3];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [4];
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [0];
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [1];
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [2];
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt [0];
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt [1];
u_CORES/u_debug_core_0/u_hub_data_decode/N216 [0];
u_CORES/u_debug_core_0/u_hub_data_decode/N216 [16];
u_CORES/u_debug_core_0/u_hub_data_decode/N216 [18];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [0];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [1];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [2];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [3];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [4];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [3];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [1];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [2];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [3];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [4];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [5];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [6];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [7];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [8];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [9];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [10];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [11];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [12];
u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [1];
u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [2];
u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [3];
u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [4];
u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [5];
u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [6];
u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [7];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7];
u_CORES/u_debug_core_0/u_rd_addr_gen/power_of_counter [13];
u_CORES/u_debug_core_0/u_rd_addr_gen/power_of_counter [31];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [0];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [1];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [2];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [3];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [4];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [5];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [6];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [7];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [8];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [9];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [10];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [11];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [12];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [13];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en [0];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en [1];
u_CORES/u_jtag_hub/shift_data [0];
u_CORES/u_jtag_hub/shift_data [1];
u_CORES/u_jtag_hub/shift_data [2];
u_CORES/u_jtag_hub/shift_data [3];
u_CORES/u_jtag_hub/shift_data [4];
u_CORES/u_jtag_hub/shift_data [5];
u_CORES/u_jtag_hub/shift_data [6];
u_CORES/u_jtag_hub/shift_data [7];
u_CORES/u_jtag_hub/shift_data [8];
u_Signal_generators/mode_4_wave [0];
u_Signal_generators/mode_4_wave [1];
u_Signal_generators/mode_5_frq [0];
u_Signal_generators/mode_5_frq [1];
u_Signal_generators/rom_addr [0];
u_Signal_generators/rom_addr [1];
u_Signal_generators/rom_addr [2];
u_Signal_generators/rom_addr [3];
u_Signal_generators/rom_addr [4];
u_Signal_generators/rom_addr [5];
u_Signal_generators/rom_addr [6];
u_Signal_generators/rom_addr [7];
u_Signal_generators/rom_addr [8];
u_Signal_generators/rom_addr [9];
u_Signal_generators/rom_addr [10];
u_Signal_generators/rom_addr [11];
u_Signal_generators/rom_data_out_saw [0];
u_Signal_generators/rom_data_out_saw [1];
u_Signal_generators/rom_data_out_saw [2];
u_Signal_generators/rom_data_out_saw [3];
u_Signal_generators/rom_data_out_saw [4];
u_Signal_generators/rom_data_out_saw [5];
u_Signal_generators/rom_data_out_saw [6];
u_Signal_generators/rom_data_out_saw [7];
u_Signal_generators/rom_data_out_sin [0];
u_Signal_generators/rom_data_out_sin [1];
u_Signal_generators/rom_data_out_sin [2];
u_Signal_generators/rom_data_out_sin [3];
u_Signal_generators/rom_data_out_sin [4];
u_Signal_generators/rom_data_out_sin [5];
u_Signal_generators/rom_data_out_sin [6];
u_Signal_generators/rom_data_out_sin [7];
u_Signal_generators/rom_data_out_squ [0];
u_Signal_generators/rom_data_out_squ [1];
u_Signal_generators/rom_data_out_squ [2];
u_Signal_generators/rom_data_out_squ [3];
u_Signal_generators/rom_data_out_squ [4];
u_Signal_generators/rom_data_out_squ [5];
u_Signal_generators/rom_data_out_squ [6];
u_Signal_generators/rom_data_out_squ [7];
u_Signal_generators/rom_data_out_tri [0];
u_Signal_generators/rom_data_out_tri [1];
u_Signal_generators/rom_data_out_tri [2];
u_Signal_generators/rom_data_out_tri [3];
u_Signal_generators/rom_data_out_tri [4];
u_Signal_generators/rom_data_out_tri [5];
u_Signal_generators/rom_data_out_tri [6];
u_Signal_generators/rom_data_out_tri [7];
u_Signal_generators/u_key_4/N8 [1];
u_Signal_generators/u_key_4/N8 [2];
u_Signal_generators/u_key_4/N8 [3];
u_Signal_generators/u_key_4/N8 [4];
u_Signal_generators/u_key_4/N8 [5];
u_Signal_generators/u_key_4/cnt_20ms [0];
u_Signal_generators/u_key_4/cnt_20ms [1];
u_Signal_generators/u_key_4/cnt_20ms [2];
u_Signal_generators/u_key_4/cnt_20ms [3];
u_Signal_generators/u_key_4/cnt_20ms [4];
u_Signal_generators/u_key_4/cnt_20ms [5];
u_Signal_generators/u_key_4/cnt_20ms [6];
u_Signal_generators/u_key_4/cnt_20ms [7];
u_Signal_generators/u_key_4/cnt_20ms [8];
u_Signal_generators/u_key_4/cnt_20ms [9];
u_Signal_generators/u_key_4/cnt_20ms [10];
u_Signal_generators/u_key_4/cnt_20ms [11];
u_Signal_generators/u_key_4/cnt_20ms [12];
u_Signal_generators/u_key_4/cnt_20ms [13];
u_Signal_generators/u_key_4/cnt_20ms [14];
u_Signal_generators/u_key_4/cnt_20ms [15];
u_Signal_generators/u_key_4/cnt_20ms [16];
u_Signal_generators/u_key_4/cnt_20ms [17];
u_Signal_generators/u_key_4/cnt_20ms [18];
u_Signal_generators/u_key_4/cnt_20ms [19];
u_Signal_generators/u_key_5/N8 [1];
u_Signal_generators/u_key_5/N8 [2];
u_Signal_generators/u_key_5/N8 [3];
u_Signal_generators/u_key_5/N8 [4];
u_Signal_generators/u_key_5/N8 [5];
u_Signal_generators/u_key_5/cnt_20ms [0];
u_Signal_generators/u_key_5/cnt_20ms [1];
u_Signal_generators/u_key_5/cnt_20ms [2];
u_Signal_generators/u_key_5/cnt_20ms [3];
u_Signal_generators/u_key_5/cnt_20ms [4];
u_Signal_generators/u_key_5/cnt_20ms [5];
u_Signal_generators/u_key_5/cnt_20ms [6];
u_Signal_generators/u_key_5/cnt_20ms [7];
u_Signal_generators/u_key_5/cnt_20ms [8];
u_Signal_generators/u_key_5/cnt_20ms [9];
u_Signal_generators/u_key_5/cnt_20ms [10];
u_Signal_generators/u_key_5/cnt_20ms [11];
u_Signal_generators/u_key_5/cnt_20ms [12];
u_Signal_generators/u_key_5/cnt_20ms [13];
u_Signal_generators/u_key_5/cnt_20ms [14];
u_Signal_generators/u_key_5/cnt_20ms [15];
u_Signal_generators/u_key_5/cnt_20ms [16];
u_Signal_generators/u_key_5/cnt_20ms [17];
u_Signal_generators/u_key_5/cnt_20ms [18];
u_Signal_generators/u_key_5/cnt_20ms [19];
u_Signal_generators/u_rom_addr [0];
u_Signal_generators/u_rom_addr [1];
u_Signal_generators/u_rom_addr [2];
u_logic_analyzer/addrq [0];
u_logic_analyzer/addrq [1];
u_logic_analyzer/addrq [2];
u_logic_analyzer/addrq [3];
u_logic_analyzer/addrq [4];
u_logic_analyzer/addrq [5];
u_logic_analyzer/addrq [6];
u_logic_analyzer/addrq [7];
u_logic_analyzer/addrq [8];
u_logic_analyzer/addrq [9];
u_logic_analyzer/data_q [0];
u_logic_analyzer/data_q [1];
u_logic_analyzer/data_q [2];
u_logic_analyzer/data_q [3];
u_logic_analyzer/data_q [4];
u_logic_analyzer/data_q [5];
u_logic_analyzer/data_q [6];
u_logic_analyzer/data_q [7];
u_logic_analyzer/mode_2_frq [0];
u_logic_analyzer/mode_2_frq [1];
u_logic_analyzer/mode_3_tri [0];
u_logic_analyzer/mode_3_tri [1];
u_logic_analyzer/rd_addr [0];
u_logic_analyzer/rd_addr [1];
u_logic_analyzer/rd_addr [2];
u_logic_analyzer/rd_addr [3];
u_logic_analyzer/rd_addr [4];
u_logic_analyzer/rd_addr [5];
u_logic_analyzer/rd_addr [6];
u_logic_analyzer/rd_addr [7];
u_logic_analyzer/rd_addr [8];
u_logic_analyzer/rd_addr [9];
u_logic_analyzer/u_key_1/N10 [1];
u_logic_analyzer/u_key_1/N10 [2];
u_logic_analyzer/u_key_1/N10 [3];
u_logic_analyzer/u_key_1/N10 [4];
u_logic_analyzer/u_key_1/N10 [5];
u_logic_analyzer/u_key_1/cnt_20ms [0];
u_logic_analyzer/u_key_1/cnt_20ms [1];
u_logic_analyzer/u_key_1/cnt_20ms [2];
u_logic_analyzer/u_key_1/cnt_20ms [3];
u_logic_analyzer/u_key_1/cnt_20ms [4];
u_logic_analyzer/u_key_1/cnt_20ms [5];
u_logic_analyzer/u_key_1/cnt_20ms [6];
u_logic_analyzer/u_key_1/cnt_20ms [7];
u_logic_analyzer/u_key_1/cnt_20ms [8];
u_logic_analyzer/u_key_1/cnt_20ms [9];
u_logic_analyzer/u_key_1/cnt_20ms [10];
u_logic_analyzer/u_key_1/cnt_20ms [11];
u_logic_analyzer/u_key_1/cnt_20ms [12];
u_logic_analyzer/u_key_1/cnt_20ms [13];
u_logic_analyzer/u_key_1/cnt_20ms [14];
u_logic_analyzer/u_key_1/cnt_20ms [15];
u_logic_analyzer/u_key_1/cnt_20ms [16];
u_logic_analyzer/u_key_1/cnt_20ms [17];
u_logic_analyzer/u_key_1/cnt_20ms [18];
u_logic_analyzer/u_key_1/cnt_20ms [19];
u_logic_analyzer/u_key_2/N10 [1];
u_logic_analyzer/u_key_2/N10 [2];
u_logic_analyzer/u_key_2/N10 [3];
u_logic_analyzer/u_key_2/N10 [4];
u_logic_analyzer/u_key_2/N10 [5];
u_logic_analyzer/u_key_2/cnt_20ms [0];
u_logic_analyzer/u_key_2/cnt_20ms [1];
u_logic_analyzer/u_key_2/cnt_20ms [2];
u_logic_analyzer/u_key_2/cnt_20ms [3];
u_logic_analyzer/u_key_2/cnt_20ms [4];
u_logic_analyzer/u_key_2/cnt_20ms [5];
u_logic_analyzer/u_key_2/cnt_20ms [6];
u_logic_analyzer/u_key_2/cnt_20ms [7];
u_logic_analyzer/u_key_2/cnt_20ms [8];
u_logic_analyzer/u_key_2/cnt_20ms [9];
u_logic_analyzer/u_key_2/cnt_20ms [10];
u_logic_analyzer/u_key_2/cnt_20ms [11];
u_logic_analyzer/u_key_2/cnt_20ms [12];
u_logic_analyzer/u_key_2/cnt_20ms [13];
u_logic_analyzer/u_key_2/cnt_20ms [14];
u_logic_analyzer/u_key_2/cnt_20ms [15];
u_logic_analyzer/u_key_2/cnt_20ms [16];
u_logic_analyzer/u_key_2/cnt_20ms [17];
u_logic_analyzer/u_key_2/cnt_20ms [18];
u_logic_analyzer/u_key_2/cnt_20ms [19];
u_logic_analyzer/u_key_3/N10 [1];
u_logic_analyzer/u_key_3/N10 [2];
u_logic_analyzer/u_key_3/N10 [3];
u_logic_analyzer/u_key_3/N10 [4];
u_logic_analyzer/u_key_3/N10 [5];
u_logic_analyzer/u_key_3/cnt_20ms [0];
u_logic_analyzer/u_key_3/cnt_20ms [1];
u_logic_analyzer/u_key_3/cnt_20ms [2];
u_logic_analyzer/u_key_3/cnt_20ms [3];
u_logic_analyzer/u_key_3/cnt_20ms [4];
u_logic_analyzer/u_key_3/cnt_20ms [5];
u_logic_analyzer/u_key_3/cnt_20ms [6];
u_logic_analyzer/u_key_3/cnt_20ms [7];
u_logic_analyzer/u_key_3/cnt_20ms [8];
u_logic_analyzer/u_key_3/cnt_20ms [9];
u_logic_analyzer/u_key_3/cnt_20ms [10];
u_logic_analyzer/u_key_3/cnt_20ms [11];
u_logic_analyzer/u_key_3/cnt_20ms [12];
u_logic_analyzer/u_key_3/cnt_20ms [13];
u_logic_analyzer/u_key_3/cnt_20ms [14];
u_logic_analyzer/u_key_3/cnt_20ms [15];
u_logic_analyzer/u_key_3/cnt_20ms [16];
u_logic_analyzer/u_key_3/cnt_20ms [17];
u_logic_analyzer/u_key_3/cnt_20ms [18];
u_logic_analyzer/u_key_3/cnt_20ms [19];
u_logic_analyzer/u_sampler/INPUT_prev [0];
u_logic_analyzer/u_sampler/INPUT_prev [1];
u_logic_analyzer/u_sampler/INPUT_prev [2];
u_logic_analyzer/u_sampler/INPUT_prev [3];
u_logic_analyzer/u_sampler/INPUT_prev [4];
u_logic_analyzer/u_sampler/INPUT_prev [5];
u_logic_analyzer/u_sampler/INPUT_prev [6];
u_logic_analyzer/u_sampler/INPUT_prev [7];
ntR0;
ntR1;
ntR2;
ntR3;
ntR4;
ntR5;
ntR6;
ntR7;
ntR8;
ntR9;
ntR10;
ntR11;
ntR12;
ntR13;
ntR14;
ntR15;
ntR16;
ntR17;
ntR18;
ntR19;
ntR20;
ntR21;
ntR22;
ntR23;
ntR24;
ntR25;
ntR26;
ntR27;
ntR28;
ntR29;
ntR30;
ntR31;
ntR32;
ntR33;
ntR34;
ntR35;
ntR36;
ntR37;
ntR38;
ntR39;
ntR40;
ntR41;
ntR42;
ntR43;
ntR44;
ntR45;
ntR46;
ntR47;
ntR48;
ntR49;
ntR50;
ntR51;
ntR52;
ntR53;
ntR54;
ntR55;
ntR56;
ntR57;
ntR58;
ntR59;
ntR60;
ntR61;
ntR62;
ntR63;
ntR64;
ntR65;
ntR66;
ntR67;
ntR68;
ntR69;
ntR70;
ntR71;
ntR72;
ntR73;
ntR74;
ntR75;
ntR76;
ntR77;
ntR78;
ntR79;
ntR80;
ntR81;
ntR82;
ntR83;
ntR84;
ntR85;
ntR86;
ntR87;
ntR88;
ntR89;
ntR90;
ntR91;
ntR92;
ntR93;
ntR94;
ntR95;
ntR96;
ntR97;
ntR98;
ntR99;
ntR100;
ntR101;
ntR102;
ntR103;
ntR104;
ntR105;
ntR106;
ntR107;
ntR108;
ntR109;
ntR110;
ntR111;
ntR112;
ntR113;
ntR114;
ntR115;
ntR116;
ntR117;
ntR118;
ntR119;
ntR120;
ntR121;
ntR122;
ntR123;
ntR124;
ntR125;
ntR126;
ntR127;
ntR128;
ntR129;
ntR130;
ntR131;
ntR132;
ntR133;
ntR134;
ntR135;
ntR136;
ntR137;
ntR138;
ntR139;
ntR140;
ntR141;
ntR142;
ntR143;
ntR144;
ntR145;
ntR146;
ntR147;
ntR148;
ntR149;
ntR150;
ntR151;
ntR152;
ntR153;
ntR154;
ntR155;
ntR156;
ntR157;
ntR158;
ntR159;
ntR160;
ntR161;
ntR162;
ntR163;
ntR164;
ntR165;
ntR166;
ntR167;
ntR168;
ntR169;
ntR170;
ntR171;
ntR172;
ntR173;
ntR174;
ntR175;
ntR176;
ntR177;
ntR178;
ntR179;
ntR180;
ntR181;
ntR182;
ntR183;
ntR184;
ntR185;
ntR186;
ntR187;
ntR188;
ntR189;
ntR190;
ntR191;
ntR192;
ntR193;
ntR194;
ntR195;
ntR196;
ntR197;
ntR198;
ntR199;
ntR200;
ntR201;
ntR202;
ntR203;
ntR204;
ntR205;
ntR206;
ntR207;
ntR208;
ntR209;
ntR210;
ntR211;
ntR212;
ntR213;
ntR214;
ntR215;
ntR216;
ntR217;
ntR218;
ntR219;
ntR220;
ntR221;
ntR222;
ntR223;
ntR224;
ntR225;
ntR226;
ntR227;
ntR228;
ntR229;
ntR230;
ntR231;
ntR232;
ntR233;
ntR234;
ntR235;
ntR236;
ntR237;
ntR238;
ntR239;
ntR240;
ntR241;
ntR242;
ntR243;
ntR244;
ntR245;
ntR246;
ntR247;
ntR248;
ntR249;
ntR250;
ntR251;
ntR252;
ntR253;
ntR254;
ntR255;
ntR256;
ntR257;
ntR258;
ntR259;
ntR260;
ntR261;
ntR262;
ntR263;
ntR264;
ntR265;
ntR266;
ntR267;
ntR268;
ntR269;
ntR270;
ntR271;
ntR272;
ntR273;
ntR274;
ntR275;
ntR276;
ntR277;
ntR278;
ntR279;
ntR280;
ntR281;
ntR282;
ntR283;
ntR284;
ntR285;
ntR286;
ntR287;
ntR288;
ntR289;
ntR290;
ntR291;
ntR292;
ntR293;
ntR294;
ntR295;
ntR296;
ntR297;
ntR298;
ntR299;
ntR300;
ntR301;
ntR302;
ntR303;
ntR304;
ntR305;
ntR306;
ntR307;
ntR308;
ntR309;
ntR310;
ntR311;
ntR312;
ntR313;
ntR314;
ntR315;
ntR316;
ntR317;
ntR318;
ntR319;
ntR320;
ntR321;
ntR322;
ntR323;
ntR324;
ntR325;
ntR326;
ntR327;
ntR328;
ntR329;
ntR330;
ntR331;
ntR332;
ntR333;
ntR334;
ntR335;
ntR336;
ntR337;
ntR338;
ntR339;
ntR340;
ntR341;
ntR342;
ntR343;
ntR344;
ntR345;
ntR346;
ntR347;
ntR348;
ntR349;
ntR350;
ntR351;
ntR352;
ntR353;
ntR354;
ntR355;
ntR356;
ntR357;
ntR358;
ntR359;
ntR360;
ntR361;
ntR362;
ntR363;
ntR364;
ntR365;
ntR366;
ntR367;
ntR368;
ntR369;
ntR370;
ntR371;
ntR372;
ntR373;
ntR374;
ntR375;
ntR376;
ntR377;
ntR378;
ntR379;
ntR380;
ntR381;
ntR382;
ntR383;
ntR384;
ntR385;
ntR386;
ntR387;
ntR388;
ntR389;
ntR390;
ntR391;
ntR392;
ntR393;
ntR394;
ntR395;
ntR396;
ntR397;
ntR398;
ntR399;
ntR400;
ntR401;
ntR402;
ntR403;
ntR404;
ntR405;
ntR406;
ntR407;
ntR408;
ntR409;
ntR410;
ntR411;
ntR412;
ntR413;
ntR414;
ntR415;
ntR416;
ntR417;
ntR418;
ntR419;
ntR420;
ntR421;
ntR422;
ntR423;
ntR424;
ntR425;
ntR426;
ntR427;
ntR428;
ntR429;
ntR430;
ntR431;
ntR432;
ntR433;
ntR434;
ntR435;
ntR436;
ntR437;
ntR438;
ntR439;
ntR440;
ntR441;
ntR442;
ntR443;
ntR444;
ntR445;
ntR446;
ntR447;
ntR448;
ntR449;
ntR450;
ntR451;
ntR452;
ntR453;
ntR454;
ntR455;
ntR456;
ntR457;
ntR458;
ntR459;
ntR460;
ntR461;
ntR462;
ntR463;
ntR464;
ntR465;
ntR466;
ntR467;
ntR468;
ntR469;
ntR470;
ntR471;
ntR472;
ntR473;
ntR474;
ntR475;
ntR476;
ntR477;
ntR478;
ntR479;
ntR480;
ntR481;
ntR482;
ntR483;
ntR484;
ntR485;
ntR486;
ntR487;
ntR488;
ntR489;
ntR490;
ntR491;
ntR492;
ntR493;
ntR494;
ntR495;
ntR496;
ntR497;
ntR498;
ntR499;
ntR500;

Clock
LA_test|clk;1000
PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1;1002
PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2;1004
PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3;1006
ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0;1008
DebugCore_JCLK;10001000
DebugCore_CAPTURE;10001001
LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred;10001009


