<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="zh">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>template: C:/Users/XerolySkinner/Desktop/MM_Device/MM32F327x/system_mm32f327x.c 源文件</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">template
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">载入中...</div>
<div class="SRStatus" id="Searching">搜索中...</div>
<div class="SRStatus" id="NoMatches">未找到</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_8a23370bd962f2be3cb202251f8a0865.html">MM32F327x</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">system_mm32f327x.c</div></div>
</div><!--header-->
<div class="contents">
<a href="system__mm32f327x_8c.html">浏览该文件的文档.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// Define to prevent recursive inclusion</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="system__mm32f327x_8c.html#a781e6363ce778e1e27424b9c82a9823d">   19</a></span><span class="preprocessor">#define _SYSTEM_MM32_C_</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">// Files includes</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="mm32__device_8h.html">mm32_device.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">//#define SYSCLK_FREQ_HSE    HSE_VALUE          //HSE_VALUE is define in reg_common.h</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">//#define SYSCLK_FREQ_24MHz  (HSE_VALUE*3)      //24000000 based HSE_VALUE = 8000000</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">//#define SYSCLK_FREQ_36MHz  (HSE_VALUE*9/2)    //36000000 based HSE_VALUE = 8000000</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">//#define SYSCLK_FREQ_48MHz  (HSE_VALUE*6)      //48000000 based HSE_VALUE = 8000000</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">//#define SYSCLK_FREQ_XXMHz  (HSE_VALUE*6)      //48000000 based HSE_VALUE = 8000000</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">//#define SYSCLK_FREQ_XXMHz  (HSE_VALUE*9)      //72000000 based HSE_VALUE = 8000000</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">//#define SYSCLK_FREQ_XXMHz  (HSE_VALUE*12)      //96000000 based HSE_VALUE = 8000000</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="system__mm32f327x_8c.html#a6dce85162fbead9e6d5e90860ecdff39">   65</a></span><span class="preprocessor">#define SYSCLK_FREQ_XXMHz (HSE_VALUE*15)       </span><span class="comment">//120000000 based HSE_VALUE = 8000000</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">#if defined(SYSCLK_FREQ_HSE) || defined(SYSCLK_FREQ_24MHz) || defined(SYSCLK_FREQ_36MHz) || defined(SYSCLK_FREQ_48MHz) || defined(SYSCLK_FREQ_XXMHz)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">#if defined(HSE_VALUE) &amp;&amp; (!(HSE_VALUE == 8000000))</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#warning redefine HSE_VALUE in reg_common.h Line 48 and ignore this warning</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">//#define SYSCLK_HSI_24MHz  24000000</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">//#define SYSCLK_HSI_36MHz  36000000</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">//#define SYSCLK_HSI_48MHz  48000000</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">//#define SYSCLK_HSI_XXMHz  48000000</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">//#define SYSCLK_HSI_XXMHz  72000000</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">//#define SYSCLK_HSI_XXMHz  96000000</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="system__mm32f327x_8c.html#af8e936b2c3dcb8b776b4ea3a63dbd661">   82</a></span><span class="preprocessor">#define SYSCLK_HSI_XXMHz  120000000</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="system__mm32f327x_8c.html#a40e1495541cbb4acbe3f1819bd87a9fe">   86</a></span><span class="preprocessor">#define VECT_TAB_OFFSET  0x0</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#if defined SYSCLK_FREQ_HSE</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code hl_variable" href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">SystemCoreClock</a>         = SYSCLK_FREQ_HSE;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#elif defined SYSCLK_FREQ_24MHz</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code hl_variable" href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">SystemCoreClock</a>         = SYSCLK_FREQ_24MHz;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#elif defined SYSCLK_FREQ_36MHz</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code hl_variable" href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">SystemCoreClock</a>         = SYSCLK_FREQ_36MHz;</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#elif defined SYSCLK_FREQ_48MHz</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code hl_variable" href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">SystemCoreClock</a>         = SYSCLK_FREQ_48MHz;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#elif defined SYSCLK_FREQ_XXMHz</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">  108</a></span><a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code hl_variable" href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">SystemCoreClock</a>         = <a class="code hl_define" href="system__mm32f327x_8c.html#a6dce85162fbead9e6d5e90860ecdff39">SYSCLK_FREQ_XXMHz</a>;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#elif defined SYSCLK_HSI_24MHz</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code hl_variable" href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">SystemCoreClock</a>         = SYSCLK_HSI_24MHz;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#elif defined SYSCLK_HSI_36MHz</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code hl_variable" href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">SystemCoreClock</a>         = SYSCLK_HSI_36MHz;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#elif defined SYSCLK_HSI_48MHz</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code hl_variable" href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">SystemCoreClock</a>         = SYSCLK_HSI_48MHz;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">#elif defined SYSCLK_HSI_XXMHz</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code hl_variable" href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">SystemCoreClock</a>         = <a class="code hl_define" href="system__mm32f327x_8c.html#af8e936b2c3dcb8b776b4ea3a63dbd661">SYSCLK_HSI_XXMHz</a>;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#else </span><span class="comment">//HSI Selected as System Clock source </span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code hl_variable" href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">SystemCoreClock</a>         = <a class="code hl_define" href="reg__common_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="system__mm32f327x_8c.html#a5c044e897505fea7d75ad9a67e1ad1ef">  123</a></span><a class="code hl_define" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code hl_typedef" href="types_8h.html#aed742c436da53c1080638ce6ef7d13de">u8</a> <a class="code hl_variable" href="system__mm32f327x_8c.html#a5c044e897505fea7d75ad9a67e1ad1ef">AHBPrescTable</a>[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClock(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#if defined SYSCLK_FREQ_HSE</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockToHSE(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#elif defined SYSCLK_FREQ_24MHz</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockTo24(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#elif defined SYSCLK_FREQ_36MHz</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockTo36(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#elif defined SYSCLK_FREQ_48MHz</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockTo48(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#elif defined SYSCLK_FREQ_XXMHz</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockToXX(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#elif defined SYSCLK_HSI_24MHz</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockTo24_HSI(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#elif defined SYSCLK_HSI_36MHz</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockTo36_HSI(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#elif defined SYSCLK_HSI_48MHz</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockTo48_HSI(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#elif defined SYSCLK_HSI_XXMHz</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockToXX_HSI(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#ifdef DATA_IN_ExtSRAM</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="keyword">static</span> <span class="keywordtype">void</span> SystemInit_ExtMemCtl(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#endif </span><span class="comment">//DATA_IN_ExtSRAM </span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="system__mm32f327x_8c.html#a93f514700ccf00d08dbdcff7f1224eb2">  167</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="system__mm32f327x_8c.html#a93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>{</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    <span class="comment">//Reset the RCC clock configuration to the default reset state(for debug purpose)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>    <span class="comment">//Set HSION bit</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x00000001;</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    <span class="comment">//Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0xF8FFC00C;</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    <span class="comment">//Reset HSEON, CSSON and PLLON bits</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0xFEF6FFFF;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>    <span class="comment">//Reset HSEBYP bit</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0xFFFBFFFF;</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    <span class="comment">//Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0xFF3CFFFF;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x008FFFFF;</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    <span class="comment">//Disable all interrupts and clear pending bits</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR = 0x009F0000;</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    <span class="comment">//Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>    <span class="comment">//Configure the Flash Latency cycles and enable prefetch buffer</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    SetSysClock();</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>}</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="system__mm32f327x_8c.html#afd4b20f1c6938500c7a069bd08656000">  200</a></span><a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code hl_function" href="system__mm32f327x_8c.html#afd4b20f1c6938500c7a069bd08656000">AutoCalPllFactor</a>(<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> pllclkSourceFrq, <a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> pllclkFrq, <a class="code hl_typedef" href="types_8h.html#aed742c436da53c1080638ce6ef7d13de">u8</a>* plln, <a class="code hl_typedef" href="types_8h.html#aed742c436da53c1080638ce6ef7d13de">u8</a>* pllm)</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>{</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    <a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> n, m;</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>    <a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> tempFrq;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    <a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> minDiff = pllclkFrq;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    <a class="code hl_typedef" href="types_8h.html#aed742c436da53c1080638ce6ef7d13de">u8</a>  flag = 0;</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>    <span class="keywordflow">for</span>(m = 0; m &lt; 4 ; m++) {</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>        <span class="keywordflow">for</span>(n = 0; n &lt; 64 ; n++) {</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>            tempFrq =  pllclkSourceFrq * (n + 1) / (m + 1);</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>            tempFrq = (tempFrq &gt;  pllclkFrq) ? (tempFrq - pllclkFrq) : (pllclkFrq - tempFrq) ;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>            <span class="keywordflow">if</span>(minDiff &gt; tempFrq) {</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>                minDiff =  tempFrq;</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>                *plln = n;</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>                *pllm = m;</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>            }</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>            <span class="keywordflow">if</span>(minDiff == 0) {</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>                flag = 1;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>            }</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>        }</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>        <span class="keywordflow">if</span>(flag != 0) {</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>        }</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>    }</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>    <span class="keywordflow">return</span>  minDiff;</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>}</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="keyword">static</span> <span class="keywordtype">void</span> DELAY_xUs(<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> count)</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>{</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>    <a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> temp;</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL = 0x0;                                                        <span class="comment">//disable systick function</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD = count * 8;                                                    <span class="comment">//time count for 1us with HSI as SYSCLK</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL = 0x00;                                                        <span class="comment">//clear counter</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL = 0x5;                                                        <span class="comment">//start discrease with Polling</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>    <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>        temp = <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL;</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    } <span class="keywordflow">while</span>((temp &amp; 0x01) &amp;&amp; !(temp &amp; (1 &lt;&lt; 16)));                              <span class="comment">//wait time count done</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL &amp;= ~SysTick_CTRL_ENABLE_Msk;                                  <span class="comment">//Close Counter</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL = 0X00;                                                        <span class="comment">//clear counter</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>}</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClock(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>{</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    <a class="code hl_define" href="reg__flash_8h.html#a43fd55aa78bd891ebbd6a450f5eecce4">CACHE</a>-&gt;CCR &amp;= ~(0x3 &lt;&lt; 3);</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>    <a class="code hl_define" href="reg__flash_8h.html#a43fd55aa78bd891ebbd6a450f5eecce4">CACHE</a>-&gt;CCR |= 1;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>    <span class="keywordflow">while</span>((<a class="code hl_define" href="reg__flash_8h.html#a43fd55aa78bd891ebbd6a450f5eecce4">CACHE</a>-&gt;SR &amp; 0x3) != 2);</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#ifdef SYSCLK_FREQ_HSE</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>    SetSysClockToHSE();</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">#elif defined SYSCLK_FREQ_24MHz</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>    SetSysClockTo24();</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#elif defined SYSCLK_FREQ_36MHz</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>    SetSysClockTo36();</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">#elif defined SYSCLK_FREQ_48MHz</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>    SetSysClockTo48();</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">#elif defined SYSCLK_FREQ_XXMHz</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>    SetSysClockToXX();</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">#elif defined SYSCLK_HSI_24MHz</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>    SetSysClockTo24_HSI();</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">#elif defined SYSCLK_HSI_36MHz</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>    SetSysClockTo36_HSI();</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#elif defined SYSCLK_HSI_48MHz</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>    SetSysClockTo48_HSI();</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">#elif defined SYSCLK_HSI_XXMHz</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>    SetSysClockToXX_HSI();</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>    <span class="comment">//If none of the define above is enabled, the HSI is used as System clock</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>    <span class="comment">//source (default after reset)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>}</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="preprocessor">#ifdef SYSCLK_FREQ_HSE</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockToHSE(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>{</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> StartUpCounter = 0, HSEStatus = 0;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>    <a class="code hl_typedef" href="types_8h.html#a0ce6887c26c1c49ad3be5710dd42bfd6">s32</a> i;</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>    <span class="comment">//SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>    <span class="comment">//Enable HSE</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= ((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#adb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span> </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>    <span class="comment">//Wait till HSE is ready and if Time out is reached exit</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>    <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>        HSEStatus = <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="reg__rcc_8h.html#a86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>        StartUpCounter++;</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>    } <span class="keywordflow">while</span>((HSEStatus == 0) &amp;&amp; (StartUpCounter != <a class="code hl_define" href="reg__common_8h.html#a68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a>));</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>    <span class="keywordflow">if</span> ((<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="reg__rcc_8h.html#a86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) != <a class="code hl_enumvalue" href="types_8h.html#a89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>        HSEStatus = (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x01;</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>        i = 2000;</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>        <span class="keywordflow">while</span>(i--);</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>    }</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>    <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>        HSEStatus = (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x00;</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>    }</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span> </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>    <span class="keywordflow">if</span> (HSEStatus == (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x01) {</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>        <span class="comment">//Enable Prefetch Buffer</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>        <a class="code hl_define" href="reg__flash_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= <a class="code hl_define" href="reg__flash_8h.html#a5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a>;</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>        <span class="comment">//Flash 0 wait state ,bit0~2</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>        <a class="code hl_define" href="reg__flash_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR &amp;= ~0x07;</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>        <span class="comment">//HCLK = SYSCLK</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span> </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>        <span class="comment">//PCLK2 = HCLK</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>        <span class="comment">//PCLK1 = HCLK</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#ac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a>;</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span> </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>        <span class="comment">//Select HSE as system clock source</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)~(<a class="code hl_define" href="reg__rcc_8h.html#a0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>));</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#afb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a>;</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>        <span class="comment">//Wait till HSE is used as system clock source</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>        <span class="keywordflow">while</span> ((<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>) != (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x04) {</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>        }</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>    }</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>    <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>        <span class="comment">//If HSE fails to start-up, the application will have wrong clock</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>        <span class="comment">//configuration. User can add here some code to deal with this error</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>    }</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>}</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="preprocessor">#elif defined SYSCLK_FREQ_24MHz</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span> </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockTo24(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>{</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> StartUpCounter = 0, HSEStatus = 0;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>    <a class="code hl_typedef" href="types_8h.html#a0ce6887c26c1c49ad3be5710dd42bfd6">s32</a> i;</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>    <span class="comment">//SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>    <span class="comment">//Enable HSE</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= ((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#adb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>    <span class="comment">//Wait till HSE is ready and if Time out is reached exit</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>    <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>        HSEStatus = <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="reg__rcc_8h.html#a86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>;</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>        StartUpCounter++;</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>    } <span class="keywordflow">while</span>((HSEStatus == 0) &amp;&amp; (StartUpCounter != <a class="code hl_define" href="reg__common_8h.html#a68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a>));</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>    <span class="keywordflow">if</span> ((<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="reg__rcc_8h.html#a86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) != <a class="code hl_enumvalue" href="types_8h.html#a89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>        HSEStatus = (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x01;</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>        i = 2000;</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>        <span class="keywordflow">while</span>(i--);</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>    }</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>    <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>        HSEStatus = (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x00;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>    }</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>    <span class="keywordflow">if</span> (HSEStatus == (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x01) {</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>        <span class="comment">//Enable Prefetch Buffer</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>        <a class="code hl_define" href="reg__flash_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= <a class="code hl_define" href="reg__flash_8h.html#a5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a>;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>        <span class="comment">//Flash 0 wait state ,bit0~2</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>        <a class="code hl_define" href="reg__flash_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR &amp;= ~0x07;</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>        <a class="code hl_define" href="reg__flash_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= 0x01;</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>        <span class="comment">//HCLK = SYSCLK</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>;</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>        <span class="comment">//PCLK2 = HCLK</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>;</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>        <span class="comment">//PCLK1 = HCLK</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#ac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a>;</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>        <span class="comment">// PLL configuration:  = (HSE ) * (2+1) = 24 MHz</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp;= ~((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ) <a class="code hl_define" href="reg__rcc_8h.html#a92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code hl_define" href="reg__rcc_8h.html#a688964adc7a4a2b8a83464cc0b5f026f">RCC_PLLCFGR_PLLXTPRE</a>) ;</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ) <a class="code hl_define" href="reg__rcc_8h.html#a92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>  ;</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= <a class="code hl_define" href="reg__rcc_8h.html#ae630b8e610ae204fdada83dccb07b55c">RCC_APB1ENR_PWR</a>;</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp;= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)((~<a class="code hl_define" href="reg__rcc_8h.html#a75a60f299b808c6481da3f3928ef1be2">RCC_PLLCFGR_PLL_DN</a>) &amp; (~RCC_PLLCFGR_PLL_DP));</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR |= ((0 &lt;&lt; <a class="code hl_define" href="reg__rcc_8h.html#ae05cb1a1054014a63f9aba06b60baeee">RCC_PLLCFGR_PLL_DN_Pos</a>) | (2 &lt;&lt; <a class="code hl_define" href="reg__rcc_8h.html#afee85633cdd348752c941efb7a57ae4d">RCC_PLLCFGR_PLL_DP_Pos</a>));</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>        <span class="comment">//Enable PLL</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code hl_define" href="reg__rcc_8h.html#ad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span> </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>        <span class="comment">//Wait till PLL is ready</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>        <span class="keywordflow">while</span>((<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="reg__rcc_8h.html#afa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == 0) {</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>        }</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span> </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>        <span class="comment">//Select PLL as system clock source</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)~(<a class="code hl_define" href="reg__rcc_8h.html#a0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>));</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>;</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>        <span class="comment">//Wait till PLL is used as system clock source</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>        <span class="keywordflow">while</span> ((<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>) != (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x08) {</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>        }</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>    }</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>    <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>        <span class="comment">//If HSE fails to start-up, the application will have wrong clock</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>        <span class="comment">//configuration. User can add here some code to deal with this error</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>    }</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>}</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">#elif defined SYSCLK_FREQ_36MHz</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockTo36(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>{</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>    <a class="code hl_typedef" href="types_8h.html#a0ce6887c26c1c49ad3be5710dd42bfd6">s32</a> i;</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> StartUpCounter = 0, HSEStatus = 0;</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span> </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>    <span class="comment">//SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>    <span class="comment">//Enable HSE</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= ((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#adb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>    <span class="comment">//Wait till HSE is ready and if Time out is reached exit</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>    <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>        HSEStatus = <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="reg__rcc_8h.html#a86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>;</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>        StartUpCounter++;</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>    } <span class="keywordflow">while</span>((HSEStatus == 0) &amp;&amp; (StartUpCounter != <a class="code hl_define" href="reg__common_8h.html#a68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a>));</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>    <span class="keywordflow">if</span> ((<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="reg__rcc_8h.html#a86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) != <a class="code hl_enumvalue" href="types_8h.html#a89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>        HSEStatus = (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x01;</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>        i = 2000;</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>        <span class="keywordflow">while</span>(i--);</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>    }</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>    <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>        HSEStatus = (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x00;</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>    }</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>    <span class="keywordflow">if</span> (HSEStatus == (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x01) {</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>        <span class="comment">//Enable Prefetch Buffer</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>        <a class="code hl_define" href="reg__flash_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= <a class="code hl_define" href="reg__flash_8h.html#a5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a>;</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span> </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>        <span class="comment">//Flash 0 wait state ,bit0~2</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>        <a class="code hl_define" href="reg__flash_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR &amp;= ~0x07;</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>        <a class="code hl_define" href="reg__flash_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= 0x01;</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>        <span class="comment">//HCLK = SYSCLK</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>;</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span> </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>        <span class="comment">//PCLK2 = HCLK</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>;</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span> </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>        <span class="comment">//PCLK1 = HCLK</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#ac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a>;</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp;= ~((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ) <a class="code hl_define" href="reg__rcc_8h.html#a92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code hl_define" href="reg__rcc_8h.html#a688964adc7a4a2b8a83464cc0b5f026f">RCC_PLLCFGR_PLLXTPRE</a>) ;</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ) <a class="code hl_define" href="reg__rcc_8h.html#a92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>  ;</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span> </div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= <a class="code hl_define" href="reg__rcc_8h.html#ae630b8e610ae204fdada83dccb07b55c">RCC_APB1ENR_PWR</a>;</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp;= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)((~<a class="code hl_define" href="reg__rcc_8h.html#a75a60f299b808c6481da3f3928ef1be2">RCC_PLLCFGR_PLL_DN</a>) &amp; (~RCC_PLLCFGR_PLL_DP));</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR |= ((1 &lt;&lt; <a class="code hl_define" href="reg__rcc_8h.html#ae05cb1a1054014a63f9aba06b60baeee">RCC_PLLCFGR_PLL_DN_Pos</a>) | (8 &lt;&lt; <a class="code hl_define" href="reg__rcc_8h.html#afee85633cdd348752c941efb7a57ae4d">RCC_PLLCFGR_PLL_DP_Pos</a>));</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>        <span class="comment">//Enable PLL</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code hl_define" href="reg__rcc_8h.html#ad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span> </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>        <span class="comment">//Wait till PLL is ready</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>        <span class="keywordflow">while</span>((<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="reg__rcc_8h.html#afa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == 0) {</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>        }</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>        <span class="comment">//Select PLL as system clock source</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)~(<a class="code hl_define" href="reg__rcc_8h.html#a0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>));</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>;</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span> </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>        <span class="comment">//Wait till PLL is used as system clock source</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>        <span class="keywordflow">while</span> ((<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>) != (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x08) {</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>        }</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>    }</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>    <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>        <span class="comment">//If HSE fails to start-up, the application will have wrong clock</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>        <span class="comment">//configuration. User can add here some code to deal with this error</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>    }</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>}</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="preprocessor">#elif defined SYSCLK_FREQ_48MHz</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span> </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span> </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockTo48(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>{</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> StartUpCounter = 0, HSEStatus = 0;</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>    <a class="code hl_typedef" href="types_8h.html#a0ce6887c26c1c49ad3be5710dd42bfd6">s32</a> i;</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>    <span class="comment">//SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>    <span class="comment">//Enable HSE</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= ((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#adb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>    <span class="comment">//Wait till HSE is ready and if Time out is reached exit</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>    <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>        HSEStatus = <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="reg__rcc_8h.html#a86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>;</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>        StartUpCounter++;</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>    } <span class="keywordflow">while</span>((HSEStatus == 0) &amp;&amp; (StartUpCounter != <a class="code hl_define" href="reg__common_8h.html#a68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a>));</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span> </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>    <span class="keywordflow">if</span> ((<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="reg__rcc_8h.html#a86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) != <a class="code hl_enumvalue" href="types_8h.html#a89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>        HSEStatus = (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x01;</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>        i = 2000;</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>        <span class="keywordflow">while</span>(i--);</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>    }</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>    <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>        HSEStatus = (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x00;</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>    }</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span> </div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>    <span class="keywordflow">if</span> (HSEStatus == (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x01) {</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>        <span class="comment">//Enable Prefetch Buffer</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>        <a class="code hl_define" href="reg__flash_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= <a class="code hl_define" href="reg__flash_8h.html#a5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a>;</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>        <span class="comment">//Flash 0 wait state ,bit0~2</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>        <a class="code hl_define" href="reg__flash_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR &amp;= ~0x07;</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>        <a class="code hl_define" href="reg__flash_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= 0x02;</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>        <span class="comment">//HCLK = SYSCLK</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>;</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span> </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>        <span class="comment">//PCLK2 = HCLK</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>;</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span> </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>        <span class="comment">//PCLK1 = HCLK</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#af832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>;</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span> </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>        <span class="comment">// PLL configuration:  = (HSE ) * (5+1) = 48MHz</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp;= ~((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ) <a class="code hl_define" href="reg__rcc_8h.html#a92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code hl_define" href="reg__rcc_8h.html#a688964adc7a4a2b8a83464cc0b5f026f">RCC_PLLCFGR_PLLXTPRE</a>) ;</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ) <a class="code hl_define" href="reg__rcc_8h.html#a92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>  ;</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span> </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= <a class="code hl_define" href="reg__rcc_8h.html#ae630b8e610ae204fdada83dccb07b55c">RCC_APB1ENR_PWR</a>;</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp;= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)((~<a class="code hl_define" href="reg__rcc_8h.html#a75a60f299b808c6481da3f3928ef1be2">RCC_PLLCFGR_PLL_DN</a>) &amp; (~RCC_PLLCFGR_PLL_DP));</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR |= ((0 &lt;&lt; <a class="code hl_define" href="reg__rcc_8h.html#ae05cb1a1054014a63f9aba06b60baeee">RCC_PLLCFGR_PLL_DN_Pos</a>) | (5 &lt;&lt; <a class="code hl_define" href="reg__rcc_8h.html#afee85633cdd348752c941efb7a57ae4d">RCC_PLLCFGR_PLL_DP_Pos</a>));</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>        <span class="comment">//Enable PLL</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code hl_define" href="reg__rcc_8h.html#ad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span> </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>        <span class="comment">//Wait till PLL is ready</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>        <span class="keywordflow">while</span>((<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="reg__rcc_8h.html#afa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == 0) {</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>        }</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>        <span class="comment">//Select PLL as system clock source</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)~(<a class="code hl_define" href="reg__rcc_8h.html#a0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>));</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>;</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span> </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>        <span class="comment">//Wait till PLL is used as system clock source</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>        <span class="keywordflow">while</span> ((<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>) != (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x08) {</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>        }</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>    }</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>    <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>        <span class="comment">//If HSE fails to start-up, the application will have wrong clock</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>        <span class="comment">//configuration. User can add here some code to deal with this error</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>    }</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>}</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="preprocessor">#elif defined SYSCLK_FREQ_XXMHz</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockToXX(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>{</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> temp, tn, tm;<span class="comment">//j,</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> StartUpCounter = 0, HSEStatus = 0;</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span> </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>    <a class="code hl_typedef" href="types_8h.html#aed742c436da53c1080638ce6ef7d13de">u8</a> plln, pllm;</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span> </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code hl_define" href="reg__rcc_8h.html#af4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>;</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>    <span class="keywordflow">while</span>(!(<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="reg__rcc_8h.html#a9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>));</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>    <span class="comment">//PLL SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>    <span class="comment">//Enable HSE</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= ((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#adb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span> </div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>    DELAY_xUs(5);</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span> </div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>    <span class="keywordflow">if</span>(<a class="code hl_variable" href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">SystemCoreClock</a> &gt; 96000000) {</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= <a class="code hl_define" href="reg__rcc_8h.html#ae630b8e610ae204fdada83dccb07b55c">RCC_APB1ENR_PWR</a>;</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>        <a class="code hl_define" href="reg__pwr_8h.html#a04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR &amp;= ~(3 &lt;&lt; 14);</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>        <a class="code hl_define" href="reg__pwr_8h.html#a04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR |= 3 &lt;&lt; 14;</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>    }</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>    <span class="comment">//Wait till HSE is ready and if Time out is reached exit</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>    <span class="keywordflow">while</span>(1) {</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>        HSEStatus = <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="reg__rcc_8h.html#a86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>;</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>        <span class="keywordflow">if</span>(HSEStatus != 0)</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>        StartUpCounter++;</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>        <span class="keywordflow">if</span>(StartUpCounter &gt;= (10 * <a class="code hl_define" href="reg__common_8h.html#a68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a>))</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>            <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>    }</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>    <span class="keywordflow">if</span> ((<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="reg__rcc_8h.html#a86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) == <a class="code hl_enumvalue" href="types_8h.html#a89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) {</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>        <span class="comment">//If HSE fails to start-up, the application will have wrong clock</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>        <span class="comment">//configuration. User can add here some code to deal with this error</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>        HSEStatus = (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x00;</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>        <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>    }</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span> </div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>    HSEStatus = (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x01;</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>    DELAY_xUs(5);</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span> </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>    <a class="code hl_variable" href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">SystemCoreClock</a>         = <a class="code hl_define" href="system__mm32f327x_8c.html#a6dce85162fbead9e6d5e90860ecdff39">SYSCLK_FREQ_XXMHz</a>;</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>    <span class="comment">//Enable Prefetch Buffer</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>    <a class="code hl_define" href="reg__flash_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= <a class="code hl_define" href="reg__flash_8h.html#a5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a>;</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>    <span class="comment">//Flash 0 wait state ,bit0~2</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>    <a class="code hl_define" href="reg__flash_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR &amp;= ~FLASH_ACR_LATENCY;</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>    temp = (<a class="code hl_variable" href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">SystemCoreClock</a> - 1) / 24000000;</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>    <a class="code hl_define" href="reg__flash_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= (temp &amp; <a class="code hl_define" href="reg__flash_8h.html#aef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>);</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (~RCC_CFGR_HPRE) &amp; ( ~<a class="code hl_define" href="reg__rcc_8h.html#a50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>) &amp; (~RCC_CFGR_PPRE2);</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span> </div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>    <span class="comment">//HCLK = AHB = FCLK = SYSCLK divided by 4</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#affe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a>;</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span> </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>    <span class="comment">//PCLK2 = APB2 = HCLK divided by 1, APB2 is high APB CLK</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>;</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span> </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>    <span class="keywordflow">if</span>(<a class="code hl_variable" href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">SystemCoreClock</a> &gt; 72000000) {</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>        <span class="comment">//PCLK1 = APB1 = HCLK divided by 4, APB1 is low APB CLK</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a>;</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>    }</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(<a class="code hl_variable" href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">SystemCoreClock</a> &gt; 36000000) {</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>        <span class="comment">//PCLK1 = APB1 = HCLK divided by 2, APB1 is low APB CLK</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#af832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>;</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>    }</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span> </div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>    <a class="code hl_function" href="system__mm32f327x_8c.html#afd4b20f1c6938500c7a069bd08656000">AutoCalPllFactor</a>(<a class="code hl_define" href="reg__common_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>, <a class="code hl_variable" href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">SystemCoreClock</a>, &amp;plln, &amp;pllm);</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span> </div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp;= ~((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ) <a class="code hl_define" href="reg__rcc_8h.html#a92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code hl_define" href="reg__rcc_8h.html#a688964adc7a4a2b8a83464cc0b5f026f">RCC_PLLCFGR_PLLXTPRE</a>) ;</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ) <a class="code hl_define" href="reg__rcc_8h.html#a92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>  ;</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span> </div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>    tm = (((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)pllm) &amp; 0x07);</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>    tn = (((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)plln) &amp; 0x7F);</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span> </div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= <a class="code hl_define" href="reg__rcc_8h.html#ae630b8e610ae204fdada83dccb07b55c">RCC_APB1ENR_PWR</a>;</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp;= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)((~<a class="code hl_define" href="reg__rcc_8h.html#a75a60f299b808c6481da3f3928ef1be2">RCC_PLLCFGR_PLL_DN</a>) &amp; (~RCC_PLLCFGR_PLL_DP));</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR |= ((tn &lt;&lt; <a class="code hl_define" href="reg__rcc_8h.html#ae05cb1a1054014a63f9aba06b60baeee">RCC_PLLCFGR_PLL_DN_Pos</a>) | (tm &lt;&lt; <a class="code hl_define" href="reg__rcc_8h.html#afee85633cdd348752c941efb7a57ae4d">RCC_PLLCFGR_PLL_DP_Pos</a>));</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>    <span class="comment">//Enable PLL</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code hl_define" href="reg__rcc_8h.html#ad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>    <span class="comment">//Wait till PLL is ready</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>    <span class="keywordflow">while</span>((<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="reg__rcc_8h.html#afa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == 0) {</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>        <a class="code hl_define" href="cmsis__armcc_8h.html#a1378040bcf22428955c6e3ce9c2053cd">__ASM</a> (<span class="stringliteral">&quot;nop&quot;</span>) ;<span class="comment">//__NOP();</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>    }</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>    <span class="comment">//Select PLL as system clock source</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)~(<a class="code hl_define" href="reg__rcc_8h.html#a0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>));</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>;</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span> </div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>    <span class="comment">//Wait till PLL is used as system clock source</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>    <span class="keywordflow">while</span> ((<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>) != (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>) {</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>        <a class="code hl_define" href="cmsis__armcc_8h.html#a1378040bcf22428955c6e3ce9c2053cd">__ASM</a> (<span class="stringliteral">&quot;nop&quot;</span>) ;<span class="comment">//__NOP();</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>    }</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span> </div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>    DELAY_xUs(1);</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>    <span class="comment">// set HCLK = AHB = FCLK = SYSCLK divided by 2</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (~(<a class="code hl_define" href="reg__rcc_8h.html#ad4c209254b4d64fed532dc3b1b225cad">RCC_CFGR_PPRE_0</a>));</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>    DELAY_xUs(1);</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span> </div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>    <span class="comment">// set HCLK = AHB = FCLK = SYSCLK divided by 1</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (~(<a class="code hl_define" href="reg__rcc_8h.html#ac71a9f5fc044c76e56563d29c8621550">RCC_CFGR_PPRE_3</a>));</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span> </div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>    DELAY_xUs(1);</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span> </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>}</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="preprocessor">#elif defined SYSCLK_HSI_24MHz</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="keywordtype">void</span> SetSysClockTo24_HSI(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>{</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>    <a class="code hl_typedef" href="types_8h.html#aed742c436da53c1080638ce6ef7d13de">u8</a> temp = 0;</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span> </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code hl_define" href="reg__rcc_8h.html#af4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>;</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span> </div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>    <span class="keywordflow">while</span>(!(<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="reg__rcc_8h.html#a9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>));</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>    <a class="code hl_define" href="reg__flash_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR = <a class="code hl_define" href="reg__flash_8h.html#a5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a>;</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span> </div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = <a class="code hl_define" href="reg__rcc_8h.html#a5fcb524f6ca203ddff1862c124d4f89f">RCC_CFGR_PPRE1_2</a>;</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>    <span class="comment">// PLL configuration:  = (HSI = 8M ) * (2+1)/(0+1) = 24 MHz</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp;= ~((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ) <a class="code hl_define" href="reg__rcc_8h.html#a92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code hl_define" href="reg__rcc_8h.html#a688964adc7a4a2b8a83464cc0b5f026f">RCC_PLLCFGR_PLLXTPRE</a>) ;</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ) <a class="code hl_define" href="reg__rcc_8h.html#a92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>  ;</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span> </div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= <a class="code hl_define" href="reg__rcc_8h.html#ae630b8e610ae204fdada83dccb07b55c">RCC_APB1ENR_PWR</a>;</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp;= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)((~<a class="code hl_define" href="reg__rcc_8h.html#a75a60f299b808c6481da3f3928ef1be2">RCC_PLLCFGR_PLL_DN</a>) &amp; (~RCC_PLLCFGR_PLL_DP));</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR |= ((0 &lt;&lt; <a class="code hl_define" href="reg__rcc_8h.html#ae05cb1a1054014a63f9aba06b60baeee">RCC_PLLCFGR_PLL_DN_Pos</a>) | (2 &lt;&lt; <a class="code hl_define" href="reg__rcc_8h.html#afee85633cdd348752c941efb7a57ae4d">RCC_PLLCFGR_PLL_DP_Pos</a>));</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span> </div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span> </div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code hl_define" href="reg__rcc_8h.html#ad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span> </div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>    <span class="keywordflow">while</span>(!(<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="reg__rcc_8h.html#afa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>));</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span> </div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= ~RCC_CFGR_SW;</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span> </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= <a class="code hl_define" href="reg__rcc_8h.html#a87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>;</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span> </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>    <span class="keywordflow">while</span>(temp != 0x02) {</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>        temp = <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &gt;&gt; 2;</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>        temp &amp;= 0x03;</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>    }</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>}</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span> </div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="preprocessor">#elif defined SYSCLK_HSI_36MHz</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="keywordtype">void</span> SetSysClockTo36_HSI(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>{</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>    <a class="code hl_typedef" href="types_8h.html#aed742c436da53c1080638ce6ef7d13de">u8</a> temp = 0;</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span> </div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code hl_define" href="reg__rcc_8h.html#af4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>;</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span> </div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>    <span class="keywordflow">while</span>(!(<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="reg__rcc_8h.html#a9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>));</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>    <a class="code hl_define" href="reg__flash_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR = <a class="code hl_define" href="reg__flash_8h.html#a85155f5d3f34ebe83989513793498c72">FLASH_ACR_LATENCY_1</a> | <a class="code hl_define" href="reg__flash_8h.html#a5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a>;</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = <a class="code hl_define" href="reg__rcc_8h.html#a5fcb524f6ca203ddff1862c124d4f89f">RCC_CFGR_PPRE1_2</a>;</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>    <span class="comment">// PLL configuration:  = (HSI = 8M ) * (8+1)/(1+1) = 36 MHz</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp;= ~((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ) <a class="code hl_define" href="reg__rcc_8h.html#a92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code hl_define" href="reg__rcc_8h.html#a688964adc7a4a2b8a83464cc0b5f026f">RCC_PLLCFGR_PLLXTPRE</a>) ;</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ) <a class="code hl_define" href="reg__rcc_8h.html#a92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>  ;</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span> </div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= <a class="code hl_define" href="reg__rcc_8h.html#ae630b8e610ae204fdada83dccb07b55c">RCC_APB1ENR_PWR</a>;</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp;= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)((~<a class="code hl_define" href="reg__rcc_8h.html#a75a60f299b808c6481da3f3928ef1be2">RCC_PLLCFGR_PLL_DN</a>) &amp; (~RCC_PLLCFGR_PLL_DP));</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR |= ((1 &lt;&lt; <a class="code hl_define" href="reg__rcc_8h.html#ae05cb1a1054014a63f9aba06b60baeee">RCC_PLLCFGR_PLL_DN_Pos</a>) | (8 &lt;&lt; <a class="code hl_define" href="reg__rcc_8h.html#afee85633cdd348752c941efb7a57ae4d">RCC_PLLCFGR_PLL_DP_Pos</a>));</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span> </div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code hl_define" href="reg__rcc_8h.html#ad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span> </div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>    <span class="keywordflow">while</span>(!(<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="reg__rcc_8h.html#afa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>));</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span> </div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= ~ RCC_CFGR_SW;</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span> </div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= <a class="code hl_define" href="reg__rcc_8h.html#a87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>;</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span> </div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>    <span class="keywordflow">while</span>(temp != 0x02) {</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>        temp = <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &gt;&gt; 2;</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>        temp &amp;= 0x03;</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>    }</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>}</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span> </div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="preprocessor">#elif defined SYSCLK_HSI_48MHz</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="keywordtype">void</span> SetSysClockTo48_HSI(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>{</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>    <a class="code hl_typedef" href="types_8h.html#aed742c436da53c1080638ce6ef7d13de">u8</a> temp = 0;</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span> </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code hl_define" href="reg__rcc_8h.html#af4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>;</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span> </div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>    <span class="keywordflow">while</span>(!(<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="reg__rcc_8h.html#a9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>));</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>    <a class="code hl_define" href="reg__flash_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR = <a class="code hl_define" href="reg__flash_8h.html#a85155f5d3f34ebe83989513793498c72">FLASH_ACR_LATENCY_1</a> | <a class="code hl_define" href="reg__flash_8h.html#a5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a>;</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = <a class="code hl_define" href="reg__rcc_8h.html#a5fcb524f6ca203ddff1862c124d4f89f">RCC_CFGR_PPRE1_2</a>;</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span> </div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span> </div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span> </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span> </div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span> </div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>    <span class="comment">// PLL configuration:  = (HSI = 8M ) * (5+1)/(0+1) = 36 MHz</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp;= ~((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ) <a class="code hl_define" href="reg__rcc_8h.html#a92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code hl_define" href="reg__rcc_8h.html#a688964adc7a4a2b8a83464cc0b5f026f">RCC_PLLCFGR_PLLXTPRE</a>) ;</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ) <a class="code hl_define" href="reg__rcc_8h.html#a92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>  ;</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span> </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= <a class="code hl_define" href="reg__rcc_8h.html#ae630b8e610ae204fdada83dccb07b55c">RCC_APB1ENR_PWR</a>;</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp;= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)((~<a class="code hl_define" href="reg__rcc_8h.html#a75a60f299b808c6481da3f3928ef1be2">RCC_PLLCFGR_PLL_DN</a>) &amp; (~RCC_PLLCFGR_PLL_DP));</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR |= ((0 &lt;&lt; <a class="code hl_define" href="reg__rcc_8h.html#ae05cb1a1054014a63f9aba06b60baeee">RCC_PLLCFGR_PLL_DN_Pos</a>) | (5 &lt;&lt; <a class="code hl_define" href="reg__rcc_8h.html#afee85633cdd348752c941efb7a57ae4d">RCC_PLLCFGR_PLL_DP_Pos</a>));</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span> </div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code hl_define" href="reg__rcc_8h.html#ad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span> </div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>    <span class="keywordflow">while</span>(!(<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="reg__rcc_8h.html#afa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>));</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span> </div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= ~RCC_CFGR_SW;</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span> </div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= <a class="code hl_define" href="reg__rcc_8h.html#a87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>;</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span> </div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>    <span class="keywordflow">while</span>(temp != 0x02) {</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>        temp = <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &gt;&gt; 2;</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>        temp &amp;= 0x03;</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>    }</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>}</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="preprocessor">#elif defined SYSCLK_HSI_XXMHz</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span> </div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span> </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClockToXX_HSI(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>{</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>    <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> temp, tn, tm;</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>    <a class="code hl_typedef" href="types_8h.html#aed742c436da53c1080638ce6ef7d13de">u8</a> plln, pllm;</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span> </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code hl_define" href="reg__rcc_8h.html#af4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>;</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>    <span class="keywordflow">while</span>(!(<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="reg__rcc_8h.html#a9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>));</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span> </div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>    <span class="keywordflow">if</span>(<a class="code hl_variable" href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">SystemCoreClock</a> &gt; 96000000) {</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= <a class="code hl_define" href="reg__rcc_8h.html#ae630b8e610ae204fdada83dccb07b55c">RCC_APB1ENR_PWR</a>;</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>        <a class="code hl_define" href="reg__pwr_8h.html#a04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR &amp;= ~(3 &lt;&lt; 14);</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>        <a class="code hl_define" href="reg__pwr_8h.html#a04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR |= 3 &lt;&lt; 14;</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>    }</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span> </div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span> </div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span> </div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>    <a class="code hl_variable" href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">SystemCoreClock</a>         = <a class="code hl_define" href="system__mm32f327x_8c.html#af8e936b2c3dcb8b776b4ea3a63dbd661">SYSCLK_HSI_XXMHz</a>;</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>    <span class="comment">//Enable Prefetch Buffer</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>    <a class="code hl_define" href="reg__flash_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= <a class="code hl_define" href="reg__flash_8h.html#a5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a>;</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>    <span class="comment">//Flash 0 wait state ,bit0~2</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>    <a class="code hl_define" href="reg__flash_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR &amp;= ~FLASH_ACR_LATENCY;</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span> </div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>    temp = (<a class="code hl_variable" href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">SystemCoreClock</a> - 1) / 24000000;</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span> </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>    <a class="code hl_define" href="reg__flash_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= (temp &amp; <a class="code hl_define" href="reg__flash_8h.html#aef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>);</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span> </div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span> </div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (~RCC_CFGR_HPRE) &amp; ( ~<a class="code hl_define" href="reg__rcc_8h.html#a50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>) &amp; (~RCC_CFGR_PPRE2);</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>    <span class="comment">//HCLK = AHB = FCLK = SYSCLK divided by 4</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#affe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a>;</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span> </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>    <span class="comment">//PCLK2 = APB2 = HCLK divided by 1, APB2 is high APB CLK</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>;</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span> </div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>    <span class="keywordflow">if</span>(<a class="code hl_variable" href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">SystemCoreClock</a> &gt; 72000000) {</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>        <span class="comment">//PCLK1 = APB1 = HCLK divided by 4, APB1 is low APB CLK</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a>;</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>    }</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(<a class="code hl_variable" href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">SystemCoreClock</a> &gt; 36000000) {</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>        <span class="comment">//PCLK1 = APB1 = HCLK divided by 2, APB1 is low APB CLK</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>        <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#af832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>;</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>    }</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span> </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span> </div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span> </div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>    <a class="code hl_function" href="system__mm32f327x_8c.html#afd4b20f1c6938500c7a069bd08656000">AutoCalPllFactor</a>(<a class="code hl_define" href="reg__common_8h.html#aee9d6c09484289993593170c29f4d425">HSI_VALUE_PLL_ON</a>, <a class="code hl_variable" href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">SystemCoreClock</a>, &amp;plln, &amp;pllm);</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp;= ~((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ) <a class="code hl_define" href="reg__rcc_8h.html#a92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code hl_define" href="reg__rcc_8h.html#a688964adc7a4a2b8a83464cc0b5f026f">RCC_PLLCFGR_PLLXTPRE</a>) ;</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp;= ~((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ) <a class="code hl_define" href="reg__rcc_8h.html#a92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>);</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span> </div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>    tm = (((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)pllm) &amp; 0x07);</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>    tn = (((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)plln) &amp; 0x7F);</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span> </div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= <a class="code hl_define" href="reg__rcc_8h.html#ae630b8e610ae204fdada83dccb07b55c">RCC_APB1ENR_PWR</a>;</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp;= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)((~<a class="code hl_define" href="reg__rcc_8h.html#a75a60f299b808c6481da3f3928ef1be2">RCC_PLLCFGR_PLL_DN</a>) &amp; (~RCC_PLLCFGR_PLL_DP));</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR |= ((tn &lt;&lt; <a class="code hl_define" href="reg__rcc_8h.html#ae05cb1a1054014a63f9aba06b60baeee">RCC_PLLCFGR_PLL_DN_Pos</a>) | (tm &lt;&lt; <a class="code hl_define" href="reg__rcc_8h.html#afee85633cdd348752c941efb7a57ae4d">RCC_PLLCFGR_PLL_DP_Pos</a>));</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>    <span class="comment">//Enable PLL</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code hl_define" href="reg__rcc_8h.html#ad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>    <span class="comment">//Wait till PLL is ready</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>    <span class="keywordflow">while</span>((<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="reg__rcc_8h.html#afa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == 0) {</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>        <a class="code hl_define" href="cmsis__armcc_8h.html#a1378040bcf22428955c6e3ce9c2053cd">__ASM</a> (<span class="stringliteral">&quot;nop&quot;</span>) ;<span class="comment">//__NOP();</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>    }</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>    <span class="comment">//Select PLL as system clock source</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)((<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)~(<a class="code hl_define" href="reg__rcc_8h.html#a0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>));</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>;</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span> </div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>    <span class="comment">//Wait till PLL is used as system clock source</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>    <span class="keywordflow">while</span> ((<a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>) != (<a class="code hl_typedef" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code hl_define" href="reg__rcc_8h.html#a2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>) {</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>        <a class="code hl_define" href="cmsis__armcc_8h.html#a1378040bcf22428955c6e3ce9c2053cd">__ASM</a> (<span class="stringliteral">&quot;nop&quot;</span>) ;<span class="comment">//__NOP();</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>    }</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span> </div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>    DELAY_xUs(1);</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>    <span class="comment">// set HCLK = AHB = FCLK = SYSCLK divided by 2</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (~(<a class="code hl_define" href="reg__rcc_8h.html#ad4c209254b4d64fed532dc3b1b225cad">RCC_CFGR_PPRE_0</a>));</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>    DELAY_xUs(1);</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span> </div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>    <span class="comment">// set HCLK = AHB = FCLK = SYSCLK divided by 1</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>    <a class="code hl_define" href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (~(<a class="code hl_define" href="reg__rcc_8h.html#ac71a9f5fc044c76e56563d29c8621550">RCC_CFGR_PPRE_3</a>));</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span> </div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>    DELAY_xUs(1);</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span> </div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>}</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span> </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span> </div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span> </div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span> </div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span> </div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span> </div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span> </div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span> </div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span> </div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span> </div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span> </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span> </div>
<div class="ttc" id="acmsis__armcc_8h_html_a1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="cmsis__armcc_8h.html#a1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00053">cmsis_armcc.h:53</a></div></div>
<div class="ttc" id="acore__armv8mbl_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00194">core_armv8mbl.h:194</a></div></div>
<div class="ttc" id="acore__armv8mbl_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00191">core_armv8mbl.h:191</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01152">core_armv8mbl.h:1152</a></div></div>
<div class="ttc" id="amm32__device_8h_html"><div class="ttname"><a href="mm32__device_8h.html">mm32_device.h</a></div><div class="ttdoc">CMSIS Cortex-M Peripheral Access Layer for MindMotion microcontroller devices</div></div>
<div class="ttc" id="areg__common_8h_html_a68ecbc9b0a1a40a1ec9d18d5e9747c4f"><div class="ttname"><a href="reg__common_8h.html#a68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a></div><div class="ttdeci">#define HSE_STARTUP_TIMEOUT</div><div class="ttdoc">Time out for HSE start up.</div><div class="ttdef"><b>Definition:</b> <a href="reg__common_8h_source.html#l00035">reg_common.h:35</a></div></div>
<div class="ttc" id="areg__common_8h_html_aaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="reg__common_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdoc">Value of the Internal oscillator in Hz.</div><div class="ttdef"><b>Definition:</b> <a href="reg__common_8h_source.html#l00062">reg_common.h:62</a></div></div>
<div class="ttc" id="areg__common_8h_html_aeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="reg__common_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdoc">Value of the External oscillator in Hz.</div><div class="ttdef"><b>Definition:</b> <a href="reg__common_8h_source.html#l00043">reg_common.h:43</a></div></div>
<div class="ttc" id="areg__common_8h_html_aee9d6c09484289993593170c29f4d425"><div class="ttname"><a href="reg__common_8h.html#aee9d6c09484289993593170c29f4d425">HSI_VALUE_PLL_ON</a></div><div class="ttdeci">#define HSI_VALUE_PLL_ON</div><div class="ttdoc">Value of the Internal oscillator in Hz.</div><div class="ttdef"><b>Definition:</b> <a href="reg__common_8h_source.html#l00049">reg_common.h:49</a></div></div>
<div class="ttc" id="areg__flash_8h_html_a43fd55aa78bd891ebbd6a450f5eecce4"><div class="ttname"><a href="reg__flash_8h.html#a43fd55aa78bd891ebbd6a450f5eecce4">CACHE</a></div><div class="ttdeci">#define CACHE</div><div class="ttdoc">CACHE pointer Definition</div><div class="ttdef"><b>Definition:</b> <a href="reg__flash_8h_source.html#l00126">reg_flash.h:126</a></div></div>
<div class="ttc" id="areg__flash_8h_html_a5285ab198307213dce0629f9b7c6fc86"><div class="ttname"><a href="reg__flash_8h.html#a5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a></div><div class="ttdeci">#define FLASH_ACR_PRFTBE</div><div class="ttdoc">Prefetch Buffer Enable</div><div class="ttdef"><b>Definition:</b> <a href="reg__flash_8h_source.html#l00139">reg_flash.h:139</a></div></div>
<div class="ttc" id="areg__flash_8h_html_a844ea28ba1e0a5a0e497f16b61ea306b"><div class="ttname"><a href="reg__flash_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a></div><div class="ttdeci">#define FLASH</div><div class="ttdoc">FLASH type pointer Definition</div><div class="ttdef"><b>Definition:</b> <a href="reg__flash_8h_source.html#l00117">reg_flash.h:117</a></div></div>
<div class="ttc" id="areg__flash_8h_html_a85155f5d3f34ebe83989513793498c72"><div class="ttname"><a href="reg__flash_8h.html#a85155f5d3f34ebe83989513793498c72">FLASH_ACR_LATENCY_1</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY_1</div><div class="ttdoc">1 waiting state</div><div class="ttdef"><b>Definition:</b> <a href="reg__flash_8h_source.html#l00133">reg_flash.h:133</a></div></div>
<div class="ttc" id="areg__flash_8h_html_aef5e44cbb084160a6004ca9951ec7318"><div class="ttname"><a href="reg__flash_8h.html#aef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY</div><div class="ttdoc">LATENCY[2:0] bits (Latency)</div><div class="ttdef"><b>Definition:</b> <a href="reg__flash_8h_source.html#l00131">reg_flash.h:131</a></div></div>
<div class="ttc" id="areg__pwr_8h_html_a04651c526497822a859942b928e57f8e"><div class="ttname"><a href="reg__pwr_8h.html#a04651c526497822a859942b928e57f8e">PWR</a></div><div class="ttdeci">#define PWR</div><div class="ttdoc">PWR type pointer Definition</div><div class="ttdef"><b>Definition:</b> <a href="reg__pwr_8h_source.html#l00078">reg_pwr.h:78</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_a0e340725f46e9462d9b02a079b9fa8ae"><div class="ttname"><a href="reg__rcc_8h.html#a0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_DIV4</div><div class="ttdoc">APB1 = HCLK divided by 4</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00172">reg_rcc.h:172</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_a0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="reg__rcc_8h.html#a0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdoc">SW[1:0] bits (System clock Switch)</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00134">reg_rcc.h:134</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_a15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="reg__rcc_8h.html#a15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdoc">SWS[1:0] bits (System Clock Switch Status)</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00141">reg_rcc.h:141</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_a247aebf1999a38ea07785558d277bb1a"><div class="ttname"><a href="reg__rcc_8h.html#a247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2_DIV1</div><div class="ttdoc">APB2 = HCLK not divided</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00182">reg_rcc.h:182</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_a2b7d7f29b09a49c31404fc0d44645c84"><div class="ttname"><a href="reg__rcc_8h.html#a2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_DIV1</div><div class="ttdoc">AHB = FCLK = SYSCLK not divided</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00154">reg_rcc.h:154</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_a2c67e2279804a83ef24438267d9d4a6c"><div class="ttname"><a href="reg__rcc_8h.html#a2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a></div><div class="ttdeci">#define RCC_CFGR_SWS_PLL</div><div class="ttdoc">PLL used as system clock</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00144">reg_rcc.h:144</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_a50b2423a5fea74a47b9eb8ab51869412"><div class="ttname"><a href="reg__rcc_8h.html#a50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1</div><div class="ttdoc">PRE1[2:0] bits (APB1 prescaler)</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00165">reg_rcc.h:165</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_a5fcb524f6ca203ddff1862c124d4f89f"><div class="ttname"><a href="reg__rcc_8h.html#a5fcb524f6ca203ddff1862c124d4f89f">RCC_CFGR_PPRE1_2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_2</div><div class="ttdoc">Bit 2</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00168">reg_rcc.h:168</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_a688964adc7a4a2b8a83464cc0b5f026f"><div class="ttname"><a href="reg__rcc_8h.html#a688964adc7a4a2b8a83464cc0b5f026f">RCC_PLLCFGR_PLLXTPRE</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLXTPRE</div><div class="ttdoc">HSE divider for PLL entry</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00622">reg_rcc.h:622</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_a74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="reg__rcc_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdoc">RCC type pointer Definition</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00092">reg_rcc.h:92</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_a75a60f299b808c6481da3f3928ef1be2"><div class="ttname"><a href="reg__rcc_8h.html#a75a60f299b808c6481da3f3928ef1be2">RCC_PLLCFGR_PLL_DN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL_DN</div><div class="ttdoc">PLL divider factor DN /////////////////////////////////////////////////////////////////////////////</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00633">reg_rcc.h:630</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_a86a34e00182c83409d89ff566cb02cc4"><div class="ttname"><a href="reg__rcc_8h.html#a86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a></div><div class="ttdeci">#define RCC_CR_HSERDY</div><div class="ttdoc">External High Speed clock ready flag</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00119">reg_rcc.h:119</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_a87389cacb2eaf53730da13a2a33cd487"><div class="ttname"><a href="reg__rcc_8h.html#a87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a></div><div class="ttdeci">#define RCC_CFGR_SW_PLL</div><div class="ttdoc">PLL selected as system clock</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00137">reg_rcc.h:137</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_a92cb53ea81d2c47537eb217cc6659a2e"><div class="ttname"><a href="reg__rcc_8h.html#a92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLSRC</div><div class="ttdoc">PLL entry clock source</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00620">reg_rcc.h:620</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_a9dbac3f2bc04f04ebafe1e66ae3fcf0d"><div class="ttname"><a href="reg__rcc_8h.html#a9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a></div><div class="ttdeci">#define RCC_CR_HSIRDY</div><div class="ttdoc">Internal High Speed clock ready flag</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00103">reg_rcc.h:103</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_ac71a9f5fc044c76e56563d29c8621550"><div class="ttname"><a href="reg__rcc_8h.html#ac71a9f5fc044c76e56563d29c8621550">RCC_CFGR_PPRE_3</a></div><div class="ttdeci">#define RCC_CFGR_PPRE_3</div><div class="ttdoc">Bit 3</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00152">reg_rcc.h:152</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_ac8f6562bb2ecf65055a2f42cbb48ef11"><div class="ttname"><a href="reg__rcc_8h.html#ac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_DIV1</div><div class="ttdoc">APB1 = HCLK not divided</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00170">reg_rcc.h:170</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_ad0e73d5b0a4883e074d40029b49ee47e"><div class="ttname"><a href="reg__rcc_8h.html#ad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a></div><div class="ttdeci">#define RCC_CR_PLLON</div><div class="ttdoc">PLL enable</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00127">reg_rcc.h:127</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_ad4c209254b4d64fed532dc3b1b225cad"><div class="ttname"><a href="reg__rcc_8h.html#ad4c209254b4d64fed532dc3b1b225cad">RCC_CFGR_PPRE_0</a></div><div class="ttdeci">#define RCC_CFGR_PPRE_0</div><div class="ttdoc">Bit 0</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00149">reg_rcc.h:149</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_adb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="reg__rcc_8h.html#adb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdoc">External High Speed clock enable</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00117">reg_rcc.h:117</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_ae05cb1a1054014a63f9aba06b60baeee"><div class="ttname"><a href="reg__rcc_8h.html#ae05cb1a1054014a63f9aba06b60baeee">RCC_PLLCFGR_PLL_DN_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL_DN_Pos</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00629">reg_rcc.h:629</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_ae630b8e610ae204fdada83dccb07b55c"><div class="ttname"><a href="reg__rcc_8h.html#ae630b8e610ae204fdada83dccb07b55c">RCC_APB1ENR_PWR</a></div><div class="ttdeci">#define RCC_APB1ENR_PWR</div><div class="ttdoc">Power interface clock enable</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00478">reg_rcc.h:478</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_af4fcacf94a97f7d49a70e089b39cf474"><div class="ttname"><a href="reg__rcc_8h.html#af4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></div><div class="ttdeci">#define RCC_CR_HSION</div><div class="ttdoc">Internal High Speed clock enable</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00100">reg_rcc.h:100</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_af832ad6844c907d9bb37c1536defcb0d"><div class="ttname"><a href="reg__rcc_8h.html#af832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_DIV2</div><div class="ttdoc">APB1 = HCLK divided by 2</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00171">reg_rcc.h:171</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_afa12d7ac6a7f0f91d066aeb2c6071888"><div class="ttname"><a href="reg__rcc_8h.html#afa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a></div><div class="ttdeci">#define RCC_CR_PLLRDY</div><div class="ttdoc">PLL clock ready flag /////////////////////////////////////////////////////////////////////////////</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00132">reg_rcc.h:129</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_afb563f217242d969f4355d0818fde705"><div class="ttname"><a href="reg__rcc_8h.html#afb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a></div><div class="ttdeci">#define RCC_CFGR_SW_HSE</div><div class="ttdoc">HSE selected as system clock</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00136">reg_rcc.h:136</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_afee85633cdd348752c941efb7a57ae4d"><div class="ttname"><a href="reg__rcc_8h.html#afee85633cdd348752c941efb7a57ae4d">RCC_PLLCFGR_PLL_DP_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL_DP_Pos</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00627">reg_rcc.h:627</a></div></div>
<div class="ttc" id="areg__rcc_8h_html_affe860867ae4b1b6d28473ded1546d91"><div class="ttname"><a href="reg__rcc_8h.html#affe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_DIV4</div><div class="ttdoc">AHB = FCLK = SYSCLK divided by 4</div><div class="ttdef"><b>Definition:</b> <a href="reg__rcc_8h_source.html#l00156">reg_rcc.h:156</a></div></div>
<div class="ttc" id="asystem__mm32f327x_8c_html_a05abea3c816d3b613c089742c0eb3d6e"><div class="ttname"><a href="system__mm32f327x_8c.html#a05abea3c816d3b613c089742c0eb3d6e">SystemCoreClock</a></div><div class="ttdeci">u32 SystemCoreClock</div><div class="ttdoc">Clock Definitions</div><div class="ttdef"><b>Definition:</b> <a href="system__mm32f327x_8c_source.html#l00108">system_mm32f327x.c:108</a></div></div>
<div class="ttc" id="asystem__mm32f327x_8c_html_a5c044e897505fea7d75ad9a67e1ad1ef"><div class="ttname"><a href="system__mm32f327x_8c.html#a5c044e897505fea7d75ad9a67e1ad1ef">AHBPrescTable</a></div><div class="ttdeci">__I u8 AHBPrescTable[16]</div><div class="ttdef"><b>Definition:</b> <a href="system__mm32f327x_8c_source.html#l00123">system_mm32f327x.c:123</a></div></div>
<div class="ttc" id="asystem__mm32f327x_8c_html_a6dce85162fbead9e6d5e90860ecdff39"><div class="ttname"><a href="system__mm32f327x_8c.html#a6dce85162fbead9e6d5e90860ecdff39">SYSCLK_FREQ_XXMHz</a></div><div class="ttdeci">#define SYSCLK_FREQ_XXMHz</div><div class="ttdef"><b>Definition:</b> <a href="system__mm32f327x_8c_source.html#l00065">system_mm32f327x.c:65</a></div></div>
<div class="ttc" id="asystem__mm32f327x_8c_html_a93f514700ccf00d08dbdcff7f1224eb2"><div class="ttname"><a href="system__mm32f327x_8c.html#a93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a></div><div class="ttdeci">void SystemInit(void)</div><div class="ttdoc">Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the Syst...</div><div class="ttdef"><b>Definition:</b> <a href="system__mm32f327x_8c_source.html#l00167">system_mm32f327x.c:167</a></div></div>
<div class="ttc" id="asystem__mm32f327x_8c_html_af8e936b2c3dcb8b776b4ea3a63dbd661"><div class="ttname"><a href="system__mm32f327x_8c.html#af8e936b2c3dcb8b776b4ea3a63dbd661">SYSCLK_HSI_XXMHz</a></div><div class="ttdeci">#define SYSCLK_HSI_XXMHz</div><div class="ttdef"><b>Definition:</b> <a href="system__mm32f327x_8c_source.html#l00082">system_mm32f327x.c:82</a></div></div>
<div class="ttc" id="asystem__mm32f327x_8c_html_afd4b20f1c6938500c7a069bd08656000"><div class="ttname"><a href="system__mm32f327x_8c.html#afd4b20f1c6938500c7a069bd08656000">AutoCalPllFactor</a></div><div class="ttdeci">u32 AutoCalPllFactor(u32 pllclkSourceFrq, u32 pllclkFrq, u8 *plln, u8 *pllm)</div><div class="ttdoc">use to return the pllm&amp;plln.</div><div class="ttdef"><b>Definition:</b> <a href="system__mm32f327x_8c_source.html#l00200">system_mm32f327x.c:200</a></div></div>
<div class="ttc" id="atypes_8h_html_a0ce6887c26c1c49ad3be5710dd42bfd6"><div class="ttname"><a href="types_8h.html#a0ce6887c26c1c49ad3be5710dd42bfd6">s32</a></div><div class="ttdeci">signed int s32</div><div class="ttdef"><b>Definition:</b> <a href="types_8h_source.html#l00038">types.h:38</a></div></div>
<div class="ttc" id="atypes_8h_html_a10e94b422ef0c20dcdec20d31a1f5049"><div class="ttname"><a href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a></div><div class="ttdeci">unsigned int u32</div><div class="ttdef"><b>Definition:</b> <a href="types_8h_source.html#l00054">types.h:54</a></div></div>
<div class="ttc" id="atypes_8h_html_a89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="types_8h.html#a89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdeci">@ RESET</div><div class="ttdef"><b>Definition:</b> <a href="types_8h_source.html#l00073">types.h:73</a></div></div>
<div class="ttc" id="atypes_8h_html_aed742c436da53c1080638ce6ef7d13de"><div class="ttname"><a href="types_8h.html#aed742c436da53c1080638ce6ef7d13de">u8</a></div><div class="ttdeci">unsigned char u8</div><div class="ttdef"><b>Definition:</b> <a href="types_8h_source.html#l00056">types.h:56</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
