# vsim -coverage -do {coverage save -onexit count_down_underflow_pclk2.ucdb; log -r /*;run -all; exit} -l count_down_underflow_pclk2.log -voptargs=+acc work.count_down_underflow_pclk2 
# ** Note: (vsim-3812) Design is being optimized...
# 
# //  Questa Sim-64
# //  Version 10.2c Unknown Platform Jul 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.count_down_underflow_pclk2(fast)
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
# Loading work.registor_control(fast)
# Loading work.decoder(fast)
# Loading work.registor(fast)
# Loading work.encoder(fast)
# Loading work.timer_pready(fast)
# Loading work.select_clock(fast)
# Loading work.counter(fast)
# Loading work.overflow_detect(fast)
# Loading work.underflow_detect(fast)
# Loading work.CPU_model(fast)
# Loading work.system_signal(fast)
# coverage save -onexit count_down_underflow_pclk2.ucdb 
#  log -r /* 
# run -all 
# ==============================================================================
# ============COUNT DOWN PCLK 2__test_begin=============
# ==============================================================================
# 
# 
# =====================load TDR to timer========================================
# 
# 
# at 370 start write data = 'hff to address = 'h0
# at 380 acces phase of writing data
# at 405 transfer done
# load value TDR at 405 to counter_reg
# at 420 start write data = 'h80 to address = 'h1
# at 430 acces phase of writing data
# at 455 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 470 start write data = 'h30 to address = 'h1
# at 480 acces phase of writing data
# at 505 transfer done
# write configuration 48 to TCR at 505
# at 6010 start to read data at address 'h2
# at 6045 end of read transfer
# read TSR=2 register at 6045
# =======================================PASS==================================
# 
# at 6060 start write data = 'h1 to address = 'h2
# at 6070 acces phase of writing data
# at 6095 transfer done
# ===========================CLEAR TSR================================
# 
# at 6200 start to read data at address 'h2
# at 6235 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 6420 start write data = 'hff to address = 'h0
# at 6430 acces phase of writing data
# at 6455 transfer done
# load value TDR at 6455 to counter_reg
# at 6470 start write data = 'h80 to address = 'h1
# at 6480 acces phase of writing data
# at 6505 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 6520 start write data = 'h30 to address = 'h1
# at 6530 acces phase of writing data
# at 6555 transfer done
# write configuration 48 to TCR at 6555
# at 12060 start to read data at address 'h2
# at 12095 end of read transfer
# read TSR=2 register at 12095
# =======================================PASS==================================
# 
# at 12110 start write data = 'h1 to address = 'h2
# at 12120 acces phase of writing data
# at 12145 transfer done
# ===========================CLEAR TSR================================
# 
# at 12250 start to read data at address 'h2
# at 12285 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 12470 start write data = 'hff to address = 'h0
# at 12480 acces phase of writing data
# at 12505 transfer done
# load value TDR at 12505 to counter_reg
# at 12520 start write data = 'h80 to address = 'h1
# at 12530 acces phase of writing data
# at 12555 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 12570 start write data = 'h30 to address = 'h1
# at 12580 acces phase of writing data
# at 12605 transfer done
# write configuration 48 to TCR at 12605
# at 18110 start to read data at address 'h2
# at 18145 end of read transfer
# read TSR=2 register at 18145
# =======================================PASS==================================
# 
# at 18160 start write data = 'h1 to address = 'h2
# at 18170 acces phase of writing data
# at 18195 transfer done
# ===========================CLEAR TSR================================
# 
# at 18300 start to read data at address 'h2
# at 18335 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 18520 start write data = 'hff to address = 'h0
# at 18530 acces phase of writing data
# at 18555 transfer done
# load value TDR at 18555 to counter_reg
# at 18570 start write data = 'h80 to address = 'h1
# at 18580 acces phase of writing data
# at 18605 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 18620 start write data = 'h30 to address = 'h1
# at 18630 acces phase of writing data
# at 18655 transfer done
# write configuration 48 to TCR at 18655
# at 24160 start to read data at address 'h2
# at 24195 end of read transfer
# read TSR=2 register at 24195
# =======================================PASS==================================
# 
# at 24210 start write data = 'h1 to address = 'h2
# at 24220 acces phase of writing data
# at 24245 transfer done
# ===========================CLEAR TSR================================
# 
# at 24350 start to read data at address 'h2
# at 24385 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 24570 start write data = 'hff to address = 'h0
# at 24580 acces phase of writing data
# at 24605 transfer done
# load value TDR at 24605 to counter_reg
# at 24620 start write data = 'h80 to address = 'h1
# at 24630 acces phase of writing data
# at 24655 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 24670 start write data = 'h30 to address = 'h1
# at 24680 acces phase of writing data
# at 24705 transfer done
# write configuration 48 to TCR at 24705
# at 30210 start to read data at address 'h2
# at 30245 end of read transfer
# read TSR=2 register at 30245
# =======================================PASS==================================
# 
# at 30260 start write data = 'h1 to address = 'h2
# at 30270 acces phase of writing data
# at 30295 transfer done
# ===========================CLEAR TSR================================
# 
# at 30400 start to read data at address 'h2
# at 30435 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 30620 start write data = 'hff to address = 'h0
# at 30630 acces phase of writing data
# at 30655 transfer done
# load value TDR at 30655 to counter_reg
# at 30670 start write data = 'h80 to address = 'h1
# at 30680 acces phase of writing data
# at 30705 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 30720 start write data = 'h30 to address = 'h1
# at 30730 acces phase of writing data
# at 30755 transfer done
# write configuration 48 to TCR at 30755
# at 36260 start to read data at address 'h2
# at 36295 end of read transfer
# read TSR=2 register at 36295
# =======================================PASS==================================
# 
# at 36310 start write data = 'h1 to address = 'h2
# at 36320 acces phase of writing data
# at 36345 transfer done
# ===========================CLEAR TSR================================
# 
# at 36450 start to read data at address 'h2
# at 36485 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 36670 start write data = 'hff to address = 'h0
# at 36680 acces phase of writing data
# at 36705 transfer done
# load value TDR at 36705 to counter_reg
# at 36720 start write data = 'h80 to address = 'h1
# at 36730 acces phase of writing data
# at 36755 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 36770 start write data = 'h30 to address = 'h1
# at 36780 acces phase of writing data
# at 36805 transfer done
# write configuration 48 to TCR at 36805
# at 42310 start to read data at address 'h2
# at 42345 end of read transfer
# read TSR=2 register at 42345
# =======================================PASS==================================
# 
# at 42360 start write data = 'h1 to address = 'h2
# at 42370 acces phase of writing data
# at 42395 transfer done
# ===========================CLEAR TSR================================
# 
# at 42500 start to read data at address 'h2
# at 42535 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 42720 start write data = 'hff to address = 'h0
# at 42730 acces phase of writing data
# at 42755 transfer done
# load value TDR at 42755 to counter_reg
# at 42770 start write data = 'h80 to address = 'h1
# at 42780 acces phase of writing data
# at 42805 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 42820 start write data = 'h30 to address = 'h1
# at 42830 acces phase of writing data
# at 42855 transfer done
# write configuration 48 to TCR at 42855
# at 48360 start to read data at address 'h2
# at 48395 end of read transfer
# read TSR=2 register at 48395
# =======================================PASS==================================
# 
# at 48410 start write data = 'h1 to address = 'h2
# at 48420 acces phase of writing data
# at 48445 transfer done
# ===========================CLEAR TSR================================
# 
# at 48550 start to read data at address 'h2
# at 48585 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 48770 start write data = 'hff to address = 'h0
# at 48780 acces phase of writing data
# at 48805 transfer done
# load value TDR at 48805 to counter_reg
# at 48820 start write data = 'h80 to address = 'h1
# at 48830 acces phase of writing data
# at 48855 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 48870 start write data = 'h30 to address = 'h1
# at 48880 acces phase of writing data
# at 48905 transfer done
# write configuration 48 to TCR at 48905
# at 54410 start to read data at address 'h2
# at 54445 end of read transfer
# read TSR=2 register at 54445
# =======================================PASS==================================
# 
# at 54460 start write data = 'h1 to address = 'h2
# at 54470 acces phase of writing data
# at 54495 transfer done
# ===========================CLEAR TSR================================
# 
# at 54600 start to read data at address 'h2
# at 54635 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 54820 start write data = 'hff to address = 'h0
# at 54830 acces phase of writing data
# at 54855 transfer done
# load value TDR at 54855 to counter_reg
# at 54870 start write data = 'h80 to address = 'h1
# at 54880 acces phase of writing data
# at 54905 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 54920 start write data = 'h30 to address = 'h1
# at 54930 acces phase of writing data
# at 54955 transfer done
# write configuration 48 to TCR at 54955
# at 60460 start to read data at address 'h2
# at 60495 end of read transfer
# read TSR=2 register at 60495
# =======================================PASS==================================
# 
# at 60510 start write data = 'h1 to address = 'h2
# at 60520 acces phase of writing data
# at 60545 transfer done
# ===========================CLEAR TSR================================
# 
# at 60650 start to read data at address 'h2
# at 60685 end of read transfer
# =======================================PASS==================================
# 
# ===================================
# ================PASS===============
# ===================================
