[EFX-0000 INFO] Efinix FPGA Synthesis.
[EFX-0000 INFO] Version: 2019.3.272.1.6
[EFX-0000 INFO] Compiled: Dec  9 2019.
[EFX-0000 INFO] 
[EFX-0000 INFO] Copyright (C) 2013 - 2019 Efinix Inc. All rights reserved.

INFO: ***** Beginning Analysis ... *****
INFO: The default VHDL library search path is now "/home/wisdom/2019.3/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
-- Analyzing Verilog file '/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v' (VERI-1482)
-- Analyzing Verilog file '/home/wisdom/2019.3/project/ram_pll_test-master/dual_clock_fifo.v' (VERI-1482)
-- Analyzing Verilog file '/home/wisdom/2019.3/project/ram_pll_test-master/shift_reg.v' (VERI-1482)
-- Analyzing Verilog file '/home/wisdom/2019.3/project/ram_pll_test-master/simple_dual_port_ram.v' (VERI-1482)
-- Analyzing Verilog file '/home/wisdom/2019.3/project/ram_pll_test-master/single_port_rom.v' (VERI-1482)
-- Analyzing Verilog file '/home/wisdom/2019.3/project/ram_pll_test-master/top.v' (VERI-1482)
-- Analyzing Verilog file '/home/wisdom/2019.3/project/ram_pll_test-master/true_dual_port_ram.v' (VERI-1482)
INFO: Analysis took 0.00621405 seconds.
INFO: 	Analysis took 0 seconds (approximately) in total CPU time.
INFO: Analysis virtual memory usage: begin = 158.772 MB, end = 159.512 MB, delta = 0.74 MB
INFO: Analysis resident set memory usage: begin = 39.636 MB, end = 42.084 MB, delta = 2.448 MB
INFO: 	Analysis peak resident set memory usage = 536.868 MB
INFO: ***** Ending Analysis ... *****
INFO: ***** Beginning Elaboration ... *****
/home/wisdom/2019.3/project/ram_pll_test-master/top.v(12): INFO: compiling module 'top' (VERI-1018)
/home/wisdom/2019.3/project/ram_pll_test-master/top.v(34): WARNING: expression size 32 truncated to fit in target size 31 (VERI-1209)
/home/wisdom/2019.3/project/ram_pll_test-master/top.v(37): WARNING: expression size 4 truncated to fit in target size 3 (VERI-1209)
/home/wisdom/2019.3/project/ram_pll_test-master/single_port_rom.v(13): INFO: compiling module 'single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")' (VERI-1018)
/home/wisdom/2019.3/project/ram_pll_test-master/single_port_rom.v(30): WARNING: net 'rom' does not have a driver (VDB-1002)
/home/wisdom/2019.3/project/ram_pll_test-master/shift_reg.v(1): INFO: compiling module 'shift_reg(D_WIDTH=8,TAPE=1300)' (VERI-1018)
/home/wisdom/2019.3/project/ram_pll_test-master/dual_clock_fifo.v(12): INFO: compiling module 'dual_clock_fifo_wrapper(ADDR_WIDTH=9)' (VERI-1018)
/home/wisdom/2019.3/project/ram_pll_test-master/dual_clock_fifo.v(163): INFO: compiling module 'dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")' (VERI-1018)
/home/wisdom/2019.3/project/ram_pll_test-master/simple_dual_port_ram.v(14): INFO: compiling module 'simple_dual_port_ram' (VERI-1018)
/home/wisdom/2019.3/project/ram_pll_test-master/top.v(109): WARNING: expression size 17 truncated to fit in target size 16 (VERI-1209)
/home/wisdom/2019.3/project/ram_pll_test-master/true_dual_port_ram.v(14): INFO: compiling module 'true_dual_port_ram(ADDR_WIDTH=16,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")' (VERI-1018)
/home/wisdom/2019.3/project/ram_pll_test-master/top.v(123): WARNING: input port 'din2[7]' remains unconnected for this instance (VDB-1053)
INFO: Elaboration took 0.70592 seconds.
INFO: 	Elaboration took 0.71 seconds (approximately) in total CPU time.
INFO: Elaboration virtual memory usage: begin = 159.512 MB, end = 175.628 MB, delta = 16.116 MB
INFO: Elaboration resident set memory usage: begin = 42.084 MB, end = 59.772 MB, delta = 17.688 MB
INFO: 	Elaboration peak resident set memory usage = 536.868 MB
INFO: ***** Ending Elaboration ... *****
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
INFO: ***** Beginning Reading Mapping Library ... *****
-- Analyzing Verilog file '/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v' (VERI-1482)
/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v(6): INFO: compiling module 'EFX_ADD' (VERI-1018)
/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v(19): INFO: compiling module 'EFX_FF' (VERI-1018)
/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v(36): INFO: compiling module 'EFX_GBUFCE' (VERI-1018)
/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v(45): INFO: compiling module 'EFX_IDDR' (VERI-1018)
/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v(59): INFO: compiling module 'EFX_ODDR' (VERI-1018)
/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v(75): INFO: compiling module 'EFX_IOBUF' (VERI-1018)
/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v(87): INFO: compiling module 'EFX_LUT4' (VERI-1018)
/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v(95): INFO: compiling module 'EFX_MULT' (VERI-1018)
/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v(130): INFO: compiling module 'EFX_RAM_4K' (VERI-1018)
/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v(190): INFO: compiling module 'EFX_RAM_5K' (VERI-1018)
/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v(262): INFO: compiling module 'EFX_DPRAM_5K' (VERI-1018)
/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v(367): INFO: compiling module 'RAMB5' (VERI-1018)
/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v(429): INFO: compiling module 'EFX_RAM_10K' (VERI-1018)
INFO: Reading Mapping Library took 0.00880336 seconds.
INFO: 	Reading Mapping Library took 0.01 seconds (approximately) in total CPU time.
INFO: Reading Mapping Library virtual memory usage: begin = 175.628 MB, end = 175.628 MB, delta = 0 MB
INFO: Reading Mapping Library resident set memory usage: begin = 59.772 MB, end = 59.772 MB, delta = 0 MB
INFO: 	Reading Mapping Library peak resident set memory usage = 536.868 MB
INFO: ***** Ending Reading Mapping Library ... *****
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/simple_dual_port_ram.v 31) Zero initialization of uninitialized memory block 'ram'.
[EFX-0266 WARNING] Module Instance 'dual_clock_fifo_wrapper' input pin tied to constant (i_we=1).
[EFX-0266 WARNING] Module Instance 'true_dual_port_ram' input pin tied to constant (we1=1).
[EFX-0266 WARNING] Module Instance 'true_dual_port_ram' input pin tied to constant (we2=0).
[EFX-0677 INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/true_dual_port_ram.v 34) Zero initialization of uninitialized memory block 'ram'.
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: rom
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=1300)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=1300)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(ADDR_WIDTH=16,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(ADDR_WIDTH=16,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 5s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0654 WARNING] (/home/wisdom/2019.3/project/ram_pll_test-master/top.v 69) Breaking combinational loop on net 'empty' with driver instance 'dual_clock_fifo_wrapper/inst_dual_clock_fifo/i52'.
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 203, ed: 652, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 2s CPU user time : 8s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 3s CPU user time : 8s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 536868KB)
INFO: ***** Beginning VDB Netlist Checker ... *****
INFO: VDB Netlist Checker took 4.86342 seconds.
INFO: 	VDB Netlist Checker took 4.87 seconds (approximately) in total CPU time.
INFO: VDB Netlist Checker virtual memory usage: begin = 268.536 MB, end = 268.536 MB, delta = 0 MB
INFO: VDB Netlist Checker resident set memory usage: begin = 158.264 MB, end = 158.264 MB, delta = 0 MB
INFO: 	VDB Netlist Checker peak resident set memory usage = 536.868 MB
INFO: ***** Ending VDB Netlist Checker ... *****
-- Writing netlist 'top' to Verilog file '/home/wisdom/2019.3/project/ram_pll_test-master/outflow/ram_pll.map.v' (VDB-1030)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	63
[EFX-0000 INFO] EFX_LUT4        : 	203
[EFX-0000 INFO] EFX_FF          : 	10572
[EFX-0000 INFO] EFX_RAM_5K      : 	130
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
