TRACE::2021-03-01.18:41:56::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:41:56::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:41:56::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:41:59::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:41:59::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:41:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:41:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-01.18:42:00::SCWPlatform::Opened new HwDB with name System_wrapper_0
TRACE::2021-03-01.18:42:01::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-03-01.18:42:01::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper"
		}]
}
TRACE::2021-03-01.18:42:01::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-03-01.18:42:01::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-01.18:42:01::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-03-01.18:42:01::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-03-01.18:42:01::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:01::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:01::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:01::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:01::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:01::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:01::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:01::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:01::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:01::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:01::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:01::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:01::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:01::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:01::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:01::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:01::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:01::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:01::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:01::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:01::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:01::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:01::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:01::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:01::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-03-01.18:42:01::SCWPlatform::Generating the sources  .
TRACE::2021-03-01.18:42:01::SCWBDomain::Generating boot domain sources.
TRACE::2021-03-01.18:42:01::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-03-01.18:42:01::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:01::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:01::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:01::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:01::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:01::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:01::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:01::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:01::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-01.18:42:01::SCWMssOS::No sw design opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:01::SCWMssOS::mss does not exists at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:01::SCWMssOS::Creating sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:01::SCWMssOS::Adding the swdes entry, created swdb D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:01::SCWMssOS::updating the scw layer changes to swdes at   D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:01::SCWMssOS::Writing mss at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:01::SCWMssOS::Completed writing the mss file at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-01.18:42:01::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-01.18:42:01::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-01.18:42:01::SCWBDomain::Completed writing the mss file at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-01.18:42:16::SCWPlatform::Generating sources Done.
TRACE::2021-03-01.18:42:16::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:16::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:16::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:16::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:16::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:16::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-03-01.18:42:16::SCWMssOS::Could not open the swdb for D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-03-01.18:42:16::SCWMssOS::Could not open the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-03-01.18:42:16::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-01.18:42:16::SCWMssOS::No sw design opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:16::SCWMssOS::mss exists loading the mss file  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:16::SCWMssOS::Opened the sw design from mss  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:16::SCWMssOS::Adding the swdes entry D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-01.18:42:16::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-01.18:42:16::SCWMssOS::Opened the sw design.  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:16::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-01.18:42:16::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-01.18:42:16::SCWMssOS::Commit changes completed.
TRACE::2021-03-01.18:42:16::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:16::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:16::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:16::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:16::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:16::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:16::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:16::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:16::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:16::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:16::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:16::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:16::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:16::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:16::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:16::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:16::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:16::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:16::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:16::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:16::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:16::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eecf793188fe39247fd4d5f61f57a7ae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-01.18:42:16::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-01.18:42:16::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-01.18:42:16::SCWMssOS::Commit changes completed.
TRACE::2021-03-01.18:42:16::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:16::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:16::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:16::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:16::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:16::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:16::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:16::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:16::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:16::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:16::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:16::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:16::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:16::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:16::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:16::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:16::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:16::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:16::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:16::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:16::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:16::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eecf793188fe39247fd4d5f61f57a7ae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-01.18:42:17::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-01.18:42:17::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-03-01.18:42:17::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::No sw design opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::mss does not exists at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::Creating sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::Adding the swdes entry, created swdb D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::updating the scw layer changes to swdes at   D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::Writing mss at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::Completed writing the mss file at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-03-01.18:42:17::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-01.18:42:17::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-01.18:42:17::SCWMssOS::Completed writing the mss file at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-03-01.18:42:17::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-03-01.18:42:17::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-01.18:42:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-01.18:42:17::SCWMssOS::Commit changes completed.
TRACE::2021-03-01.18:42:17::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-01.18:42:17::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-03-01.18:42:17::SCWMssOS::Could not open the swdb for D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
KEYINFO::2021-03-01.18:42:17::SCWMssOS::Could not open the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss is not found

TRACE::2021-03-01.18:42:17::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-01.18:42:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-03-01.18:42:17::SCWMssOS::Writing the mss file completed D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::Commit changes completed.
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eecf793188fe39247fd4d5f61f57a7ae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"41f9dba658e021ba1a317b88e2fa59bd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-01.18:42:17::SCWPlatform::Started generating the artifacts platform System_wrapper
TRACE::2021-03-01.18:42:17::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-01.18:42:17::SCWPlatform::Started generating the artifacts for system configuration System_wrapper
LOG::2021-03-01.18:42:17::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-01.18:42:17::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-01.18:42:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-01.18:42:17::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-01.18:42:17::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-03-01.18:42:17::SCWSystem::Not a boot domain 
LOG::2021-03-01.18:42:17::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-03-01.18:42:17::SCWDomain::Generating domain artifcats
TRACE::2021-03-01.18:42:17::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-01.18:42:17::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/export/System_wrapper/sw/System_wrapper/qemu/
TRACE::2021-03-01.18:42:17::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/export/System_wrapper/sw/System_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-03-01.18:42:17::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::Completed writing the mss file at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-03-01.18:42:17::SCWMssOS::Mss edits present, copying mssfile into export location D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-01.18:42:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-01.18:42:17::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2021-03-01.18:42:17::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-01.18:42:17::SCWMssOS::Copying to export directory.
TRACE::2021-03-01.18:42:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-01.18:42:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-03-01.18:42:17::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-03-01.18:42:17::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-03-01.18:42:17::SCWSystem::Completed Processing the sysconfig System_wrapper
LOG::2021-03-01.18:42:17::SCWPlatform::Completed generating the artifacts for system configuration System_wrapper
TRACE::2021-03-01.18:42:17::SCWPlatform::Started preparing the platform 
TRACE::2021-03-01.18:42:17::SCWSystem::Writing the bif file for system config System_wrapper
TRACE::2021-03-01.18:42:17::SCWSystem::dir created 
TRACE::2021-03-01.18:42:17::SCWSystem::Writing the bif 
TRACE::2021-03-01.18:42:17::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-01.18:42:17::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-01.18:42:17::SCWPlatform::Completed generating the platform
TRACE::2021-03-01.18:42:17::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-01.18:42:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-01.18:42:17::SCWMssOS::Commit changes completed.
TRACE::2021-03-01.18:42:17::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-01.18:42:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-01.18:42:17::SCWMssOS::Commit changes completed.
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eecf793188fe39247fd4d5f61f57a7ae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"41f9dba658e021ba1a317b88e2fa59bd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-01.18:42:17::SCWPlatform::updated the xpfm file.
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-01.18:42:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-01.18:42:17::SCWMssOS::Commit changes completed.
TRACE::2021-03-01.18:42:17::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-01.18:42:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-01.18:42:17::SCWMssOS::Commit changes completed.
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eecf793188fe39247fd4d5f61f57a7ae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"41f9dba658e021ba1a317b88e2fa59bd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-01.18:42:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-01.18:42:17::SCWMssOS::Commit changes completed.
TRACE::2021-03-01.18:42:17::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-01.18:42:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-01.18:42:17::SCWMssOS::Commit changes completed.
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eecf793188fe39247fd4d5f61f57a7ae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"41f9dba658e021ba1a317b88e2fa59bd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-01.18:42:17::SCWPlatform::Started generating the artifacts platform System_wrapper
TRACE::2021-03-01.18:42:17::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-01.18:42:17::SCWPlatform::Started generating the artifacts for system configuration System_wrapper
LOG::2021-03-01.18:42:17::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-03-01.18:42:17::SCWDomain::Generating domain artifcats
TRACE::2021-03-01.18:42:17::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-01.18:42:17::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/export/System_wrapper/sw/System_wrapper/qemu/
TRACE::2021-03-01.18:42:17::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/export/System_wrapper/sw/System_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-03-01.18:42:17::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::Completed writing the mss file at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-03-01.18:42:17::SCWMssOS::Mss edits present, copying mssfile into export location D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-01.18:42:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-01.18:42:17::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2021-03-01.18:42:17::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-01.18:42:17::SCWMssOS::Copying to export directory.
TRACE::2021-03-01.18:42:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-01.18:42:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-03-01.18:42:17::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-03-01.18:42:17::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-03-01.18:42:17::SCWSystem::Completed Processing the sysconfig System_wrapper
LOG::2021-03-01.18:42:17::SCWPlatform::Completed generating the artifacts for system configuration System_wrapper
TRACE::2021-03-01.18:42:17::SCWPlatform::Started preparing the platform 
TRACE::2021-03-01.18:42:17::SCWSystem::Writing the bif file for system config System_wrapper
TRACE::2021-03-01.18:42:17::SCWSystem::dir created 
TRACE::2021-03-01.18:42:17::SCWSystem::Writing the bif 
TRACE::2021-03-01.18:42:17::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-01.18:42:17::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-01.18:42:17::SCWPlatform::Completed generating the platform
TRACE::2021-03-01.18:42:17::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-01.18:42:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-01.18:42:17::SCWMssOS::Commit changes completed.
TRACE::2021-03-01.18:42:17::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-01.18:42:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-01.18:42:17::SCWMssOS::Commit changes completed.
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:17::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:17::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:17::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:18::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:18::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:18::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:18::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:18::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:18::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:18::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:18::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:18::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:18::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:18::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:18::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:18::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:42:18::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:18::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:18::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:18::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:18::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:18::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:18::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:18::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:18::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:18::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:18::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:18::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:18::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:18::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:18::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:18::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:18::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:18::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:18::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:18::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:18::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:18::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:18::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:18::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:42:18::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:42:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:42:18::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-01.18:42:18::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-01.18:42:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:42:18::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:18::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:42:18::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:42:18::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eecf793188fe39247fd4d5f61f57a7ae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"41f9dba658e021ba1a317b88e2fa59bd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-01.18:42:18::SCWPlatform::updated the xpfm file.
TRACE::2021-03-01.18:48:17::SCWPlatform::Clearing the existing platform
TRACE::2021-03-01.18:48:17::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-01.18:48:17::SCWBDomain::clearing the fsbl build
TRACE::2021-03-01.18:48:17::SCWMssOS::Removing the swdes entry for  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:17::SCWMssOS::Removing the swdes entry for  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:48:17::SCWSystem::Clearing the domains completed.
TRACE::2021-03-01.18:48:17::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-01.18:48:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:17::SCWPlatform:: Platform location is D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:48:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:48:17::SCWPlatform::Removing the HwDB with name D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:17::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:17::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:17::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:17::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:48:17::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:48:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-01.18:48:18::SCWPlatform::Opened new HwDB with name System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWReader::Active system found as  System_wrapper
TRACE::2021-03-01.18:48:18::SCWReader::Handling sysconfig System_wrapper
TRACE::2021-03-01.18:48:18::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-01.18:48:18::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-03-01.18:48:18::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:48:18::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:48:18::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:48:18::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:48:18::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:48:18::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:48:18::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-01.18:48:18::SCWMssOS::No sw design opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:18::SCWMssOS::mss exists loading the mss file  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:18::SCWMssOS::Opened the sw design from mss  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:18::SCWMssOS::Adding the swdes entry D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-01.18:48:18::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-01.18:48:18::SCWMssOS::Opened the sw design.  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:48:18::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:48:18::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:18::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:48:18::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:18::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:48:18::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:48:18::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:18::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:48:18::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:18::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-01.18:48:18::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-01.18:48:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-01.18:48:18::SCWMssOS::Commit changes completed.
TRACE::2021-03-01.18:48:18::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-01.18:48:18::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:48:18::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:48:18::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:18::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:48:18::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:18::SCWReader::No isolation master present  
TRACE::2021-03-01.18:48:18::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-01.18:48:18::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-03-01.18:48:18::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:48:18::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:48:18::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:48:18::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:48:18::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:48:18::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:48:18::SCWMssOS::No sw design opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:48:18::SCWMssOS::mss exists loading the mss file  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:48:18::SCWMssOS::Opened the sw design from mss  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:48:18::SCWMssOS::Adding the swdes entry D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-03-01.18:48:18::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-01.18:48:18::SCWMssOS::Opened the sw design.  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:48:18::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:48:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-01.18:48:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-01.18:48:18::SCWMssOS::Commit changes completed.
TRACE::2021-03-01.18:48:18::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-01.18:48:18::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:48:18::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:48:18::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:48:18::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:48:18::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:48:18::SCWReader::No isolation master present  
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:48:18::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:48:18::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.18:48:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:48:18::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:48:18::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:48:18::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:48:19::SCWMssOS::In reload Mss file.
TRACE::2021-03-01.18:48:19::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:19::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:19::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:19::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:48:19::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:48:19::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.18:48:19::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.18:48:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:48:19::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:48:19::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-01.18:48:19::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-01.18:48:19::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-01.18:48:19::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-01.18:48:19::SCWMssOS::No sw design opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:48:19::SCWMssOS::mss exists loading the mss file  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:48:19::SCWMssOS::Opened the sw design from mss  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:48:19::SCWMssOS::Adding the swdes entry D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-03-01.18:48:19::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-01.18:48:19::SCWMssOS::Opened the sw design.  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:48:19::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:48:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-01.18:48:19::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-01.18:48:19::SCWMssOS::Commit changes completed.
TRACE::2021-03-01.18:48:19::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:19::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:19::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:19::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:48:19::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:48:19::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.18:48:19::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.18:48:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:48:19::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:48:19::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:48:19::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:48:19::SCWMssOS::Removing the swdes entry for  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.18:48:23::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:23::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:23::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:23::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:48:23::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:48:23::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.18:48:23::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.18:48:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:48:23::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:23::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:48:23::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:24::SCWMssOS::In reload Mss file.
TRACE::2021-03-01.18:48:24::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:24::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:24::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:24::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:48:24::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:24::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:48:24::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.18:48:24::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.18:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:48:24::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:24::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-01.18:48:24::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-03-01.18:48:24::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-03-01.18:48:24::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-01.18:48:24::SCWMssOS::No sw design opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:24::SCWMssOS::mss exists loading the mss file  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:24::SCWMssOS::Opened the sw design from mss  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:24::SCWMssOS::Adding the swdes entry D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-01.18:48:24::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-01.18:48:24::SCWMssOS::Opened the sw design.  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:24::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:24::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:24::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:24::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:48:24::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:24::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:48:24::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.18:48:24::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.18:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:48:24::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:24::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:48:24::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:24::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-03-01.18:48:24::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:24::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:24::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:24::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:48:24::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:24::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:48:24::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.18:48:24::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.18:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:48:24::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:24::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:48:24::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:24::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-01.18:48:24::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-01.18:48:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-01.18:48:24::SCWMssOS::Commit changes completed.
TRACE::2021-03-01.18:48:24::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:24::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:24::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:24::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.18:48:24::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.18:48:24::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.18:48:24::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.18:48:24::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.18:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.18:48:24::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:24::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.18:48:24::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.18:48:24::SCWMssOS::Removing the swdes entry for  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
LOG::2021-03-01.19:56:09::SCWPlatform::Started generating the artifacts platform System_wrapper
TRACE::2021-03-01.19:56:09::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-01.19:56:09::SCWPlatform::Started generating the artifacts for system configuration System_wrapper
LOG::2021-03-01.19:56:09::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-01.19:56:09::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-01.19:56:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-01.19:56:09::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-01.19:56:09::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.19:56:09::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.19:56:09::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.19:56:09::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.19:56:09::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.19:56:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.19:56:09::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.19:56:09::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.19:56:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.19:56:09::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.19:56:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-01.19:56:09::SCWMssOS::No sw design opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.19:56:09::SCWMssOS::mss exists loading the mss file  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.19:56:09::SCWMssOS::Opened the sw design from mss  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.19:56:09::SCWMssOS::Adding the swdes entry D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-01.19:56:09::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-01.19:56:09::SCWMssOS::Opened the sw design.  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.19:56:09::SCWBDomain::Completed writing the mss file at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-01.19:56:09::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-01.19:56:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-01.19:56:09::SCWBDomain::System Command Ran  D:&  cd  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2021-03-01.19:56:09::SCWBDomain::make: Entering directory 'D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-01.19:56:09::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-03-01.19:56:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-03-01.19:56:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-01.19:56:09::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-01.19:56:09::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-03-01.19:56:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-01.19:56:10::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-01.19:56:10::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-03-01.19:56:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-01.19:56:10::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-01.19:56:10::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-03-01.19:56:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-01.19:56:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-01.19:56:10::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-03-01.19:56:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-01.19:56:10::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-01.19:56:10::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-03-01.19:56:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-01.19:56:10::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-01.19:56:10::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-03-01.19:56:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-01.19:56:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-01.19:56:11::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-03-01.19:56:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-01.19:56:11::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-01.19:56:11::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-03-01.19:56:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-01.19:56:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-01.19:56:11::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-01.19:56:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-01.19:56:11::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-01.19:56:11::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-03-01.19:56:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-01.19:56:13::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-01.19:56:13::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-03-01.19:56:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-01.19:56:14::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-01.19:56:14::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-03-01.19:56:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-01.19:56:14::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-01.19:56:14::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-01.19:56:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-01.19:56:14::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-01.19:56:14::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-01.19:56:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-01.19:56:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-01.19:56:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-01.19:56:14::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2021-03-01.19:56:14::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-03-01.19:56:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-03-01.19:56:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-03-01.19:56:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-01.19:56:14::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-01.19:56:14::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-03-01.19:56:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-01.19:56:14::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-01.19:56:14::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-03-01.19:56:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-01.19:56:14::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-01.19:56:14::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-03-01.19:56:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-01.19:56:14::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-01.19:56:14::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-01.19:56:14::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-01.19:56:14::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-03-01.19:56:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-01.19:56:14::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-01.19:56:14::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-03-01.19:56:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-03-01.19:56:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-01.19:56:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-01.19:56:15::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-01.19:56:15::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-01.19:56:15::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-03-01.19:56:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-01.19:56:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-01.19:56:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-01.19:56:15::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-01.19:56:15::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-01.19:56:15::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-03-01.19:56:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-01.19:56:15::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-01.19:56:15::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-03-01.19:56:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-01.19:56:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-01.19:56:15::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-03-01.19:56:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-01.19:56:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-01.19:56:15::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-01.19:56:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-01.19:56:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-01.19:56:15::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-03-01.19:56:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-03-01.19:56:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-03-01.19:56:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-01.19:56:15::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-01.19:56:15::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-01.19:56:15::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-01.19:56:15::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-03-01.19:56:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-01.19:56:15::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-01.19:56:15::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-03-01.19:56:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-01.19:56:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-01.19:56:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-01.19:56:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-01.19:56:15::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-01.19:56:15::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-03-01.19:56:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-01.19:56:15::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-01.19:56:15::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-01.19:56:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-03-01.19:56:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-03-01.19:56:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-01.19:56:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-01.19:56:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-01.19:56:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-01.19:56:15::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-01.19:56:15::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-01.19:56:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-01.19:56:15::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-01.19:56:15::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-03-01.19:56:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-03-01.19:56:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-01.19:56:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-01.19:56:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-01.19:56:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-03-01.19:56:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-01.19:56:15::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-01.19:56:15::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-03-01.19:56:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-01.19:56:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-01.19:56:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-01.19:56:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-01.19:56:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-01.19:56:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-01.19:56:20::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2021-03-01.19:56:20::SCWBDomain::make --no-print-directory archive

TRACE::2021-03-01.19:56:20::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2021-03-01.19:56:20::SCWBDomain::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/li
TRACE::2021-03-01.19:56:20::SCWBDomain::b/_exit.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/boot.o ps7_
TRACE::2021-03-01.19:56:20::SCWBDomain::cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscutimer_sini
TRACE::2021-03-01.19:56:20::SCWBDomain::t.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_util.
TRACE::2021-03-01.19:56:20::SCWBDomain::o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib
TRACE::2021-03-01.19:56:20::SCWBDomain::/cpputest_time.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/close.o ps7_cortexa9
TRACE::2021-03-01.19:56:20::SCWBDomain::_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/translation_table.o ps7_cort
TRACE::2021-03-01.19:56:20::SCWBDomain::exa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_c
TRACE::2021-03-01.19:56:20::SCWBDomain::ortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommo
TRACE::2021-03-01.19:56:20::SCWBDomain::n.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_
TRACE::2021-03-01.19:56:20::SCWBDomain::cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o
TRACE::2021-03-01.19:56:20::SCWBDomain:: ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o p
TRACE::2021-03-01.19:56:20::SCWBDomain::s7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cort
TRACE::2021-03-01.19:56:20::SCWBDomain::exa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_co
TRACE::2021-03-01.19:56:20::SCWBDomain::rtexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortex
TRACE::2021-03-01.19:56:20::SCWBDomain::a9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortex
TRACE::2021-03-01.19:56:20::SCWBDomain::a9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/
TRACE::2021-03-01.19:56:20::SCWBDomain::lseek.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_excepti
TRACE::2021-03-01.19:56:20::SCWBDomain::on.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_co
TRACE::2021-03-01.19:56:20::SCWBDomain::rtexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra
TRACE::2021-03-01.19:56:20::SCWBDomain::.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_s
TRACE::2021-03-01.19:56:20::SCWBDomain::elftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_open
TRACE::2021-03-01.19:56:20::SCWBDomain::.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2021-03-01.19:56:20::SCWBDomain::'Finished building libraries'

TRACE::2021-03-01.19:56:20::SCWBDomain::make: Leaving directory 'D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-01.19:56:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-01.19:56:20::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-01.19:56:21::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-01.19:56:21::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-01.19:56:21::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-01.19:56:21::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-01.19:56:21::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-01.19:56:21::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-01.19:56:21::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-01.19:56:21::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-01.19:56:22::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-01.19:56:22::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-01.19:56:22::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-01.19:56:22::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-01.19:56:22::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-01.19:56:22::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-01.19:56:22::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-01.19:56:22::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-01.19:56:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-01.19:56:23::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-01.19:56:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-01.19:56:23::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-01.19:56:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-01.19:56:23::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-01.19:56:23::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o  pcap
TRACE::2021-03-01.19:56:23::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-01.19:56:23::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2021-03-01.19:56:23::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                               -Wl,--gc-sections -Lzynq_fs
TRACE::2021-03-01.19:56:23::SCWBDomain::bl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-01.19:56:24::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-03-01.19:56:24::SCWSystem::Not a boot domain 
LOG::2021-03-01.19:56:24::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-03-01.19:56:24::SCWDomain::Generating domain artifcats
TRACE::2021-03-01.19:56:24::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-01.19:56:24::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/export/System_wrapper/sw/System_wrapper/qemu/
TRACE::2021-03-01.19:56:24::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/export/System_wrapper/sw/System_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-03-01.19:56:24::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-01.19:56:24::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.19:56:24::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.19:56:24::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.19:56:24::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.19:56:24::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.19:56:24::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.19:56:24::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.19:56:24::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.19:56:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.19:56:24::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.19:56:24::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.19:56:24::SCWMssOS::No sw design opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.19:56:24::SCWMssOS::mss exists loading the mss file  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.19:56:24::SCWMssOS::Opened the sw design from mss  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.19:56:24::SCWMssOS::Adding the swdes entry D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-03-01.19:56:24::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-01.19:56:24::SCWMssOS::Opened the sw design.  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.19:56:24::SCWMssOS::Completed writing the mss file at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-03-01.19:56:24::SCWMssOS::Mss edits present, copying mssfile into export location D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.19:56:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-01.19:56:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-01.19:56:24::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2021-03-01.19:56:24::SCWMssOS::doing bsp build ... 
TRACE::2021-03-01.19:56:24::SCWMssOS::System Command Ran  D: & cd  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2021-03-01.19:56:24::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-03-01.19:56:24::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-03-01.19:56:24::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-03-01.19:56:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-03-01.19:56:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-03-01.19:56:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-01.19:56:24::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-01.19:56:24::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-03-01.19:56:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-01.19:56:24::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-01.19:56:24::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-01.19:56:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-01.19:56:24::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-03-01.19:56:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-03-01.19:56:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-01.19:56:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-01.19:56:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-01.19:56:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-01.19:56:25::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-03-01.19:56:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-03-01.19:56:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-01.19:56:25::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-01.19:56:25::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-01.19:56:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-01.19:56:25::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-03-01.19:56:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-03-01.19:56:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-01.19:56:25::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-01.19:56:25::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-01.19:56:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-01.19:56:25::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-01.19:56:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-01.19:56:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-01.19:56:25::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-03-01.19:56:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-01.19:56:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-01.19:56:25::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-03-01.19:56:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-01.19:56:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-01.19:56:25::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-03-01.19:56:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-03-01.19:56:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-01.19:56:26::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-01.19:56:26::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-03-01.19:56:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-01.19:56:26::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-01.19:56:26::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-03-01.19:56:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-01.19:56:26::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-01.19:56:26::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-03-01.19:56:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-01.19:56:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-01.19:56:26::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-01.19:56:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-01.19:56:26::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-01.19:56:26::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-03-01.19:56:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-01.19:56:26::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-01.19:56:26::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-01.19:56:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-03-01.19:56:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-01.19:56:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-01.19:56:26::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-01.19:56:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-03-01.19:56:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-01.19:56:26::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-01.19:56:26::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-03-01.19:56:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-01.19:56:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-01.19:56:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-01.19:56:26::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-01.19:56:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-01.19:56:26::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-01.19:56:26::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-03-01.19:56:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-03-01.19:56:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-01.19:56:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-01.19:56:26::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-01.19:56:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-01.19:56:26::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-01.19:56:26::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-01.19:56:30::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-03-01.19:56:30::SCWMssOS::make --no-print-directory archive

TRACE::2021-03-01.19:56:31::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2021-03-01.19:56:31::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/li
TRACE::2021-03-01.19:56:31::SCWMssOS::b/_exit.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.
TRACE::2021-03-01.19:56:31::SCWMssOS::o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xdm
TRACE::2021-03-01.19:56:31::SCWMssOS::aps_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inbyt
TRACE::2021-03-01.19:56:31::SCWMssOS::e.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_corte
TRACE::2021-03-01.19:56:31::SCWMssOS::xa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cor
TRACE::2021-03-01.19:56:31::SCWMssOS::texa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xil_mem.o ps7_c
TRACE::2021-03-01.19:56:31::SCWMssOS::ortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_c
TRACE::2021-03-01.19:56:31::SCWMssOS::ortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommo
TRACE::2021-03-01.19:56:31::SCWMssOS::n.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_
TRACE::2021-03-01.19:56:31::SCWMssOS::cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o
TRACE::2021-03-01.19:56:31::SCWMssOS:: ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o p
TRACE::2021-03-01.19:56:31::SCWMssOS::s7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cort
TRACE::2021-03-01.19:56:31::SCWMssOS::exa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_co
TRACE::2021-03-01.19:56:31::SCWMssOS::rtexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortex
TRACE::2021-03-01.19:56:31::SCWMssOS::a9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortex
TRACE::2021-03-01.19:56:31::SCWMssOS::a9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/
TRACE::2021-03-01.19:56:31::SCWMssOS::lseek.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_excepti
TRACE::2021-03-01.19:56:31::SCWMssOS::on.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_co
TRACE::2021-03-01.19:56:31::SCWMssOS::rtexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra
TRACE::2021-03-01.19:56:31::SCWMssOS::.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_s
TRACE::2021-03-01.19:56:31::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_open
TRACE::2021-03-01.19:56:31::SCWMssOS::.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2021-03-01.19:56:31::SCWMssOS::'Finished building libraries'

TRACE::2021-03-01.19:56:31::SCWMssOS::Copying to export directory.
TRACE::2021-03-01.19:56:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-01.19:56:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-01.19:56:31::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-03-01.19:56:31::SCWSystem::Completed Processing the sysconfig System_wrapper
LOG::2021-03-01.19:56:31::SCWPlatform::Completed generating the artifacts for system configuration System_wrapper
TRACE::2021-03-01.19:56:31::SCWPlatform::Started preparing the platform 
TRACE::2021-03-01.19:56:31::SCWSystem::Writing the bif file for system config System_wrapper
TRACE::2021-03-01.19:56:31::SCWSystem::dir created 
TRACE::2021-03-01.19:56:31::SCWSystem::Writing the bif 
TRACE::2021-03-01.19:56:31::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-01.19:56:31::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-01.19:56:31::SCWPlatform::Completed generating the platform
TRACE::2021-03-01.19:56:31::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.19:56:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-01.19:56:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-01.19:56:31::SCWMssOS::Commit changes completed.
TRACE::2021-03-01.19:56:31::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.19:56:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-01.19:56:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-01.19:56:31::SCWMssOS::Commit changes completed.
TRACE::2021-03-01.19:56:31::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.19:56:31::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.19:56:31::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.19:56:31::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.19:56:31::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.19:56:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.19:56:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.19:56:31::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.19:56:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.19:56:31::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.19:56:31::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.19:56:31::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-01.19:56:31::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.19:56:31::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.19:56:31::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.19:56:31::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.19:56:31::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.19:56:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.19:56:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.19:56:31::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.19:56:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.19:56:31::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.19:56:31::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.19:56:31::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.19:56:31::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eecf793188fe39247fd4d5f61f57a7ae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"41f9dba658e021ba1a317b88e2fa59bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-01.19:56:31::SCWPlatform::updated the xpfm file.
TRACE::2021-03-01.19:56:31::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.19:56:31::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.19:56:31::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.19:56:31::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-01.19:56:31::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-01.19:56:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-01.19:56:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-01.19:56:31::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-01.19:56:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-01.19:56:31::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-01.19:56:31::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-01.19:56:31::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:10:37::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:37::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:37::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:39::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:10:39::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:10:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-02.21:10:41::SCWPlatform::Opened new HwDB with name System_wrapper
TRACE::2021-03-02.21:10:41::SCWReader::Active system found as  System_wrapper
TRACE::2021-03-02.21:10:41::SCWReader::Handling sysconfig System_wrapper
TRACE::2021-03-02.21:10:41::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-02.21:10:41::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-03-02.21:10:41::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-03-02.21:10:41::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:10:41::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:10:41::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2021-03-02.21:10:41::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2021-03-02.21:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:10:41::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:10:41::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:10:41::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2021-03-02.21:10:41::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2021-03-02.21:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:10:41::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:10:41::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:10:41::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2021-03-02.21:10:41::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2021-03-02.21:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:10:41::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-02.21:10:41::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:10:41::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:10:41::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2021-03-02.21:10:41::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2021-03-02.21:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:10:41::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:10:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-02.21:10:41::SCWMssOS::No sw design opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:10:41::SCWMssOS::mss exists loading the mss file  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:10:41::SCWMssOS::Opened the sw design from mss  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:10:41::SCWMssOS::Adding the swdes entry D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-02.21:10:41::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-02.21:10:41::SCWMssOS::Opened the sw design.  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:10:41::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:10:41::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:10:41::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2021-03-02.21:10:41::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2021-03-02.21:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:10:41::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:10:41::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:10:41::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:10:41::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-03-02.21:10:41::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:10:41::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:10:41::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2021-03-02.21:10:41::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2021-03-02.21:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:10:41::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:10:41::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:10:41::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:10:41::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-02.21:10:41::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:10:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.21:10:41::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.21:10:41::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:10:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-02.21:10:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-02.21:10:41::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:10:41::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:10:41::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2021-03-02.21:10:41::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2021-03-02.21:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:10:41::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:10:41::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:10:41::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:10:41::SCWReader::No isolation master present  
TRACE::2021-03-02.21:10:41::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-02.21:10:41::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-03-02.21:10:41::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-03-02.21:10:41::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:10:41::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:10:41::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2021-03-02.21:10:41::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2021-03-02.21:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:10:41::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:10:41::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:10:41::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2021-03-02.21:10:41::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2021-03-02.21:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:10:41::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:41::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:10:42::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:10:42::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2021-03-02.21:10:42::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2021-03-02.21:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:10:42::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:10:42::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:10:42::SCWMssOS::No sw design opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:10:42::SCWMssOS::mss exists loading the mss file  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:10:42::SCWMssOS::Opened the sw design from mss  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:10:42::SCWMssOS::Adding the swdes entry D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-03-02.21:10:42::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-02.21:10:42::SCWMssOS::Opened the sw design.  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:10:42::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:10:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.21:10:42::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.21:10:42::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:10:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-02.21:10:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-02.21:10:42::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:42::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:42::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:42::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:10:42::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:10:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:10:42::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2021-03-02.21:10:42::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2021-03-02.21:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:10:42::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:10:42::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:10:42::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:10:42::SCWReader::No isolation master present  
TRACE::2021-03-02.21:10:42::SCWBDomain::System Command Ran  D:&  cd  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl & make clean
TRACE::2021-03-02.21:10:42::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-03-02.21:10:42::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2021-03-02.21:10:45::SCWBDomain::System Command Ran  D:&  cd  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2021-03-02.21:10:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2021-03-02.21:10:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s clean 

TRACE::2021-03-02.21:10:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2021-03-02.21:10:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2021-03-02.21:10:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s clean 

TRACE::2021-03-02.21:10:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-03-02.21:10:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s clean 

TRACE::2021-03-02.21:10:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s clean 

TRACE::2021-03-02.21:10:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s clean 

TRACE::2021-03-02.21:10:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-03-02.21:10:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2021-03-02.21:10:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s clean 

TRACE::2021-03-02.21:10:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s clean 

TRACE::2021-03-02.21:10:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2021-03-02.21:10:57::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-03-02.21:10:58::SCWMssOS::cleaning the bsp 
TRACE::2021-03-02.21:10:58::SCWMssOS::System Command Ran  D: & cd  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make clean 
TRACE::2021-03-02.21:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2021-03-02.21:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s clean 

TRACE::2021-03-02.21:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2021-03-02.21:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2021-03-02.21:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s clean 

TRACE::2021-03-02.21:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-03-02.21:10:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s clean 

TRACE::2021-03-02.21:10:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s clean 

TRACE::2021-03-02.21:10:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s clean 

TRACE::2021-03-02.21:10:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-03-02.21:11:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2021-03-02.21:11:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s clean 

TRACE::2021-03-02.21:11:00::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-03-02.21:11:19::SCWBDomain::System Command Ran  D:&  cd  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl & make clean
TRACE::2021-03-02.21:11:19::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-03-02.21:11:19::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

ERROR::2021-03-02.21:11:19::SCWSystem::Error in Processing the domain zynq_fsbl
TRACE::2021-03-02.21:11:47::SCWPlatform::Clearing the existing platform
TRACE::2021-03-02.21:11:47::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-02.21:11:47::SCWBDomain::clearing the fsbl build
TRACE::2021-03-02.21:11:47::SCWMssOS::Removing the swdes entry for  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:11:47::SCWMssOS::Removing the swdes entry for  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:11:47::SCWSystem::Clearing the domains completed.
TRACE::2021-03-02.21:11:47::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-02.21:11:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:47::SCWPlatform:: Platform location is D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:11:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:11:47::SCWPlatform::Removing the HwDB with name D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:11:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:11:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-02.21:11:49::SCWPlatform::Opened new HwDB with name System_wrapper_0
TRACE::2021-03-02.21:11:49::SCWReader::Active system found as  System_wrapper
TRACE::2021-03-02.21:11:49::SCWReader::Handling sysconfig System_wrapper
TRACE::2021-03-02.21:11:49::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-02.21:11:49::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-03-02.21:11:49::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-03-02.21:11:49::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:11:49::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:11:49::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-02.21:11:49::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-02.21:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:11:49::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:11:49::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:11:49::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-02.21:11:49::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-02.21:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:11:49::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:11:49::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:11:49::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-02.21:11:49::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-02.21:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:11:49::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-02.21:11:49::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:11:49::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:11:49::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-02.21:11:49::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-02.21:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:11:49::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:11:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-02.21:11:49::SCWMssOS::No sw design opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:11:49::SCWMssOS::mss exists loading the mss file  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:11:49::SCWMssOS::Opened the sw design from mss  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:11:49::SCWMssOS::Adding the swdes entry D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-02.21:11:49::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-02.21:11:49::SCWMssOS::Opened the sw design.  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:11:49::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:11:49::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:11:49::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-02.21:11:49::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-02.21:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:11:49::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:11:49::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:11:49::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:11:49::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-03-02.21:11:49::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:11:49::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:11:49::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-02.21:11:49::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-02.21:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:11:49::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:11:49::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:11:49::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:11:49::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-02.21:11:49::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:11:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.21:11:49::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.21:11:49::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:11:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-02.21:11:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-02.21:11:49::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:11:49::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:11:49::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-02.21:11:49::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-02.21:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:11:49::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:11:49::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:11:49::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:11:49::SCWReader::No isolation master present  
TRACE::2021-03-02.21:11:49::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-02.21:11:49::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-03-02.21:11:49::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-03-02.21:11:49::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:11:49::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:11:49::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-02.21:11:49::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-02.21:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:11:49::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:11:49::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:11:49::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-02.21:11:49::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-02.21:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:11:49::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:11:49::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:11:49::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-02.21:11:49::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-02.21:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:11:49::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:11:49::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:11:49::SCWMssOS::No sw design opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:11:49::SCWMssOS::mss exists loading the mss file  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:11:49::SCWMssOS::Opened the sw design from mss  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:11:49::SCWMssOS::Adding the swdes entry D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-03-02.21:11:49::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-02.21:11:49::SCWMssOS::Opened the sw design.  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:11:49::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:11:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.21:11:49::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.21:11:49::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:11:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-02.21:11:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-02.21:11:49::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:11:49::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:11:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:11:49::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-02.21:11:49::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-02.21:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:11:49::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:11:49::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:11:49::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:11:49::SCWReader::No isolation master present  
TRACE::2021-03-02.21:12:02::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:12:02::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:12:02::SCWPlatform:: Platform location is D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa
TRACE::2021-03-02.21:12:02::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:12:02::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:04::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-02.21:12:04::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:04::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:04::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-02.21:12:04::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-02.21:12:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:04::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:04::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:04::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-02.21:12:04::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-02.21:12:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:04::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:04::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:12:04::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:04::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa
TRACE::2021-03-02.21:12:04::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:04::SCWPlatform::update - Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.21:12:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:04::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-03-02.21:12:04::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:04::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:04::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-02.21:12:04::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-02.21:12:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:04::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:04::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:04::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2021-03-02.21:12:04::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2021-03-02.21:12:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:04::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:04::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:12:04::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:04::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa
TRACE::2021-03-02.21:12:04::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:04::SCWPlatform::update - Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.21:12:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:04::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.21:12:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.21:12:04::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:12:04::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-02.21:12:04::SCWMssOS::Removing the swdes entry for  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:04::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.21:12:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.21:12:04::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:12:04::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-03-02.21:12:04::SCWMssOS::Removing the swdes entry for  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:04::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:04::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-02.21:12:06::SCWPlatform::Opened new HwDB with name System_wrapper_2
TRACE::2021-03-02.21:12:06::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-02.21:12:06::SCWMssOS::Writing the mss file completed D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:06::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:12:06::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-03-02.21:12:06::SCWMssOS::Writing the mss file completed D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:06::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:12:06::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:06::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:06::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:06::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:06::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:06::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-02.21:12:06::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-02.21:12:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:06::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:06::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:12:06::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:06::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:06::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:06::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:06::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:06::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:06::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-02.21:12:06::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-02.21:12:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:06::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:06::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:12:06::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:06::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eecf793188fe39247fd4d5f61f57a7ae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"41f9dba658e021ba1a317b88e2fa59bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-02.21:12:19::SCWPlatform::Started generating the artifacts platform System_wrapper
TRACE::2021-03-02.21:12:19::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-02.21:12:19::SCWPlatform::Started generating the artifacts for system configuration System_wrapper
LOG::2021-03-02.21:12:19::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-02.21:12:19::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-02.21:12:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-02.21:12:19::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-02.21:12:19::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:19::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:19::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:19::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:19::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:19::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-02.21:12:19::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-02.21:12:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:19::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:19::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:12:19::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:19::SCWBDomain::Completed writing the mss file at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-02.21:12:19::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-02.21:12:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-02.21:12:19::SCWBDomain::System Command Ran  D:&  cd  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2021-03-02.21:12:19::SCWBDomain::make: Entering directory 'D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-02.21:12:19::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-03-02.21:12:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-03-02.21:12:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-02.21:12:19::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-02.21:12:19::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-03-02.21:12:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-02.21:12:19::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-02.21:12:19::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-03-02.21:12:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-02.21:12:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-02.21:12:19::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-03-02.21:12:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.21:12:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.21:12:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-03-02.21:12:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-02.21:12:20::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-02.21:12:20::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-03-02.21:12:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-02.21:12:20::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-02.21:12:20::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-03-02.21:12:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.21:12:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.21:12:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-03-02.21:12:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-02.21:12:20::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-02.21:12:20::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-03-02.21:12:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.21:12:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.21:12:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-02.21:12:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-02.21:12:20::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-02.21:12:20::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-03-02.21:12:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-02.21:12:20::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-02.21:12:20::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-03-02.21:12:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.21:12:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.21:12:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-03-02.21:12:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.21:12:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.21:12:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-02.21:12:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.21:12:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.21:12:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-02.21:12:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-02.21:12:21::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-02.21:12:21::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-02.21:12:21::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2021-03-02.21:12:21::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-03-02.21:12:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-03-02.21:12:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-03-02.21:12:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-03-02.21:12:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-02.21:12:21::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-02.21:12:21::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-02.21:12:21::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-02.21:12:21::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-03-02.21:12:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-02.21:12:21::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-02.21:12:21::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-03-02.21:12:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.21:12:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.21:12:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-02.21:12:21::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-02.21:12:21::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-03-02.21:12:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-02.21:12:21::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-02.21:12:21::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-03-02.21:12:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-03-02.21:12:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.21:12:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.21:12:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-02.21:12:21::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-02.21:12:21::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-03-02.21:12:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-02.21:12:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.21:12:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.21:12:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-02.21:12:21::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-02.21:12:21::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-03-02.21:12:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-02.21:12:21::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-02.21:12:21::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-03-02.21:12:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.21:12:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.21:12:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-03-02.21:12:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.21:12:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.21:12:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-02.21:12:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.21:12:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.21:12:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-03-02.21:12:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-03-02.21:12:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-02.21:12:22::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-02.21:12:22::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-03-02.21:12:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-02.21:12:22::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-02.21:12:22::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-02.21:12:22::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-02.21:12:22::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-03-02.21:12:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-03-02.21:12:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-02.21:12:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-02.21:12:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-02.21:12:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-02.21:12:22::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-02.21:12:22::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-03-02.21:12:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-02.21:12:22::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-02.21:12:22::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-02.21:12:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-03-02.21:12:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-02.21:12:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-02.21:12:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-02.21:12:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-03-02.21:12:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-02.21:12:22::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-02.21:12:22::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-03-02.21:12:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-02.21:12:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-02.21:12:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-02.21:12:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-02.21:12:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-02.21:12:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-02.21:12:22::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-03-02.21:12:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-03-02.21:12:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-03-02.21:12:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-02.21:12:22::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-02.21:12:22::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-02.21:12:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-02.21:12:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-02.21:12:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-02.21:12:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-02.21:12:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-02.21:12:27::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2021-03-02.21:12:27::SCWBDomain::make --no-print-directory archive

TRACE::2021-03-02.21:12:27::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2021-03-02.21:12:27::SCWBDomain::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/li
TRACE::2021-03-02.21:12:27::SCWBDomain::b/_exit.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/boot.o ps7_
TRACE::2021-03-02.21:12:27::SCWBDomain::cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscutimer_sini
TRACE::2021-03-02.21:12:27::SCWBDomain::t.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_util.
TRACE::2021-03-02.21:12:27::SCWBDomain::o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib
TRACE::2021-03-02.21:12:27::SCWBDomain::/cpputest_time.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/close.o ps7_cortexa9
TRACE::2021-03-02.21:12:27::SCWBDomain::_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/translation_table.o ps7_cort
TRACE::2021-03-02.21:12:27::SCWBDomain::exa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_c
TRACE::2021-03-02.21:12:27::SCWBDomain::ortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommo
TRACE::2021-03-02.21:12:27::SCWBDomain::n.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_
TRACE::2021-03-02.21:12:27::SCWBDomain::cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o
TRACE::2021-03-02.21:12:27::SCWBDomain:: ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o p
TRACE::2021-03-02.21:12:27::SCWBDomain::s7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cort
TRACE::2021-03-02.21:12:27::SCWBDomain::exa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_co
TRACE::2021-03-02.21:12:27::SCWBDomain::rtexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortex
TRACE::2021-03-02.21:12:27::SCWBDomain::a9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortex
TRACE::2021-03-02.21:12:27::SCWBDomain::a9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/
TRACE::2021-03-02.21:12:27::SCWBDomain::lseek.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_excepti
TRACE::2021-03-02.21:12:27::SCWBDomain::on.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_co
TRACE::2021-03-02.21:12:27::SCWBDomain::rtexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra
TRACE::2021-03-02.21:12:27::SCWBDomain::.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_s
TRACE::2021-03-02.21:12:27::SCWBDomain::elftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_open
TRACE::2021-03-02.21:12:27::SCWBDomain::.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2021-03-02.21:12:28::SCWBDomain::'Finished building libraries'

TRACE::2021-03-02.21:12:28::SCWBDomain::make: Leaving directory 'D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-02.21:12:28::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-02.21:12:28::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-02.21:12:28::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-02.21:12:28::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-02.21:12:28::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-02.21:12:28::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-02.21:12:28::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-02.21:12:28::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-02.21:12:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-02.21:12:29::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-02.21:12:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-02.21:12:29::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-02.21:12:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-02.21:12:29::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-02.21:12:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-02.21:12:29::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-02.21:12:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-02.21:12:29::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-02.21:12:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-02.21:12:30::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-02.21:12:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-02.21:12:30::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-02.21:12:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-02.21:12:30::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-02.21:12:30::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap
TRACE::2021-03-02.21:12:30::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-02.21:12:30::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2021-03-02.21:12:30::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                               -Wl,--gc-sections -Lzynq_fs
TRACE::2021-03-02.21:12:30::SCWBDomain::bl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-02.21:12:31::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-03-02.21:12:31::SCWSystem::Not a boot domain 
LOG::2021-03-02.21:12:31::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-03-02.21:12:31::SCWDomain::Generating domain artifcats
TRACE::2021-03-02.21:12:31::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-02.21:12:31::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/export/System_wrapper/sw/System_wrapper/qemu/
TRACE::2021-03-02.21:12:31::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/export/System_wrapper/sw/System_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-03-02.21:12:31::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-02.21:12:31::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:31::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:31::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:31::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:31::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-02.21:12:31::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-02.21:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:31::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:31::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:12:31::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:31::SCWMssOS::Completed writing the mss file at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-03-02.21:12:31::SCWMssOS::Mss edits present, copying mssfile into export location D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-02.21:12:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-02.21:12:31::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2021-03-02.21:12:31::SCWMssOS::doing bsp build ... 
TRACE::2021-03-02.21:12:31::SCWMssOS::System Command Ran  D: & cd  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2021-03-02.21:12:31::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-03-02.21:12:31::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-03-02.21:12:31::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-03-02.21:12:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-03-02.21:12:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-03-02.21:12:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-02.21:12:31::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-02.21:12:31::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-03-02.21:12:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-02.21:12:31::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-02.21:12:31::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-02.21:12:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-02.21:12:31::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-03-02.21:12:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-03-02.21:12:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.21:12:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.21:12:31::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-02.21:12:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-02.21:12:31::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-03-02.21:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-02.21:12:32::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-02.21:12:32::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-03-02.21:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.21:12:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.21:12:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-03-02.21:12:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-03-02.21:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-02.21:12:32::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-02.21:12:32::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.21:12:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.21:12:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-02.21:12:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-03-02.21:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-02.21:12:32::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-02.21:12:32::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-02.21:12:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-02.21:12:32::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-03-02.21:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.21:12:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.21:12:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-03-02.21:12:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-03-02.21:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-02.21:12:32::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-02.21:12:32::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-03-02.21:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-02.21:12:32::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-02.21:12:32::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-03-02.21:12:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-03-02.21:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-02.21:12:32::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-02.21:12:32::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-02.21:12:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-02.21:12:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-02.21:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-02.21:12:32::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-02.21:12:32::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-03-02.21:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-02.21:12:32::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-02.21:12:32::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-02.21:12:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-03-02.21:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-02.21:12:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-02.21:12:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-02.21:12:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-03-02.21:12:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-03-02.21:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-02.21:12:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-02.21:12:32::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-02.21:12:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-02.21:12:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-02.21:12:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-02.21:12:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-03-02.21:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-02.21:12:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-02.21:12:32::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-02.21:12:32::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-02.21:12:32::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-02.21:12:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-03-02.21:12:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-02.21:12:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-02.21:12:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-02.21:12:37::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-03-02.21:12:37::SCWMssOS::make --no-print-directory archive

TRACE::2021-03-02.21:12:37::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2021-03-02.21:12:37::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/li
TRACE::2021-03-02.21:12:37::SCWMssOS::b/_exit.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.
TRACE::2021-03-02.21:12:37::SCWMssOS::o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xdm
TRACE::2021-03-02.21:12:37::SCWMssOS::aps_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inbyt
TRACE::2021-03-02.21:12:37::SCWMssOS::e.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_corte
TRACE::2021-03-02.21:12:37::SCWMssOS::xa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cor
TRACE::2021-03-02.21:12:37::SCWMssOS::texa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xil_mem.o ps7_c
TRACE::2021-03-02.21:12:37::SCWMssOS::ortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_c
TRACE::2021-03-02.21:12:37::SCWMssOS::ortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommo
TRACE::2021-03-02.21:12:37::SCWMssOS::n.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_
TRACE::2021-03-02.21:12:37::SCWMssOS::cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o
TRACE::2021-03-02.21:12:37::SCWMssOS:: ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o p
TRACE::2021-03-02.21:12:37::SCWMssOS::s7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cort
TRACE::2021-03-02.21:12:37::SCWMssOS::exa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_co
TRACE::2021-03-02.21:12:37::SCWMssOS::rtexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortex
TRACE::2021-03-02.21:12:37::SCWMssOS::a9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortex
TRACE::2021-03-02.21:12:37::SCWMssOS::a9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/
TRACE::2021-03-02.21:12:37::SCWMssOS::lseek.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_excepti
TRACE::2021-03-02.21:12:37::SCWMssOS::on.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_co
TRACE::2021-03-02.21:12:37::SCWMssOS::rtexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra
TRACE::2021-03-02.21:12:37::SCWMssOS::.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_s
TRACE::2021-03-02.21:12:37::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_open
TRACE::2021-03-02.21:12:37::SCWMssOS::.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2021-03-02.21:12:37::SCWMssOS::'Finished building libraries'

TRACE::2021-03-02.21:12:38::SCWMssOS::Copying to export directory.
TRACE::2021-03-02.21:12:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-02.21:12:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-02.21:12:38::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-03-02.21:12:38::SCWSystem::Completed Processing the sysconfig System_wrapper
LOG::2021-03-02.21:12:38::SCWPlatform::Completed generating the artifacts for system configuration System_wrapper
TRACE::2021-03-02.21:12:38::SCWPlatform::Started preparing the platform 
TRACE::2021-03-02.21:12:38::SCWSystem::Writing the bif file for system config System_wrapper
TRACE::2021-03-02.21:12:38::SCWSystem::dir created 
TRACE::2021-03-02.21:12:38::SCWSystem::Writing the bif 
TRACE::2021-03-02.21:12:38::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-02.21:12:38::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-02.21:12:38::SCWPlatform::Completed generating the platform
TRACE::2021-03-02.21:12:38::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.21:12:38::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.21:12:38::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:12:38::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.21:12:38::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.21:12:38::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:12:38::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:38::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:38::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:38::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:38::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:38::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-02.21:12:38::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-02.21:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:38::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:38::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:12:38::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:38::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:38::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:38::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:38::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:38::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:38::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-02.21:12:38::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-02.21:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:38::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:38::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:12:38::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:38::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eecf793188fe39247fd4d5f61f57a7ae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"41f9dba658e021ba1a317b88e2fa59bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-02.21:12:38::SCWPlatform::updated the xpfm file.
TRACE::2021-03-02.21:12:38::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:38::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:38::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:38::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:38::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:38::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_2
TRACE::2021-03-02.21:12:38::SCWPlatform::Opened existing hwdb System_wrapper_2
TRACE::2021-03-02.21:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:38::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:38::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:12:38::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:40::SCWPlatform::Clearing the existing platform
TRACE::2021-03-02.21:12:40::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-02.21:12:40::SCWBDomain::clearing the fsbl build
TRACE::2021-03-02.21:12:40::SCWMssOS::Removing the swdes entry for  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:40::SCWMssOS::Removing the swdes entry for  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:40::SCWSystem::Clearing the domains completed.
TRACE::2021-03-02.21:12:40::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-02.21:12:40::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:40::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:40::SCWPlatform:: Platform location is D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:40::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:40::SCWPlatform::Removing the HwDB with name D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:40::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:40::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:40::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:40::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:40::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-02.21:12:42::SCWPlatform::Opened new HwDB with name System_wrapper_3
TRACE::2021-03-02.21:12:42::SCWReader::Active system found as  System_wrapper
TRACE::2021-03-02.21:12:42::SCWReader::Handling sysconfig System_wrapper
TRACE::2021-03-02.21:12:42::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-02.21:12:42::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-03-02.21:12:42::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-03-02.21:12:42::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:42::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:42::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2021-03-02.21:12:42::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2021-03-02.21:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:42::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:42::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:42::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2021-03-02.21:12:42::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2021-03-02.21:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:42::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:42::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:42::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2021-03-02.21:12:42::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2021-03-02.21:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:42::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-02.21:12:42::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:42::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:42::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2021-03-02.21:12:42::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2021-03-02.21:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:42::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-02.21:12:42::SCWMssOS::No sw design opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:42::SCWMssOS::mss exists loading the mss file  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:42::SCWMssOS::Opened the sw design from mss  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:42::SCWMssOS::Adding the swdes entry D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-02.21:12:42::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-02.21:12:42::SCWMssOS::Opened the sw design.  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:42::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:42::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:42::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2021-03-02.21:12:42::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2021-03-02.21:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:42::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:42::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:12:42::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:42::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-03-02.21:12:42::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:42::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:42::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2021-03-02.21:12:42::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2021-03-02.21:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:42::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:42::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:12:42::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:42::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-02.21:12:42::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.21:12:42::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.21:12:42::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:12:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-02.21:12:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-02.21:12:42::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:42::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:42::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2021-03-02.21:12:42::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2021-03-02.21:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:42::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:42::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:12:42::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:12:42::SCWReader::No isolation master present  
TRACE::2021-03-02.21:12:42::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-02.21:12:42::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-03-02.21:12:42::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-03-02.21:12:42::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:42::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:42::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2021-03-02.21:12:42::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2021-03-02.21:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:42::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:42::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:42::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2021-03-02.21:12:42::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2021-03-02.21:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:42::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:42::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:42::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2021-03-02.21:12:42::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2021-03-02.21:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:42::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:42::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:12:42::SCWMssOS::No sw design opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:42::SCWMssOS::mss exists loading the mss file  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:42::SCWMssOS::Opened the sw design from mss  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:42::SCWMssOS::Adding the swdes entry D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-03-02.21:12:42::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-02.21:12:42::SCWMssOS::Opened the sw design.  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:42::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.21:12:42::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.21:12:42::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:12:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-02.21:12:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-02.21:12:42::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:12:42::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:12:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:12:42::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2021-03-02.21:12:42::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2021-03-02.21:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:12:42::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:42::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:12:42::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:12:42::SCWReader::No isolation master present  
TRACE::2021-03-02.21:13:46::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:13:46::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:13:46::SCWPlatform:: Platform location is D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa
TRACE::2021-03-02.21:13:46::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:13:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:13:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:13:48::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-02.21:13:48::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:13:48::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:13:48::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2021-03-02.21:13:48::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2021-03-02.21:13:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:13:48::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:13:48::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:13:48::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2021-03-02.21:13:48::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2021-03-02.21:13:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:13:48::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:13:48::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:13:48::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:13:48::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa
TRACE::2021-03-02.21:13:48::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:13:48::SCWPlatform::update - Opened existing hwdb System_wrapper_4
TRACE::2021-03-02.21:13:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:13:48::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-03-02.21:13:48::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:13:48::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:13:48::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2021-03-02.21:13:48::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2021-03-02.21:13:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:13:48::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:13:48::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:13:48::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2021-03-02.21:13:48::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2021-03-02.21:13:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:13:48::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:13:48::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:13:48::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:13:48::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa
TRACE::2021-03-02.21:13:48::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:13:48::SCWPlatform::update - Opened existing hwdb System_wrapper_4
TRACE::2021-03-02.21:13:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:13:48::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:13:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.21:13:48::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.21:13:48::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:13:48::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-02.21:13:48::SCWMssOS::Removing the swdes entry for  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:13:48::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:13:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.21:13:48::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.21:13:48::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:13:48::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-03-02.21:13:48::SCWMssOS::Removing the swdes entry for  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:13:48::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:13:48::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:13:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-02.21:13:50::SCWPlatform::Opened new HwDB with name System_wrapper_5
TRACE::2021-03-02.21:13:50::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:13:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-02.21:13:50::SCWMssOS::Writing the mss file completed D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:13:50::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:13:50::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:13:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-03-02.21:13:50::SCWMssOS::Writing the mss file completed D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:13:50::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:13:50::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:50::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:50::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:50::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:13:50::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:13:50::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_5
TRACE::2021-03-02.21:13:50::SCWPlatform::Opened existing hwdb System_wrapper_5
TRACE::2021-03-02.21:13:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:13:50::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:13:50::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:13:50::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:13:50::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:50::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:50::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:50::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:13:50::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:13:50::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_5
TRACE::2021-03-02.21:13:50::SCWPlatform::Opened existing hwdb System_wrapper_5
TRACE::2021-03-02.21:13:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:13:50::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:13:50::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:13:50::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:13:50::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eecf793188fe39247fd4d5f61f57a7ae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"41f9dba658e021ba1a317b88e2fa59bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-02.21:13:51::SCWPlatform::Clearing the existing platform
TRACE::2021-03-02.21:13:51::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-02.21:13:51::SCWBDomain::clearing the fsbl build
TRACE::2021-03-02.21:13:51::SCWMssOS::Removing the swdes entry for  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:13:51::SCWMssOS::Removing the swdes entry for  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:13:51::SCWSystem::Clearing the domains completed.
TRACE::2021-03-02.21:13:51::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-02.21:13:51::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:51::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:51::SCWPlatform:: Platform location is D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:13:51::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:51::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:13:51::SCWPlatform::Removing the HwDB with name D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:51::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:51::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:51::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:51::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:13:51::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:51::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:13:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-02.21:13:53::SCWPlatform::Opened new HwDB with name System_wrapper_6
TRACE::2021-03-02.21:13:53::SCWReader::Active system found as  System_wrapper
TRACE::2021-03-02.21:13:53::SCWReader::Handling sysconfig System_wrapper
TRACE::2021-03-02.21:13:53::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-02.21:13:53::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-03-02.21:13:53::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-03-02.21:13:53::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:13:53::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:13:53::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_6
TRACE::2021-03-02.21:13:53::SCWPlatform::Opened existing hwdb System_wrapper_6
TRACE::2021-03-02.21:13:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:13:53::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:13:53::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:13:53::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_6
TRACE::2021-03-02.21:13:53::SCWPlatform::Opened existing hwdb System_wrapper_6
TRACE::2021-03-02.21:13:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:13:53::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:13:53::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:13:53::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_6
TRACE::2021-03-02.21:13:53::SCWPlatform::Opened existing hwdb System_wrapper_6
TRACE::2021-03-02.21:13:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:13:53::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-02.21:13:53::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:13:53::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:13:53::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_6
TRACE::2021-03-02.21:13:53::SCWPlatform::Opened existing hwdb System_wrapper_6
TRACE::2021-03-02.21:13:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:13:53::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:13:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-02.21:13:53::SCWMssOS::No sw design opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:13:53::SCWMssOS::mss exists loading the mss file  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:13:53::SCWMssOS::Opened the sw design from mss  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:13:53::SCWMssOS::Adding the swdes entry D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-02.21:13:53::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-02.21:13:53::SCWMssOS::Opened the sw design.  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:13:53::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:13:53::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:13:53::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_6
TRACE::2021-03-02.21:13:53::SCWPlatform::Opened existing hwdb System_wrapper_6
TRACE::2021-03-02.21:13:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:13:53::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:13:53::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:13:53::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:13:53::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-03-02.21:13:53::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:13:53::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:13:53::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_6
TRACE::2021-03-02.21:13:53::SCWPlatform::Opened existing hwdb System_wrapper_6
TRACE::2021-03-02.21:13:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:13:53::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:13:53::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:13:53::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:13:53::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-02.21:13:53::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:13:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.21:13:53::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.21:13:53::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:13:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-02.21:13:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-02.21:13:53::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:13:53::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:13:53::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_6
TRACE::2021-03-02.21:13:53::SCWPlatform::Opened existing hwdb System_wrapper_6
TRACE::2021-03-02.21:13:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:13:53::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:13:53::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:13:53::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:13:53::SCWReader::No isolation master present  
TRACE::2021-03-02.21:13:53::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-02.21:13:53::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-03-02.21:13:53::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-03-02.21:13:53::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:13:53::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:13:53::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_6
TRACE::2021-03-02.21:13:53::SCWPlatform::Opened existing hwdb System_wrapper_6
TRACE::2021-03-02.21:13:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:13:53::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:13:53::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:13:53::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_6
TRACE::2021-03-02.21:13:53::SCWPlatform::Opened existing hwdb System_wrapper_6
TRACE::2021-03-02.21:13:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:13:53::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:13:53::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:13:53::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_6
TRACE::2021-03-02.21:13:53::SCWPlatform::Opened existing hwdb System_wrapper_6
TRACE::2021-03-02.21:13:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:13:53::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:13:53::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:13:53::SCWMssOS::No sw design opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:13:53::SCWMssOS::mss exists loading the mss file  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:13:53::SCWMssOS::Opened the sw design from mss  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:13:53::SCWMssOS::Adding the swdes entry D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-03-02.21:13:53::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-02.21:13:53::SCWMssOS::Opened the sw design.  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:13:53::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:13:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.21:13:53::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.21:13:53::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:13:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-02.21:13:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-02.21:13:53::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:13:53::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:13:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:13:53::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_6
TRACE::2021-03-02.21:13:53::SCWPlatform::Opened existing hwdb System_wrapper_6
TRACE::2021-03-02.21:13:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:13:53::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:13:53::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:13:53::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:13:53::SCWReader::No isolation master present  
TRACE::2021-03-02.21:14:08::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:14:08::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:14:08::SCWPlatform:: Platform location is D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa
TRACE::2021-03-02.21:14:08::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:14:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:10::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-02.21:14:10::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:10::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:10::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_6
TRACE::2021-03-02.21:14:10::SCWPlatform::Opened existing hwdb System_wrapper_6
TRACE::2021-03-02.21:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:10::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:10::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:10::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_6
TRACE::2021-03-02.21:14:10::SCWPlatform::Opened existing hwdb System_wrapper_6
TRACE::2021-03-02.21:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:10::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:10::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:14:10::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:10::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa
TRACE::2021-03-02.21:14:10::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:10::SCWPlatform::update - Opened existing hwdb System_wrapper_7
TRACE::2021-03-02.21:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:10::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-03-02.21:14:10::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:10::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:10::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_6
TRACE::2021-03-02.21:14:10::SCWPlatform::Opened existing hwdb System_wrapper_6
TRACE::2021-03-02.21:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:10::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:10::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:10::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_6
TRACE::2021-03-02.21:14:10::SCWPlatform::Opened existing hwdb System_wrapper_6
TRACE::2021-03-02.21:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:10::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:10::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:14:10::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:10::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa
TRACE::2021-03-02.21:14:10::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/tempdsa/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:10::SCWPlatform::update - Opened existing hwdb System_wrapper_7
TRACE::2021-03-02.21:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:10::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.21:14:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.21:14:10::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:14:10::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-02.21:14:10::SCWMssOS::Removing the swdes entry for  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:10::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.21:14:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.21:14:10::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:14:10::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2021-03-02.21:14:10::SCWMssOS::Removing the swdes entry for  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:10::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:10::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-02.21:14:12::SCWPlatform::Opened new HwDB with name System_wrapper_8
TRACE::2021-03-02.21:14:12::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:12::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-02.21:14:12::SCWMssOS::Writing the mss file completed D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:12::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:14:12::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:12::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-03-02.21:14:12::SCWMssOS::Writing the mss file completed D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:12::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:14:12::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:12::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:12::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:12::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:12::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:12::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_8
TRACE::2021-03-02.21:14:12::SCWPlatform::Opened existing hwdb System_wrapper_8
TRACE::2021-03-02.21:14:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:12::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:12::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:14:12::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:12::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:12::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:12::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:12::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:12::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:12::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_8
TRACE::2021-03-02.21:14:12::SCWPlatform::Opened existing hwdb System_wrapper_8
TRACE::2021-03-02.21:14:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:12::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:12::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:14:12::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:12::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eecf793188fe39247fd4d5f61f57a7ae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"41f9dba658e021ba1a317b88e2fa59bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-02.21:14:14::SCWPlatform::Clearing the existing platform
TRACE::2021-03-02.21:14:14::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-02.21:14:14::SCWBDomain::clearing the fsbl build
TRACE::2021-03-02.21:14:14::SCWMssOS::Removing the swdes entry for  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:14::SCWMssOS::Removing the swdes entry for  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:14::SCWSystem::Clearing the domains completed.
TRACE::2021-03-02.21:14:14::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-02.21:14:14::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:14::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:14::SCWPlatform:: Platform location is D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:14::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:14::SCWPlatform::Removing the HwDB with name D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:14::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:14::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:14::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:14::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:14::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-02.21:14:16::SCWPlatform::Opened new HwDB with name System_wrapper_9
TRACE::2021-03-02.21:14:16::SCWReader::Active system found as  System_wrapper
TRACE::2021-03-02.21:14:16::SCWReader::Handling sysconfig System_wrapper
TRACE::2021-03-02.21:14:16::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-02.21:14:16::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-03-02.21:14:16::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-03-02.21:14:16::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:16::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:16::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_9
TRACE::2021-03-02.21:14:16::SCWPlatform::Opened existing hwdb System_wrapper_9
TRACE::2021-03-02.21:14:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:16::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:16::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:16::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_9
TRACE::2021-03-02.21:14:16::SCWPlatform::Opened existing hwdb System_wrapper_9
TRACE::2021-03-02.21:14:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:16::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:16::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:16::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_9
TRACE::2021-03-02.21:14:16::SCWPlatform::Opened existing hwdb System_wrapper_9
TRACE::2021-03-02.21:14:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:16::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-02.21:14:16::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:16::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:16::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_9
TRACE::2021-03-02.21:14:16::SCWPlatform::Opened existing hwdb System_wrapper_9
TRACE::2021-03-02.21:14:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:16::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-02.21:14:16::SCWMssOS::No sw design opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:16::SCWMssOS::mss exists loading the mss file  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:16::SCWMssOS::Opened the sw design from mss  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:16::SCWMssOS::Adding the swdes entry D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-02.21:14:16::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-02.21:14:16::SCWMssOS::Opened the sw design.  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:16::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:16::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:16::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_9
TRACE::2021-03-02.21:14:16::SCWPlatform::Opened existing hwdb System_wrapper_9
TRACE::2021-03-02.21:14:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:16::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:16::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:14:16::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:16::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-03-02.21:14:16::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:16::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:16::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_9
TRACE::2021-03-02.21:14:16::SCWPlatform::Opened existing hwdb System_wrapper_9
TRACE::2021-03-02.21:14:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:16::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:16::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:14:16::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:16::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-02.21:14:16::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.21:14:16::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.21:14:16::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:14:16::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-02.21:14:16::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-02.21:14:16::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:16::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:16::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_9
TRACE::2021-03-02.21:14:16::SCWPlatform::Opened existing hwdb System_wrapper_9
TRACE::2021-03-02.21:14:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:16::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:16::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:14:16::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:16::SCWReader::No isolation master present  
TRACE::2021-03-02.21:14:16::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-02.21:14:16::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-03-02.21:14:16::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-03-02.21:14:16::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:16::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:16::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_9
TRACE::2021-03-02.21:14:16::SCWPlatform::Opened existing hwdb System_wrapper_9
TRACE::2021-03-02.21:14:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:16::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:16::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:16::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_9
TRACE::2021-03-02.21:14:16::SCWPlatform::Opened existing hwdb System_wrapper_9
TRACE::2021-03-02.21:14:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:16::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:16::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:16::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_9
TRACE::2021-03-02.21:14:16::SCWPlatform::Opened existing hwdb System_wrapper_9
TRACE::2021-03-02.21:14:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:16::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:16::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:14:16::SCWMssOS::No sw design opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:16::SCWMssOS::mss exists loading the mss file  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:16::SCWMssOS::Opened the sw design from mss  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:16::SCWMssOS::Adding the swdes entry D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-03-02.21:14:16::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-02.21:14:16::SCWMssOS::Opened the sw design.  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:16::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.21:14:16::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.21:14:16::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:14:16::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-02.21:14:16::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-02.21:14:16::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:16::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:16::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_9
TRACE::2021-03-02.21:14:16::SCWPlatform::Opened existing hwdb System_wrapper_9
TRACE::2021-03-02.21:14:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:16::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:16::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:14:16::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:16::SCWReader::No isolation master present  
LOG::2021-03-02.21:14:21::SCWPlatform::Started generating the artifacts platform System_wrapper
TRACE::2021-03-02.21:14:21::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-02.21:14:21::SCWPlatform::Started generating the artifacts for system configuration System_wrapper
LOG::2021-03-02.21:14:21::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-02.21:14:21::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-02.21:14:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-02.21:14:21::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-02.21:14:21::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-03-02.21:14:21::SCWSystem::Not a boot domain 
LOG::2021-03-02.21:14:21::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-03-02.21:14:21::SCWDomain::Generating domain artifcats
TRACE::2021-03-02.21:14:21::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-02.21:14:21::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/export/System_wrapper/sw/System_wrapper/qemu/
TRACE::2021-03-02.21:14:21::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/export/System_wrapper/sw/System_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-03-02.21:14:21::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-02.21:14:21::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:21::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:21::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:21::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:21::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:21::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_9
TRACE::2021-03-02.21:14:21::SCWPlatform::Opened existing hwdb System_wrapper_9
TRACE::2021-03-02.21:14:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:21::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:21::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:14:21::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:21::SCWMssOS::Completed writing the mss file at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-03-02.21:14:21::SCWMssOS::Mss edits present, copying mssfile into export location D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-02.21:14:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-02.21:14:21::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2021-03-02.21:14:21::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-02.21:14:21::SCWMssOS::Copying to export directory.
TRACE::2021-03-02.21:14:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-02.21:14:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-02.21:14:21::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-03-02.21:14:21::SCWSystem::Completed Processing the sysconfig System_wrapper
LOG::2021-03-02.21:14:21::SCWPlatform::Completed generating the artifacts for system configuration System_wrapper
TRACE::2021-03-02.21:14:21::SCWPlatform::Started preparing the platform 
TRACE::2021-03-02.21:14:21::SCWSystem::Writing the bif file for system config System_wrapper
TRACE::2021-03-02.21:14:21::SCWSystem::dir created 
TRACE::2021-03-02.21:14:21::SCWSystem::Writing the bif 
TRACE::2021-03-02.21:14:21::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-02.21:14:21::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-02.21:14:21::SCWPlatform::Completed generating the platform
TRACE::2021-03-02.21:14:21::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.21:14:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.21:14:21::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:14:21::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.21:14:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.21:14:21::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.21:14:21::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:21::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:21::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:21::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:21::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:21::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_9
TRACE::2021-03-02.21:14:21::SCWPlatform::Opened existing hwdb System_wrapper_9
TRACE::2021-03-02.21:14:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:21::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:21::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:14:21::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:14:21::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:21::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:21::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:21::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:21::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:21::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_9
TRACE::2021-03-02.21:14:21::SCWPlatform::Opened existing hwdb System_wrapper_9
TRACE::2021-03-02.21:14:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:21::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:21::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:14:21::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:21::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eecf793188fe39247fd4d5f61f57a7ae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"41f9dba658e021ba1a317b88e2fa59bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-02.21:14:21::SCWPlatform::updated the xpfm file.
TRACE::2021-03-02.21:14:21::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:21::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:21::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:21::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:14:21::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:14:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:14:21::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_9
TRACE::2021-03-02.21:14:21::SCWPlatform::Opened existing hwdb System_wrapper_9
TRACE::2021-03-02.21:14:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.21:14:21::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:14:21::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.21:14:21::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:52:27::SCWPlatform::Clearing the existing platform
TRACE::2021-03-02.21:52:27::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-02.21:52:27::SCWBDomain::clearing the fsbl build
TRACE::2021-03-02.21:52:27::SCWMssOS::Removing the swdes entry for  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.21:52:27::SCWMssOS::Removing the swdes entry for  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.21:52:27::SCWSystem::Clearing the domains completed.
TRACE::2021-03-02.21:52:27::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-02.21:52:27::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:52:27::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:52:27::SCWPlatform:: Platform location is D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.21:52:28::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.21:52:28::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.21:52:28::SCWPlatform::Removing the HwDB with name D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:38::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:38::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:38::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:38::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:38::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-02.22:48:40::SCWPlatform::Opened new HwDB with name System_wrapper_1
TRACE::2021-03-02.22:48:40::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-03-02.22:48:40::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper"
		}]
}
TRACE::2021-03-02.22:48:40::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-03-02.22:48:40::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-02.22:48:40::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-03-02.22:48:40::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-03-02.22:48:40::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:40::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:40::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:40::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:40::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:40::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:40::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:40::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:40::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:40::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:40::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:40::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:40::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:40::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:40::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:40::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:40::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:40::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:40::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:40::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:40::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:40::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-03-02.22:48:40::SCWPlatform::Generating the sources  .
TRACE::2021-03-02.22:48:40::SCWBDomain::Generating boot domain sources.
TRACE::2021-03-02.22:48:40::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-03-02.22:48:40::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:40::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:40::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:40::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:40::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:40::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:40::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:40::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:40::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:40::SCWMssOS::No sw design opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:40::SCWMssOS::mss exists loading the mss file  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:40::SCWMssOS::Opened the sw design from mss  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:40::SCWMssOS::Adding the swdes entry D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2021-03-02.22:48:40::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-02.22:48:40::SCWMssOS::Opened the sw design.  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:40::SCWBDomain::Completed writing the mss file at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-02.22:48:46::SCWPlatform::Generating sources Done.
TRACE::2021-03-02.22:48:46::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:46::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:46::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:46::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:46::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-02.22:48:46::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2021-03-02.22:48:46::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2021-03-02.22:48:46::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-02.22:48:46::SCWMssOS::No sw design opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWMssOS::mss exists loading the mss file  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWMssOS::Opened the sw design from mss  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWMssOS::Adding the swdes entry D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2021-03-02.22:48:46::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-02.22:48:46::SCWMssOS::Opened the sw design.  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.22:48:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.22:48:46::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.22:48:46::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:46::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:46::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:46::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:46::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:46::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:46::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:46::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:46::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:46::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:46::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:46::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:46::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:46::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:46::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:46::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eecf793188fe39247fd4d5f61f57a7ae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-02.22:48:46::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.22:48:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.22:48:46::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.22:48:46::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:46::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:46::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:46::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:46::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:46::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:46::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:46::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:46::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:46::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:46::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:46::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:46::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:46::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:46::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:46::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eecf793188fe39247fd4d5f61f57a7ae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-02.22:48:46::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-02.22:48:46::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-03-02.22:48:46::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-03-02.22:48:46::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:46::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:46::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:46::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:46::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:46::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:46::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:46::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:46::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:46::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:46::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:46::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:46::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:46::SCWMssOS::No sw design opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWMssOS::mss exists loading the mss file  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWMssOS::Opened the sw design from mss  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWMssOS::Adding the swdes entry D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2021-03-02.22:48:46::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-02.22:48:46::SCWMssOS::Opened the sw design.  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:46::SCWMssOS::Completed writing the mss file at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-03-02.22:48:46::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2021-03-02.22:48:47::SCWMssOS::Removing file D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp\system_2.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.22:48:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.22:48:47::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.22:48:47::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.22:48:47::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-03-02.22:48:47::SCWMssOS::Could not open the swdb for system_2
KEYINFO::2021-03-02.22:48:47::SCWMssOS::Could not open the sw design at  system_2
ERROR: [Hsi 55-1558] Software Design system_2 is not found

TRACE::2021-03-02.22:48:47::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-02.22:48:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2021-03-02.22:48:47::SCWMssOS::Writing the mss file completed D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eecf793188fe39247fd4d5f61f57a7ae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"41f9dba658e021ba1a317b88e2fa59bd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-02.22:48:47::SCWPlatform::Started generating the artifacts platform System_wrapper
TRACE::2021-03-02.22:48:47::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-02.22:48:47::SCWPlatform::Started generating the artifacts for system configuration System_wrapper
LOG::2021-03-02.22:48:47::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-02.22:48:47::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-02.22:48:47::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-02.22:48:47::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-02.22:48:47::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-03-02.22:48:47::SCWSystem::Not a boot domain 
LOG::2021-03-02.22:48:47::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-03-02.22:48:47::SCWDomain::Generating domain artifcats
TRACE::2021-03-02.22:48:47::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-02.22:48:47::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/export/System_wrapper/sw/System_wrapper/qemu/
TRACE::2021-03-02.22:48:47::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/export/System_wrapper/sw/System_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-03-02.22:48:47::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::Completed writing the mss file at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-03-02.22:48:47::SCWMssOS::Mss edits present, copying mssfile into export location D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-02.22:48:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-02.22:48:47::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2021-03-02.22:48:47::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-02.22:48:47::SCWMssOS::Copying to export directory.
TRACE::2021-03-02.22:48:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-02.22:48:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-02.22:48:47::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-03-02.22:48:47::SCWSystem::Completed Processing the sysconfig System_wrapper
LOG::2021-03-02.22:48:47::SCWPlatform::Completed generating the artifacts for system configuration System_wrapper
TRACE::2021-03-02.22:48:47::SCWPlatform::Started preparing the platform 
TRACE::2021-03-02.22:48:47::SCWSystem::Writing the bif file for system config System_wrapper
TRACE::2021-03-02.22:48:47::SCWSystem::dir created 
TRACE::2021-03-02.22:48:47::SCWSystem::Writing the bif 
TRACE::2021-03-02.22:48:47::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-02.22:48:47::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-02.22:48:47::SCWPlatform::Completed generating the platform
TRACE::2021-03-02.22:48:47::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.22:48:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.22:48:47::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.22:48:47::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.22:48:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.22:48:47::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eecf793188fe39247fd4d5f61f57a7ae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"41f9dba658e021ba1a317b88e2fa59bd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-02.22:48:47::SCWPlatform::updated the xpfm file.
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.22:48:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.22:48:47::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.22:48:47::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.22:48:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.22:48:47::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eecf793188fe39247fd4d5f61f57a7ae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"41f9dba658e021ba1a317b88e2fa59bd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.22:48:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.22:48:47::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.22:48:47::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.22:48:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.22:48:47::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eecf793188fe39247fd4d5f61f57a7ae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"41f9dba658e021ba1a317b88e2fa59bd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-02.22:48:47::SCWPlatform::Started generating the artifacts platform System_wrapper
TRACE::2021-03-02.22:48:47::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-02.22:48:47::SCWPlatform::Started generating the artifacts for system configuration System_wrapper
LOG::2021-03-02.22:48:47::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-03-02.22:48:47::SCWDomain::Generating domain artifcats
TRACE::2021-03-02.22:48:47::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-02.22:48:47::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/export/System_wrapper/sw/System_wrapper/qemu/
TRACE::2021-03-02.22:48:47::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/export/System_wrapper/sw/System_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-03-02.22:48:47::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::Completed writing the mss file at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-03-02.22:48:47::SCWMssOS::Mss edits present, copying mssfile into export location D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-02.22:48:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-02.22:48:47::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2021-03-02.22:48:47::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-02.22:48:47::SCWMssOS::Copying to export directory.
TRACE::2021-03-02.22:48:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-02.22:48:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-02.22:48:47::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-03-02.22:48:47::SCWSystem::Completed Processing the sysconfig System_wrapper
LOG::2021-03-02.22:48:47::SCWPlatform::Completed generating the artifacts for system configuration System_wrapper
TRACE::2021-03-02.22:48:47::SCWPlatform::Started preparing the platform 
TRACE::2021-03-02.22:48:47::SCWSystem::Writing the bif file for system config System_wrapper
TRACE::2021-03-02.22:48:47::SCWSystem::dir created 
TRACE::2021-03-02.22:48:47::SCWSystem::Writing the bif 
TRACE::2021-03-02.22:48:47::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-02.22:48:47::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-02.22:48:47::SCWPlatform::Completed generating the platform
TRACE::2021-03-02.22:48:47::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.22:48:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.22:48:47::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.22:48:47::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.22:48:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.22:48:47::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:48:47::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:48:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:48:47::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:48:47::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:48:47::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:48:47::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eecf793188fe39247fd4d5f61f57a7ae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"41f9dba658e021ba1a317b88e2fa59bd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-02.22:48:47::SCWPlatform::updated the xpfm file.
LOG::2021-03-02.22:53:12::SCWPlatform::Started generating the artifacts platform System_wrapper
TRACE::2021-03-02.22:53:12::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-02.22:53:12::SCWPlatform::Started generating the artifacts for system configuration System_wrapper
LOG::2021-03-02.22:53:12::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-02.22:53:12::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-02.22:53:12::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-02.22:53:12::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-02.22:53:12::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:12::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:12::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:12::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:53:12::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:53:12::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:53:12::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:53:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:53:12::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:53:12::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:53:12::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:53:12::SCWBDomain::Completed writing the mss file at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-02.22:53:12::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-02.22:53:12::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-02.22:53:12::SCWBDomain::System Command Ran  D:&  cd  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2021-03-02.22:53:12::SCWBDomain::make: Entering directory 'D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-02.22:53:12::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-03-02.22:53:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-03-02.22:53:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-02.22:53:12::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-02.22:53:12::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-03-02.22:53:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-02.22:53:12::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-02.22:53:12::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-03-02.22:53:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-02.22:53:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-02.22:53:12::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-03-02.22:53:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.22:53:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.22:53:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-03-02.22:53:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-02.22:53:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-02.22:53:12::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-03-02.22:53:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-02.22:53:13::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-02.22:53:13::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-03-02.22:53:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.22:53:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.22:53:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-03-02.22:53:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-02.22:53:13::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-02.22:53:13::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-03-02.22:53:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.22:53:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.22:53:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-02.22:53:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-02.22:53:14::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-02.22:53:14::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-03-02.22:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-02.22:53:16::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-02.22:53:16::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-03-02.22:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.22:53:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.22:53:16::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-03-02.22:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.22:53:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.22:53:16::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-02.22:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.22:53:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.22:53:16::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-02.22:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-02.22:53:16::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-02.22:53:16::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-02.22:53:16::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2021-03-02.22:53:16::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-03-02.22:53:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-03-02.22:53:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-03-02.22:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-02.22:53:17::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-02.22:53:17::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-03-02.22:53:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-02.22:53:17::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-02.22:53:17::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-03-02.22:53:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-02.22:53:17::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-02.22:53:17::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-03-02.22:53:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.22:53:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.22:53:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-02.22:53:17::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-02.22:53:17::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-03-02.22:53:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-02.22:53:17::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-02.22:53:17::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-03-02.22:53:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.22:53:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.22:53:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-03-02.22:53:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-03-02.22:53:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-02.22:53:17::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-02.22:53:17::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-02.22:53:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.22:53:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.22:53:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-02.22:53:17::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-02.22:53:17::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-03-02.22:53:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-03-02.22:53:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-02.22:53:17::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-02.22:53:17::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.22:53:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.22:53:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-03-02.22:53:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.22:53:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.22:53:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-02.22:53:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.22:53:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.22:53:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-03-02.22:53:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-03-02.22:53:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-02.22:53:17::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-02.22:53:17::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-03-02.22:53:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-02.22:53:17::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-02.22:53:17::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-03-02.22:53:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-02.22:53:17::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-02.22:53:17::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-03-02.22:53:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-02.22:53:17::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-02.22:53:17::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-02.22:53:17::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-02.22:53:17::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-03-02.22:53:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-02.22:53:17::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-02.22:53:17::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-03-02.22:53:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-02.22:53:17::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-02.22:53:17::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-03-02.22:53:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-03-02.22:53:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-02.22:53:17::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-02.22:53:17::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-02.22:53:17::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-02.22:53:17::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-02.22:53:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-02.22:53:17::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-02.22:53:17::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-03-02.22:53:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-03-02.22:53:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-02.22:53:18::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-02.22:53:18::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-03-02.22:53:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-02.22:53:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-02.22:53:18::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-02.22:53:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-02.22:53:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-02.22:53:18::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-02.22:53:22::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2021-03-02.22:53:22::SCWBDomain::make --no-print-directory archive

TRACE::2021-03-02.22:53:22::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2021-03-02.22:53:22::SCWBDomain::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/li
TRACE::2021-03-02.22:53:22::SCWBDomain::b/_exit.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/boot.o ps7_
TRACE::2021-03-02.22:53:22::SCWBDomain::cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscutimer_sini
TRACE::2021-03-02.22:53:22::SCWBDomain::t.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_util.
TRACE::2021-03-02.22:53:22::SCWBDomain::o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib
TRACE::2021-03-02.22:53:22::SCWBDomain::/cpputest_time.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/close.o ps7_cortexa9
TRACE::2021-03-02.22:53:22::SCWBDomain::_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/translation_table.o ps7_cort
TRACE::2021-03-02.22:53:22::SCWBDomain::exa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_c
TRACE::2021-03-02.22:53:22::SCWBDomain::ortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommo
TRACE::2021-03-02.22:53:22::SCWBDomain::n.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_
TRACE::2021-03-02.22:53:22::SCWBDomain::cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o
TRACE::2021-03-02.22:53:22::SCWBDomain:: ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o p
TRACE::2021-03-02.22:53:22::SCWBDomain::s7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cort
TRACE::2021-03-02.22:53:22::SCWBDomain::exa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_co
TRACE::2021-03-02.22:53:22::SCWBDomain::rtexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortex
TRACE::2021-03-02.22:53:22::SCWBDomain::a9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortex
TRACE::2021-03-02.22:53:22::SCWBDomain::a9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/
TRACE::2021-03-02.22:53:22::SCWBDomain::lseek.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_excepti
TRACE::2021-03-02.22:53:22::SCWBDomain::on.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_co
TRACE::2021-03-02.22:53:22::SCWBDomain::rtexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra
TRACE::2021-03-02.22:53:22::SCWBDomain::.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_s
TRACE::2021-03-02.22:53:22::SCWBDomain::elftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_open
TRACE::2021-03-02.22:53:22::SCWBDomain::.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2021-03-02.22:53:23::SCWBDomain::'Finished building libraries'

TRACE::2021-03-02.22:53:23::SCWBDomain::make: Leaving directory 'D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-02.22:53:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-02.22:53:23::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-02.22:53:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-02.22:53:23::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-02.22:53:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-02.22:53:23::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-02.22:53:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-02.22:53:24::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-02.22:53:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-02.22:53:24::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-02.22:53:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-02.22:53:24::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-02.22:53:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-02.22:53:24::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-02.22:53:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-02.22:53:25::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-02.22:53:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-02.22:53:25::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-02.22:53:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-02.22:53:25::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-02.22:53:25::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap
TRACE::2021-03-02.22:53:25::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-02.22:53:25::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2021-03-02.22:53:25::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                               -Wl,--gc-sections -Lzynq_fs
TRACE::2021-03-02.22:53:25::SCWBDomain::bl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-02.22:53:26::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-03-02.22:53:26::SCWSystem::Not a boot domain 
LOG::2021-03-02.22:53:26::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-03-02.22:53:26::SCWDomain::Generating domain artifcats
TRACE::2021-03-02.22:53:26::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-02.22:53:26::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/export/System_wrapper/sw/System_wrapper/qemu/
TRACE::2021-03-02.22:53:26::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/export/System_wrapper/sw/System_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-03-02.22:53:26::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-02.22:53:26::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:26::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:26::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:26::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:53:26::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:53:26::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:53:26::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:53:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:53:26::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:53:26::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:53:26::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:53:26::SCWMssOS::Completed writing the mss file at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-03-02.22:53:26::SCWMssOS::Mss edits present, copying mssfile into export location D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:53:26::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-02.22:53:26::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-02.22:53:26::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2021-03-02.22:53:26::SCWMssOS::doing bsp build ... 
TRACE::2021-03-02.22:53:26::SCWMssOS::System Command Ran  D: & cd  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2021-03-02.22:53:26::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-03-02.22:53:26::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-03-02.22:53:26::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-03-02.22:53:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-03-02.22:53:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-03-02.22:53:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-03-02.22:53:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-02.22:53:26::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-02.22:53:26::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-02.22:53:26::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-02.22:53:26::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-03-02.22:53:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-02.22:53:26::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-02.22:53:26::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-03-02.22:53:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.22:53:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.22:53:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-02.22:53:26::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-02.22:53:26::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-03-02.22:53:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-02.22:53:26::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-02.22:53:26::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-03-02.22:53:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-03-02.22:53:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.22:53:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.22:53:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-03-02.22:53:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-02.22:53:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-02.22:53:26::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-02.22:53:26::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.22:53:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.22:53:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-03-02.22:53:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-02.22:53:26::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-02.22:53:26::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-02.22:53:26::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-02.22:53:26::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-03-02.22:53:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-02.22:53:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-02.22:53:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-03-02.22:53:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-02.22:53:27::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-02.22:53:27::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-03-02.22:53:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-03-02.22:53:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-02.22:53:27::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-02.22:53:27::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-03-02.22:53:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-02.22:53:27::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-02.22:53:27::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-03-02.22:53:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-02.22:53:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-02.22:53:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-02.22:53:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-03-02.22:53:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-02.22:53:27::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-02.22:53:27::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-02.22:53:27::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-02.22:53:27::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-02.22:53:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-03-02.22:53:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-02.22:53:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-02.22:53:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-02.22:53:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-03-02.22:53:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-03-02.22:53:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-02.22:53:27::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-02.22:53:27::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-02.22:53:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-02.22:53:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-02.22:53:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-02.22:53:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-03-02.22:53:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-03-02.22:53:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-02.22:53:28::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-02.22:53:28::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-02.22:53:28::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-02.22:53:28::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-02.22:53:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-02.22:53:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-02.22:53:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-02.22:53:32::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-03-02.22:53:32::SCWMssOS::make --no-print-directory archive

TRACE::2021-03-02.22:53:32::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2021-03-02.22:53:32::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/li
TRACE::2021-03-02.22:53:32::SCWMssOS::b/_exit.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.
TRACE::2021-03-02.22:53:32::SCWMssOS::o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xdm
TRACE::2021-03-02.22:53:32::SCWMssOS::aps_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inbyt
TRACE::2021-03-02.22:53:32::SCWMssOS::e.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_corte
TRACE::2021-03-02.22:53:32::SCWMssOS::xa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cor
TRACE::2021-03-02.22:53:32::SCWMssOS::texa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xil_mem.o ps7_c
TRACE::2021-03-02.22:53:32::SCWMssOS::ortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_c
TRACE::2021-03-02.22:53:32::SCWMssOS::ortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommo
TRACE::2021-03-02.22:53:32::SCWMssOS::n.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_
TRACE::2021-03-02.22:53:32::SCWMssOS::cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o
TRACE::2021-03-02.22:53:32::SCWMssOS:: ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o p
TRACE::2021-03-02.22:53:32::SCWMssOS::s7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cort
TRACE::2021-03-02.22:53:32::SCWMssOS::exa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_co
TRACE::2021-03-02.22:53:32::SCWMssOS::rtexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortex
TRACE::2021-03-02.22:53:32::SCWMssOS::a9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortex
TRACE::2021-03-02.22:53:32::SCWMssOS::a9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/
TRACE::2021-03-02.22:53:32::SCWMssOS::lseek.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_excepti
TRACE::2021-03-02.22:53:32::SCWMssOS::on.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_co
TRACE::2021-03-02.22:53:32::SCWMssOS::rtexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra
TRACE::2021-03-02.22:53:32::SCWMssOS::.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_s
TRACE::2021-03-02.22:53:32::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_open
TRACE::2021-03-02.22:53:32::SCWMssOS::.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2021-03-02.22:53:32::SCWMssOS::'Finished building libraries'

TRACE::2021-03-02.22:53:33::SCWMssOS::Copying to export directory.
TRACE::2021-03-02.22:53:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-02.22:53:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-02.22:53:33::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-03-02.22:53:33::SCWSystem::Completed Processing the sysconfig System_wrapper
LOG::2021-03-02.22:53:33::SCWPlatform::Completed generating the artifacts for system configuration System_wrapper
TRACE::2021-03-02.22:53:33::SCWPlatform::Started preparing the platform 
TRACE::2021-03-02.22:53:33::SCWSystem::Writing the bif file for system config System_wrapper
TRACE::2021-03-02.22:53:33::SCWSystem::dir created 
TRACE::2021-03-02.22:53:33::SCWSystem::Writing the bif 
TRACE::2021-03-02.22:53:33::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-02.22:53:33::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-02.22:53:33::SCWPlatform::Completed generating the platform
TRACE::2021-03-02.22:53:33::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:53:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.22:53:33::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.22:53:33::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.22:53:33::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:53:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-02.22:53:33::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-02.22:53:33::SCWMssOS::Commit changes completed.
TRACE::2021-03-02.22:53:33::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:53:33::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:53:33::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:53:33::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:53:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:53:33::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:53:33::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:53:33::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:53:33::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:53:33::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:53:33::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:53:33::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:53:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:53:33::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:53:33::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:53:33::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:53:33::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:53:33::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:53:33::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:53:33::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:53:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:53:33::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:53:33::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:53:33::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-02.22:53:33::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:53:33::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:53:33::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:53:33::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:53:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:53:33::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:53:33::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:53:33::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:53:33::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:53:33::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:53:33::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:53:33::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:53:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:53:33::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:53:33::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:53:33::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:53:33::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:53:33::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:53:33::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:53:33::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:53:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:53:33::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:53:33::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:53:33::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:53:33::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eecf793188fe39247fd4d5f61f57a7ae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"41f9dba658e021ba1a317b88e2fa59bd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-02.22:53:33::SCWPlatform::updated the xpfm file.
TRACE::2021-03-02.22:53:33::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-02.22:53:33::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-02.22:53:33::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-02.22:53:33::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-02.22:53:33::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-02.22:53:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-02.22:53:33::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-02.22:53:33::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-02.22:53:33::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-03.01:24:00::SCWBDomain::System Command Ran  D:&  cd  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl & make clean
TRACE::2021-03-03.01:24:00::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-03-03.01:24:00::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2021-03-03.01:24:00::SCWBDomain::System Command Ran  D:&  cd  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2021-03-03.01:24:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2021-03-03.01:24:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s clean 

TRACE::2021-03-03.01:24:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2021-03-03.01:24:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2021-03-03.01:24:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s clean 

TRACE::2021-03-03.01:24:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-03-03.01:24:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s clean 

TRACE::2021-03-03.01:24:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s clean 

TRACE::2021-03-03.01:24:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s clean 

TRACE::2021-03-03.01:24:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-03-03.01:24:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2021-03-03.01:24:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s clean 

TRACE::2021-03-03.01:24:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s clean 

TRACE::2021-03-03.01:24:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2021-03-03.01:24:03::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-03-03.01:24:03::SCWMssOS::cleaning the bsp 
TRACE::2021-03-03.01:24:03::SCWMssOS::System Command Ran  D: & cd  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make clean 
TRACE::2021-03-03.01:24:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2021-03-03.01:24:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s clean 

TRACE::2021-03-03.01:24:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2021-03-03.01:24:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2021-03-03.01:24:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s clean 

TRACE::2021-03-03.01:24:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-03-03.01:24:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s clean 

TRACE::2021-03-03.01:24:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s clean 

TRACE::2021-03-03.01:24:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s clean 

TRACE::2021-03-03.01:24:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-03-03.01:24:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2021-03-03.01:24:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s clean 

TRACE::2021-03-03.01:24:06::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2021-03-03.01:24:11::SCWPlatform::Started generating the artifacts platform System_wrapper
TRACE::2021-03-03.01:24:11::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-03.01:24:11::SCWPlatform::Started generating the artifacts for system configuration System_wrapper
LOG::2021-03-03.01:24:11::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-03.01:24:11::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-03.01:24:11::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-03.01:24:11::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-03.01:24:11::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:11::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:11::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:11::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-03.01:24:11::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-03.01:24:11::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-03.01:24:11::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-03.01:24:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-03.01:24:11::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-03.01:24:11::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-03.01:24:11::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-03.01:24:11::SCWBDomain::Completed writing the mss file at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-03.01:24:11::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-03.01:24:11::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-03.01:24:11::SCWBDomain::System Command Ran  D:&  cd  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2021-03-03.01:24:11::SCWBDomain::make: Entering directory 'D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-03.01:24:11::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-03-03.01:24:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-03-03.01:24:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-03.01:24:12::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-03.01:24:12::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-03-03.01:24:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-03.01:24:12::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-03.01:24:12::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-03-03.01:24:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-03.01:24:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-03.01:24:12::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-03-03.01:24:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-03.01:24:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-03.01:24:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-03-03.01:24:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-03.01:24:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-03.01:24:12::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-03-03.01:24:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-03.01:24:12::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-03.01:24:12::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-03-03.01:24:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-03.01:24:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-03.01:24:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-03-03.01:24:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-03.01:24:12::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-03.01:24:12::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-03-03.01:24:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-03.01:24:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-03.01:24:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-03.01:24:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-03.01:24:13::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-03.01:24:13::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-03-03.01:24:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-03.01:24:13::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-03.01:24:13::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-03-03.01:24:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-03.01:24:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-03.01:24:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-03-03.01:24:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-03.01:24:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-03.01:24:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-03.01:24:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-03.01:24:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-03.01:24:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-03.01:24:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-03.01:24:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-03.01:24:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-03.01:24:13::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2021-03-03.01:24:13::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-03-03.01:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-03.01:24:14::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-03.01:24:14::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-03.01:24:14::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-03.01:24:14::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-03-03.01:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-03.01:24:14::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-03.01:24:14::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-03-03.01:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-03.01:24:14::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-03.01:24:14::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-03.01:24:14::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-03.01:24:14::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-03-03.01:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-03.01:24:14::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-03.01:24:14::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-03-03.01:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-03.01:24:14::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-03.01:24:14::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-03-03.01:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-03.01:24:14::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-03.01:24:14::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-03-03.01:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-03.01:24:14::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-03.01:24:14::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-03-03.01:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-03.01:24:14::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-03.01:24:14::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-03.01:24:14::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-03.01:24:14::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-03-03.01:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-03.01:24:14::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-03.01:24:14::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-03.01:24:14::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-03.01:24:14::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-03.01:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-03.01:24:14::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-03.01:24:14::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-03-03.01:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-03.01:24:14::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-03.01:24:14::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-03.01:24:14::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-03.01:24:14::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-03-03.01:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-03.01:24:14::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-03.01:24:14::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-03-03.01:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-03.01:24:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-03.01:24:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-03.01:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-03.01:24:14::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-03.01:24:14::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-03-03.01:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-03.01:24:14::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-03.01:24:14::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-03-03.01:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-03.01:24:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-03.01:24:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-03-03.01:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-03.01:24:14::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-03.01:24:14::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-03.01:24:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-03.01:24:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-03.01:24:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-03.01:24:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-03.01:24:15::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-03.01:24:15::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-03-03.01:24:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-03-03.01:24:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-03.01:24:15::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-03.01:24:15::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-03.01:24:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-03.01:24:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-03.01:24:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-03-03.01:24:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-03.01:24:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-03.01:24:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-03.01:24:20::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2021-03-03.01:24:20::SCWBDomain::make --no-print-directory archive

TRACE::2021-03-03.01:24:20::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2021-03-03.01:24:20::SCWBDomain::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/li
TRACE::2021-03-03.01:24:20::SCWBDomain::b/_exit.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/boot.o ps7_
TRACE::2021-03-03.01:24:20::SCWBDomain::cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscutimer_sini
TRACE::2021-03-03.01:24:20::SCWBDomain::t.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_util.
TRACE::2021-03-03.01:24:20::SCWBDomain::o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib
TRACE::2021-03-03.01:24:20::SCWBDomain::/cpputest_time.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/close.o ps7_cortexa9
TRACE::2021-03-03.01:24:20::SCWBDomain::_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/translation_table.o ps7_cort
TRACE::2021-03-03.01:24:20::SCWBDomain::exa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_c
TRACE::2021-03-03.01:24:20::SCWBDomain::ortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommo
TRACE::2021-03-03.01:24:20::SCWBDomain::n.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_
TRACE::2021-03-03.01:24:20::SCWBDomain::cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o
TRACE::2021-03-03.01:24:20::SCWBDomain:: ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o p
TRACE::2021-03-03.01:24:20::SCWBDomain::s7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cort
TRACE::2021-03-03.01:24:20::SCWBDomain::exa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_co
TRACE::2021-03-03.01:24:20::SCWBDomain::rtexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortex
TRACE::2021-03-03.01:24:20::SCWBDomain::a9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortex
TRACE::2021-03-03.01:24:20::SCWBDomain::a9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/
TRACE::2021-03-03.01:24:20::SCWBDomain::lseek.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_excepti
TRACE::2021-03-03.01:24:20::SCWBDomain::on.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_co
TRACE::2021-03-03.01:24:20::SCWBDomain::rtexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra
TRACE::2021-03-03.01:24:20::SCWBDomain::.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_s
TRACE::2021-03-03.01:24:20::SCWBDomain::elftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_open
TRACE::2021-03-03.01:24:20::SCWBDomain::.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2021-03-03.01:24:20::SCWBDomain::'Finished building libraries'

TRACE::2021-03-03.01:24:20::SCWBDomain::make: Leaving directory 'D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-03.01:24:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-03.01:24:20::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-03.01:24:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-03.01:24:20::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-03.01:24:21::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-03.01:24:21::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-03.01:24:21::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-03.01:24:21::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-03.01:24:21::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-03.01:24:21::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-03.01:24:22::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-03.01:24:22::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-03.01:24:22::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-03.01:24:22::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-03.01:24:22::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-03.01:24:22::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-03.01:24:22::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-03.01:24:22::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-03.01:24:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-03.01:24:23::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-03.01:24:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-03.01:24:23::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-03.01:24:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-03.01:24:23::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-03.01:24:23::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap
TRACE::2021-03-03.01:24:23::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-03.01:24:23::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2021-03-03.01:24:23::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                               -Wl,--gc-sections -Lzynq_fs
TRACE::2021-03-03.01:24:23::SCWBDomain::bl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-03.01:24:24::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-03-03.01:24:24::SCWSystem::Not a boot domain 
LOG::2021-03-03.01:24:24::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-03-03.01:24:24::SCWDomain::Generating domain artifcats
TRACE::2021-03-03.01:24:24::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-03.01:24:24::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/export/System_wrapper/sw/System_wrapper/qemu/
TRACE::2021-03-03.01:24:24::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/export/System_wrapper/sw/System_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-03-03.01:24:24::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-03.01:24:24::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:24::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:24::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:24::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-03.01:24:24::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:24::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-03.01:24:24::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-03.01:24:24::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-03.01:24:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-03.01:24:24::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-03.01:24:24::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-03.01:24:24::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-03.01:24:24::SCWMssOS::Completed writing the mss file at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-03-03.01:24:24::SCWMssOS::Mss edits present, copying mssfile into export location D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-03.01:24:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-03.01:24:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-03.01:24:24::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2021-03-03.01:24:24::SCWMssOS::doing bsp build ... 
TRACE::2021-03-03.01:24:24::SCWMssOS::System Command Ran  D: & cd  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2021-03-03.01:24:24::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-03-03.01:24:24::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-03-03.01:24:24::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-03-03.01:24:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-03-03.01:24:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-03-03.01:24:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-03.01:24:24::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-03.01:24:24::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-03-03.01:24:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-03.01:24:24::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-03.01:24:24::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-03.01:24:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-03.01:24:24::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-03-03.01:24:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-03-03.01:24:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-03.01:24:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-03.01:24:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-03.01:24:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-03.01:24:24::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-03-03.01:24:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-03.01:24:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-03.01:24:24::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-03-03.01:24:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-03.01:24:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-03.01:24:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-03-03.01:24:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-03.01:24:24::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-03.01:24:24::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-03-03.01:24:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-03.01:24:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-03.01:24:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-03.01:24:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-03.01:24:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-03.01:24:24::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-03-03.01:24:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-03.01:24:24::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-03.01:24:24::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-03-03.01:24:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-03.01:24:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-03.01:24:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-03-03.01:24:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-03-03.01:24:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-03.01:24:24::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-03.01:24:24::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-03-03.01:24:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-03.01:24:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-03.01:24:24::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-03.01:24:24::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-03.01:24:24::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-03-03.01:24:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-03.01:24:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-03.01:24:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-03.01:24:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-03-03.01:24:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-03.01:24:24::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-03.01:24:24::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-03-03.01:24:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-03.01:24:25::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-03.01:24:25::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-03.01:24:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-03-03.01:24:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-03-03.01:24:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-03.01:24:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-03.01:24:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-03.01:24:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-03.01:24:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-03.01:24:25::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-03-03.01:24:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-03.01:24:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-03.01:24:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-03.01:24:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-03-03.01:24:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-03.01:24:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-03.01:24:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-03.01:24:25::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-03-03.01:24:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-03.01:24:25::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-03.01:24:25::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-03.01:24:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-03.01:24:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-03.01:24:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-03.01:24:31::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-03-03.01:24:31::SCWMssOS::make --no-print-directory archive

TRACE::2021-03-03.01:24:31::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2021-03-03.01:24:31::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/li
TRACE::2021-03-03.01:24:31::SCWMssOS::b/_exit.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.
TRACE::2021-03-03.01:24:31::SCWMssOS::o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xdm
TRACE::2021-03-03.01:24:31::SCWMssOS::aps_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inbyt
TRACE::2021-03-03.01:24:31::SCWMssOS::e.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_corte
TRACE::2021-03-03.01:24:31::SCWMssOS::xa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cor
TRACE::2021-03-03.01:24:31::SCWMssOS::texa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xil_mem.o ps7_c
TRACE::2021-03-03.01:24:31::SCWMssOS::ortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_c
TRACE::2021-03-03.01:24:31::SCWMssOS::ortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommo
TRACE::2021-03-03.01:24:31::SCWMssOS::n.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_
TRACE::2021-03-03.01:24:31::SCWMssOS::cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o
TRACE::2021-03-03.01:24:31::SCWMssOS:: ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o p
TRACE::2021-03-03.01:24:31::SCWMssOS::s7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cort
TRACE::2021-03-03.01:24:31::SCWMssOS::exa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_co
TRACE::2021-03-03.01:24:31::SCWMssOS::rtexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortex
TRACE::2021-03-03.01:24:31::SCWMssOS::a9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortex
TRACE::2021-03-03.01:24:31::SCWMssOS::a9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/
TRACE::2021-03-03.01:24:31::SCWMssOS::lseek.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_excepti
TRACE::2021-03-03.01:24:31::SCWMssOS::on.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_co
TRACE::2021-03-03.01:24:31::SCWMssOS::rtexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra
TRACE::2021-03-03.01:24:31::SCWMssOS::.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_s
TRACE::2021-03-03.01:24:31::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_open
TRACE::2021-03-03.01:24:31::SCWMssOS::.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2021-03-03.01:24:31::SCWMssOS::'Finished building libraries'

TRACE::2021-03-03.01:24:31::SCWMssOS::Copying to export directory.
TRACE::2021-03-03.01:24:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-03.01:24:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-03.01:24:31::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-03-03.01:24:31::SCWSystem::Completed Processing the sysconfig System_wrapper
LOG::2021-03-03.01:24:31::SCWPlatform::Completed generating the artifacts for system configuration System_wrapper
TRACE::2021-03-03.01:24:31::SCWPlatform::Started preparing the platform 
TRACE::2021-03-03.01:24:31::SCWSystem::Writing the bif file for system config System_wrapper
TRACE::2021-03-03.01:24:31::SCWSystem::dir created 
TRACE::2021-03-03.01:24:31::SCWSystem::Writing the bif 
TRACE::2021-03-03.01:24:31::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-03.01:24:31::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-03.01:24:31::SCWPlatform::Completed generating the platform
TRACE::2021-03-03.01:24:31::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-03.01:24:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-03.01:24:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-03.01:24:31::SCWMssOS::Commit changes completed.
TRACE::2021-03-03.01:24:31::SCWMssOS::Saving the mss changes D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-03.01:24:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-03.01:24:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-03.01:24:31::SCWMssOS::Commit changes completed.
TRACE::2021-03-03.01:24:31::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-03.01:24:31::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-03.01:24:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-03.01:24:31::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-03.01:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-03.01:24:31::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-03.01:24:31::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-03.01:24:31::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-03.01:24:31::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-03.01:24:31::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-03.01:24:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-03.01:24:31::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-03.01:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-03.01:24:31::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-03.01:24:31::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-03.01:24:31::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-03.01:24:31::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-03.01:24:31::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-03.01:24:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-03.01:24:31::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-03.01:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-03.01:24:31::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-03.01:24:31::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-03.01:24:31::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-03.01:24:31::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-03.01:24:31::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-03.01:24:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-03.01:24:31::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-03.01:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-03.01:24:31::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-03.01:24:31::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-03.01:24:31::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-03.01:24:31::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-03.01:24:31::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-03.01:24:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-03.01:24:31::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-03.01:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-03.01:24:31::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-03.01:24:31::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-03.01:24:31::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-03.01:24:31::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-03.01:24:31::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-03.01:24:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-03.01:24:31::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-03.01:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-03.01:24:31::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-03.01:24:31::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-03.01:24:31::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-03.01:24:31::SCWWriter::formatted JSON is {
	"platformName":	"System_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"System_wrapper",
	"platHandOff":	"D:/Projects/SOC_Projects/UART_GPIO_Zedboard/System_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/System_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"System_wrapper",
	"systems":	[{
			"systemName":	"System_wrapper",
			"systemDesc":	"System_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"System_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eecf793188fe39247fd4d5f61f57a7ae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"41f9dba658e021ba1a317b88e2fa59bd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-03.01:24:31::SCWPlatform::updated the xpfm file.
TRACE::2021-03-03.01:24:32::SCWPlatform::Trying to open the hw design at D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:32::SCWPlatform::DSA given D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:32::SCWPlatform::DSA absoulate path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:32::SCWPlatform::DSA directory D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw
TRACE::2021-03-03.01:24:32::SCWPlatform:: Platform Path D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/hw/System_wrapper.xsa
TRACE::2021-03-03.01:24:32::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-03.01:24:32::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2021-03-03.01:24:32::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2021-03-03.01:24:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-03.01:24:32::SCWMssOS::Checking the sw design at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-03-03.01:24:32::SCWMssOS::DEBUG:  swdes dump  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-03.01:24:32::SCWMssOS::Sw design exists and opened at  D:/Projects/SOC_Projects/UART_GPIO_Zedboard/VitisWorkspace/System_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
