ENET_CFGSSQMIFPQASSOC_ADDR	,	V_38
rd_data	,	V_26
MAC_OFFSET	,	V_98
MAC_ADDR_REG_OFFSET	,	V_20
link_work	,	V_106
"Failed to release memory from shutdown\n"	,	L_3
to_delayed_work	,	F_47
xgene_mii_phy_write	,	F_19
SGMII_CONTROL_ADDR	,	V_65
ENET_CFG_MEM_RAM_SHUTDOWN_ADDR	,	V_32
xgene_enet_wr_ring_if	,	F_3
ENET_GHD_MODE	,	V_73
ctl	,	V_12
MAC_READ_REG_OFFSET	,	V_29
val	,	V_4
xgene_mii_phy_read	,	F_23
xgene_sgmac_tx_enable	,	F_32
wr_addr	,	V_13
clk	,	V_92
MPA_IDLE_WITH_QMI_EMPTY	,	V_82
work	,	V_105
bits	,	V_88
xgene_enet_wr_indirect	,	F_6
xgene_enet_ring_bufnum	,	F_41
FULL_DUPLEX2	,	V_71
netif_carrier_off	,	F_51
"MII_MGMT write failed\n"	,	L_4
SOFT_RESET1	,	V_50
xgene_sgmac_init	,	F_27
xgene_enet_cle_bypass	,	F_40
xgene_indirect_ctl	,	V_11
MII_MGMT_CONTROL_ADDR	,	V_43
XG_MCX_RX_DV_GATE_REG_0_ADDR	,	V_81
__func__	,	V_28
MGMT_CLOCK_SEL_SET	,	F_29
CLE_BYPASS_REG0_0_ADDR	,	V_99
ENET_CFGSSQMIWQASSOC_ADDR	,	V_37
pr_err	,	F_14
BUSY_MASK	,	V_45
port_id	,	V_60
cmd	,	V_17
xgene_sgmac_tx_disable	,	F_34
cfg_bypass_reg	,	V_63
dst_ring_num	,	V_93
ENODEV	,	V_34
pdata	,	V_8
XG_RSIF_CONFIG_REG_ADDR	,	V_79
net_device	,	V_30
usleep_range	,	F_17
cmd_done	,	V_18
rd_addr	,	V_25
xgene_enet_pdata	,	V_1
XGENE_ENET_WR_CMD	,	V_16
RSIF_CONFIG_REG_ADDR	,	V_75
RESUME_RX0	,	V_87
INT_PHY_ADDR	,	V_56
xgene_enet_rd_mac	,	F_15
dev_addr	,	V_53
xgene_enet_rd_diag_csr	,	F_12
PHY_ADDR	,	F_20
LINK_UP	,	V_58
u16	,	T_4
netif_carrier_ok	,	F_48
MII_MGMT_STATUS_ADDR	,	V_48
"mac write failed, addr: %04x\n"	,	L_1
clk_prepare_enable	,	F_38
netif_carrier_on	,	F_49
"%s: mac read failed, addr: %04x\n"	,	L_2
xgene_enet_wr_csr	,	F_1
u8	,	T_3
set	,	V_89
xgene_enet_config_ring_if_assoc	,	F_18
CFG_CLE_DSTQID0	,	F_42
"MII_MGMT read failed\n"	,	L_5
i	,	V_15
"Link is Up - 1Gbps\n"	,	L_7
STATION_ADDR1_ADDR	,	V_55
CFG_BYPASS_ADDR	,	V_76
CFG_CLE_BYPASS_EN0	,	V_103
mcx_mac_csr_addr	,	V_10
ioread32	,	F_7
MAC_COMMAND_REG_OFFSET	,	V_22
p	,	V_2
poll_interval	,	V_108
xgene_enet_wr_diag_csr	,	F_4
REG_ADDR	,	F_21
netdev_err	,	F_10
CLE_BYPASS_REG1_0_ADDR	,	V_100
wr_data	,	V_14
udelay	,	F_8
XG_CFG_BYPASS_ADDR	,	V_80
MII_MGMT_CONFIG_ADDR	,	V_83
xgene_enet_link_status	,	F_26
XG_ENET_SPARE_CFG_REG_1_ADDR	,	V_85
RESUME_TX	,	V_86
rx_dv_gate_reg	,	V_64
fpsel	,	V_95
data	,	V_31
mcx_mac_addr	,	V_19
CFG_RSIF_FPBUFF_TIMEOUT_EN	,	V_84
__iomem	,	T_2
xgene_enet_rd_csr	,	F_11
phy_id	,	V_39
eth_ring_if_addr	,	V_6
TX_EN	,	V_91
eth_csr_addr	,	V_5
XCLE_BYPASS_REG1_ADDR	,	V_102
u32	,	T_1
reg	,	V_40
MII_MGMT_INDICATORS_ADDR	,	V_44
loop	,	V_59
rsif_config_reg	,	V_62
eth_diag_csr_addr	,	V_7
xgene_enet_link_state	,	F_45
xgene_enet_shutdown	,	F_44
PHY_CONTROL	,	F_22
offset	,	V_3
MAC_CONFIG_2_ADDR	,	V_70
iowrite32	,	F_2
xgene_sgmac_rx_enable	,	F_31
AUTO_NEG_COMPLETE	,	V_68
enet_spare_cfg_reg	,	V_61
XGENE_ENET_RD_CMD	,	V_27
done	,	V_41
SGMII_BASE_PAGE_ABILITY_ADDR	,	V_57
LINK_STATUS	,	V_69
SG_RX_DV_GATE_REG_0_ADDR	,	V_77
XCLE_BYPASS_REG0_ADDR	,	V_101
xgene_sgmac_set_mac_addr	,	F_25
STATION_ADDR0_ADDR	,	V_54
work_struct	,	V_104
MII_MGMT_ADDRESS_ADDR	,	V_42
READ_CYCLE_MASK	,	V_47
SGMII_STATUS_ADDR	,	V_67
bufpool_id	,	V_94
ENET_INTERFACE_MODE2_SET	,	F_28
ENET_SPARE_CFG_REG_ADDR	,	V_74
PHY_POLL_LINK_ON	,	V_109
link	,	V_107
"Auto-negotiation failed\n"	,	L_6
"Link is Down\n"	,	L_8
MAC_COMMAND_DONE_REG_OFFSET	,	V_23
CFG_CLE_FPSEL0	,	F_43
xgene_enet_wr_mac	,	F_9
ndev	,	V_24
MAC_CONFIG_1_ADDR	,	V_49
xgene_enet_ecc_init	,	F_16
xgene_ring_mgr_init	,	F_36
XG_ENET_SPARE_CFG_REG_ADDR	,	V_78
cle_bypass_reg0	,	V_96
PHY_POLL_LINK_OFF	,	V_110
cle_bypass_reg1	,	V_97
addr0	,	V_51
addr	,	V_9
xgene_enet_reset	,	F_35
schedule_delayed_work	,	F_52
xgene_enet_rd_indirect	,	F_13
xgene_enet_wr_mcx_csr	,	F_5
ENET_BLOCK_MEM_RDY_ADDR	,	V_33
XGENE_ENET1	,	V_36
addr1	,	V_52
netdev_info	,	F_50
clk_disable_unprepare	,	F_39
MAC_WRITE_REG_OFFSET	,	V_21
SGMII_TBI_CONTROL_ADDR	,	V_66
xgene_sgmac_rxtx	,	F_30
enet_id	,	V_35
RX_EN	,	V_90
xgene_sgmac_rx_disable	,	F_33
container_of	,	F_46
INTERFACE_CONTROL_ADDR	,	V_72
MII_MGMT_COMMAND_ADDR	,	V_46
xgene_sgmac_reset	,	F_24
IS_ERR	,	F_37
